
../Release/ps_app.elf:     file format elf32-littlearm

SYMBOL TABLE:
01000000 l    d  .text	00000000 .text
01013c04 l    d  .init	00000000 .init
01013c10 l    d  .fini	00000000 .fini
01013c20 l    d  .rodata	00000000 .rodata
010560e8 l    d  .data	00000000 .data
01056ef0 l    d  .eh_frame	00000000 .eh_frame
01058000 l    d  .mmu_tbl	00000000 .mmu_tbl
0105c000 l    d  .ARM.exidx	00000000 .ARM.exidx
0105c008 l    d  .init_array	00000000 .init_array
0105c00c l    d  .fini_array	00000000 .fini_array
0105c010 l    d  .ARM.attributes	00000000 .ARM.attributes
0105c020 l    d  .bss	00000000 .bss
01066794 l    d  .heap	00000000 .heap
00000000 l    d  .stack	00000000 .stack
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 asm_vectors.o
010000a0 l       .text	00000000 Undefined
010000bc l       .text	00000000 SVCHandler
01000100 l       .text	00000000 PrefetchAbortHandler
010000e0 l       .text	00000000 DataAbortHandler
01000020 l       .text	00000000 IRQHandler
01000060 l       .text	00000000 FIQHandler
0100007c l       .text	00000000 FIQLoop
00000000 l    df *ABS*	00000000 boot.o
f8f02000 l       *ABS*	00000000 PSS_L2CC_BASE_ADDR
f8000000 l       *ABS*	00000000 PSS_SLCR_BASE_ADDR
0fffff00 l       *ABS*	00000000 RESERVED
fe00000f l       *ABS*	00000000 LRemap
f8f0277c l       *ABS*	00000000 L2CCWay
f8f02730 l       *ABS*	00000000 L2CCSync
f8f02100 l       *ABS*	00000000 L2CCCrtl
f8f02104 l       *ABS*	00000000 L2CCAuxCrtl
f8f02108 l       *ABS*	00000000 L2CCTAGLatReg
f8f0210c l       *ABS*	00000000 L2CCDataLatReg
f8f02220 l       *ABS*	00000000 L2CCIntClear
f8f0221c l       *ABS*	00000000 L2CCIntRaw
f8000004 l       *ABS*	00000000 SLCRlockReg
f8000008 l       *ABS*	00000000 SLCRUnlockReg
f8000a1c l       *ABS*	00000000 SLCRL2cRamReg
f8000244 l       *ABS*	00000000 SLCRCPURSTReg
f800d010 l       *ABS*	00000000 EFUSEStaus
00001005 l       *ABS*	00000000 CRValMmuCac
00002000 l       *ABS*	00000000 CRValHiVectorAddr
72360000 l       *ABS*	00000000 L2CCAuxControl
00000001 l       *ABS*	00000000 L2CCControl
00000111 l       *ABS*	00000000 L2CCTAGLatency
00000121 l       *ABS*	00000000 L2CCDataLatency
0000767b l       *ABS*	00000000 SLCRlockKey
0000df0d l       *ABS*	00000000 SLCRUnlockKey
00020202 l       *ABS*	00000000 SLCRL2cRamConfig
40000000 l       *ABS*	00000000 FPEXC_EN
01000144 l       .text	00000000 CheckEFUSE
0100013c l       .text	00000000 EndlessLoop0
0100017c l       .text	00000000 OKToRun
010003c8 l       .text	00000000 invalidate_dcache
01000324 l       .text	00000000 Sync
01000444 l       .text	00000000 finished
010003dc l       .text	00000000 loop1
01000438 l       .text	00000000 skip
01000418 l       .text	00000000 loop2
0100041c l       .text	00000000 loop3
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crti.o
00000000 l    df *ABS*	00000000 crtstuff.c
01056ef0 l     O .eh_frame	00000000 
010004dc l     F .text	00000000 deregister_tm_clones
01000500 l     F .text	00000000 register_tm_clones
0100052c l     F .text	00000000 __do_global_dtors_aux
0105c020 l       .bss	00000001 completed.10177
0105c00c l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
0100055c l     F .text	00000000 frame_dummy
0105c024 l       .bss	00000018 object.10182
0105c008 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 acquire.c
00000000 l    df *ABS*	00000000 clkwiz_interface.c
00000000 l    df *ABS*	00000000 dma_gearbox.c
00000000 l    df *ABS*	00000000 fabric_config.c
01002f84 l     F .text	0000001c fabcfg_fastcfg_wait.part.2
00000000 l    df *ABS*	00000000 hal.c
01003624 l     F .text	0000012c d_printf.constprop.5
01003750 l     F .text	00000128 d_printf.constprop.6
01003878 l     F .text	00000128 d_printf.constprop.7
010039a0 l     F .text	00000038 d_read_timing.part.3
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 mipi_csi.c
00000000 l    df *ABS*	00000000 mipi_csi_hacks.c
00000000 l    df *ABS*	00000000 platform.c
00000000 l    df *ABS*	00000000 xaxidma.c
00000000 l    df *ABS*	00000000 xaxidma_sinit.c
00000000 l    df *ABS*	00000000 xaxidma_bdring.c
00000000 l    df *ABS*	00000000 xaxidma_g.c
00000000 l    df *ABS*	00000000 xclk_wiz.c
010065a4 l     F .text	00000028 StubErrCallBack
00000000 l    df *ABS*	00000000 xclk_wiz_sinit.c
00000000 l    df *ABS*	00000000 xdmaps.c
01006710 l     F .text	00000080 XDmaPs_Exec_DMAKILL
01006790 l     F .text	00000078 XDmaPs_BufPool_Free
01006808 l     F .text	00000090 XDmaPs_DoneISR_n
0105c040 l     O .bss	0000002c Mem2MemByteCC.6487
00000000 l    df *ABS*	00000000 xdmaps_sinit.c
00000000 l    df *ABS*	00000000 xdmaps_g.c
00000000 l    df *ABS*	00000000 xgpiops.c
00000000 l    df *ABS*	00000000 xgpiops_sinit.c
00000000 l    df *ABS*	00000000 xgpiops_intr.c
00000000 l    df *ABS*	00000000 xgpiops_g.c
00000000 l    df *ABS*	00000000 xscugic_intr.c
00000000 l    df *ABS*	00000000 xscugic.c
010094c0 l     F .text	00000050 StubHandler
0105c06c l     O .bss	00000004 CpuId
00000000 l    df *ABS*	00000000 xscugic_sinit.c
00000000 l    df *ABS*	00000000 xscutimer.c
00000000 l    df *ABS*	00000000 xscutimer_selftest.c
00000000 l    df *ABS*	00000000 xscutimer_sinit.c
00000000 l    df *ABS*	00000000 xscutimer_g.c
00000000 l    df *ABS*	00000000 xil_assert.c
0105c070 l     O .bss	00000004 Xil_AssertCallbackRoutine
00000000 l    df *ABS*	00000000 print.c
00000000 l    df *ABS*	00000000 xil_cache.c
0100ab6c l     F .text	00000058 Xil_L2CacheEnable.part.0
00000000 l    df *ABS*	00000000 outbyte.c
00000000 l    df *ABS*	00000000 xplatform_info.c
00000000 l    df *ABS*	00000000 xil_printf.c
0100ad9c l     F .text	0000009c getnum
0100ae38 l     F .text	00000034 padding.part.0
0100ae6c l     F .text	00000164 outnum
00000000 l    df *ABS*	00000000 xil_exception.c
0100b45c l     F .text	00000004 Xil_ExceptionNullHandler
00000000 l    df *ABS*	00000000 xuartps_hw.c
00000000 l    df *ABS*	00000000 xclk_wiz_g.c
00000000 l    df *ABS*	00000000 xscugic_g.c
00000000 l    df *ABS*	00000000 vectors.c
00000000 l    df *ABS*	00000000 xil-crt0.S
00000000 l    df *ABS*	00000000 translation_table.o
00000000 l       *ABS*	00000000 SECT
00100000 l       *ABS*	00000000 DDR_START
0fffffff l       *ABS*	00000000 DDR_END
0ff00000 l       *ABS*	00000000 DDR_SIZE
000000ff l       *ABS*	00000000 DDR_REG
00000300 l       *ABS*	00000000 UNDEF_REG
00000000 l    df *ABS*	00000000 cpu_init.o
00000000 l    df *ABS*	00000000 xtime_l.c
00000000 l    df *ABS*	00000000 _udivsi3.o
0100b6d0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _divsi3.o
0100b94e l       .text	00000000 .divsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_addsubsf3.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 impure.c
01056528 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 locale.c
0100c3f8 l     F .text	0000006c currentlocale
01053c3c l     O .rodata	0000001c categories
0105c074 l     O .bss	000000e7 global_locale_string
0105c15c l     O .bss	000000e0 new_categories.6704
0105c23c l     O .bss	000000e0 saved_categories.6705
00000000 l    df *ABS*	00000000 malign.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
01053dc4 l     O .rodata	00000048 JIS_state_table
01053e0c l     O .rodata	00000048 JIS_action_table
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 snprintf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlcpy.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 strncasecmp.c
00000000 l    df *ABS*	00000000 strncmp.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 strtol.c
0100e8dc l     F .text	00000120 _strtol_l.isra.0
00000000 l    df *ABS*	00000000 vfprintf.c
01053e54 l     O .rodata	00000010 blanks.8644
01053e64 l     O .rodata	00000010 zeroes.8645
00000000 l    df *ABS*	00000000 vsnprintf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wcsrtombs.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 dtoa.c
01010a50 l     F .text	00000148 quorem
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 getenv_r.c
00000000 l    df *ABS*	00000000 localeconv.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mprec.c
01053f78 l     O .rodata	0000000c p05.7430
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 s_frexp.c
00000000 l    df *ABS*	00000000 vfprintf.c
010540a0 l     O .rodata	00000010 blanks.8623
010540b0 l     O .rodata	00000010 zeroes.8624
00000000 l    df *ABS*	00000000 wcsnrtombs.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 environ.c
0105c354 l     O .bss	00000004 initial_env
00000000 l    df *ABS*	00000000 envlock.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 _sbrk.c
0105c358 l     O .bss	00000004 heap.5714
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 crtstuff.c
01056ef0 l     O .eh_frame	00000000 __FRAME_END__
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crtn.o
010124f0 g     F .text	00000028 _mprec_log10
00010400 g       .stack	00000000 _supervisor_stack_end
01012560 g     F .text	0000005a __any_on
0100636c g     F .text	00000180 XAxiDma_BdRingCheck
01054050 g     O .rodata	00000028 __mprec_tinytens
0100a9b4 g     F .text	00000048 Xil_L1ICacheInvalidateRange
010561c0 g     O .data	00000058 XClk_Wiz_ConfigTable
0100e55c g     F .text	000000c2 strcpy
010125bc g     F .text	0000001a cleanup_glue
01005e88 g     F .text	000000b0 XAxiDma_BdRingUnAlloc
01006eec g     F .text	000005ec XDmaPs_GenDmaProg
01000000 g       .text	00000000 _vector_table
0100a9fc g     F .text	00000074 Xil_L2CacheDisable
01056ef4 g       .eh_frame	00000000 __eh_framehdr_start
01006d44 g     F .text	000000a0 XDmaPs_ConstructSingleLoop
01056ef0 g       .data	00000000 ___CTORS_LIST___
0100a648 g     F .text	00000058 Xil_ICacheInvalidateRange
0100a860 g     F .text	00000018 Xil_L1DCacheDisable
00000400 g       *ABS*	00000000 _ABORT_STACK_SIZE
0100a3f0 g     F .text	00000028 print
01006b8c g     F .text	00000010 XDmaPs_Instr_DMAWMB
0100bf18 g     F .text	0000005a .hidden __floatdidf
01010650 g     F .text	00000054 _wcrtomb_r
01001fc0 g     F .text	00000068 acq_get_ll_pointer
010062d8 g     F .text	00000094 XAxiDma_BdRingFree
010065cc g     F .text	000000c8 XClk_Wiz_CfgInitialize
0100b464 g     F .text	00000004 Xil_PrefetchAbortHandler
0100805c g     F .text	000000e4 XGpioPs_ReadPin
0100cb38 g     F .text	00000244 _setlocale_r
0100ac30 g     F .text	00000014 Xil_L2CacheInvalidateLine
0100dfc4 g     F .text	00000002 __malloc_unlock
01007e68 g     F .text	000000b8 XGpioPs_GetOutputEnable
0100a198 g     F .text	00000088 XScuTimer_SetPrescaler
0100a380 g     F .text	0000005c Xil_Assert
01009f54 g     F .text	00000050 XScuGic_SetCpuID
01009de0 g     F .text	00000174 XScuGic_CfgInitialize
01010a40 g     F .text	0000000e __set_ctype
01004fb4 g     F .text	00000004 enable_caches
01013738 g     F .text	000000ce memmove
00010c00 g       .stack	00000000 __supervisor_stack
0100e074 g     F .text	00000090 snprintf
0100cda4 g     F .text	00000020 __locale_ctype_ptr
01000bfc g     F .text	000003f0 acq_prepare_triggered
01011cc0 g     F .text	0000004c _Balloc
01005640 g     F .text	00000028 XAxiDma_SelectKeyHole
0105c008 g       .ARM.exidx	00000000 __exidx_end
01008240 g     F .text	00000124 XGpioPs_SetDirectionPin
0100b4cc g     F .text	00000018 XUartPs_SendByte
010024c8 g     F .text	000000cc clkwiz_init
010098cc g     F .text	0000012c XScuGic_GetPriorityTriggerType
00011400 g       .stack	00000000 _undef_stack_end
0100b46c g     F .text	00000004 Xil_ExceptionInit
01011bd8 g     F .text	00000004 __localeconv_l
010039f0 g     F .text	000001b8 bogo_calibrate
0101081c g     F .text	00000054 __sjis_wctomb
0105c010 g       .ARM.attributes	00000000 __sbss_start
01066790 g     O .bss	00000004 errno
0100b5b8 g     F .text	00000014 PrefetchAbortInterrupt
0100b4e4 g     F .text	0000001c XUartPs_RecvByte
01007590 g     F .text	00000244 XDmaPs_Start
0105db58 g     O .bss	000009f0 g_dma_gbox
0100bf80 g     F .text	00000160 .hidden __aeabi_fadd
0100bf7c g     F .text	00000164 .hidden __subsf3
01056ef0 g       .data	00000000 __fixup_start
0100ad94 g     F .text	00000008 XGetPlatform_Info
0100a878 g     F .text	0000005c Xil_DCacheFlush
010074d8 g     F .text	000000b8 XDmaPs_FreeDmaProg
0100012c g       .text	00000000 _boot
0100ab1c g     F .text	00000020 Xil_DCacheInvalidate
01009794 g     F .text	00000138 XScuGic_SetPriorityTriggerType
01056160 g     O .data	00000010 XDmaPs_ConfigTable
01008b28 g     F .text	000000b8 XGpioPs_IntrGetStatus
01010870 g     F .text	00000070 __eucjp_wctomb
01007858 g     F .text	00000008 XDmaPs_DoneISR_4
01056178 g     O .data	00000008 XScuTimer_ConfigTable
01056ef0 g       .data	00000000 __fixup_end
01007868 g     F .text	00000008 XDmaPs_DoneISR_6
01005838 g     F .text	00000174 XAxiDma_UpdateBdRingCDesc
0100d940 g     F .text	000005e0 memcpy
01007afc g     F .text	000000b4 XGpioPs_Read
01056ef0 g     O .data	00000000 .hidden __TMC_END__
0100ea78 g     F .text	00001b4c _svfprintf_r
0100bea0 g     F .text	00000022 .hidden __floatsidf
01013c20 g     O .rodata	00000018 fbcfg_dummy_tests
0100b468 g     F .text	00000004 Xil_UndefinedExceptionHandler
01058000 g       .mmu_tbl	00000000 __mmu_tbl_start
0105c010 g       .ARM.attributes	00000000 __sdata_start
01056ef0 g       .data	00000000 __DTOR_END__
01001f20 g     F .text	000000a0 acq_debug_dump_waveraw
0100c190 g     F .text	00000000 .hidden __aeabi_uldivmod
0100ab3c g     F .text	00000030 Xil_ICacheInvalidate
01004fc0 g     F .text	00000004 init_platform
00011000 g       .stack	00000000 __abort_stack
0105c010 g       .fini_array	00000000 __fini_array_end
010560e8 g       .rodata	00000000 __rodata_end
01012490 g     F .text	00000060 __ratio
0100ac44 g     F .text	00000068 Xil_L2CacheInvalidateRange
01002884 g     F .text	00000278 clkwiz_dump_state
0100cee0 g     F .text	00000010 malloc
0100b6d0 g     F .text	0000025c .hidden __udivsi3
01007870 g     F .text	00000008 XDmaPs_DoneISR_7
01004d60 g     F .text	00000254 csi_hack_run
01056ef0 g       .data	00000000 __data1_start
0100c0e8 g     F .text	0000001c .hidden __aeabi_i2f
01053f88 g     O .rodata	000000c8 __mprec_tens
010560e8 g       .data	00000000 __sbss2_end
01010630 g     F .text	0000001e vsnprintf
01066784 g     O .bss	00000004 UndefinedExceptionAddr
01004590 g     F .text	00000080 d_dump_timing_ex
0105c320 g     O .bss	00000004 __malloc_top_pad
01003c40 g     F .text	000001c0 d_printf
0105c03c g     O .bss	00000004 test_sizeptr
010560e8 g     O .data	00000000 .hidden __dso_handle
0100be80 g     F .text	0000001e .hidden __aeabi_ui2d
00010400 g       .stack	00000000 __irq_stack
01011bdc g     F .text	0000001e _localeconv_r
01011ee4 g     F .text	00000012 __i2b
0100a538 g     F .text	0000004c Xil_DCacheFlushLine
01004fbc g     F .text	00000004 init_uart
0100c240 g     F .text	00000116 .hidden __udivmoddi4
0100bbfc g     F .text	00000000 .hidden __aeabi_drsub
0100dfc8 g     F .text	00000026 _sbrk_r
01009420 g     F .text	00000028 StubHandler
0100b644 g       .text	00000000 __cpu_init
01056218 g     O .data	00000304 XScuGic_ConfigTable
01004360 g     F .text	00000028 d_read_global_timer
01005de4 g     F .text	0000001c XAxiDma_BdRingGetCoalesce
0100abc4 g     F .text	00000018 Xil_L2CacheEnable
0105c34c g     O .bss	00000004 __malloc_max_sbrked_mem
01005668 g     F .text	00000028 XAxiDma_SelectCyclicMode
01009fa4 g     F .text	00000010 XScuGic_GetCpuID
0100bec4 g     F .text	00000042 .hidden __extendsfdf2
0100bc08 g     F .text	00000276 .hidden __adddf3
01004388 g     F .text	00000070 d_start_timing
00000800 g       *ABS*	00000000 _SUPERVISOR_STACK_SIZE
01003494 g     F .text	0000001c fabcfg_read
0d0667a0 g       .heap	00000000 _heap_end
0101232c g     F .text	000000ae __b2d
0105c000 g       .ARM.exidx	00000000 __exidx_start
0100b568 g     F .text	00000014 IRQInterrupt
0100535c g     F .text	000000ac XAxiDma_Pause
01053c38 g     O .rodata	00000004 _global_impure_ptr
01006de4 g     F .text	00000108 XDmaPs_ConstructNestedLoop
01013808 g     F .text	00000372 _realloc_r
0100e75c g     F .text	0000005a strncasecmp
0100c3a8 g     F .text	00000050 __libc_init_array
01066794 g       .bss	00000000 __bss_end
0100ea24 g     F .text	0000001e strtol_l
01013694 g     F .text	00000036 wcsnrtombs
01003560 g     F .text	00000068 fabcfg_fastcfg_start
010560e8 g       .data	00000000 __rodata1_start
01007bb0 g     F .text	000000a8 XGpioPs_Write
01054078 g     O .rodata	00000028 __mprec_bigtens
0105d499 g       .ARM.attributes	00000000 __ARM.attributes_end
01011db0 g     F .text	00000098 __s2b
0100b590 g     F .text	00000014 SWInterrupt
0100be80 g     F .text	0000001e .hidden __floatunsidf
01013b7c  w    F .text	00000040 _sbrk
01012198 g     F .text	0000003a __mcmp
0105c010 g       .ARM.attributes	00000000 __tbss_start
010009c0 g     F .text	000000b8 acq_get_next_alloc
0105611c g     O .data	00000044 XAxiDma_ConfigTable
01009fb4 g     F .text	0000001c XScuGic_LookupConfig
01013c04 g     F .init	00000000 _init
01003c0c g     F .text	00000034 gpio_led_write
01001960 g     F .text	00000070 acq_force_stop
0100acac g     F .text	00000044 Xil_L2CacheFlush
0100ea44 g     F .text	00000030 strtol
0100a584 g     F .text	00000054 Xil_DCacheFlushRange
010019d0 g     F .text	00000550 acq_debug_dump
0100c200 g     F .text	00000040 .hidden __aeabi_d2ulz
0100bf7c g     F .text	00000164 .hidden __aeabi_fsub
0100c378 g     F .text	00000030 __libc_fini_array
010108e0 g     F .text	00000082 __jis_wctomb
01008e54 g     F .text	000000c8 XGpioPs_SetIntrType
01009d04 g     F .text	000000dc XScuGic_Stop
01009b40 g     F .text	00000074 XScuGic_InterruptUnmapFromCpu
010125d8 g     F .text	00000088 _reclaim_reent
00011400 g       .stack	00000000 __fiq_stack
01011e48 g     F .text	0000003e __hi0bits
0100b470 g     F .text	00000018 Xil_ExceptionRegisterHandler
01056180 g     O .data	00000004 Xil_AssertWait
010667a0 g       .heap	00000000 _heap_start
0100844c g     F .text	00000124 XGpioPs_SetOutputEnablePin
00000400 g       *ABS*	00000000 _IRQ_STACK_SIZE
0100c114 g     F .text	0000007c .hidden __floatdisf
0105c010 g       .ARM.attributes	00000000 __sbss_end
0100a774 g     F .text	00000018 Xil_L1DCacheInvalidateLine
010088a8 g     F .text	000000dc XGpioPs_IntrDisablePin
0100a8d4 g     F .text	00000018 Xil_L1DCacheFlushLine
00000400 g       *ABS*	00000000 _FIQ_STACK_SIZE
0100012c g       .text	00000000 _prestart
01008cc8 g     F .text	000000ac XGpioPs_IntrClear
01000a78 g     F .text	00000138 acq_append_next_alloc
01056eec g     O .data	00000004 environ
0105e740 g     O .bss	00000028 g_mcsi_state
010059ac g     F .text	0000019c XAxiDma_BdRingCreate
0100bc08 g     F .text	00000276 .hidden __aeabi_dadd
0100a3ec g     F .text	00000004 XNullHandler
0100e148 g     F .text	00000040 strcat
0100afd0 g     F .text	0000048c xil_printf
0100c1c0 g     F .text	00000040 .hidden __aeabi_f2ulz
01012038 g     F .text	000000a2 __pow5mult
0100bf08 g     F .text	0000006a .hidden __aeabi_ul2d
00011800 g       .stack	00000000 __undef_stack
01000588 g     F .text	0000003c _acq_irq_error_dma
01006694 g     F .text	00000060 XClk_Wiz_GetInterruptSettings
0100b948 g     F .text	00000000 .hidden __aeabi_idiv
01004340 g     F .text	00000020 d_iskeypress
0100a110 g     F .text	00000088 XScuTimer_Stop
01013c38 g     O .rodata	00040000 norway_512x512_grey
010077d4 g     F .text	00000064 XDmaPs_IsActive
01053c58 g     O .rodata	0000016c __C_locale
01009190 g     F .text	0000010c XGpioPs_GetIntrTypePin
0100a2a8 g     F .text	000000bc XScuTimer_SelfTest
010043f8 g     F .text	00000080 d_stop_timing
01066788 g     O .bss	00000004 PrefetchAbortAddr
01005624 g     F .text	0000001c XAxiDma_Busy
010095e4 g     F .text	000000cc XScuGic_Disconnect
01056ef0 g       .data	00000000 __CTOR_LIST__
01058000 g       .mmu_tbl	00000000 MMUTable
0100dff0 g     F .text	00000084 _snprintf_r
010560e8 g       .data	00000000 __sbss2_start
0100cae4 g     F .text	00000054 __get_locale_env
0100a99c g     F .text	00000018 Xil_L1ICacheInvalidateLine
01011c20 g     F .text	00000000 memchr
01011950 g     F .text	000001f0 _free_r
0100cd7c g     F .text	00000020 __locale_mb_cur_max
01004610 g     F .text	00000020 mcsi_init
010106fc g     F .text	00000016 _wcsrtombs_r
0100a94c g     F .text	0000001c Xil_L1ICacheEnable
010006ac g     F .text	00000018 _acq_wait_for_ndone
01010964 g     F .text	000000dc __call_exitprocs
0105c360 g     O .bss	00000fa0 test_sizes
0100bc04 g     F .text	0000027a .hidden __aeabi_dsub
01056abc g     O .data	00000020 __default_locale
01056ee4 g     O .data	00000004 __malloc_sbrk_base
0100b5e0 g       .text	00000064 _start
0100a450 g     F .text	000000e8 Xil_DCacheInvalidateRange
0100bf08 g     F .text	0000006a .hidden __floatundidf
0100a968 g     F .text	0000001c Xil_L1ICacheDisable
01013c20 g       .rodata	00000000 __rodata_start
01056104 g     O .data	00000018 acq_substate_to_str
010120dc g     F .text	000000ba __lshift
01006990 g     F .text	0000012c XDmaPs_FaultISR
01008570 g     F .text	000000e8 XGpioPs_GetOutputEnablePin
0100c0e8 g     F .text	0000001c .hidden __floatsisf
010126e0 g     F .text	000000f8 __ssprint_r
01007848 g     F .text	00000008 XDmaPs_DoneISR_2
0105c010 g       *ABS*	00000000 _SDA_BASE_
0100d6b8 g     F .text	00000082 __sjis_mbtowc
0100e620 g     F .text	00000056 strlcpy
0100e7b8 g     F .text	000000a2 strncmp
0100a610 g     F .text	00000038 Xil_ICacheInvalidateLine
01010714 g     F .text	00000022 wcsrtombs
01056ef0 g       .data	00000000 __data_end
01008f1c g     F .text	000000d4 XGpioPs_GetIntrType
01007c58 g     F .text	000000ac XGpioPs_SetDirection
01011ef8 g     F .text	0000013e __multiply
01004510 g     F .text	00000080 d_dump_timing
01007f20 g     F .text	0000013c XGpioPs_GetBankPin
010667a0 g       .heap	00000000 HeapBase
0100e85c g     F .text	0000007e strncpy
0105c324 g     O .bss	00000028 __malloc_current_mallinfo
010123dc g     F .text	000000b2 __d2b
0100e104 g     F .text	00000044 strcasecmp
01009bb4 g     F .text	000000d4 XScuGic_Disable
0100449c g     F .text	00000074 d_read_timing_us
01007860 g     F .text	00000008 XDmaPs_DoneISR_5
01007850 g     F .text	00000008 XDmaPs_DoneISR_3
0100b57c g     F .text	00000014 UndefinedException
0106678c g     O .bss	00000004 DataAbortAddr
0100bea0 g     F .text	00000022 .hidden __aeabi_i2d
010066f4 g     F .text	0000001c XClk_Wiz_LookupConfig
0100aa8c g     F .text	00000024 Xil_ICacheDisable
0100aa70 g     F .text	0000001c Xil_DCacheDisable
00010000 g       .stack	00000000 _irq_stack_end
0100c104 g     F .text	0000008c .hidden __floatundisf
010046e0 g     F .text	00000104 mcsi_setup_multi_transfer_by_id
0100bbf8  w    F .text	00000002 .hidden __aeabi_ldiv0
0105d300 g     O .bss	00000858 g_acq_state
01012518 g     F .text	00000046 __copybits
01056adc g     O .data	00000408 __malloc_av_
0100c0e0 g     F .text	00000024 .hidden __aeabi_ui2f
010105c4 g     F .text	0000006a _vsnprintf_r
01056ef4 g       .eh_frame	00000000 __eh_framehdr_end
0100ad84 g     F .text	00000010 outbyte
01002594 g     F .text	000002f0 clkwiz_change_mipi_freq
0100dfc0 g     F .text	00000002 __malloc_lock
0105c00c g       .fini_array	00000000 __fini_array_start
0100d4b0 g     F .text	00000208 __utf8_mbtowc
010136cc g     F .text	00000062 _calloc_r
0100a754 g     F .text	00000020 Xil_L1DCacheEnable
0105e780 g     O .bss	00008000 src_buffer
01005f38 g     F .text	0000024c XAxiDma_BdRingToHw
01005b48 g     F .text	00000104 XAxiDma_BdRingClone
010064ec g     F .text	000000b8 XAxiDma_BdRingDumpRegs
01002300 g     F .text	000001c8 acq_copy_slow_mipi
0105c020 g       .bss	00000000 __bss_start
00010000 g       *ABS*	00000000 _STACK_SIZE
0105c010 g       .ARM.attributes	00000000 __tdata_start
0105c010 g       .ARM.attributes	00000000 __tdata_end
0100df20 g     F .text	000000a0 memset
01013bc0 g     F .text	00000044 main
01005690 g     F .text	00000170 XAxiDma_SimpleTransfer
01004318 g     F .text	00000028 d_waitkey
0105c350 g     O .bss	00000004 __malloc_max_total_mem
0c000000 g       *ABS*	00000000 _HEAP_SIZE
0100c114 g     F .text	0000007c .hidden __aeabi_l2f
0100d73c g     F .text	000000b6 __eucjp_mbtowc
0100b6d0 g     F .text	00000000 .hidden __aeabi_uidiv
01009fd0 g     F .text	000000b0 XScuTimer_CfgInitialize
0100a080 g     F .text	00000090 XScuTimer_Start
01004a5c g     F .text	00000278 mcsi_tick
01007878 g     F .text	000000d8 XDmaPs_Print_DmaProg
01001944 g     F .text	0000001c acq_is_done
0100e9fc g     F .text	00000028 _strtol_r
01011b40 g     F .text	00000088 _findenv_r
0105c00c g       .init_array	00000000 __init_array_end
01004fb8 g     F .text	00000004 disable_caches
01010b98 g     F .text	00000d0c _dtoa_r
0100cf00 g     F .text	00000564 _malloc_r
0100a6a0 g     F .text	000000b4 Xil_L1DCacheInvalidate
01010760 g     F .text	00000018 __ascii_wctomb
0100bf18 g     F .text	0000005a .hidden __aeabi_l2d
01010778 g     F .text	000000a4 __utf8_wctomb
01008720 g     F .text	000000dc XGpioPs_IntrEnablePin
01008140 g     F .text	00000100 XGpioPs_WritePin
010087fc g     F .text	000000ac XGpioPs_IntrDisable
01013734 g     F .text	00000002 __env_unlock
01002f64 g     F .text	00000020 dma_gearbox_is_done
00000000 g       .stack	00000000 _stack_end
01066780 g     O .bss	00000004 Xil_AssertStatus
0100d464 g     F .text	00000026 _mbtowc_r
0100c104 g     F .text	0000008c .hidden __aeabi_ul2f
0100c1c0 g     F .text	00000040 .hidden __fixunssfdi
01005d78 g     F .text	00000020 XAxiDma_BdRingStart
01056ef0 g       .data	00000000 ___DTORS_END___
0100b948 g     F .text	00000294 .hidden __divsi3
0100a8ec g     F .text	00000048 Xil_L1DCacheFlushRange
0100b680 g     F .text	00000024 XTime_SetTime
0105c010 g       .ARM.attributes	00000000 __sdata_end
010118a4 g     F .text	000000aa _malloc_trim_r
01013570 g     F .text	000000f4 _wcsnrtombs_l
010560e8 g       .data	00000000 __sdata2_start
01056ef0 g       .data	00000000 __CTOR_END__
01056ef0 g       .data	00000000 ___DTORS_LIST___
01002fa0 g     F .text	000004f4 fabcfg_init
0100e288 g     F .text	000002dc strcmp
01007950 g     F .text	00000030 XDmaPs_LookupConfig
0100a934 g     F .text	00000018 Xil_L1DCacheStoreLine
01004478 g     F .text	00000024 d_read_timing
0100a364 g     F .text	0000001c XScuTimer_LookupConfig
01006b7c g     F .text	00000010 XDmaPs_Instr_DMARMB
01005d98 g     F .text	0000004c XAxiDma_BdRingSetCoalesce
01056ef0 g       .data	00000000 __DTOR_LIST__
0100483c g     F .text	00000220 _mcsi_tx_memcpy
01002ef0 g     F .text	00000074 dma_gearbox_execute
01005128 g     F .text	00000234 XAxiDma_CfgInitialize
0100c200 g     F .text	00000040 .hidden __fixunsdfdi
01013c10 g     F .fini	00000000 _fini
01006974 g     F .text	00000010 XDmaPs_ResetManager
01006984 g     F .text	0000000c XDmaPs_ResetChannel
0100ac00 g     F .text	00000030 Xil_ICacheEnable
0100cdd8 g     F .text	00000012 memalign
01005408 g     F .text	0000021c XAxiDma_Resume
0100ad70 g     F .text	00000014 Xil_L2CacheStoreLine
0105c31c g     O .bss	00000004 _PathLocale
00010c00 g       .stack	00000000 _abort_stack_end
01013664 g     F .text	00000030 _wcsnrtombs_r
0100119c g     F .text	000007a8 _acq_irq_rx_handler
01003600 g     F .text	00000024 irq_xscutimer
01004630 g     F .text	000000b0 mcsi_setup_transfer_by_id
0100cdc4 g     F .text	00000012 setlocale
01004fc8 g     F .text	00000114 XAxiDma_Reset
0100bf74 g     F .text	0000016c .hidden __aeabi_frsub
01006abc g     F .text	0000006c XDmaPs_SetDoneHandler
01056520 g     O .data	00000004 _impure_ptr
01002c1c g     F .text	000002d4 dma_gearbox_setup_copy
0105c008 g       .init_array	00000000 __preinit_array_end
010127d8 g     F .text	00000d96 _svfiprintf_r
0100c464 g     F .text	00000680 __loadlocale
010560ec g     O .data	00000018 acq_state_to_str
010560e8 g       .data	00000000 __sdata2_end
010034cc g     F .text	00000094 fabcfg_commit
0100d48c g     F .text	00000024 __ascii_mbtowc
010122dc g     F .text	00000050 __ulp
01007dbc g     F .text	000000ac XGpioPs_SetOutputEnable
01002b90 g     F .text	0000008c dma_gearbox_init
01002028 g     F .text	000002d8 acq_debug_dump_wave
01006b28 g     F .text	00000054 XDmaPs_SetFaultHandler
01009a6c g     F .text	000000d4 XScuGic_Enable
01056184 g     O .data	00000038 XExc_VectorTable
01008658 g     F .text	0000001c XGpioPs_LookupConfig
01011bfc g     F .text	0000001e localeconv
01056ef0 g       .data	00000000 ___CTORS_END___
00010000 g       .stack	00000000 __stack
0100b92c g     F .text	0000001a .hidden __aeabi_uidivmod
0100b4a8 g     F .text	00000024 Xil_ExceptionRemoveHandler
0d0667a0 g       .heap	00000000 HeapLimit
01000648 g     F .text	00000064 _acq_reset_trigger
01007838 g     F .text	00000008 XDmaPs_DoneISR_0
00011800 g       .stack	00000000 _end
0100b500 g     F .text	00000054 XUartPs_ResetHw
01056170 g     O .data	00000008 XGpioPs_ConfigTable
010560e8 g       .data	00000000 __rodata1_end
01004fc4 g     F .text	00000004 cleanup_platform
0100929c g     F .text	000000a0 XGpioPs_SetCallbackHandler
01056ef0 g       .data	00000000 __data1_end
010034b0 g     F .text	0000001c fabcfg_write
0100b5a4 g     F .text	00000014 DataAbortInterrupt
01005e00 g     F .text	00000088 XAxiDma_BdRingAlloc
010035c8 g     F .text	00000034 fabcfg_fastcfg_wait
0100933c g     F .text	000000e4 XGpioPs_IntrHandler
01008364 g     F .text	000000e8 XGpioPs_GetDirectionPin
01056ee8 g     O .data	00000004 __malloc_trim_threshold
010667a0 g       .heap	00000000 _heap
0100c358 g     F .text	00000020 exit
0105e548 g     O .bss	000001f8 g_hal
0100d7f4 g     F .text	00000126 __jis_mbtowc
0100c0e0 g     F .text	00000024 .hidden __floatunsisf
010121d4 g     F .text	00000106 __mdiff
01008d74 g     F .text	000000e0 XGpioPs_IntrClearPin
0100cdec g     F .text	000000f4 _memalign_r
01009c88 g     F .text	0000007c XScuGic_UnmapAllInterruptsFromCpu
01006898 g     F .text	000000dc XDmaPs_CfgInitialize
0105c010 g       .ARM.attributes	00000000 __tbss_end
010005c4 g     F .text	00000084 _acq_reset_PL_fifo
01003ba8 g     F .text	00000064 bogo_delay
01004cd4 g     F .text	0000008c _mcsi_tx_memcpy_assist_bounded
01053e74 g     O .rodata	00000101 _ctype_
010047e4 g     F .text	00000058 mcsi_start
0100bbf8  w    F .text	00000002 .hidden __aeabi_idiv0
0105c008 g       .init_array	00000000 __init_array_start
01007840 g     F .text	00000008 XDmaPs_DoneISR_1
01007980 g     F .text	0000017c XGpioPs_CfgInitialize
0100a220 g     F .text	00000088 XScuTimer_GetPrescaler
01008ff0 g     F .text	000001a0 XGpioPs_SetIntrTypePin
01006184 g     F .text	00000154 XAxiDma_BdRingFromHw
01013bbc  w    F .text	00000004 _exit
0100a418 g     F .text	00000038 Xil_DCacheInvalidateLine
01006b9c g     F .text	000001a8 XDmaPs_ToCCRValue
01005800 g     F .text	0000001c XAxiDma_LookupConfig
0100b554 g     F .text	00000014 FIQInterrupt
010096b0 g     F .text	000000e4 XScuGic_SoftwareIntr
0100e680 g     F .text	000000dc strlen
01002afc g     F .text	00000094 clkwiz_commit
0100cd9c g     F .text	00000006 __locale_ctype_ptr_l
00010000 g       .stack	00000000 _stack
010050dc g     F .text	0000004c XAxiDma_ResetIsDone
01007d04 g     F .text	000000b8 XGpioPs_GetDirection
0100e188 g     F .text	000000e4 strchr
0100a3dc g     F .text	00000010 Xil_AssertSetCallback
0100bec4 g     F .text	00000042 .hidden __aeabi_f2d
01009448 g     F .text	00000078 XScuGic_InterruptHandler
010560e8 g       .data	00000000 __data_start
0100ad08 g     F .text	00000068 Xil_L2CacheFlushRange
01009510 g     F .text	000000d4 XScuGic_Connect
0100a5d8 g     F .text	00000038 Xil_DCacheStoreLine
01005c4c g     F .text	0000012c XAxiDma_StartBdRingHw
0100aab0 g     F .text	0000006c Xil_L2CacheInvalidate
01010738 g     F .text	00000026 _wctomb_r
01013730 g     F .text	00000002 __env_lock
00011000 g       .stack	00000000 _fiq_stack_end
0100bc04 g     F .text	0000027a .hidden __subdf3
0100a7d4 g     F .text	0000008c Xil_L1DCacheFlush
0105c008 g       .init_array	00000000 __preinit_array_start
00000400 g       *ABS*	00000000 _UNDEF_STACK_SIZE
01008be0 g     F .text	000000e8 XGpioPs_IntrGetStatusPin
0100a984 g     F .text	00000018 Xil_L1ICacheInvalidate
01011e88 g     F .text	0000005c __lo0bits
0100bbdc g     F .text	0000001a .hidden __aeabi_idivmod
010006c4 g     F .text	000002fc acq_init
010099f8 g     F .text	00000074 XScuGic_InterruptMaptoCpu
0100acf0 g     F .text	00000018 Xil_L2CacheFlushLine
0100581c g     F .text	0000001c XAxiDma_LookupConfigBaseAddr
0100b460 g     F .text	00000004 Xil_DataAbortHandler
010560e8 g       *ABS*	00000000 _SDA2_BASE_
0100b6a4 g     F .text	00000028 XTime_GetTime
010106a4 g     F .text	00000056 wcrtomb
01000bb0 g     F .text	0000004c acq_free_all_alloc
01000fec g     F .text	000001b0 acq_start
0100b488 g     F .text	00000020 Xil_GetExceptionRegisterHandler
010039d8 g     F .text	00000018 d_xilinx_assert
01012660 g     F .text	00000080 frexp
01008674 g     F .text	000000ac XGpioPs_IntrEnable
0100bf80 g     F .text	00000160 .hidden __addsf3
01008a40 g     F .text	000000e8 XGpioPs_IntrGetEnabledPin
0105c000 g       .mmu_tbl	00000000 __mmu_tbl_end
01056950 g     O .data	0000016c __global_locale
01008984 g     F .text	000000bc XGpioPs_IntrGetEnabled
0100abdc g     F .text	00000024 Xil_DCacheEnable
01003e00 g     F .text	00000518 hal_init
0105c010 g       .ARM.attributes	00000000 __ARM.attributes_start
0100a78c g     F .text	00000048 Xil_L1DCacheInvalidateRange
0100cef0 g     F .text	00000010 free
01011d20 g     F .text	00000090 __multadd
01011d0c g     F .text	00000012 _Bfree
01011bc8 g     F .text	00000010 _getenv_r



Disassembly of section .text:

01000000 <_vector_table>:

.globl _vector_table

.section .vectors
_vector_table:
	B	_boot
 1000000:	ea000049 	b	100012c <_boot>
	B	Undefined
 1000004:	ea000025 	b	10000a0 <Undefined>
	B	SVCHandler
 1000008:	ea00002b 	b	10000bc <SVCHandler>
	B	PrefetchAbortHandler
 100000c:	ea00003b 	b	1000100 <PrefetchAbortHandler>
	B	DataAbortHandler
 1000010:	ea000032 	b	10000e0 <DataAbortHandler>
	NOP	/* Placeholder for address exception vector*/
 1000014:	e320f000 	nop	{0}
	B	IRQHandler
 1000018:	ea000000 	b	1000020 <IRQHandler>
	B	FIQHandler
 100001c:	ea00000f 	b	1000060 <FIQHandler>

01000020 <IRQHandler>:


IRQHandler:					/* IRQ vector handler */

	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code*/
 1000020:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000024:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000028:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100002c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000030:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000034:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000038:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	ldr	r2, =prof_pc
	subs	r3, lr, #0
	str	r3, [r2]
#endif

	bl	IRQInterrupt			/* IRQ vector */
 100003c:	eb002d49 	bl	100b568 <IRQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000040:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000044:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000048:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100004c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000050:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000054:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000058:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}


	subs	pc, lr, #4			/* adjust return */
 100005c:	e25ef004 	subs	pc, lr, #4

01000060 <FIQHandler>:


FIQHandler:					/* FIQ vector handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000060:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000064:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000068:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100006c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000070:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000074:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000078:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)

0100007c <FIQLoop>:
#endif

FIQLoop:
	bl	FIQInterrupt			/* FIQ vector */
 100007c:	eb002d34 	bl	100b554 <FIQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000080:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000084:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000088:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100008c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000090:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000094:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000098:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4			/* adjust return */
 100009c:	e25ef004 	subs	pc, lr, #4

010000a0 <Undefined>:


Undefined:					/* Undefined handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000a0:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =UndefinedExceptionAddr
 10000a4:	e59f0074 	ldr	r0, [pc, #116]	; 1000120 <PrefetchAbortHandler+0x20>
	sub     r1, lr, #4
 10000a8:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Store address of instruction causing undefined exception */
 10000ac:	e5801000 	str	r1, [r0]

	bl	UndefinedException		/* UndefinedException: call C function here */
 10000b0:	eb002d31 	bl	100b57c <UndefinedException>
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000b4:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	movs	pc, lr
 10000b8:	e1b0f00e 	movs	pc, lr

010000bc <SVCHandler>:

SVCHandler:					/* SWI handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000bc:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	tst	r0, #0x20			/* check the T bit */
 10000c0:	e3100020 	tst	r0, #32
	ldrneh	r0, [lr,#-2]			/* Thumb mode */
 10000c4:	115e00b2 	ldrhne	r0, [lr, #-2]
	bicne	r0, r0, #0xff00			/* Thumb mode */
 10000c8:	13c00cff 	bicne	r0, r0, #65280	; 0xff00
	ldreq	r0, [lr,#-4]			/* ARM mode */
 10000cc:	051e0004 	ldreq	r0, [lr, #-4]
	biceq	r0, r0, #0xff000000		/* ARM mode */
 10000d0:	03c004ff 	biceq	r0, r0, #-16777216	; 0xff000000

	bl	SWInterrupt			/* SWInterrupt: call C function here */
 10000d4:	eb002d2d 	bl	100b590 <SWInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000d8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	movs	pc, lr		/*return to the next instruction after the SWI instruction */
 10000dc:	e1b0f00e 	movs	pc, lr

010000e0 <DataAbortHandler>:


DataAbortHandler:				/* Data Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 10000e0:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000e4:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =DataAbortAddr
 10000e8:	e59f0034 	ldr	r0, [pc, #52]	; 1000124 <PrefetchAbortHandler+0x24>
	sub     r1, lr, #8
 10000ec:	e24e1008 	sub	r1, lr, #8
	str     r1, [r0]            		/* Stores instruction causing data abort */
 10000f0:	e5801000 	str	r1, [r0]

	bl	DataAbortInterrupt		/*DataAbortInterrupt :call C function here */
 10000f4:	eb002d2a 	bl	100b5a4 <DataAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000f8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #8			/* points to the instruction that caused the Data Abort exception */
 10000fc:	e25ef008 	subs	pc, lr, #8

01000100 <PrefetchAbortHandler>:

PrefetchAbortHandler:				/* Prefetch Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 1000100:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000104:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =PrefetchAbortAddr
 1000108:	e59f0018 	ldr	r0, [pc, #24]	; 1000128 <PrefetchAbortHandler+0x28>
	sub     r1, lr, #4
 100010c:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Stores instruction causing prefetch abort */
 1000110:	e5801000 	str	r1, [r0]

	bl	PrefetchAbortInterrupt		/* PrefetchAbortInterrupt: call C function here */
 1000114:	eb002d27 	bl	100b5b8 <PrefetchAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000118:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #4			/* points to the instruction that caused the Prefetch Abort exception */
 100011c:	e25ef004 	subs	pc, lr, #4
	ldr     r0, =UndefinedExceptionAddr
 1000120:	01066784 	.word	0x01066784
	ldr     r0, =DataAbortAddr
 1000124:	0106678c 	.word	0x0106678c
	ldr     r0, =PrefetchAbortAddr
 1000128:	01066788 	.word	0x01066788

0100012c <_boot>:
_prestart:
_boot:

#if XPAR_CPU_ID==0
        /* only allow cpu0 through */
	mrc	p15,0,r1,c0,c0,5
 100012c:	ee101fb0 	mrc	15, 0, r1, cr0, cr0, {5}
	and	r1, r1, #0xf
 1000130:	e201100f 	and	r1, r1, #15
        cmp	r1, #0
 1000134:	e3510000 	cmp	r1, #0
	beq	CheckEFUSE
 1000138:	0a000001 	beq	1000144 <CheckEFUSE>

0100013c <EndlessLoop0>:
	EndlessLoop0:
		wfe
 100013c:	e320f002 	wfe
	b	EndlessLoop0
 1000140:	eafffffd 	b	100013c <EndlessLoop0>

01000144 <CheckEFUSE>:

CheckEFUSE:
        ldr r0,=EFUSEStaus
 1000144:	e59f030c 	ldr	r0, [pc, #780]	; 1000458 <finished+0x14>
        ldr r1,[r0]                             /* Read eFuse setting */
 1000148:	e5901000 	ldr	r1, [r0]
        ands r1,r1,#0x80                        /* Check whether device is having single core */
 100014c:	e2111080 	ands	r1, r1, #128	; 0x80
	beq OKToRun
 1000150:	0a000009 	beq	100017c <OKToRun>

 /* single core device, reset cpu1 */
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 1000154:	e59f0300 	ldr	r0, [pc, #768]	; 100045c <finished+0x18>
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000158:	e59f1300 	ldr	r1, [pc, #768]	; 1000460 <finished+0x1c>
        str     r1, [r0]                        /* Unlock SLCR */
 100015c:	e5801000 	str	r1, [r0]

	ldr r0,=SLCRCPURSTReg
 1000160:	e59f02fc 	ldr	r0, [pc, #764]	; 1000464 <finished+0x20>
	ldr r1,[r0]                             /* Read CPU Software Reset Control register */
 1000164:	e5901000 	ldr	r1, [r0]
	orr r1,r1,#0x22
 1000168:	e3811022 	orr	r1, r1, #34	; 0x22
        str r1,[r0]                             /* Reset CPU1 */
 100016c:	e5801000 	str	r1, [r0]

        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000170:	e59f02f0 	ldr	r0, [pc, #752]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 1000174:	e59f12f0 	ldr	r1, [pc, #752]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000178:	e5801000 	str	r1, [r0]

0100017c <OKToRun>:
	        wfe
	b	EndlessLoop1
#endif

OKToRun:
	mrc     p15, 0, r0, c0, c0, 0		/* Get the revision */
 100017c:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	and     r5, r0, #0x00f00000
 1000180:	e200560f 	and	r5, r0, #15728640	; 0xf00000
	and     r6, r0, #0x0000000f
 1000184:	e200600f 	and	r6, r0, #15
	orr     r6, r6, r5, lsr #20-4
 1000188:	e1866825 	orr	r6, r6, r5, lsr #16

#ifdef CONFIG_ARM_ERRATA_742230
        cmp     r6, #0x22                       /* only present up to r2p2 */
 100018c:	e3560022 	cmp	r6, #34	; 0x22
        mrcle   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 1000190:	de1faf30 	mrcle	15, 0, sl, cr15, cr0, {1}
        orrle   r10, r10, #1 << 4               /* set bit #4 */
 1000194:	d38aa010 	orrle	sl, sl, #16
        mcrle   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 1000198:	de0faf30 	mcrle	15, 0, sl, cr15, cr0, {1}
#endif

#ifdef CONFIG_ARM_ERRATA_743622
	teq     r5, #0x00200000                 /* only present in r2p* */
 100019c:	e3350602 	teq	r5, #2097152	; 0x200000
	mrceq   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 10001a0:	0e1faf30 	mrceq	15, 0, sl, cr15, cr0, {1}
	orreq   r10, r10, #1 << 6               /* set bit #6 */
 10001a4:	038aa040 	orreq	sl, sl, #64	; 0x40
	mcreq   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 10001a8:	0e0faf30 	mcreq	15, 0, sl, cr15, cr0, {1}
#endif

	/* set VBAR to the _vector_table address in linker script */
	ldr	r0, =vector_base
 10001ac:	e59f02bc 	ldr	r0, [pc, #700]	; 1000470 <finished+0x2c>
	mcr	p15, 0, r0, c12, c0, 0
 10001b0:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	/*invalidate scu*/
	ldr	r7, =0xf8f0000c
 10001b4:	e59f72b8 	ldr	r7, [pc, #696]	; 1000474 <finished+0x30>
	ldr	r6, =0xffff
 10001b8:	e59f62b8 	ldr	r6, [pc, #696]	; 1000478 <finished+0x34>
	str	r6, [r7]
 10001bc:	e5876000 	str	r6, [r7]

	/* Invalidate caches and TLBs */
	mov	r0,#0				/* r0 = 0  */
 10001c0:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c8, c7, 0		/* invalidate TLBs */
 10001c4:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
	mcr	p15, 0, r0, c7, c5, 0		/* invalidate icache */
 10001c8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
	mcr	p15, 0, r0, c7, c5, 6		/* Invalidate branch predictor array */
 10001cc:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
	bl	invalidate_dcache		/* invalidate dcache */
 10001d0:	eb00007c 	bl	10003c8 <invalidate_dcache>

	/* Disable MMU, if enabled */
	mrc	p15, 0, r0, c1, c0, 0		/* read CP15 register 1 */
 10001d4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	bic	r0, r0, #0x1			/* clear bit 0 */
 10001d8:	e3c00001 	bic	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 0		/* write value back */
 10001dc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	add	r2, r2, #0x100000		/* next section */
	subs	r3, r3, #1
	bge	shareable_loop			/* loop till 1G is covered */
#endif

	mrs	r0, cpsr			/* get the current PSR */
 10001e0:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the irq stack pointer */
 10001e4:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 10001e8:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x12			/* IRQ mode */
 10001ec:	e3822012 	orr	r2, r2, #18
	msr	cpsr, r2
 10001f0:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 10001f4:	e59fd280 	ldr	sp, [pc, #640]	; 100047c <finished+0x38>
	bic r2, r2, #(0x1 << 9)    		 /* Set EE bit to little-endian */
 10001f8:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 10001fc:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000200:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the supervisor stack pointer */
 1000204:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000208:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x13			/* supervisor mode */
 100020c:	e3822013 	orr	r2, r2, #19
	msr	cpsr, r2
 1000210:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000214:	e59fd264 	ldr	sp, [pc, #612]	; 1000480 <finished+0x3c>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000218:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100021c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000220:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Abort  stack pointer */
 1000224:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000228:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x17			/* Abort mode */
 100022c:	e3822017 	orr	r2, r2, #23
	msr	cpsr, r2
 1000230:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000234:	e59fd248 	ldr	sp, [pc, #584]	; 1000484 <finished+0x40>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000238:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100023c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000240:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the FIQ stack pointer */
 1000244:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000248:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x11			/* FIQ mode */
 100024c:	e3822011 	orr	r2, r2, #17
	msr	cpsr, r2
 1000250:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000254:	e59fd22c 	ldr	sp, [pc, #556]	; 1000488 <finished+0x44>
	bic r2, r2, #(0x1 << 9)    		/* Set EE bit to little-endian */
 1000258:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100025c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000260:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Undefine stack pointer */
 1000264:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000268:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1b			/* Undefine mode */
 100026c:	e382201b 	orr	r2, r2, #27
	msr	cpsr, r2
 1000270:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 1000274:	e59fd210 	ldr	sp, [pc, #528]	; 100048c <finished+0x48>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000278:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100027c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000280:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the system stack pointer */
 1000284:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000288:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1F			/* SYS mode */
 100028c:	e382201f 	orr	r2, r2, #31
	msr	cpsr, r2
 1000290:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000294:	e59fd1f4 	ldr	sp, [pc, #500]	; 1000490 <finished+0x4c>

	/*set scu enable bit in scu*/
	ldr	r7, =0xf8f00000
 1000298:	e59f71f4 	ldr	r7, [pc, #500]	; 1000494 <finished+0x50>
	ldr	r0, [r7]
 100029c:	e5970000 	ldr	r0, [r7]
	orr	r0, r0, #0x1
 10002a0:	e3800001 	orr	r0, r0, #1
	str	r0, [r7]
 10002a4:	e5870000 	str	r0, [r7]

	/* enable MMU and cache */

	ldr	r0,=TblBase			/* Load MMU translation table base */
 10002a8:	e59f01e8 	ldr	r0, [pc, #488]	; 1000498 <finished+0x54>
	orr	r0, r0, #0x5B			/* Outer-cacheable, WB */
 10002ac:	e380005b 	orr	r0, r0, #91	; 0x5b
	mcr	15, 0, r0, c2, c0, 0		/* TTB0 */
 10002b0:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}

	mvn	r0,#0				/* Load MMU domains -- all ones=manager */
 10002b4:	e3e00000 	mvn	r0, #0
	mcr	p15,0,r0,c3,c0,0
 10002b8:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}

	/* Enable mmu, icahce and dcache */
	ldr	r0,=CRValMmuCac
 10002bc:	e59f01d8 	ldr	r0, [pc, #472]	; 100049c <finished+0x58>
	mcr	p15,0,r0,c1,c0,0		/* Enable cache and MMU */
 10002c0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	dsb					/* dsb	allow the MMU to start up */
 10002c4:	f57ff04f 	dsb	sy
	isb					/* isb	flush prefetch buffer */
 10002c8:	f57ff06f 	isb	sy

	/* Write to ACTLR */
	mrc	p15, 0, r0, c1, c0, 1		/* Read ACTLR*/
 10002cc:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x01 << 6)		/* set SMP bit */
 10002d0:	e3800040 	orr	r0, r0, #64	; 0x40
	orr	r0, r0, #(0x01 )		/* Cache/TLB maintenance broadcast */
 10002d4:	e3800001 	orr	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 1		/* Write ACTLR*/
 10002d8:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

/* Invalidate L2 Cache and enable L2 Cache*/
/* For AMP, assume running on CPU1. Don't initialize L2 Cache (up to Linux) */
#if USE_AMP!=1
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10002dc:	e59f01bc 	ldr	r0, [pc, #444]	; 10004a0 <finished+0x5c>
	mov	r1, #0				/* force the disable bit */
 10002e0:	e3a01000 	mov	r1, #0
	str	r1, [r0]			/* disable the L2 Caches */
 10002e4:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10002e8:	e59f01b4 	ldr	r0, [pc, #436]	; 10004a4 <finished+0x60>
	ldr	r1,[r0]				/* read the register */
 10002ec:	e5901000 	ldr	r1, [r0]
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10002f0:	e59f21b0 	ldr	r2, [pc, #432]	; 10004a8 <finished+0x64>
	orr	r1,r1,r2
 10002f4:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* store the Aux Control Register */
 10002f8:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10002fc:	e59f01a8 	ldr	r0, [pc, #424]	; 10004ac <finished+0x68>
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 1000300:	e59f11a8 	ldr	r1, [pc, #424]	; 10004b0 <finished+0x6c>
	str	r1, [r0]			/* store the TAG Latency register Register */
 1000304:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 1000308:	e59f01a4 	ldr	r0, [pc, #420]	; 10004b4 <finished+0x70>
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 100030c:	e59f11a4 	ldr	r1, [pc, #420]	; 10004b8 <finished+0x74>
	str	r1, [r0]			/* store the Data Latency register Register */
 1000310:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 1000314:	e59f01a0 	ldr	r0, [pc, #416]	; 10004bc <finished+0x78>
	ldr	r2, =0xFFFF
 1000318:	e59f2158 	ldr	r2, [pc, #344]	; 1000478 <finished+0x34>
	str	r2, [r0]			/* force invalidate */
 100031c:	e5802000 	str	r2, [r0]

	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 1000320:	e59f0198 	ldr	r0, [pc, #408]	; 10004c0 <finished+0x7c>

01000324 <Sync>:
						/* Load L2CC base address base + sync register*/
	/* poll for completion */
Sync:	ldr	r1, [r0]
 1000324:	e5901000 	ldr	r1, [r0]
	cmp	r1, #0
 1000328:	e3510000 	cmp	r1, #0
	bne	Sync
 100032c:	1afffffc 	bne	1000324 <Sync>

	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 1000330:	e59f018c 	ldr	r0, [pc, #396]	; 10004c4 <finished+0x80>
	ldr	r1,[r0]
 1000334:	e5901000 	ldr	r1, [r0]
	ldr	r0,=L2CCIntClear
 1000338:	e59f0188 	ldr	r0, [pc, #392]	; 10004c8 <finished+0x84>
	str	r1,[r0]
 100033c:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRUnlockReg		/* Load SLCR base address base + unlock register */
 1000340:	e59f0114 	ldr	r0, [pc, #276]	; 100045c <finished+0x18>
	ldr	r1,=SLCRUnlockKey	    	/* set unlock key */
 1000344:	e59f1114 	ldr	r1, [pc, #276]	; 1000460 <finished+0x1c>
	str	r1, [r0]		    	/* Unlock SLCR */
 1000348:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 100034c:	e59f0178 	ldr	r0, [pc, #376]	; 10004cc <finished+0x88>
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 1000350:	e59f1178 	ldr	r1, [pc, #376]	; 10004d0 <finished+0x8c>
	str	r1, [r0]	        	/* store the L2c Ram Control Register */
 1000354:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000358:	e59f0108 	ldr	r0, [pc, #264]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100035c:	e59f1108 	ldr	r1, [pc, #264]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000360:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 1000364:	e59f0134 	ldr	r0, [pc, #308]	; 10004a0 <finished+0x5c>
	ldr	r1,[r0]				/* read the register */
 1000368:	e5901000 	ldr	r1, [r0]
	mov	r2, #L2CCControl		/* set the enable bit */
 100036c:	e3a02001 	mov	r2, #1
	orr	r1,r1,r2
 1000370:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* enable the L2 Caches */
 1000374:	e5801000 	str	r1, [r0]
#endif

	mov	r0, r0
 1000378:	e1a00000 	nop			; (mov r0, r0)
	mrc	p15, 0, r1, c1, c0, 2		/* read cp access control register (CACR) into r1 */
 100037c:	ee111f50 	mrc	15, 0, r1, cr1, cr0, {2}
	orr	r1, r1, #(0xf << 20)		/* enable full access for p10 & p11 */
 1000380:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
	mcr	p15, 0, r1, c1, c0, 2		/* write back into CACR */
 1000384:	ee011f50 	mcr	15, 0, r1, cr1, cr0, {2}

	/* enable vfp */
	fmrx	r1, FPEXC			/* read the exception register */
 1000388:	eef81a10 	vmrs	r1, fpexc
	orr	r1,r1, #FPEXC_EN		/* set VFP enable bit, leave the others in orig state */
 100038c:	e3811101 	orr	r1, r1, #1073741824	; 0x40000000
	fmxr	FPEXC, r1			/* write back the exception register */
 1000390:	eee81a10 	vmsr	fpexc, r1

	mrc	p15,0,r0,c1,c0,0		/* flow prediction enable */
 1000394:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	orr	r0, r0, #(0x01 << 11)		/* #0x8000 */
 1000398:	e3800b02 	orr	r0, r0, #2048	; 0x800
	mcr	p15,0,r0,c1,c0,0
 100039c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}

	mrc	p15,0,r0,c1,c0,1		/* read Auxiliary Control Register */
 10003a0:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x1 << 2)		/* enable Dside prefetch */
 10003a4:	e3800004 	orr	r0, r0, #4
	orr	r0, r0, #(0x1 << 1)		/* enable L2 Prefetch hint */
 10003a8:	e3800002 	orr	r0, r0, #2
	mcr	p15,0,r0,c1,c0,1		/* write Auxiliary Control Register */
 10003ac:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

	mrs	r0, cpsr			/* get the current PSR */
 10003b0:	e10f0000 	mrs	r0, CPSR
	bic	r0, r0, #0x100			/* enable asynchronous abort exception */
 10003b4:	e3c00c01 	bic	r0, r0, #256	; 0x100
	msr	cpsr_xsf, r0
 10003b8:	e12ef000 	msr	CPSR_fsx, r0


	b	_start				/* jump to C startup code */
 10003bc:	ea002c87 	b	100b5e0 <_start>
	and	r0, r0, r0			/* no op */
 10003c0:	e0000000 	and	r0, r0, r0

.Ldone:	b	.Ldone				/* Paranoia: we should never get here */
 10003c4:	eafffffe 	b	10003c4 <Sync+0xa0>

010003c8 <invalidate_dcache>:
 * the whole D-cache. Need to invalidate each line.
 *
 *************************************************************************
 */
invalidate_dcache:
	mrc	p15, 1, r0, c0, c0, 1		/* read CLIDR */
 10003c8:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
	ands	r3, r0, #0x7000000
 10003cc:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
	mov	r3, r3, lsr #23			/* cache level value (naturally aligned) */
 10003d0:	e1a03ba3 	lsr	r3, r3, #23
	beq	finished
 10003d4:	0a00001a 	beq	1000444 <finished>
	mov	r10, #0				/* start with level 0 */
 10003d8:	e3a0a000 	mov	sl, #0

010003dc <loop1>:
loop1:
	add	r2, r10, r10, lsr #1		/* work out 3xcachelevel */
 10003dc:	e08a20aa 	add	r2, sl, sl, lsr #1
	mov	r1, r0, lsr r2			/* bottom 3 bits are the Cache type for this level */
 10003e0:	e1a01230 	lsr	r1, r0, r2
	and	r1, r1, #7			/* get those 3 bits alone */
 10003e4:	e2011007 	and	r1, r1, #7
	cmp	r1, #2
 10003e8:	e3510002 	cmp	r1, #2
	blt	skip				/* no cache or only instruction cache at this level */
 10003ec:	ba000011 	blt	1000438 <skip>
	mcr	p15, 2, r10, c0, c0, 0		/* write the Cache Size selection register */
 10003f0:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	isb					/* isb to sync the change to the CacheSizeID reg */
 10003f4:	f57ff06f 	isb	sy
	mrc	p15, 1, r1, c0, c0, 0		/* reads current Cache Size ID register */
 10003f8:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
	and	r2, r1, #7			/* extract the line length field */
 10003fc:	e2012007 	and	r2, r1, #7
	add	r2, r2, #4			/* add 4 for the line length offset (log2 16 bytes) */
 1000400:	e2822004 	add	r2, r2, #4
	ldr	r4, =0x3ff
 1000404:	e59f40c8 	ldr	r4, [pc, #200]	; 10004d4 <finished+0x90>
	ands	r4, r4, r1, lsr #3		/* r4 is the max number on the way size (right aligned) */
 1000408:	e01441a1 	ands	r4, r4, r1, lsr #3
	clz	r5, r4				/* r5 is the bit position of the way size increment */
 100040c:	e16f5f14 	clz	r5, r4
	ldr	r7, =0x7fff
 1000410:	e59f70c0 	ldr	r7, [pc, #192]	; 10004d8 <finished+0x94>
	ands	r7, r7, r1, lsr #13		/* r7 is the max number of the index size (right aligned) */
 1000414:	e01776a1 	ands	r7, r7, r1, lsr #13

01000418 <loop2>:
loop2:
	mov	r9, r4				/* r9 working copy of the max way size (right aligned) */
 1000418:	e1a09004 	mov	r9, r4

0100041c <loop3>:
loop3:
	orr	r11, r10, r9, lsl r5		/* factor in the way number and cache number into r11 */
 100041c:	e18ab519 	orr	fp, sl, r9, lsl r5
	orr	r11, r11, r7, lsl r2		/* factor in the index number */
 1000420:	e18bb217 	orr	fp, fp, r7, lsl r2
	mcr	p15, 0, r11, c7, c6, 2		/* invalidate by set/way */
 1000424:	ee07bf56 	mcr	15, 0, fp, cr7, cr6, {2}
	subs	r9, r9, #1			/* decrement the way number */
 1000428:	e2599001 	subs	r9, r9, #1
	bge	loop3
 100042c:	aafffffa 	bge	100041c <loop3>
	subs	r7, r7, #1			/* decrement the index */
 1000430:	e2577001 	subs	r7, r7, #1
	bge	loop2
 1000434:	aafffff7 	bge	1000418 <loop2>

01000438 <skip>:
skip:
	add	r10, r10, #2			/* increment the cache number */
 1000438:	e28aa002 	add	sl, sl, #2
	cmp	r3, r10
 100043c:	e153000a 	cmp	r3, sl
	bgt	loop1
 1000440:	caffffe5 	bgt	10003dc <loop1>

01000444 <finished>:

finished:
	mov	r10, #0				/* switch back to cache level 0 */
 1000444:	e3a0a000 	mov	sl, #0
	mcr	p15, 2, r10, c0, c0, 0		/* select current cache level in cssr */
 1000448:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	dsb
 100044c:	f57ff04f 	dsb	sy
	isb
 1000450:	f57ff06f 	isb	sy

	bx	lr
 1000454:	e12fff1e 	bx	lr
        ldr r0,=EFUSEStaus
 1000458:	f800d010 	.word	0xf800d010
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 100045c:	f8000008 	.word	0xf8000008
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000460:	0000df0d 	.word	0x0000df0d
	ldr r0,=SLCRCPURSTReg
 1000464:	f8000244 	.word	0xf8000244
        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000468:	f8000004 	.word	0xf8000004
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100046c:	0000767b 	.word	0x0000767b
	ldr	r0, =vector_base
 1000470:	01000000 	.word	0x01000000
	ldr	r7, =0xf8f0000c
 1000474:	f8f0000c 	.word	0xf8f0000c
	ldr	r6, =0xffff
 1000478:	0000ffff 	.word	0x0000ffff
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 100047c:	00010400 	.word	0x00010400
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000480:	00010c00 	.word	0x00010c00
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000484:	00011000 	.word	0x00011000
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000488:	00011400 	.word	0x00011400
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 100048c:	00011800 	.word	0x00011800
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000490:	00010000 	.word	0x00010000
	ldr	r7, =0xf8f00000
 1000494:	f8f00000 	.word	0xf8f00000
	ldr	r0,=TblBase			/* Load MMU translation table base */
 1000498:	01058000 	.word	0x01058000
	ldr	r0,=CRValMmuCac
 100049c:	00001005 	.word	0x00001005
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10004a0:	f8f02100 	.word	0xf8f02100
	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10004a4:	f8f02104 	.word	0xf8f02104
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10004a8:	72360000 	.word	0x72360000
	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10004ac:	f8f02108 	.word	0xf8f02108
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 10004b0:	00000111 	.word	0x00000111
	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 10004b4:	f8f0210c 	.word	0xf8f0210c
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 10004b8:	00000121 	.word	0x00000121
	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 10004bc:	f8f0277c 	.word	0xf8f0277c
	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 10004c0:	f8f02730 	.word	0xf8f02730
	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 10004c4:	f8f0221c 	.word	0xf8f0221c
	ldr	r0,=L2CCIntClear
 10004c8:	f8f02220 	.word	0xf8f02220
	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 10004cc:	f8000a1c 	.word	0xf8000a1c
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 10004d0:	00020202 	.word	0x00020202
	ldr	r4, =0x3ff
 10004d4:	000003ff 	.word	0x000003ff
	ldr	r7, =0x7fff
 10004d8:	00007fff 	.word	0x00007fff

010004dc <deregister_tm_clones>:
 10004dc:	f646 60f0 	movw	r0, #28400	; 0x6ef0
 10004e0:	f2c0 1005 	movt	r0, #261	; 0x105
 10004e4:	f646 63f0 	movw	r3, #28400	; 0x6ef0
 10004e8:	f2c0 1305 	movt	r3, #261	; 0x105
 10004ec:	4283      	cmp	r3, r0
 10004ee:	d005      	beq.n	10004fc <deregister_tm_clones+0x20>
 10004f0:	f240 0300 	movw	r3, #0
 10004f4:	f2c0 0300 	movt	r3, #0
 10004f8:	b103      	cbz	r3, 10004fc <deregister_tm_clones+0x20>
 10004fa:	4718      	bx	r3
 10004fc:	4770      	bx	lr
 10004fe:	bf00      	nop

01000500 <register_tm_clones>:
 1000500:	f646 60f0 	movw	r0, #28400	; 0x6ef0
 1000504:	f2c0 1005 	movt	r0, #261	; 0x105
 1000508:	f646 61f0 	movw	r1, #28400	; 0x6ef0
 100050c:	f2c0 1105 	movt	r1, #261	; 0x105
 1000510:	1a09      	subs	r1, r1, r0
 1000512:	1089      	asrs	r1, r1, #2
 1000514:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 1000518:	1049      	asrs	r1, r1, #1
 100051a:	d005      	beq.n	1000528 <register_tm_clones+0x28>
 100051c:	f240 0300 	movw	r3, #0
 1000520:	f2c0 0300 	movt	r3, #0
 1000524:	b103      	cbz	r3, 1000528 <register_tm_clones+0x28>
 1000526:	4718      	bx	r3
 1000528:	4770      	bx	lr
 100052a:	bf00      	nop

0100052c <__do_global_dtors_aux>:
 100052c:	b510      	push	{r4, lr}
 100052e:	f24c 0420 	movw	r4, #49184	; 0xc020
 1000532:	f2c0 1405 	movt	r4, #261	; 0x105
 1000536:	7823      	ldrb	r3, [r4, #0]
 1000538:	b973      	cbnz	r3, 1000558 <__do_global_dtors_aux+0x2c>
 100053a:	f7ff ffcf 	bl	10004dc <deregister_tm_clones>
 100053e:	f240 0300 	movw	r3, #0
 1000542:	f2c0 0300 	movt	r3, #0
 1000546:	b12b      	cbz	r3, 1000554 <__do_global_dtors_aux+0x28>
 1000548:	f646 60f0 	movw	r0, #28400	; 0x6ef0
 100054c:	f2c0 1005 	movt	r0, #261	; 0x105
 1000550:	f3af 8000 	nop.w
 1000554:	2301      	movs	r3, #1
 1000556:	7023      	strb	r3, [r4, #0]
 1000558:	bd10      	pop	{r4, pc}
 100055a:	bf00      	nop

0100055c <frame_dummy>:
 100055c:	b508      	push	{r3, lr}
 100055e:	f240 0300 	movw	r3, #0
 1000562:	f2c0 0300 	movt	r3, #0
 1000566:	b14b      	cbz	r3, 100057c <frame_dummy+0x20>
 1000568:	f24c 0124 	movw	r1, #49188	; 0xc024
 100056c:	f646 60f0 	movw	r0, #28400	; 0x6ef0
 1000570:	f2c0 1105 	movt	r1, #261	; 0x105
 1000574:	f2c0 1005 	movt	r0, #261	; 0x105
 1000578:	f3af 8000 	nop.w
 100057c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 1000580:	e7be      	b.n	1000500 <register_tm_clones>
 1000582:	bf00      	nop
 1000584:	0000      	movs	r0, r0
	...

01000588 <_acq_irq_error_dma>:
/*
 * Handler for DMA error conditions in IRQs.
 */
void _acq_irq_error_dma()
{
	g_acq_state.stats.num_err_total++;
 1000588:	e30d0300 	movw	r0, #54016	; 0xd300
{
 100058c:	e92d0030 	push	{r4, r5}
	g_acq_state.stats.num_err_total++;
 1000590:	e3400105 	movt	r0, #261	; 0x105
	g_acq_state.state = ACQSTATE_UNINIT;
 1000594:	e3a04000 	mov	r4, #0
 1000598:	e3a05000 	mov	r5, #0
	g_acq_state.stats.num_err_total++;
 100059c:	e2802e7b 	add	r2, r0, #1968	; 0x7b0
 10005a0:	e59037a8 	ldr	r3, [r0, #1960]	; 0x7a8
 10005a4:	e59017ac 	ldr	r1, [r0, #1964]	; 0x7ac
	g_acq_state.state = ACQSTATE_UNINIT;
 10005a8:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 10005ac:	e2933001 	adds	r3, r3, #1
	g_acq_state.sub_state = ACQSUBST_NONE;
	XAxiDma_Reset(&g_acq_state.dma);
	return;
}
 10005b0:	e8bd0030 	pop	{r4, r5}
	g_acq_state.stats.num_err_total++;
 10005b4:	e2a11000 	adc	r1, r1, #0
 10005b8:	e5023008 	str	r3, [r2, #-8]
 10005bc:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10005c0:	ea001280 	b	1004fc8 <XAxiDma_Reset>

010005c4 <_acq_reset_PL_fifo>:
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 10005c4:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10005c8:	e3a02040 	mov	r2, #64	; 0x40

/*
 * Force a reset of the PL FIFO.  Internal function - do not call outside of acquire engine.
 */
void _acq_reset_PL_fifo()
{
 10005cc:	e92d4010 	push	{r4, lr}
 10005d0:	e34e3000 	movt	r3, #57344	; 0xe000
 10005d4:	e24dd008 	sub	sp, sp, #8
 10005d8:	e34f2fbf 	movt	r2, #65471	; 0xffbf
	 * drive the reset pulse for some cycles to ensure that the reset is received and the state
	 * machine is in the correct state
	 */
	emio_fast_write(ACQ_EMIO_FIFO_RESET, 1);

	for(i = 0; i < 20; i++) {
 10005dc:	e3a01000 	mov	r1, #0
 10005e0:	e5832010 	str	r2, [r3, #16]
 10005e4:	e58d1004 	str	r1, [sp, #4]
 10005e8:	e59d3004 	ldr	r3, [sp, #4]
 10005ec:	e3530013 	cmp	r3, #19
 10005f0:	ca000006 	bgt	1000610 <_acq_reset_PL_fifo+0x4c>
		asm __volatile__("nop");
 10005f4:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 10005f8:	e59d3004 	ldr	r3, [sp, #4]
 10005fc:	e2833001 	add	r3, r3, #1
 1000600:	e58d3004 	str	r3, [sp, #4]
 1000604:	e59d3004 	ldr	r3, [sp, #4]
 1000608:	e3530013 	cmp	r3, #19
 100060c:	dafffff8 	ble	10005f4 <_acq_reset_PL_fifo+0x30>
	}

	emio_fast_write(ACQ_EMIO_FIFO_RESET, 0);

	// Test the FIFO full signal; wait for it to deassert before handing control back over
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 1000610:	e59f402c 	ldr	r4, [pc, #44]	; 1000644 <_acq_reset_PL_fifo+0x80>
 1000614:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1000618:	e3a02000 	mov	r2, #0
 100061c:	e34e3000 	movt	r3, #57344	; 0xe000
 1000620:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 1000624:	e5832010 	str	r2, [r3, #16]
 1000628:	e3a01042 	mov	r1, #66	; 0x42
 100062c:	e1a00004 	mov	r0, r4
 1000630:	eb001e89 	bl	100805c <XGpioPs_ReadPin>
 1000634:	e3500000 	cmp	r0, #0
 1000638:	1afffffa 	bne	1000628 <_acq_reset_PL_fifo+0x64>
}
 100063c:	e28dd008 	add	sp, sp, #8
 1000640:	e8bd8010 	pop	{r4, pc}
 1000644:	0105e56c 	.word	0x0105e56c

01000648 <_acq_reset_trigger>:
 1000648:	e3a03a0a 	mov	r3, #40960	; 0xa000
 100064c:	e3a02c01 	mov	r2, #256	; 0x100
 * Send a trigger reset signal to re-arm the trigger.  This only rearms the trigger on the
 * acquire engine.  It doesn't rearm any actual trigger sources; if those need rearming, you
 * need to send the required signals there, too!
 */
void _acq_reset_trigger()
{
 1000650:	e24dd008 	sub	sp, sp, #8
 1000654:	e34e3000 	movt	r3, #57344	; 0xe000
 1000658:	e34f2eff 	movt	r2, #65279	; 0xfeff
	 * drive the reset pulse for some cycles to ensure that the reset is received and the state
	 * machine is in the correct state
	 */
	emio_fast_write(ACQ_EMIO_TRIG_RESET, 1);

	for(i = 0; i < 10; i++) {
 100065c:	e3a01000 	mov	r1, #0
 1000660:	e5832010 	str	r2, [r3, #16]
 1000664:	e58d1004 	str	r1, [sp, #4]
 1000668:	e59d3004 	ldr	r3, [sp, #4]
 100066c:	e3530009 	cmp	r3, #9
 1000670:	ca000006 	bgt	1000690 <_acq_reset_trigger+0x48>
		asm __volatile__("nop");
 1000674:	e320f000 	nop	{0}
	for(i = 0; i < 10; i++) {
 1000678:	e59d3004 	ldr	r3, [sp, #4]
 100067c:	e2833001 	add	r3, r3, #1
 1000680:	e58d3004 	str	r3, [sp, #4]
 1000684:	e59d3004 	ldr	r3, [sp, #4]
 1000688:	e3530009 	cmp	r3, #9
 100068c:	dafffff8 	ble	1000674 <_acq_reset_trigger+0x2c>
 1000690:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1000694:	e3a02000 	mov	r2, #0
 1000698:	e34e3000 	movt	r3, #57344	; 0xe000
 100069c:	e34f2eff 	movt	r2, #65279	; 0xfeff
 10006a0:	e5832010 	str	r2, [r3, #16]
	}

	emio_fast_write(ACQ_EMIO_TRIG_RESET, 0);
}
 10006a4:	e28dd008 	add	sp, sp, #8
 10006a8:	e12fff1e 	bx	lr

010006ac <_acq_wait_for_ndone>:
	return *(volatile u32 *) Addr;
 10006ac:	e3a02a0a 	mov	r2, #40960	; 0xa000
 10006b0:	e34e2000 	movt	r2, #57344	; 0xe000
 10006b4:	e5923068 	ldr	r3, [r2, #104]	; 0x68
/*
 * Blocks until the DONE signal is deasserted.
 */
void _acq_wait_for_ndone()
{
	while(emio_fast_read(ACQ_EMIO_DONE)) ;
 10006b8:	e3130004 	tst	r3, #4
 10006bc:	1afffffc 	bne	10006b4 <_acq_wait_for_ndone+0x8>
 10006c0:	e12fff1e 	bx	lr

010006c4 <acq_init>:

/*
 * Initialise the acquisitions engine.  Sets up default values in the structs.
 */
void acq_init()
{
 10006c4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	int error;

	g_acq_state.state = ACQSTATE_UNINIT;
 10006c8:	e30d5300 	movw	r5, #54016	; 0xd300
 10006cc:	e3405105 	movt	r5, #261	; 0x105
 10006d0:	e3a02000 	mov	r2, #0
 10006d4:	e1a03005 	mov	r3, r5
	g_acq_state.state = ACQSTATE_UNINIT;
	g_acq_state.acq_first = NULL;
 10006d8:	e3a06000 	mov	r6, #0
 10006dc:	e3a07000 	mov	r7, #0
	g_acq_state.state = ACQSTATE_UNINIT;
 10006e0:	e4832850 	str	r2, [r3], #2128	; 0x850
	g_acq_state.last_debug_timer = 0;

	/*
	 * Setup the DMA engine.  Fail terribly if this can't be done.
	 */
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 10006e4:	e1a00002 	mov	r0, r2
	g_acq_state.acq_first = NULL;
 10006e8:	e1c360f0 	strd	r6, [r3]
	g_acq_state.last_debug_timer = 0;
 10006ec:	e2852e7f 	add	r2, r5, #2032	; 0x7f0
 10006f0:	e14260f8 	strd	r6, [r2, #-8]
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 10006f4:	eb001441 	bl	1005800 <XAxiDma_LookupConfig>
 10006f8:	e1a03000 	mov	r3, r0
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 10006fc:	e2850008 	add	r0, r5, #8
 1000700:	e1a01003 	mov	r1, r3
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 1000704:	e5853758 	str	r3, [r5, #1880]	; 0x758
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 1000708:	eb001286 	bl	1005128 <XAxiDma_CfgInitialize>

	if(error != XST_SUCCESS) {
 100070c:	e3500000 	cmp	r0, #0
 1000710:	1a00009a 	bne	1000980 <acq_init+0x2bc>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA engine! (error=%d)", error);
		exit(-1);
	}

	d_printf(D_INFO, "acquire: DMA initialised");
 1000714:	e30410fc 	movw	r1, #16636	; 0x40fc
 1000718:	e3a00002 	mov	r0, #2
 100071c:	e3401105 	movt	r1, #261	; 0x105

	d_printf(D_INFO, "acquire: Waiting for DMA reset to complete");

	XAxiDma_Reset(&g_acq_state.dma);
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 1000720:	e2854008 	add	r4, r5, #8
	d_printf(D_INFO, "acquire: DMA initialised");
 1000724:	eb000d45 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "acquire: Waiting for DMA reset to complete");
 1000728:	e3041118 	movw	r1, #16664	; 0x4118
 100072c:	e3a00002 	mov	r0, #2
 1000730:	e3401105 	movt	r1, #261	; 0x105
 1000734:	eb000d41 	bl	1003c40 <d_printf>
	XAxiDma_Reset(&g_acq_state.dma);
 1000738:	e1a00004 	mov	r0, r4
 100073c:	eb001221 	bl	1004fc8 <XAxiDma_Reset>
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 1000740:	e1a00004 	mov	r0, r4
 1000744:	eb001264 	bl	10050dc <XAxiDma_ResetIsDone>
 1000748:	e3500000 	cmp	r0, #0
 100074c:	0afffffb 	beq	1000740 <acq_init+0x7c>

	d_printf(D_INFO, "acquire: DMA reset OK");
 1000750:	e3041144 	movw	r1, #16708	; 0x4144
 1000754:	e3a00002 	mov	r0, #2
 1000758:	e3401105 	movt	r1, #261	; 0x105
 100075c:	eb000d37 	bl	1003c40 <d_printf>

	/*
	 * Setup the SCUGIC interrupt controller.  Fail terribly if this can't be done.
	 */
	XScuGic_SetPriorityTriggerType(&g_hal.xscu_gic, ACQ_DMA_IRQ_RX, ACQ_DMA_IRQ_RX_PRIORITY, ACQ_DMA_IRQ_RX_TRIGGER);
 1000760:	e30e0548 	movw	r0, #58696	; 0xe548
 1000764:	e3a03003 	mov	r3, #3
 1000768:	e3400105 	movt	r0, #261	; 0x105
 100076c:	e3a020a0 	mov	r2, #160	; 0xa0
 1000770:	e3a0103d 	mov	r1, #61	; 0x3d
 1000774:	eb002406 	bl	1009794 <XScuGic_SetPriorityTriggerType>

	error = XScuGic_Connect(&g_hal.xscu_gic, ACQ_DMA_IRQ_RX, \
 1000778:	e301219c 	movw	r2, #4508	; 0x119c
 100077c:	e30e0548 	movw	r0, #58696	; 0xe548
 1000780:	e3402100 	movt	r2, #256	; 0x100
 1000784:	e3400105 	movt	r0, #261	; 0x105
 1000788:	e59f3228 	ldr	r3, [pc, #552]	; 10009b8 <acq_init+0x2f4>
 100078c:	e3a0103d 	mov	r1, #61	; 0x3d
 1000790:	eb00235e 	bl	1009510 <XScuGic_Connect>
				(Xil_InterruptHandler)_acq_irq_rx_handler, XAxiDma_GetRxRing(&g_acq_state.dma));

	if(error != XST_SUCCESS) {
 1000794:	e2504000 	subs	r4, r0, #0
 1000798:	1a00007f 	bne	100099c <acq_init+0x2d8>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA-IRQ engine! (error=%d)", error);
		exit(-1);
	}

	XScuGic_Enable(&g_hal.xscu_gic, ACQ_DMA_IRQ_RX);
 100079c:	e30e0548 	movw	r0, #58696	; 0xe548
 10007a0:	e3a0103d 	mov	r1, #61	; 0x3d
 10007a4:	e3400105 	movt	r0, #261	; 0x105
 10007a8:	eb0024af 	bl	1009a6c <XScuGic_Enable>

	d_printf(D_INFO, "acquire: SCUGIC configured");
 10007ac:	e304119c 	movw	r1, #16796	; 0x419c
 10007b0:	e3a00002 	mov	r0, #2
 10007b4:	e3401105 	movt	r1, #261	; 0x105
 10007b8:	eb000d20 	bl	1003c40 <d_printf>
	 *   - ACQ_EMIO_ADC_VALID:		Signal to PL, currently ignored, that will control write_en of FIFO, pausing data
	 *   							reception into FIFO until acquisition is ready (e.g. if ADC not yet initialised.)
	 *   - ACQ_EMIO_FIFO_OVERRUN:	Signal to PS to indicate that acquisition has overrun the FIFO and a FIFO reset is
	 *   							required.
	 */
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 1);
 10007bc:	e3a02001 	mov	r2, #1
 10007c0:	e3a01036 	mov	r1, #54	; 0x36
 10007c4:	e59f01f0 	ldr	r0, [pc, #496]	; 10009bc <acq_init+0x2f8>
 10007c8:	eb001f1f 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 1);
 10007cc:	e3a02001 	mov	r2, #1
 10007d0:	e3a01036 	mov	r1, #54	; 0x36
 10007d4:	e59f01e0 	ldr	r0, [pc, #480]	; 10009bc <acq_init+0x2f8>
 10007d8:	eb001e98 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);
 10007dc:	e3a02001 	mov	r2, #1
 10007e0:	e3a01037 	mov	r1, #55	; 0x37
 10007e4:	e59f01d0 	ldr	r0, [pc, #464]	; 10009bc <acq_init+0x2f8>
 10007e8:	eb001f17 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);
 10007ec:	e3a02001 	mov	r2, #1
 10007f0:	e3a01037 	mov	r1, #55	; 0x37
 10007f4:	e59f01c0 	ldr	r0, [pc, #448]	; 10009bc <acq_init+0x2f8>
 10007f8:	eb001e90 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 10007fc:	e3a02001 	mov	r2, #1
 1000800:	e3a0103b 	mov	r1, #59	; 0x3b
 1000804:	e59f01b0 	ldr	r0, [pc, #432]	; 10009bc <acq_init+0x2f8>
 1000808:	eb001f0f 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 100080c:	e3a02001 	mov	r2, #1
 1000810:	e3a0103b 	mov	r1, #59	; 0x3b
 1000814:	e59f01a0 	ldr	r0, [pc, #416]	; 10009bc <acq_init+0x2f8>
 1000818:	eb001e88 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 1);
 100081c:	e3a02001 	mov	r2, #1
 1000820:	e3a0103c 	mov	r1, #60	; 0x3c
 1000824:	e59f0190 	ldr	r0, [pc, #400]	; 10009bc <acq_init+0x2f8>
 1000828:	eb001f07 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 1);
 100082c:	e3a02001 	mov	r2, #1
 1000830:	e3a0103c 	mov	r1, #60	; 0x3c
 1000834:	e59f0180 	ldr	r0, [pc, #384]	; 10009bc <acq_init+0x2f8>
 1000838:	eb001e80 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_RESET, 1);
 100083c:	e3a02001 	mov	r2, #1
 1000840:	e3a0103e 	mov	r1, #62	; 0x3e
 1000844:	e59f0170 	ldr	r0, [pc, #368]	; 10009bc <acq_init+0x2f8>
 1000848:	eb001eff 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_RESET, 1);
 100084c:	e3a02001 	mov	r2, #1
 1000850:	e3a0103e 	mov	r1, #62	; 0x3e
 1000854:	e59f0160 	ldr	r0, [pc, #352]	; 10009bc <acq_init+0x2f8>
 1000858:	eb001e78 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 1);
 100085c:	e3a02001 	mov	r2, #1
 1000860:	e3a0103f 	mov	r1, #63	; 0x3f
 1000864:	e59f0150 	ldr	r0, [pc, #336]	; 10009bc <acq_init+0x2f8>
 1000868:	eb001ef7 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 1);
 100086c:	e3a02001 	mov	r2, #1
 1000870:	e3a0103f 	mov	r1, #63	; 0x3f
 1000874:	e59f0140 	ldr	r0, [pc, #320]	; 10009bc <acq_init+0x2f8>
 1000878:	eb001e70 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 100087c:	e3a02001 	mov	r2, #1
 1000880:	e3a01040 	mov	r1, #64	; 0x40
 1000884:	e59f0130 	ldr	r0, [pc, #304]	; 10009bc <acq_init+0x2f8>
 1000888:	eb001eef 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 100088c:	e3a02001 	mov	r2, #1
 1000890:	e3a01040 	mov	r1, #64	; 0x40
 1000894:	e59f0120 	ldr	r0, [pc, #288]	; 10009bc <acq_init+0x2f8>
 1000898:	eb001e68 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_ADC_VALID, 1);
 100089c:	e3a02001 	mov	r2, #1
 10008a0:	e3a01041 	mov	r1, #65	; 0x41
 10008a4:	e59f0110 	ldr	r0, [pc, #272]	; 10009bc <acq_init+0x2f8>
 10008a8:	eb001ee7 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_ADC_VALID, 1);
 10008ac:	e3a02001 	mov	r2, #1
 10008b0:	e3a01041 	mov	r1, #65	; 0x41
 10008b4:	e59f0100 	ldr	r0, [pc, #256]	; 10009bc <acq_init+0x2f8>
 10008b8:	eb001e60 	bl	1008240 <XGpioPs_SetDirectionPin>

	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_DONE, 0);
 10008bc:	e1a02004 	mov	r2, r4
 10008c0:	e3a01038 	mov	r1, #56	; 0x38
 10008c4:	e59f00f0 	ldr	r0, [pc, #240]	; 10009bc <acq_init+0x2f8>
 10008c8:	eb001e5c 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_HAVE_TRIG, 0);
 10008cc:	e1a02004 	mov	r2, r4
 10008d0:	e3a0103d 	mov	r1, #61	; 0x3d
 10008d4:	e59f00e0 	ldr	r0, [pc, #224]	; 10009bc <acq_init+0x2f8>
 10008d8:	eb001e58 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN, 0);
 10008dc:	e1a02004 	mov	r2, r4
 10008e0:	e3a01042 	mov	r1, #66	; 0x42
 10008e4:	e59f00d0 	ldr	r0, [pc, #208]	; 10009bc <acq_init+0x2f8>
 10008e8:	eb001e54 	bl	1008240 <XGpioPs_SetDirectionPin>

	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 0);
 10008ec:	e1a02004 	mov	r2, r4
 10008f0:	e3a01036 	mov	r1, #54	; 0x36
 10008f4:	e59f00c0 	ldr	r0, [pc, #192]	; 10009bc <acq_init+0x2f8>
 10008f8:	eb001e10 	bl	1008140 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_DONE, 0);
 10008fc:	e1a02004 	mov	r2, r4
 1000900:	e3a01038 	mov	r1, #56	; 0x38
 1000904:	e59f00b0 	ldr	r0, [pc, #176]	; 10009bc <acq_init+0x2f8>
 1000908:	eb001e0c 	bl	1008140 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 100090c:	e3a02001 	mov	r2, #1
 1000910:	e3a0103b 	mov	r1, #59	; 0x3b
 1000914:	e59f00a0 	ldr	r0, [pc, #160]	; 10009bc <acq_init+0x2f8>
 1000918:	eb001e08 	bl	1008140 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 0);
 100091c:	e1a02004 	mov	r2, r4
 1000920:	e3a0103c 	mov	r1, #60	; 0x3c
 1000924:	e59f0090 	ldr	r0, [pc, #144]	; 10009bc <acq_init+0x2f8>
 1000928:	eb001e04 	bl	1008140 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_RESET, 0);
 100092c:	e1a02004 	mov	r2, r4
 1000930:	e3a0103e 	mov	r1, #62	; 0x3e
 1000934:	e59f0080 	ldr	r0, [pc, #128]	; 10009bc <acq_init+0x2f8>
 1000938:	eb001e00 	bl	1008140 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 0);
 100093c:	e1a02004 	mov	r2, r4
 1000940:	e3a0103f 	mov	r1, #63	; 0x3f
 1000944:	e59f0070 	ldr	r0, [pc, #112]	; 10009bc <acq_init+0x2f8>
 1000948:	eb001dfc 	bl	1008140 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);
 100094c:	e1a02004 	mov	r2, r4
 1000950:	e3a01040 	mov	r1, #64	; 0x40
 1000954:	e59f0060 	ldr	r0, [pc, #96]	; 10009bc <acq_init+0x2f8>
 1000958:	eb001df8 	bl	1008140 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_ADC_VALID, 0);
 100095c:	e1a02004 	mov	r2, r4
 1000960:	e3a01041 	mov	r1, #65	; 0x41
 1000964:	e59f0050 	ldr	r0, [pc, #80]	; 10009bc <acq_init+0x2f8>
 1000968:	eb001df4 	bl	1008140 <XGpioPs_WritePin>

	d_printf(D_INFO, "acquire: engine initialised");
 100096c:	e30411b8 	movw	r1, #16824	; 0x41b8
 1000970:	e3a00002 	mov	r0, #2
 1000974:	e3401105 	movt	r1, #261	; 0x105
}
 1000978:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
	d_printf(D_INFO, "acquire: engine initialised");
 100097c:	ea000caf 	b	1003c40 <d_printf>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA engine! (error=%d)", error);
 1000980:	e30410c0 	movw	r1, #16576	; 0x40c0
 1000984:	e1a02000 	mov	r2, r0
 1000988:	e3401105 	movt	r1, #261	; 0x105
 100098c:	e3a00004 	mov	r0, #4
 1000990:	eb000caa 	bl	1003c40 <d_printf>
		exit(-1);
 1000994:	e3e00000 	mvn	r0, #0
 1000998:	fa002e6e 	blx	100c358 <exit>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA-IRQ engine! (error=%d)", error);
 100099c:	e304115c 	movw	r1, #16732	; 0x415c
 10009a0:	e3a00004 	mov	r0, #4
 10009a4:	e1a02004 	mov	r2, r4
 10009a8:	e3401105 	movt	r1, #261	; 0x105
 10009ac:	eb000ca3 	bl	1003c40 <d_printf>
		exit(-1);
 10009b0:	e3e00000 	mvn	r0, #0
 10009b4:	fa002e67 	blx	100c358 <exit>
 10009b8:	0105d388 	.word	0x0105d388
 10009bc:	0105e56c 	.word	0x0105e56c

010009c0 <acq_get_next_alloc>:
 *
 * If this fails (e.g. no memory) ACQRES_MALLOC_FAIL is returned and values in `next`
 * are left unchanged; otherwise ACQRES_OK is returned.
 */
int acq_get_next_alloc(struct acq_buffer_t *next)
{
 10009c0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	} else {
		next->buff_acq = work;
	}
#endif

	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 10009c4:	e30d5300 	movw	r5, #54016	; 0xd300
 10009c8:	e3405105 	movt	r5, #261	; 0x105
{
 10009cc:	e1a04000 	mov	r4, r0
	//d_printf(D_ERROR, "buf_sz: req:%d actual:%d (align_error: %d)", g_acq_state.total_buffsz, buf_sz, g_acq_state.total_buffsz % ACQ_BUFFER_ALIGN);

	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 10009d0:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 10009d4:	e5956768 	ldr	r6, [r5, #1896]	; 0x768
 10009d8:	e0866000 	add	r6, r6, r0
 10009dc:	e3c6601f 	bic	r6, r6, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 10009e0:	e1a01006 	mov	r1, r6
 10009e4:	fa0030fb 	blx	100cdd8 <memalign>

	if(work == NULL) {
 10009e8:	e250e000 	subs	lr, r0, #0
 10009ec:	0a000013 	beq	1000a40 <acq_get_next_alloc+0x80>
	next->buff_alloc = work;
	next->buff_acq = work;

	//d_printf(D_EXINFO, "acquire: next = 0x%08x, next->buff_acq = 0x%08x, work.buff_alloc [malloc] = 0x%08x", next, next->buff_acq, work);

	g_acq_state.stats.num_alloc_total++;
 10009f0:	e59537c8 	ldr	r3, [r5, #1992]	; 0x7c8
	next->idx = 0;
 10009f4:	e3a01000 	mov	r1, #0
	g_acq_state.stats.num_alloc_total++;
 10009f8:	e595c7cc 	ldr	ip, [r5, #1996]	; 0x7cc

	return ACQRES_OK;
 10009fc:	e1a00001 	mov	r0, r1
	next->pre_sz = g_acq_state.pre_buffsz;
 1000a00:	e5956760 	ldr	r6, [r5, #1888]	; 0x760
	next->flags = ACQBUF_FLAG_ALLOC;
 1000a04:	e3a07080 	mov	r7, #128	; 0x80
	g_acq_state.stats.num_alloc_total++;
 1000a08:	e2933001 	adds	r3, r3, #1
	next->idx = 0;
 1000a0c:	e5841000 	str	r1, [r4]
	next->trigger_at = 0;
 1000a10:	e584100c 	str	r1, [r4, #12]
	g_acq_state.stats.num_alloc_total++;
 1000a14:	e0acc001 	adc	ip, ip, r1
	next->next = NULL;
 1000a18:	e584101c 	str	r1, [r4, #28]
	next->post_sz = g_acq_state.post_buffsz;
 1000a1c:	e5951764 	ldr	r1, [r5, #1892]	; 0x764
	next->flags = ACQBUF_FLAG_ALLOC;
 1000a20:	e1c471b0 	strh	r7, [r4, #16]
	next->pre_sz = g_acq_state.pre_buffsz;
 1000a24:	e5846014 	str	r6, [r4, #20]
	next->post_sz = g_acq_state.post_buffsz;
 1000a28:	e5841018 	str	r1, [r4, #24]
	next->buff_alloc = work;
 1000a2c:	e584e004 	str	lr, [r4, #4]
	next->buff_acq = work;
 1000a30:	e584e008 	str	lr, [r4, #8]
	g_acq_state.stats.num_alloc_total++;
 1000a34:	e58537c8 	str	r3, [r5, #1992]	; 0x7c8
 1000a38:	e585c7cc 	str	ip, [r5, #1996]	; 0x7cc
}
 1000a3c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 1000a40:	e30411d4 	movw	r1, #16852	; 0x41d4
 1000a44:	e1a02006 	mov	r2, r6
 1000a48:	e3401105 	movt	r1, #261	; 0x105
 1000a4c:	e3a00004 	mov	r0, #4
 1000a50:	eb000c7a 	bl	1003c40 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000a54:	e59537c0 	ldr	r3, [r5, #1984]	; 0x7c0
		return ACQRES_MALLOC_FAIL;
 1000a58:	e3e00000 	mvn	r0, #0
		g_acq_state.stats.num_alloc_err_total++;
 1000a5c:	e59527c4 	ldr	r2, [r5, #1988]	; 0x7c4
 1000a60:	e2855d1f 	add	r5, r5, #1984	; 0x7c0
 1000a64:	e2933001 	adds	r3, r3, #1
 1000a68:	e2a22000 	adc	r2, r2, #0
 1000a6c:	e5853000 	str	r3, [r5]
 1000a70:	e5852004 	str	r2, [r5, #4]
		return ACQRES_MALLOC_FAIL;
 1000a74:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01000a78 <acq_append_next_alloc>:
/*
 * Append a new acquisition buffer to the linked list and set the current pointer to reference
 * this acquisition pointer.
 */
int acq_append_next_alloc()
{
 1000a78:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	struct acq_buffer_t *next;
	int res;

	next = malloc(sizeof(struct acq_buffer_t));
 1000a7c:	e3a00020 	mov	r0, #32
 1000a80:	fa003116 	blx	100cee0 <malloc>

	/*
	 * Allocate the struct that stores the buffer info first.  This is
	 * just a few bytes, but could fail if we are near the memory limit.
	 */
	if(next == 0) {
 1000a84:	e2504000 	subs	r4, r0, #0
 1000a88:	0a000039 	beq	1000b74 <acq_append_next_alloc+0xfc>
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000a8c:	e30d5300 	movw	r5, #54016	; 0xd300
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 1000a90:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000a94:	e3405105 	movt	r5, #261	; 0x105
		g_acq_state.stats.num_alloc_err_total++;
		return ACQRES_MALLOC_FAIL;
	}

	// ?
	next->next = NULL;
 1000a98:	e3a06000 	mov	r6, #0
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000a9c:	e5957768 	ldr	r7, [r5, #1896]	; 0x768
	next->flags = ACQBUF_FLAG_ALLOC;
 1000aa0:	e3a08080 	mov	r8, #128	; 0x80
	next->next = NULL;
 1000aa4:	e584601c 	str	r6, [r4, #28]
	next->trigger_at = 0;
 1000aa8:	e584600c 	str	r6, [r4, #12]
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000aac:	e0877000 	add	r7, r7, r0
	next->flags = ACQBUF_FLAG_ALLOC;
 1000ab0:	e1c481b0 	strh	r8, [r4, #16]
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000ab4:	e3c7701f 	bic	r7, r7, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 1000ab8:	e1a01007 	mov	r1, r7
 1000abc:	fa0030c5 	blx	100cdd8 <memalign>
	if(work == NULL) {
 1000ac0:	e250e000 	subs	lr, r0, #0
 1000ac4:	0a000017 	beq	1000b28 <acq_append_next_alloc+0xb0>
	/*
	 * Set current acquisition next pointer to this structure, increase the index
	 * to be one higher than the last index then move the current pointer to reference
	 * this structure.
	 */
	g_acq_state.acq_current->next = next;
 1000ac8:	e5957854 	ldr	r7, [r5, #2132]	; 0x854
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
	g_acq_state.acq_current = next;
	g_acq_state.stats.num_alloc_total++;

	return ACQRES_OK;
 1000acc:	e1a00006 	mov	r0, r6
	g_acq_state.stats.num_alloc_total++;
 1000ad0:	e59517c8 	ldr	r1, [r5, #1992]	; 0x7c8
	next->idx = 0;
 1000ad4:	e5846000 	str	r6, [r4]
	g_acq_state.stats.num_alloc_total++;
 1000ad8:	e59527cc 	ldr	r2, [r5, #1996]	; 0x7cc
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 1000adc:	e5973000 	ldr	r3, [r7]
	g_acq_state.stats.num_alloc_total++;
 1000ae0:	e2911002 	adds	r1, r1, #2
	next->trigger_at = 0;
 1000ae4:	e584600c 	str	r6, [r4, #12]
	next->flags = ACQBUF_FLAG_ALLOC;
 1000ae8:	e1c481b0 	strh	r8, [r4, #16]
	g_acq_state.stats.num_alloc_total++;
 1000aec:	e2a22000 	adc	r2, r2, #0
	next->pre_sz = g_acq_state.pre_buffsz;
 1000af0:	e5958760 	ldr	r8, [r5, #1888]	; 0x760
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 1000af4:	e2833001 	add	r3, r3, #1
	next->next = NULL;
 1000af8:	e584601c 	str	r6, [r4, #28]
	next->post_sz = g_acq_state.post_buffsz;
 1000afc:	e5956764 	ldr	r6, [r5, #1892]	; 0x764
	next->buff_alloc = work;
 1000b00:	e584e004 	str	lr, [r4, #4]
	next->buff_acq = work;
 1000b04:	e584e008 	str	lr, [r4, #8]
	next->pre_sz = g_acq_state.pre_buffsz;
 1000b08:	e5848014 	str	r8, [r4, #20]
	next->post_sz = g_acq_state.post_buffsz;
 1000b0c:	e5846018 	str	r6, [r4, #24]
	g_acq_state.acq_current->next = next;
 1000b10:	e587401c 	str	r4, [r7, #28]
	g_acq_state.stats.num_alloc_total++;
 1000b14:	e58517c8 	str	r1, [r5, #1992]	; 0x7c8
 1000b18:	e58527cc 	str	r2, [r5, #1996]	; 0x7cc
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 1000b1c:	e5843000 	str	r3, [r4]
	g_acq_state.acq_current = next;
 1000b20:	e5854854 	str	r4, [r5, #2132]	; 0x854
}
 1000b24:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 1000b28:	e30411d4 	movw	r1, #16852	; 0x41d4
 1000b2c:	e1a02007 	mov	r2, r7
 1000b30:	e3401105 	movt	r1, #261	; 0x105
 1000b34:	e3a00004 	mov	r0, #4
 1000b38:	eb000c40 	bl	1003c40 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000b3c:	e59537c0 	ldr	r3, [r5, #1984]	; 0x7c0
		d_printf(D_ERROR, "acq_append_next_alloc: acq_get_next_alloc failed: %d", res);
 1000b40:	e3041248 	movw	r1, #16968	; 0x4248
		g_acq_state.stats.num_alloc_err_total++;
 1000b44:	e595c7c4 	ldr	ip, [r5, #1988]	; 0x7c4
		d_printf(D_ERROR, "acq_append_next_alloc: acq_get_next_alloc failed: %d", res);
 1000b48:	e3401105 	movt	r1, #261	; 0x105
 1000b4c:	e3e02000 	mvn	r2, #0
 1000b50:	e3a00004 	mov	r0, #4
		g_acq_state.stats.num_alloc_err_total++;
 1000b54:	e2933001 	adds	r3, r3, #1
 1000b58:	e2855d1f 	add	r5, r5, #1984	; 0x7c0
 1000b5c:	e0acc006 	adc	ip, ip, r6
 1000b60:	e5853000 	str	r3, [r5]
 1000b64:	e585c004 	str	ip, [r5, #4]
		d_printf(D_ERROR, "acq_append_next_alloc: acq_get_next_alloc failed: %d", res);
 1000b68:	eb000c34 	bl	1003c40 <d_printf>
		return ACQRES_MALLOC_FAIL;
 1000b6c:	e3e00000 	mvn	r0, #0
		return res;
 1000b70:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for alloc structure", sizeof(struct acq_buffer_t));
 1000b74:	e304120c 	movw	r1, #16908	; 0x420c
 1000b78:	e3a02020 	mov	r2, #32
 1000b7c:	e3401105 	movt	r1, #261	; 0x105
 1000b80:	e3a00004 	mov	r0, #4
 1000b84:	eb000c2d 	bl	1003c40 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000b88:	e59f201c 	ldr	r2, [pc, #28]	; 1000bac <acq_append_next_alloc+0x134>
 1000b8c:	e3e00000 	mvn	r0, #0
 1000b90:	e5923000 	ldr	r3, [r2]
 1000b94:	e5921004 	ldr	r1, [r2, #4]
 1000b98:	e2933001 	adds	r3, r3, #1
 1000b9c:	e2a11000 	adc	r1, r1, #0
 1000ba0:	e5823000 	str	r3, [r2]
 1000ba4:	e5821004 	str	r1, [r2, #4]
		return ACQRES_MALLOC_FAIL;
 1000ba8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1000bac:	0105dac0 	.word	0x0105dac0

01000bb0 <acq_free_all_alloc>:
/*
 * Free all acquisition buffers safely.
 */
void acq_free_all_alloc()
{
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000bb0:	e30d3300 	movw	r3, #54016	; 0xd300
{
 1000bb4:	e92d4070 	push	{r4, r5, r6, lr}
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000bb8:	e3403105 	movt	r3, #261	; 0x105
 1000bbc:	e5934850 	ldr	r4, [r3, #2128]	; 0x850
	/*
	 * Iterate through the list of allocations starting at the first allocation,
	 * copy the next pointer, free the current allocation and repeat until we reach
	 * a NULL next pointer.
	 */
	while(next != NULL) {
 1000bc0:	e3540000 	cmp	r4, #0
 1000bc4:	0a000006 	beq	1000be4 <acq_free_all_alloc+0x34>
		next_next = next->next;
 1000bc8:	e594501c 	ldr	r5, [r4, #28]

		// Free the buffer *and* the acquisition structure
		free(next->buff_alloc);
 1000bcc:	e5940004 	ldr	r0, [r4, #4]
 1000bd0:	fa0030c6 	blx	100cef0 <free>
		free(next);
 1000bd4:	e1a00004 	mov	r0, r4
 1000bd8:	fa0030c4 	blx	100cef0 <free>
	while(next != NULL) {
 1000bdc:	e2554000 	subs	r4, r5, #0
 1000be0:	1afffff8 	bne	1000bc8 <acq_free_all_alloc+0x18>

		next = next_next;
	}

	g_acq_state.acq_first = NULL;
 1000be4:	e59f300c 	ldr	r3, [pc, #12]	; 1000bf8 <acq_free_all_alloc+0x48>
 1000be8:	e3a00000 	mov	r0, #0
 1000bec:	e3a01000 	mov	r1, #0
 1000bf0:	e1c300f0 	strd	r0, [r3]
	g_acq_state.acq_current = NULL;
}
 1000bf4:	e8bd8070 	pop	{r4, r5, r6, pc}
 1000bf8:	0105db50 	.word	0x0105db50

01000bfc <acq_prepare_triggered>:
	uint32_t align_mask;
	uint32_t demux;
	int i, error = 0;

	// How can we acquire an empty buffer of no waveforms?
	if(num_acq == 0 || total_sz == 0) {
 1000bfc:	e16fcf12 	clz	ip, r2
 1000c00:	e3530000 	cmp	r3, #0
 1000c04:	e1a0c2ac 	lsr	ip, ip, #5
 1000c08:	03a0c001 	moveq	ip, #1
{
 1000c0c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
	if(num_acq == 0 || total_sz == 0) {
 1000c10:	e35c0000 	cmp	ip, #0
{
 1000c14:	e24dd010 	sub	sp, sp, #16
	if(num_acq == 0 || total_sz == 0) {
 1000c18:	1a0000e7 	bne	1000fbc <acq_prepare_triggered+0x3c0>
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 8-bit, 12-bit or 14-bit set
	if(!(mode_flags & (ACQ_MODE_8BIT | ACQ_MODE_12BIT | ACQ_MODE_14BIT))) {
 1000c1c:	e3100007 	tst	r0, #7
 1000c20:	e1a08000 	mov	r8, r0
 1000c24:	0a0000e4 	beq	1000fbc <acq_prepare_triggered+0x3c0>
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 1ch, 2ch or 4ch set
	if(!(mode_flags & (ACQ_MODE_1CH | ACQ_MODE_2CH | ACQ_MODE_4CH))) {
 1000c28:	e31000e0 	tst	r0, #224	; 0xe0
 1000c2c:	0a0000e2 	beq	1000fbc <acq_prepare_triggered+0x3c0>
		return ACQRES_PARAM_FAIL;
	}

	// Must not have "CONTINUOUS" or "TRIGGERED" set
	if(mode_flags & (ACQ_MODE_TRIGGERED | ACQ_MODE_CONTINUOUS)) {
 1000c30:	e3100c03 	tst	r0, #768	; 0x300
 1000c34:	1a0000e0 	bne	1000fbc <acq_prepare_triggered+0x3c0>

	/*
	 * Compute the pre and post trigger buffer sizes, and verify that everything is
	 * lined up nicely along the required sample boundaries.
	 */
	if(bias_point == 0) {
 1000c38:	e3510000 	cmp	r1, #0
 1000c3c:	e1a00002 	mov	r0, r2
		pre_sz = total_sz / 2;
 1000c40:	01a020a2 	lsreq	r2, r2, #1
 1000c44:	e1a07003 	mov	r7, r3
		post_sz = total_sz / 2;
 1000c48:	01a03002 	moveq	r3, r2
	if(bias_point == 0) {
 1000c4c:	0a000003 	beq	1000c60 <acq_prepare_triggered+0x64>
	} else if(bias_point < 0) {
 1000c50:	e1a03001 	mov	r3, r1
		pre_sz = -bias_point;
 1000c54:	b2612000 	rsblt	r2, r1, #0
		post_sz = total_sz - pre_sz;
 1000c58:	b0813000 	addlt	r3, r1, r0
	} else if(bias_point > 0) {
		post_sz = bias_point;
		pre_sz = total_sz - post_sz;
 1000c5c:	a0402003 	subge	r2, r0, r3
	}

	error = 0;

	if(mode_flags & ACQ_MODE_8BIT) {
 1000c60:	e2189001 	ands	r9, r8, #1
 1000c64:	1a000069 	bne	1000e10 <acq_prepare_triggered+0x214>
		if(pre_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
			error = 1;
		}
	}

	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000c68:	e3180006 	tst	r8, #6
	error = 0;
 1000c6c:	e1a01009 	mov	r1, r9
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000c70:	1a00006d 	bne	1000e2c <acq_prepare_triggered+0x230>
		if(pre_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
			error = 1;
		}
	}

	if(pre_sz < ACQ_MIN_PREPOST_SIZE || post_sz < ACQ_MIN_PREPOST_SIZE) {
 1000c74:	e353001f 	cmp	r3, #31
 1000c78:	8352001f 	cmphi	r2, #31
 1000c7c:	93a01001 	movls	r1, #1
 1000c80:	83a01000 	movhi	r1, #0
		error = 1;
	}

	if(error) {
 1000c84:	e19c1001 	orrs	r1, ip, r1
 1000c88:	1a0000ad 	bne	1000f44 <acq_prepare_triggered+0x348>
		total_sz *= 4;
		pre_sampct = pre_sz;
		post_sampct = post_sz;
		post_sz *= 4;
		pre_sz *= 4;
	} else if(mode_flags & (ACQ_MODE_8BIT)) {
 1000c8c:	e3590000 	cmp	r9, #0
		// 8 samples per readout (64-bit)
		total_sz *= 8;
 1000c90:	11a00180 	lslne	r0, r0, #3
		pre_sampct = pre_sz;
		post_sampct = post_sz;
		post_sz *= 8;
 1000c94:	11a0c183 	lslne	ip, r3, #3
		pre_sz *= 8;
 1000c98:	11a0e182 	lslne	lr, r2, #3
 1000c9c:	01a0c003 	moveq	ip, r3
 1000ca0:	01a0e002 	moveq	lr, r2
	uint32_t pre_sz = 0, post_sz = 0, pre_sampct = 0, post_sampct = 0;
 1000ca4:	01a03009 	moveq	r3, r9
 1000ca8:	01a02009 	moveq	r2, r9
	/*
	 * Ensure that the total acquisition size doesn't exceed the available memory.  If
	 * that's OK, then free any existing buffers and allocate the memory blocks.  Include an
	 * allocation penalty in our size calculation.
	 */
	total_acq_sz = (total_sz + ACQ_BUFFER_ALIGN) * num_acq;
 1000cac:	e2801020 	add	r1, r0, #32
	g_acq_state.pre_buffsz = pre_sz;
 1000cb0:	e30d6300 	movw	r6, #54016	; 0xd300
	total_acq_sz = (total_sz + ACQ_BUFFER_ALIGN) * num_acq;
 1000cb4:	e0010197 	mul	r1, r7, r1
	g_acq_state.pre_buffsz = pre_sz;
 1000cb8:	e3406105 	movt	r6, #261	; 0x105
 1000cbc:	e586e760 	str	lr, [r6, #1888]	; 0x760
	g_acq_state.post_buffsz = post_sz;
 1000cc0:	e586c764 	str	ip, [r6, #1892]	; 0x764
	g_acq_state.pre_sampct = pre_sampct;
 1000cc4:	e5862778 	str	r2, [r6, #1912]	; 0x778

	if(total_acq_sz > ACQ_TOTAL_MEMORY_AVAIL) {
 1000cc8:	e3510303 	cmp	r1, #201326592	; 0xc000000
	g_acq_state.post_sampct = post_sampct;
 1000ccc:	e586377c 	str	r3, [r6, #1916]	; 0x77c
	g_acq_state.total_buffsz = total_sz;
 1000cd0:	e5860768 	str	r0, [r6, #1896]	; 0x768
	if(total_acq_sz > ACQ_TOTAL_MEMORY_AVAIL) {
 1000cd4:	8a0000ba 	bhi	1000fc4 <acq_prepare_triggered+0x3c8>
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000cd8:	e5964850 	ldr	r4, [r6, #2128]	; 0x850
		return ACQRES_TOTAL_MALLOC_FAIL;
	}

	g_acq_state.state = ACQSTATE_UNINIT;
 1000cdc:	e3a03000 	mov	r3, #0
 1000ce0:	e5863000 	str	r3, [r6]
	while(next != NULL) {
 1000ce4:	e1540003 	cmp	r4, r3
 1000ce8:	0a000006 	beq	1000d08 <acq_prepare_triggered+0x10c>
		next_next = next->next;
 1000cec:	e594501c 	ldr	r5, [r4, #28]
		free(next->buff_alloc);
 1000cf0:	e5940004 	ldr	r0, [r4, #4]
 1000cf4:	fa00307d 	blx	100cef0 <free>
		free(next);
 1000cf8:	e1a00004 	mov	r0, r4
 1000cfc:	fa00307b 	blx	100cef0 <free>
	while(next != NULL) {
 1000d00:	e2554000 	subs	r4, r5, #0
 1000d04:	1afffff8 	bne	1000cec <acq_prepare_triggered+0xf0>
	g_acq_state.acq_first = NULL;
 1000d08:	e59fa2d8 	ldr	sl, [pc, #728]	; 1000fe8 <acq_prepare_triggered+0x3ec>
 1000d0c:	e3a02000 	mov	r2, #0
 1000d10:	e3a03000 	mov	r3, #0
	acq_free_all_alloc();

	first = malloc(sizeof(struct acq_buffer_t));
 1000d14:	e3a00020 	mov	r0, #32
	g_acq_state.acq_first = NULL;
 1000d18:	e1ca20f0 	strd	r2, [sl]
	first = malloc(sizeof(struct acq_buffer_t));
 1000d1c:	fa00306f 	blx	100cee0 <malloc>

	if(first == NULL) {
 1000d20:	e2505000 	subs	r5, r0, #0
 1000d24:	0a0000a8 	beq	1000fcc <acq_prepare_triggered+0x3d0>
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000d28:	e5964768 	ldr	r4, [r6, #1896]	; 0x768
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 1000d2c:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000d30:	e0844000 	add	r4, r4, r0
 1000d34:	e3c4401f 	bic	r4, r4, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 1000d38:	e1a01004 	mov	r1, r4
 1000d3c:	fa003025 	blx	100cdd8 <memalign>
	if(work == NULL) {
 1000d40:	e3500000 	cmp	r0, #0
 1000d44:	0a000085 	beq	1000f60 <acq_prepare_triggered+0x364>
	g_acq_state.stats.num_alloc_total++;
 1000d48:	e51a3088 	ldr	r3, [sl, #-136]	; 0xffffff78
	next->idx = 0;
 1000d4c:	e3a0c000 	mov	ip, #0
	g_acq_state.stats.num_alloc_total++;
 1000d50:	e51a1084 	ldr	r1, [sl, #-132]	; 0xffffff7c
	next->flags = ACQBUF_FLAG_ALLOC;
 1000d54:	e3a02080 	mov	r2, #128	; 0x80
	 * Allocate all subsequent blocks on start up.  We can't allocate these in the IRQ. Then set
	 * the current pointer back to the first so that we start acquiring from that wave buffer.
	 *
	 * If at any point this fails, bail out and free memory.
	 */
	for(i = 0; i < num_acq; i++) {
 1000d58:	e1a0400c 	mov	r4, ip
	next->buff_alloc = work;
 1000d5c:	e5850004 	str	r0, [r5, #4]
	g_acq_state.stats.num_alloc_total++;
 1000d60:	e2933001 	adds	r3, r3, #1
	next->buff_acq = work;
 1000d64:	e5850008 	str	r0, [r5, #8]
	g_acq_state.stats.num_alloc_total++;
 1000d68:	e0a1100c 	adc	r1, r1, ip
 1000d6c:	e50a3088 	str	r3, [sl, #-136]	; 0xffffff78
 1000d70:	e50a1084 	str	r1, [sl, #-132]	; 0xffffff7c
	next->post_sz = g_acq_state.post_buffsz;
 1000d74:	e5963764 	ldr	r3, [r6, #1892]	; 0x764
	next->pre_sz = g_acq_state.pre_buffsz;
 1000d78:	e5961760 	ldr	r1, [r6, #1888]	; 0x760
	g_acq_state.acq_first = first;
 1000d7c:	e5865850 	str	r5, [r6, #2128]	; 0x850
 1000d80:	e5865854 	str	r5, [r6, #2132]	; 0x854
	next->idx = 0;
 1000d84:	e585c000 	str	ip, [r5]
	next->trigger_at = 0;
 1000d88:	e585c00c 	str	ip, [r5, #12]
	next->next = NULL;
 1000d8c:	e585c01c 	str	ip, [r5, #28]
	next->pre_sz = g_acq_state.pre_buffsz;
 1000d90:	e5851014 	str	r1, [r5, #20]
	next->flags = ACQBUF_FLAG_ALLOC;
 1000d94:	e1c521b0 	strh	r2, [r5, #16]
	next->post_sz = g_acq_state.post_buffsz;
 1000d98:	e5853018 	str	r3, [r5, #24]
	for(i = 0; i < num_acq; i++) {
 1000d9c:	ea000002 	b	1000dac <acq_prepare_triggered+0x1b0>
 1000da0:	e2844001 	add	r4, r4, #1
 1000da4:	e1570004 	cmp	r7, r4
 1000da8:	9a000033 	bls	1000e7c <acq_prepare_triggered+0x280>
		// d_printf(D_EXINFO, "acq_current: 0x%08x", g_acq_state.acq_current);

		error = acq_append_next_alloc();
 1000dac:	ebffff31 	bl	1000a78 <acq_append_next_alloc>
		if(error != ACQRES_OK) {
 1000db0:	e2505000 	subs	r5, r0, #0
 1000db4:	0afffff9 	beq	1000da0 <acq_prepare_triggered+0x1a4>
			d_printf(D_ERROR, "acquire: error %d while allocating buffer #%d, aborting allocation", error, i);
 1000db8:	e304138c 	movw	r1, #17292	; 0x438c
 1000dbc:	e1a03004 	mov	r3, r4
 1000dc0:	e3401105 	movt	r1, #261	; 0x105
 1000dc4:	e1a02005 	mov	r2, r5
 1000dc8:	e3a00004 	mov	r0, #4
 1000dcc:	eb000b9b 	bl	1003c40 <d_printf>
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000dd0:	e5964850 	ldr	r4, [r6, #2128]	; 0x850
	while(next != NULL) {
 1000dd4:	e3540000 	cmp	r4, #0
 1000dd8:	0a000006 	beq	1000df8 <acq_prepare_triggered+0x1fc>
		next_next = next->next;
 1000ddc:	e594601c 	ldr	r6, [r4, #28]
		free(next->buff_alloc);
 1000de0:	e5940004 	ldr	r0, [r4, #4]
 1000de4:	fa003041 	blx	100cef0 <free>
		free(next);
 1000de8:	e1a00004 	mov	r0, r4
 1000dec:	fa00303f 	blx	100cef0 <free>
	while(next != NULL) {
 1000df0:	e2564000 	subs	r4, r6, #0
 1000df4:	1afffff8 	bne	1000ddc <acq_prepare_triggered+0x1e0>
	g_acq_state.acq_first = NULL;
 1000df8:	e3a02000 	mov	r2, #0
 1000dfc:	e3a03000 	mov	r3, #0
 1000e00:	e1ca20f0 	strd	r2, [sl]
	g_acq_state.demux_reg = demux;
	fabcfg_write(FAB_CFG_ACQ_DEMUX_MODE, demux);
	fabcfg_commit();

	return ACQRES_OK;
}
 1000e04:	e1a00005 	mov	r0, r5
 1000e08:	e28dd010 	add	sp, sp, #16
 1000e0c:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		if(pre_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
 1000e10:	e3120007 	tst	r2, #7
 1000e14:	1a000047 	bne	1000f38 <acq_prepare_triggered+0x33c>
		if(post_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
 1000e18:	e213c007 	ands	ip, r3, #7
 1000e1c:	13a0c001 	movne	ip, #1
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000e20:	e3180006 	tst	r8, #6
			error = 1;
 1000e24:	e1a0100c 	mov	r1, ip
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000e28:	0affff91 	beq	1000c74 <acq_prepare_triggered+0x78>
		if(post_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
 1000e2c:	e3130003 	tst	r3, #3
 1000e30:	1a000008 	bne	1000e58 <acq_prepare_triggered+0x25c>
		if(pre_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
 1000e34:	e202c003 	and	ip, r2, #3
 1000e38:	e19c1001 	orrs	r1, ip, r1
 1000e3c:	1a000005 	bne	1000e58 <acq_prepare_triggered+0x25c>
	if(error) {
 1000e40:	e352001f 	cmp	r2, #31
 1000e44:	8353001f 	cmphi	r3, #31
		total_sz *= 4;
 1000e48:	81a00100 	lslhi	r0, r0, #2
		post_sz *= 4;
 1000e4c:	81a0c103 	lslhi	ip, r3, #2
		pre_sz *= 4;
 1000e50:	81a0e102 	lslhi	lr, r2, #2
	if(error) {
 1000e54:	8affff94 	bhi	1000cac <acq_prepare_triggered+0xb0>
		align_mask = ACQ_SAMPLES_ALIGN_PR_AMOD;
 1000e58:	e3a0c003 	mov	ip, #3
		d_printf(D_ERROR, "acquire: pre or post buffers not aligned to required sample boundary or too small (pre=%d post=%d total_sz=%d req_align_mask=0x%08x test=0x%08x)", \
 1000e5c:	e203e007 	and	lr, r3, #7
 1000e60:	e3041280 	movw	r1, #17024	; 0x4280
 1000e64:	e88d5001 	stm	sp, {r0, ip, lr}
 1000e68:	e3401105 	movt	r1, #261	; 0x105
 1000e6c:	e3a00004 	mov	r0, #4
		return ACQRES_ALIGN_FAIL;
 1000e70:	e3e05001 	mvn	r5, #1
		d_printf(D_ERROR, "acquire: pre or post buffers not aligned to required sample boundary or too small (pre=%d post=%d total_sz=%d req_align_mask=0x%08x test=0x%08x)", \
 1000e74:	eb000b71 	bl	1003c40 <d_printf>
		return ACQRES_ALIGN_FAIL;
 1000e78:	eaffffe1 	b	1000e04 <acq_prepare_triggered+0x208>
	g_acq_state.acq_current = g_acq_state.acq_first;
 1000e7c:	e5963850 	ldr	r3, [r6, #2128]	; 0x850
	g_acq_state.state = ACQSTATE_STOPPED;
 1000e80:	e3a02001 	mov	r2, #1
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000e84:	e5961778 	ldr	r1, [r6, #1912]	; 0x778
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 1000e88:	e388cc01 	orr	ip, r8, #256	; 0x100
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000e8c:	e3a00005 	mov	r0, #5
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 1000e90:	e586c75c 	str	ip, [r6, #1884]	; 0x75c
	g_acq_state.acq_current = g_acq_state.acq_first;
 1000e94:	e5863854 	str	r3, [r6, #2132]	; 0x854
	g_acq_state.state = ACQSTATE_STOPPED;
 1000e98:	e3a03000 	mov	r3, #0
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000e9c:	e2411001 	sub	r1, r1, #1
	g_acq_state.state = ACQSTATE_STOPPED;
 1000ea0:	e1c620f0 	strd	r2, [r6]
	g_acq_state.num_acq_request = num_acq;
 1000ea4:	e5867770 	str	r7, [r6, #1904]	; 0x770
	g_acq_state.num_acq_made = 0;
 1000ea8:	e5865774 	str	r5, [r6, #1908]	; 0x774
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000eac:	eb00097f 	bl	10034b0 <fabcfg_write>
	fabcfg_write(FAB_CFG_ACQ_SIZE_B, g_acq_state.post_sampct - 1);
 1000eb0:	e596177c 	ldr	r1, [r6, #1916]	; 0x77c
 1000eb4:	e3a00006 	mov	r0, #6
 1000eb8:	e2411001 	sub	r1, r1, #1
 1000ebc:	eb00097b 	bl	10034b0 <fabcfg_write>
	if(mode_flags & ACQ_MODE_8BIT) {
 1000ec0:	e3590000 	cmp	r9, #0
 1000ec4:	1a000020 	bne	1000f4c <acq_prepare_triggered+0x350>
	} else if(mode_flags & ACQ_MODE_12BIT) {
 1000ec8:	e3180002 	tst	r8, #2
 1000ecc:	1a000035 	bne	1000fa8 <acq_prepare_triggered+0x3ac>
	} else if(mode_flags & ACQ_MODE_14BIT) {
 1000ed0:	e2083004 	and	r3, r8, #4
 1000ed4:	e3530000 	cmp	r3, #0
 1000ed8:	03a01004 	moveq	r1, #4
 1000edc:	13a01024 	movne	r1, #36	; 0x24
 1000ee0:	03a02002 	moveq	r2, #2
 1000ee4:	13a02022 	movne	r2, #34	; 0x22
 1000ee8:	03a03001 	moveq	r3, #1
 1000eec:	13a03021 	movne	r3, #33	; 0x21
 1000ef0:	03a00000 	moveq	r0, #0
 1000ef4:	13a00020 	movne	r0, #32
	if(mode_flags & ACQ_MODE_1CH) {
 1000ef8:	e3180020 	tst	r8, #32
 1000efc:	1a000005 	bne	1000f18 <acq_prepare_triggered+0x31c>
	} else if(mode_flags & ACQ_MODE_2CH) {
 1000f00:	e3180040 	tst	r8, #64	; 0x40
		demux |= ADCDEMUX_2CH;
 1000f04:	11a03002 	movne	r3, r2
	} else if(mode_flags & ACQ_MODE_2CH) {
 1000f08:	1a000002 	bne	1000f18 <acq_prepare_triggered+0x31c>
		demux |= ADCDEMUX_4CH;
 1000f0c:	e3180080 	tst	r8, #128	; 0x80
 1000f10:	01a03000 	moveq	r3, r0
 1000f14:	11a03001 	movne	r3, r1
	fabcfg_write(FAB_CFG_ACQ_DEMUX_MODE, demux);
 1000f18:	e1a01003 	mov	r1, r3
 1000f1c:	e3a00008 	mov	r0, #8
	g_acq_state.demux_reg = demux;
 1000f20:	e5863780 	str	r3, [r6, #1920]	; 0x780
	fabcfg_write(FAB_CFG_ACQ_DEMUX_MODE, demux);
 1000f24:	eb000961 	bl	10034b0 <fabcfg_write>
	fabcfg_commit();
 1000f28:	eb000967 	bl	10034cc <fabcfg_commit>
}
 1000f2c:	e1a00005 	mov	r0, r5
 1000f30:	e28dd010 	add	sp, sp, #16
 1000f34:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000f38:	e3180006 	tst	r8, #6
			error = 1;
 1000f3c:	13a01001 	movne	r1, #1
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000f40:	1affffb9 	bne	1000e2c <acq_prepare_triggered+0x230>
	if(error) {
 1000f44:	e3a0c007 	mov	ip, #7
 1000f48:	eaffffc3 	b	1000e5c <acq_prepare_triggered+0x260>
 1000f4c:	e3a0100c 	mov	r1, #12
 1000f50:	e3a0200a 	mov	r2, #10
 1000f54:	e3a03009 	mov	r3, #9
		demux |= ADCDEMUX_8BIT;
 1000f58:	e3a00008 	mov	r0, #8
 1000f5c:	eaffffe5 	b	1000ef8 <acq_prepare_triggered+0x2fc>
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 1000f60:	e30411d4 	movw	r1, #16852	; 0x41d4
 1000f64:	e1a02004 	mov	r2, r4
 1000f68:	e3401105 	movt	r1, #261	; 0x105
 1000f6c:	e3a00004 	mov	r0, #4
 1000f70:	eb000b32 	bl	1003c40 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000f74:	e16a69d0 	ldrd	r6, [sl, #-144]!	; 0xffffff70
		d_printf(D_ERROR, "acquire: unable to get allocation for first buffer");
 1000f78:	e3041358 	movw	r1, #17240	; 0x4358
 1000f7c:	e3401105 	movt	r1, #261	; 0x105
 1000f80:	e3a00004 	mov	r0, #4
		return ACQRES_MALLOC_FAIL;
 1000f84:	e3e05000 	mvn	r5, #0
		g_acq_state.stats.num_alloc_err_total++;
 1000f88:	e2963001 	adds	r3, r6, #1
 1000f8c:	e2a72000 	adc	r2, r7, #0
 1000f90:	e58a3000 	str	r3, [sl]
 1000f94:	e58a2004 	str	r2, [sl, #4]
		d_printf(D_ERROR, "acquire: unable to get allocation for first buffer");
 1000f98:	eb000b28 	bl	1003c40 <d_printf>
}
 1000f9c:	e1a00005 	mov	r0, r5
 1000fa0:	e28dd010 	add	sp, sp, #16
 1000fa4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 1000fa8:	e3a01014 	mov	r1, #20
 1000fac:	e3a02012 	mov	r2, #18
 1000fb0:	e3a03011 	mov	r3, #17
		demux |= ADCDEMUX_12BIT;
 1000fb4:	e3a00010 	mov	r0, #16
 1000fb8:	eaffffce 	b	1000ef8 <acq_prepare_triggered+0x2fc>
		return ACQRES_PARAM_FAIL;
 1000fbc:	e3e05002 	mvn	r5, #2
 1000fc0:	eaffff8f 	b	1000e04 <acq_prepare_triggered+0x208>
		return ACQRES_TOTAL_MALLOC_FAIL;
 1000fc4:	e3e05003 	mvn	r5, #3
 1000fc8:	eaffff8d 	b	1000e04 <acq_prepare_triggered+0x208>
		d_printf(D_ERROR, "acquire: unable to allocate %d bytes for first entry in acquisition", sizeof(struct acq_buffer_t));
 1000fcc:	e3041314 	movw	r1, #17172	; 0x4314
 1000fd0:	e3a02020 	mov	r2, #32
 1000fd4:	e3401105 	movt	r1, #261	; 0x105
 1000fd8:	e3a00004 	mov	r0, #4
 1000fdc:	eb000b17 	bl	1003c40 <d_printf>
		return ACQRES_MALLOC_FAIL;
 1000fe0:	e3e05000 	mvn	r5, #0
 1000fe4:	eaffff86 	b	1000e04 <acq_prepare_triggered+0x208>
 1000fe8:	0105db50 	.word	0x0105db50

01000fec <acq_start>:
 * 			ACQRES_NOT_IMPLEMENTED if the mode is not presently supported;
 * 			ACQRES_DMA_FAIL if DMA task could not be started;
 * 			ACQRES_SUCCESS if stop signal sent.
 */
int acq_start()
{
 1000fec:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	int error;

	//d_printf(D_ERROR, "acquire: starts");

	if(g_acq_state.state == ACQSTATE_UNINIT) {
 1000ff0:	e30d4300 	movw	r4, #54016	; 0xd300
 1000ff4:	e3404105 	movt	r4, #261	; 0x105
{
 1000ff8:	e24dd00c 	sub	sp, sp, #12
	if(g_acq_state.state == ACQSTATE_UNINIT) {
 1000ffc:	e5943000 	ldr	r3, [r4]
 1001000:	e3530000 	cmp	r3, #0
 1001004:	0a000061 	beq	1001190 <acq_start+0x1a4>
	if(!(g_acq_state.state == ACQSTATE_STOPPED || g_acq_state.state == ACQSTATE_DONE)) {
		return ACQRES_NOT_STOPPED;
	}
#endif

	if(g_acq_state.acq_mode_flags & ACQ_MODE_TRIGGERED) {
 1001008:	e594375c 	ldr	r3, [r4, #1884]	; 0x75c
 100100c:	e3130c01 	tst	r3, #256	; 0x100
 1001010:	0a000055 	beq	100116c <acq_start+0x180>
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1001014:	e5942008 	ldr	r2, [r4, #8]

		Xil_DCacheFlushRange((INTPTR)g_acq_state.acq_current->buff_acq, g_acq_state.total_buffsz);
 1001018:	e5941854 	ldr	r1, [r4, #2132]	; 0x854
 100101c:	e5923030 	ldr	r3, [r2, #48]	; 0x30
 1001020:	e5910008 	ldr	r0, [r1, #8]
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1001024:	e3833a07 	orr	r3, r3, #28672	; 0x7000
	*LocalAddr = Value;
 1001028:	e5823030 	str	r3, [r2, #48]	; 0x30
		Xil_DCacheFlushRange((INTPTR)g_acq_state.acq_current->buff_acq, g_acq_state.total_buffsz);
 100102c:	e5941768 	ldr	r1, [r4, #1896]	; 0x768
 1001030:	eb002553 	bl	100a584 <Xil_DCacheFlushRange>
		dsb();
 1001034:	f57ff04f 	dsb	sy

		error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 1001038:	e5941854 	ldr	r1, [r4, #2132]	; 0x854
 100103c:	e2840008 	add	r0, r4, #8
 1001040:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 1001044:	e3a03001 	mov	r3, #1
 1001048:	e5911008 	ldr	r1, [r1, #8]
 100104c:	eb00118f 	bl	1005690 <XAxiDma_SimpleTransfer>
				g_acq_state.pre_buffsz, XAXIDMA_DEVICE_TO_DMA);

		if(error != XST_SUCCESS) {
 1001050:	e2505000 	subs	r5, r0, #0
 1001054:	1a000046 	bne	1001174 <acq_start+0x188>
 1001058:	e3a03a0a 	mov	r3, #40960	; 0xa000
 100105c:	e3a01000 	mov	r1, #0
 1001060:	e3a02040 	mov	r2, #64	; 0x40
 1001064:	e34e3000 	movt	r3, #57344	; 0xe000
 1001068:	e34f1dff 	movt	r1, #65023	; 0xfdff
			d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
			return ACQRES_DMA_FAIL;
		}

		// Set the state machine
		g_acq_state.state = ACQSTATE_PREP;
 100106c:	e3a06002 	mov	r6, #2
 1001070:	e3a07001 	mov	r7, #1
 1001074:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 1001078:	e1c460f0 	strd	r6, [r4]
 100107c:	e5831010 	str	r1, [r3, #16]
 1001080:	e5832010 	str	r2, [r3, #16]
	for(i = 0; i < 20; i++) {
 1001084:	e58d5004 	str	r5, [sp, #4]
 1001088:	e59d3004 	ldr	r3, [sp, #4]
 100108c:	e3530013 	cmp	r3, #19
 1001090:	ca000006 	bgt	10010b0 <acq_start+0xc4>
		asm __volatile__("nop");
 1001094:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 1001098:	e59d3004 	ldr	r3, [sp, #4]
 100109c:	e2833001 	add	r3, r3, #1
 10010a0:	e58d3004 	str	r3, [sp, #4]
 10010a4:	e59d3004 	ldr	r3, [sp, #4]
 10010a8:	e3530013 	cmp	r3, #19
 10010ac:	dafffff8 	ble	1001094 <acq_start+0xa8>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 10010b0:	e59f40e0 	ldr	r4, [pc, #224]	; 1001198 <acq_start+0x1ac>
 10010b4:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10010b8:	e3a02000 	mov	r2, #0
 10010bc:	e34e3000 	movt	r3, #57344	; 0xe000
 10010c0:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 10010c4:	e5832010 	str	r2, [r3, #16]
 10010c8:	e3a01042 	mov	r1, #66	; 0x42
 10010cc:	e1a00004 	mov	r0, r4
 10010d0:	eb001be1 	bl	100805c <XGpioPs_ReadPin>
 10010d4:	e3500000 	cmp	r0, #0
 10010d8:	1afffffa 	bne	10010c8 <acq_start+0xdc>
 10010dc:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10010e0:	e3a02c01 	mov	r2, #256	; 0x100
 10010e4:	e34e3000 	movt	r3, #57344	; 0xe000
 10010e8:	e34f2eff 	movt	r2, #65279	; 0xfeff
 10010ec:	e5832010 	str	r2, [r3, #16]
	for(i = 0; i < 10; i++) {
 10010f0:	e58d0000 	str	r0, [sp]
 10010f4:	e59d3000 	ldr	r3, [sp]
 10010f8:	e3530009 	cmp	r3, #9
 10010fc:	ca000006 	bgt	100111c <acq_start+0x130>
		asm __volatile__("nop");
 1001100:	e320f000 	nop	{0}
	for(i = 0; i < 10; i++) {
 1001104:	e59d3000 	ldr	r3, [sp]
 1001108:	e2833001 	add	r3, r3, #1
 100110c:	e58d3000 	str	r3, [sp]
 1001110:	e59d3000 	ldr	r3, [sp]
 1001114:	e3530009 	cmp	r3, #9
 1001118:	dafffff8 	ble	1001100 <acq_start+0x114>
 100111c:	e3a02000 	mov	r2, #0
 1001120:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1001124:	e34e3000 	movt	r3, #57344	; 0xe000
 1001128:	e1a0c002 	mov	ip, r2
 100112c:	e34f2eff 	movt	r2, #65279	; 0xfeff
 1001130:	e3a00001 	mov	r0, #1
 1001134:	e5832010 	str	r2, [r3, #16]
 1001138:	e3a01020 	mov	r1, #32
 100113c:	e3a02b01 	mov	r2, #1024	; 0x400
 1001140:	e34fcffd 	movt	ip, #65533	; 0xfffd
 1001144:	e34f0ffe 	movt	r0, #65534	; 0xfffe
 1001148:	e34f1fdf 	movt	r1, #65503	; 0xffdf
 100114c:	e34f2bff 	movt	r2, #64511	; 0xfbff
 1001150:	e583c010 	str	ip, [r3, #16]
 1001154:	e5830010 	str	r0, [r3, #16]
 1001158:	e5831010 	str	r1, [r3, #16]
 100115c:	e5832010 	str	r2, [r3, #16]

		return ACQRES_OK;
	} else {
		return ACQRES_NOT_IMPLEMENTED;
	}
}
 1001160:	e1a00005 	mov	r0, r5
 1001164:	e28dd00c 	add	sp, sp, #12
 1001168:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		return ACQRES_NOT_IMPLEMENTED;
 100116c:	e3e05006 	mvn	r5, #6
 1001170:	eafffffa 	b	1001160 <acq_start+0x174>
			d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
 1001174:	e30413d0 	movw	r1, #17360	; 0x43d0
 1001178:	e1a02005 	mov	r2, r5
 100117c:	e3401105 	movt	r1, #261	; 0x105
 1001180:	e3a00004 	mov	r0, #4
 1001184:	eb000aad 	bl	1003c40 <d_printf>
			return ACQRES_DMA_FAIL;
 1001188:	e3e05004 	mvn	r5, #4
 100118c:	eafffff3 	b	1001160 <acq_start+0x174>
		return ACQRES_NOT_INITIALISED;
 1001190:	e3e05005 	mvn	r5, #5
 1001194:	eafffff1 	b	1001160 <acq_start+0x174>
 1001198:	0105e56c 	.word	0x0105e56c

0100119c <_acq_irq_rx_handler>:
{
 100119c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	g_acq_state.stats.num_irqs++;
 10011a0:	e30d4300 	movw	r4, #54016	; 0xd300
	status = XAxiDma_BdRingGetIrq(bd_ring);
 10011a4:	e590c000 	ldr	ip, [r0]
	g_acq_state.stats.num_irqs++;
 10011a8:	e3404105 	movt	r4, #261	; 0x105
 10011ac:	e3a05a07 	mov	r5, #28672	; 0x7000
{
 10011b0:	e24dd010 	sub	sp, sp, #16
	g_acq_state.stats.num_irqs++;
 10011b4:	e59437d0 	ldr	r3, [r4, #2000]	; 0x7d0
	return *(volatile u32 *) Addr;
 10011b8:	e59c1004 	ldr	r1, [ip, #4]
 10011bc:	e59407d4 	ldr	r0, [r4, #2004]	; 0x7d4
 10011c0:	e2933001 	adds	r3, r3, #1
	XAxiDma_IntrAckIrq(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
 10011c4:	e594e008 	ldr	lr, [r4, #8]
	g_acq_state.stats.num_irqs++;
 10011c8:	e58437d0 	str	r3, [r4, #2000]	; 0x7d0
	status = XAxiDma_BdRingGetIrq(bd_ring);
 10011cc:	e0013005 	and	r3, r1, r5
	g_acq_state.stats.num_irqs++;
 10011d0:	e2a00000 	adc	r0, r0, #0
	if(status & XAXIDMA_IRQ_ERROR_MASK) {
 10011d4:	e2112901 	ands	r2, r1, #16384	; 0x4000
	g_acq_state.stats.num_irqs++;
 10011d8:	e58407d4 	str	r0, [r4, #2004]	; 0x7d4
	*LocalAddr = Value;
 10011dc:	e58e5004 	str	r5, [lr, #4]
 10011e0:	e58c3004 	str	r3, [ip, #4]
	if(status & XAXIDMA_IRQ_ERROR_MASK) {
 10011e4:	1a00000e 	bne	1001224 <_acq_irq_rx_handler+0x88>
	if(status & XAXIDMA_IRQ_IOC_MASK) {
 10011e8:	e3110a01 	tst	r1, #4096	; 0x1000
 10011ec:	0a000006 	beq	100120c <_acq_irq_rx_handler+0x70>
		switch(g_acq_state.sub_state) {
 10011f0:	e5943004 	ldr	r3, [r4, #4]
 10011f4:	e3530002 	cmp	r3, #2
 10011f8:	0a0000a9 	beq	10014a4 <_acq_irq_rx_handler+0x308>
 10011fc:	e3530003 	cmp	r3, #3
 1001200:	0a000055 	beq	100135c <_acq_irq_rx_handler+0x1c0>
 1001204:	e3530001 	cmp	r3, #1
 1001208:	0a000013 	beq	100125c <_acq_irq_rx_handler+0xc0>
}
 100120c:	e28dd010 	add	sp, sp, #16
 1001210:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
					d_printf(D_ERROR, "acquire: PL reports not done, but DMA complete!");
 1001214:	e3041430 	movw	r1, #17456	; 0x4430
 1001218:	e3a00004 	mov	r0, #4
 100121c:	e3401105 	movt	r1, #261	; 0x105
 1001220:	eb000a86 	bl	1003c40 <d_printf>
	g_acq_state.stats.num_err_total++;
 1001224:	e2842e7b 	add	r2, r4, #1968	; 0x7b0
 1001228:	e5123008 	ldr	r3, [r2, #-8]
 100122c:	e5121004 	ldr	r1, [r2, #-4]
	g_acq_state.state = ACQSTATE_UNINIT;
 1001230:	e1a00004 	mov	r0, r4
 1001234:	e3a05000 	mov	r5, #0
 1001238:	e3a04000 	mov	r4, #0
	g_acq_state.stats.num_err_total++;
 100123c:	e2933001 	adds	r3, r3, #1
	g_acq_state.state = ACQSTATE_UNINIT;
 1001240:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 1001244:	e2a11000 	adc	r1, r1, #0
 1001248:	e5023008 	str	r3, [r2, #-8]
 100124c:	e5021004 	str	r1, [r2, #-4]
}
 1001250:	e28dd010 	add	sp, sp, #16
 1001254:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
	XAxiDma_Reset(&g_acq_state.dma);
 1001258:	ea000f5a 	b	1004fc8 <XAxiDma_Reset>
				error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 100125c:	e594c854 	ldr	ip, [r4, #2132]	; 0x854
 1001260:	e3a01000 	mov	r1, #0
 1001264:	e1a02001 	mov	r2, r1
 1001268:	e3a05a0a 	mov	r5, #40960	; 0xa000
 100126c:	e34e5000 	movt	r5, #57344	; 0xe000
 1001270:	e34f1dff 	movt	r1, #65023	; 0xfdff
 1001274:	e34f2bff 	movt	r2, #64511	; 0xfbff
 1001278:	e5851010 	str	r1, [r5, #16]
 100127c:	e2840008 	add	r0, r4, #8
 1001280:	e5852010 	str	r2, [r5, #16]
 1001284:	e59c1008 	ldr	r1, [ip, #8]
 1001288:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 100128c:	eb0010ff 	bl	1005690 <XAxiDma_SimpleTransfer>
				if(error != XST_SUCCESS) {
 1001290:	e2506000 	subs	r6, r0, #0
 1001294:	1a000178 	bne	100187c <_acq_irq_rx_handler+0x6e0>
	return *(volatile u32 *) Addr;
 1001298:	e5953068 	ldr	r3, [r5, #104]	; 0x68
				if(emio_fast_read(ACQ_EMIO_FIFO_OVERRUN)) {
 100129c:	e3130a01 	tst	r3, #4096	; 0x1000
					g_acq_state.state = ACQSTATE_WAIT_TRIG;
 10012a0:	03a02003 	moveq	r2, #3
 10012a4:	03a03002 	moveq	r3, #2
 10012a8:	01c420f0 	strdeq	r2, [r4]
				if(emio_fast_read(ACQ_EMIO_FIFO_OVERRUN)) {
 10012ac:	1a00014e 	bne	10017ec <_acq_irq_rx_handler+0x650>
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 10012b0:	e59f2670 	ldr	r2, [pc, #1648]	; 1001928 <_acq_irq_rx_handler+0x78c>
	*LocalAddr = Value;
 10012b4:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10012b8:	e3a00000 	mov	r0, #0
 10012bc:	e3a01b01 	mov	r1, #1024	; 0x400
 10012c0:	e34e3000 	movt	r3, #57344	; 0xe000
 10012c4:	e34f0fdf 	movt	r0, #65503	; 0xffdf
 10012c8:	e34f1bff 	movt	r1, #64511	; 0xfbff
 10012cc:	e5830010 	str	r0, [r3, #16]
 10012d0:	e5831010 	str	r1, [r3, #16]
 10012d4:	e3a06000 	mov	r6, #0
 10012d8:	e5943760 	ldr	r3, [r4, #1888]	; 0x760
 10012dc:	e1a0e002 	mov	lr, r2
 10012e0:	e5921000 	ldr	r1, [r2]
				g_acq_state.stats.num_acq_total++;
 10012e4:	e242c020 	sub	ip, r2, #32
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 10012e8:	e5920004 	ldr	r0, [r2, #4]
 10012ec:	e0911003 	adds	r1, r1, r3
 10012f0:	e1a04001 	mov	r4, r1
 10012f4:	e0a01006 	adc	r1, r0, r6
 10012f8:	e1a05001 	mov	r5, r1
				g_acq_state.stats.num_pre_fill_total++;
 10012fc:	e2420010 	sub	r0, r2, #16
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 1001300:	e0ce41f0 	strd	r4, [lr], #16
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001304:	e91e0014 	ldmdb	lr, {r2, r4}
				g_acq_state.stats.num_acq_total++;
 1001308:	e51c1008 	ldr	r1, [ip, #-8]
 100130c:	e51c5004 	ldr	r5, [ip, #-4]
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001310:	e0923003 	adds	r3, r2, r3
				g_acq_state.stats.num_pre_total++;
 1001314:	e59c2000 	ldr	r2, [ip]
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001318:	e0a46006 	adc	r6, r4, r6
 100131c:	e50e3008 	str	r3, [lr, #-8]
				g_acq_state.stats.num_pre_total++;
 1001320:	e59c4004 	ldr	r4, [ip, #4]
				g_acq_state.stats.num_acq_total++;
 1001324:	e2911001 	adds	r1, r1, #1
				g_acq_state.stats.num_pre_fill_total++;
 1001328:	e5103008 	ldr	r3, [r0, #-8]
				g_acq_state.stats.num_acq_total++;
 100132c:	e2a55000 	adc	r5, r5, #0
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001330:	e50e6004 	str	r6, [lr, #-4]
				g_acq_state.stats.num_pre_total++;
 1001334:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_pre_fill_total++;
 1001338:	e510e004 	ldr	lr, [r0, #-4]
				g_acq_state.stats.num_pre_total++;
 100133c:	e2a44000 	adc	r4, r4, #0
				g_acq_state.stats.num_pre_fill_total++;
 1001340:	e2933001 	adds	r3, r3, #1
				g_acq_state.stats.num_acq_total++;
 1001344:	e90c0022 	stmdb	ip, {r1, r5}
				g_acq_state.stats.num_pre_total++;
 1001348:	e88c0014 	stm	ip, {r2, r4}
				g_acq_state.stats.num_pre_fill_total++;
 100134c:	e2ae1000 	adc	r1, lr, #0
 1001350:	e5003008 	str	r3, [r0, #-8]
 1001354:	e5001004 	str	r1, [r0, #-4]
				break;
 1001358:	eaffffab 	b	100120c <_acq_irq_rx_handler+0x70>
	return *(volatile u32 *) Addr;
 100135c:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1001360:	e34e3000 	movt	r3, #57344	; 0xe000
 1001364:	e5931068 	ldr	r1, [r3, #104]	; 0x68
				if(!emio_fast_read(ACQ_EMIO_DONE)) {
 1001368:	e3110004 	tst	r1, #4
 100136c:	0affffa8 	beq	1001214 <_acq_irq_rx_handler+0x78>
	*LocalAddr = Value;
 1001370:	e3a00000 	mov	r0, #0
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 1001374:	e5945854 	ldr	r5, [r4, #2132]	; 0x854
 1001378:	e1a01000 	mov	r1, r0
 100137c:	e3a0c020 	mov	ip, #32
 1001380:	e34fcfdf 	movt	ip, #65503	; 0xffdf
 1001384:	e34f0ffe 	movt	r0, #65534	; 0xfffe
 1001388:	e34f1bff 	movt	r1, #64511	; 0xfbff
 100138c:	e583c010 	str	ip, [r3, #16]
 1001390:	e5830010 	str	r0, [r3, #16]
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 1001394:	e3a07000 	mov	r7, #0
 1001398:	e5831010 	str	r1, [r3, #16]
 100139c:	e284ed1f 	add	lr, r4, #1984	; 0x7c0
 10013a0:	e59417b8 	ldr	r1, [r4, #1976]	; 0x7b8
 10013a4:	e5940764 	ldr	r0, [r4, #1892]	; 0x764
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 10013a8:	e1d5c1b0 	ldrh	ip, [r5, #16]
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 10013ac:	e59467bc 	ldr	r6, [r4, #1980]	; 0x7bc
 10013b0:	e0911000 	adds	r1, r1, r0
 10013b4:	e58417b8 	str	r1, [r4, #1976]	; 0x7b8
 10013b8:	e0a66007 	adc	r6, r6, r7
				if(g_acq_state.acq_current->flags & ACQBUF_FLAG_PKT_OVERRUN) {
 10013bc:	e31c0002 	tst	ip, #2
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 10013c0:	e58467bc 	str	r6, [r4, #1980]	; 0x7bc
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 10013c4:	e38cc001 	orr	ip, ip, #1
				g_acq_state.sub_state = ACQSUBST_DONE_WAVE;
 10013c8:	e3a06004 	mov	r6, #4
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 10013cc:	e1c5c1b0 	strh	ip, [r5, #16]
				g_acq_state.sub_state = ACQSUBST_DONE_WAVE;
 10013d0:	e5846004 	str	r6, [r4, #4]
				g_acq_state.state = ACQSTATE_RUNNING;
 10013d4:	e5846000 	str	r6, [r4]
				if(g_acq_state.acq_current->flags & ACQBUF_FLAG_PKT_OVERRUN) {
 10013d8:	1a0000d1 	bne	1001724 <_acq_irq_rx_handler+0x588>
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 10013dc:	e2848e7b 	add	r8, r4, #1968	; 0x7b0
 10013e0:	e5983000 	ldr	r3, [r8]
					g_acq_state.num_acq_made++;
 10013e4:	e5942774 	ldr	r2, [r4, #1908]	; 0x774
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 10013e8:	e5981004 	ldr	r1, [r8, #4]
					if(g_acq_state.num_acq_made == g_acq_state.num_acq_request) {
 10013ec:	e594c770 	ldr	ip, [r4, #1904]	; 0x770
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 10013f0:	e0930000 	adds	r0, r3, r0
					g_acq_state.num_acq_made++;
 10013f4:	e2822001 	add	r2, r2, #1
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 10013f8:	e5880000 	str	r0, [r8]
 10013fc:	e0a17007 	adc	r7, r1, r7
					g_acq_state.num_acq_made++;
 1001400:	e5842774 	str	r2, [r4, #1908]	; 0x774
					if(g_acq_state.num_acq_made == g_acq_state.num_acq_request) {
 1001404:	e152000c 	cmp	r2, ip
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001408:	e5887004 	str	r7, [r8, #4]
						g_acq_state.state = ACQSTATE_DONE;
 100140c:	03a02005 	moveq	r2, #5
 1001410:	03a03005 	moveq	r3, #5
 1001414:	01c420f0 	strdeq	r2, [r4]
					if(g_acq_state.num_acq_made == g_acq_state.num_acq_request) {
 1001418:	0a000019 	beq	1001484 <_acq_irq_rx_handler+0x2e8>
						if(g_acq_state.acq_current->next != NULL) {
 100141c:	e595301c 	ldr	r3, [r5, #28]
 1001420:	e3530000 	cmp	r3, #0
 1001424:	0a000012 	beq	1001474 <_acq_irq_rx_handler+0x2d8>
							g_acq_state.acq_current = g_acq_state.acq_current->next;
 1001428:	e5843854 	str	r3, [r4, #2132]	; 0x854
							error = acq_start();
 100142c:	ebfffeee 	bl	1000fec <acq_start>
							if(error != ACQRES_OK) {
 1001430:	e2502000 	subs	r2, r0, #0
 1001434:	0a000012 	beq	1001484 <_acq_irq_rx_handler+0x2e8>
								d_printf(D_ERROR, "acquire: unable to start next transfer, error %d", error);
 1001438:	e3041494 	movw	r1, #17556	; 0x4494
 100143c:	e1a00006 	mov	r0, r6
 1001440:	e3401105 	movt	r1, #261	; 0x105
	g_acq_state.state = ACQSTATE_UNINIT;
 1001444:	e3a05000 	mov	r5, #0
								d_printf(D_ERROR, "acquire: unable to start next transfer, error %d", error);
 1001448:	eb0009fc 	bl	1003c40 <d_printf>
	g_acq_state.stats.num_err_total++;
 100144c:	e5183008 	ldr	r3, [r8, #-8]
	g_acq_state.state = ACQSTATE_UNINIT;
 1001450:	e1a00004 	mov	r0, r4
	g_acq_state.stats.num_err_total++;
 1001454:	e5182004 	ldr	r2, [r8, #-4]
	g_acq_state.state = ACQSTATE_UNINIT;
 1001458:	e3a04000 	mov	r4, #0
 100145c:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 1001460:	e2933001 	adds	r3, r3, #1
 1001464:	e2a22000 	adc	r2, r2, #0
 1001468:	e5083008 	str	r3, [r8, #-8]
 100146c:	e5082004 	str	r2, [r8, #-4]
 1001470:	eaffff76 	b	1001250 <_acq_irq_rx_handler+0xb4>
							d_printf(D_ERROR, "acquire: NULL deref trying to move to next wavebuffer; something's wrong!");
 1001474:	e30414c8 	movw	r1, #17608	; 0x44c8
 1001478:	e1a00006 	mov	r0, r6
 100147c:	e3401105 	movt	r1, #261	; 0x105
 1001480:	eb0009ee 	bl	1003c40 <d_printf>
				g_acq_state.stats.num_post_total++;
 1001484:	e59f24a0 	ldr	r2, [pc, #1184]	; 100192c <_acq_irq_rx_handler+0x790>
 1001488:	e5923000 	ldr	r3, [r2]
 100148c:	e5921004 	ldr	r1, [r2, #4]
 1001490:	e2933001 	adds	r3, r3, #1
 1001494:	e2a11000 	adc	r1, r1, #0
 1001498:	e5823000 	str	r3, [r2]
 100149c:	e5821004 	str	r1, [r2, #4]
				break;
 10014a0:	eaffff59 	b	100120c <_acq_irq_rx_handler+0x70>
	return *(volatile u32 *) Addr;
 10014a4:	e3a05a0a 	mov	r5, #40960	; 0xa000
 10014a8:	e34e5000 	movt	r5, #57344	; 0xe000
 10014ac:	e5953068 	ldr	r3, [r5, #104]	; 0x68
				if(emio_fast_read(ACQ_EMIO_HAVE_TRIG)) {
 10014b0:	e3130080 	tst	r3, #128	; 0x80
 10014b4:	1a000061 	bne	1001640 <_acq_irq_rx_handler+0x4a4>
	*LocalAddr = Value;
 10014b8:	e3a03000 	mov	r3, #0
	return *(volatile u32 *) Addr;
 10014bc:	e1a02005 	mov	r2, r5
	*LocalAddr = Value;
 10014c0:	e34f3bff 	movt	r3, #64511	; 0xfbff
 10014c4:	e5853010 	str	r3, [r5, #16]
	return *(volatile u32 *) Addr;
 10014c8:	e5923068 	ldr	r3, [r2, #104]	; 0x68
	while(emio_fast_read(ACQ_EMIO_DONE)) ;
 10014cc:	e2133004 	ands	r3, r3, #4
 10014d0:	1afffffc 	bne	10014c8 <_acq_irq_rx_handler+0x32c>
 10014d4:	e5921068 	ldr	r1, [r2, #104]	; 0x68
					if(emio_fast_read(ACQ_EMIO_FIFO_OVERRUN)) {
 10014d8:	e3110a01 	tst	r1, #4096	; 0x1000
 10014dc:	1a000032 	bne	10015ac <_acq_irq_rx_handler+0x410>
 10014e0:	e5943854 	ldr	r3, [r4, #2132]	; 0x854
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, g_acq_state.acq_current->buff_acq, \
 10014e4:	e5931008 	ldr	r1, [r3, #8]
 10014e8:	e3a03001 	mov	r3, #1
 10014ec:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 10014f0:	e59f0438 	ldr	r0, [pc, #1080]	; 1001930 <_acq_irq_rx_handler+0x794>
 10014f4:	eb001065 	bl	1005690 <XAxiDma_SimpleTransfer>
					if(error != XST_SUCCESS) {
 10014f8:	e2505000 	subs	r5, r0, #0
 10014fc:	1a0000f1 	bne	10018c8 <_acq_irq_rx_handler+0x72c>
	*LocalAddr = Value;
 1001500:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1001504:	e3a01c01 	mov	r1, #256	; 0x100
 1001508:	e34e3000 	movt	r3, #57344	; 0xe000
 100150c:	e34f1eff 	movt	r1, #65279	; 0xfeff
 1001510:	e5831010 	str	r1, [r3, #16]
	for(i = 0; i < 10; i++) {
 1001514:	e58d5000 	str	r5, [sp]
 1001518:	e59d3000 	ldr	r3, [sp]
 100151c:	e3530009 	cmp	r3, #9
 1001520:	ca000006 	bgt	1001540 <_acq_irq_rx_handler+0x3a4>
		asm __volatile__("nop");
 1001524:	e320f000 	nop	{0}
	for(i = 0; i < 10; i++) {
 1001528:	e59d3000 	ldr	r3, [sp]
 100152c:	e2833001 	add	r3, r3, #1
 1001530:	e58d3000 	str	r3, [sp]
 1001534:	e59d3000 	ldr	r3, [sp]
 1001538:	e3530009 	cmp	r3, #9
 100153c:	dafffff8 	ble	1001524 <_acq_irq_rx_handler+0x388>
					g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001540:	e59f13ec 	ldr	r1, [pc, #1004]	; 1001934 <_acq_irq_rx_handler+0x798>
 1001544:	e3a03a0a 	mov	r3, #40960	; 0xa000
 1001548:	e3a00000 	mov	r0, #0
 100154c:	e3a02b01 	mov	r2, #1024	; 0x400
 1001550:	e34e3000 	movt	r3, #57344	; 0xe000
 1001554:	e34f0eff 	movt	r0, #65279	; 0xfeff
 1001558:	e34f2bff 	movt	r2, #64511	; 0xfbff
 100155c:	e5830010 	str	r0, [r3, #16]
 1001560:	e5832010 	str	r2, [r3, #16]
 1001564:	e14120d8 	ldrd	r2, [r1, #-8]
 1001568:	e5940760 	ldr	r0, [r4, #1888]	; 0x760
 100156c:	e0924000 	adds	r4, r2, r0
 1001570:	e2a35000 	adc	r5, r3, #0
 1001574:	e14140f8 	strd	r4, [r1, #-8]
				g_acq_state.stats.num_acq_total++;
 1001578:	e59f33b8 	ldr	r3, [pc, #952]	; 1001938 <_acq_irq_rx_handler+0x79c>
 100157c:	e9131002 	ldmdb	r3, {r1, ip}
				g_acq_state.stats.num_pre_total++;
 1001580:	e5932000 	ldr	r2, [r3]
 1001584:	e5930004 	ldr	r0, [r3, #4]
				g_acq_state.stats.num_acq_total++;
 1001588:	e2911001 	adds	r1, r1, #1
 100158c:	e2acc000 	adc	ip, ip, #0
				g_acq_state.stats.num_pre_total++;
 1001590:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_acq_total++;
 1001594:	e5031008 	str	r1, [r3, #-8]
				g_acq_state.stats.num_pre_total++;
 1001598:	e2a01000 	adc	r1, r0, #0
				g_acq_state.stats.num_acq_total++;
 100159c:	e503c004 	str	ip, [r3, #-4]
				g_acq_state.stats.num_pre_total++;
 10015a0:	e5832000 	str	r2, [r3]
 10015a4:	e5831004 	str	r1, [r3, #4]
				break;
 10015a8:	eaffff17 	b	100120c <_acq_irq_rx_handler+0x70>
 10015ac:	e3a01040 	mov	r1, #64	; 0x40
 10015b0:	e34f1fbf 	movt	r1, #65471	; 0xffbf
 10015b4:	e5821010 	str	r1, [r2, #16]
	for(i = 0; i < 20; i++) {
 10015b8:	e58d3008 	str	r3, [sp, #8]
 10015bc:	e59d3008 	ldr	r3, [sp, #8]
 10015c0:	e3530013 	cmp	r3, #19
 10015c4:	ca000006 	bgt	10015e4 <_acq_irq_rx_handler+0x448>
		asm __volatile__("nop");
 10015c8:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 10015cc:	e59d3008 	ldr	r3, [sp, #8]
 10015d0:	e2833001 	add	r3, r3, #1
 10015d4:	e58d3008 	str	r3, [sp, #8]
 10015d8:	e59d3008 	ldr	r3, [sp, #8]
 10015dc:	e3530013 	cmp	r3, #19
 10015e0:	dafffff8 	ble	10015c8 <_acq_irq_rx_handler+0x42c>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 10015e4:	e59f5350 	ldr	r5, [pc, #848]	; 100193c <_acq_irq_rx_handler+0x7a0>
 10015e8:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10015ec:	e3a02000 	mov	r2, #0
 10015f0:	e34e3000 	movt	r3, #57344	; 0xe000
 10015f4:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 10015f8:	e5832010 	str	r2, [r3, #16]
 10015fc:	e3a01042 	mov	r1, #66	; 0x42
 1001600:	e1a00005 	mov	r0, r5
 1001604:	eb001a94 	bl	100805c <XGpioPs_ReadPin>
 1001608:	e3500000 	cmp	r0, #0
 100160c:	1afffffa 	bne	10015fc <_acq_irq_rx_handler+0x460>
						g_acq_state.stats.num_fifo_full++;
 1001610:	e59f1328 	ldr	r1, [pc, #808]	; 1001940 <_acq_irq_rx_handler+0x7a4>
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001614:	e5943854 	ldr	r3, [r4, #2132]	; 0x854
						g_acq_state.stats.num_fifo_full++;
 1001618:	e5112008 	ldr	r2, [r1, #-8]
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100161c:	e1d3c1b0 	ldrh	ip, [r3, #16]
						g_acq_state.stats.num_fifo_full++;
 1001620:	e5110004 	ldr	r0, [r1, #-4]
 1001624:	e2922001 	adds	r2, r2, #1
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001628:	e38cc002 	orr	ip, ip, #2
						g_acq_state.stats.num_fifo_full++;
 100162c:	e2a00000 	adc	r0, r0, #0
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001630:	e1c3c1b0 	strh	ip, [r3, #16]
						g_acq_state.stats.num_fifo_full++;
 1001634:	e5012008 	str	r2, [r1, #-8]
 1001638:	e5010004 	str	r0, [r1, #-4]
 100163c:	eaffffa8 	b	10014e4 <_acq_irq_rx_handler+0x348>
 1001640:	e3a02c02 	mov	r2, #512	; 0x200
 1001644:	e3a03000 	mov	r3, #0
 1001648:	e34f3bff 	movt	r3, #64511	; 0xfbff
 100164c:	e34f2dff 	movt	r2, #65023	; 0xfdff
 1001650:	e5852010 	str	r2, [r5, #16]
 1001654:	e5853010 	str	r3, [r5, #16]
					fabcfg_fastcfg_start();
 1001658:	eb0007c0 	bl	1003560 <fabcfg_fastcfg_start>
	return *(volatile u32 *) Addr;
 100165c:	e5953068 	ldr	r3, [r5, #104]	; 0x68
					if(emio_fast_read(ACQ_EMIO_FIFO_OVERRUN)) {
 1001660:	e3130a01 	tst	r3, #4096	; 0x1000
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001664:	e5943854 	ldr	r3, [r4, #2132]	; 0x854
					if(emio_fast_read(ACQ_EMIO_FIFO_OVERRUN)) {
 1001668:	0a000008 	beq	1001690 <_acq_irq_rx_handler+0x4f4>
						g_acq_state.stats.num_fifo_full++;
 100166c:	e59427d8 	ldr	r2, [r4, #2008]	; 0x7d8
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001670:	e1d3c1b0 	ldrh	ip, [r3, #16]
						g_acq_state.stats.num_fifo_full++;
 1001674:	e59407dc 	ldr	r0, [r4, #2012]	; 0x7dc
 1001678:	e2922001 	adds	r2, r2, #1
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100167c:	e38cc002 	orr	ip, ip, #2
						g_acq_state.stats.num_fifo_full++;
 1001680:	e2a00000 	adc	r0, r0, #0
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001684:	e1c3c1b0 	strh	ip, [r3, #16]
						g_acq_state.stats.num_fifo_full++;
 1001688:	e58427d8 	str	r2, [r4, #2008]	; 0x7d8
 100168c:	e58407dc 	str	r0, [r4, #2012]	; 0x7dc
					addr = ((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz;
 1001690:	e593c008 	ldr	ip, [r3, #8]
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, addr, \
 1001694:	e3a03001 	mov	r3, #1
					addr = ((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz;
 1001698:	e5941760 	ldr	r1, [r4, #1888]	; 0x760
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, addr, \
 100169c:	e5942764 	ldr	r2, [r4, #1892]	; 0x764
 10016a0:	e59f0288 	ldr	r0, [pc, #648]	; 1001930 <_acq_irq_rx_handler+0x794>
 10016a4:	e08c1001 	add	r1, ip, r1
 10016a8:	eb000ff8 	bl	1005690 <XAxiDma_SimpleTransfer>
					if(error != XST_SUCCESS) {
 10016ac:	e2505000 	subs	r5, r0, #0
 10016b0:	1a000092 	bne	1001900 <_acq_irq_rx_handler+0x764>
					fabcfg_fastcfg_wait();
 10016b4:	eb0007c3 	bl	10035c8 <fabcfg_fastcfg_wait>
					g_acq_state.acq_current->trigger_at = fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR);
 10016b8:	e3a00007 	mov	r0, #7
 10016bc:	e5945854 	ldr	r5, [r4, #2132]	; 0x854
 10016c0:	eb000773 	bl	1003494 <fabcfg_read>
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 10016c4:	e594c854 	ldr	ip, [r4, #2132]	; 0x854
	*LocalAddr = Value;
 10016c8:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10016cc:	e59f1260 	ldr	r1, [pc, #608]	; 1001934 <_acq_irq_rx_handler+0x798>
 10016d0:	e3a02b01 	mov	r2, #1024	; 0x400
 10016d4:	e34e3000 	movt	r3, #57344	; 0xe000
 10016d8:	e34f2bff 	movt	r2, #64511	; 0xfbff
					g_acq_state.acq_current->trigger_at = fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR);
 10016dc:	e585000c 	str	r0, [r5, #12]
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 10016e0:	e3a05000 	mov	r5, #0
 10016e4:	e5832010 	str	r2, [r3, #16]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 10016e8:	e1a00001 	mov	r0, r1
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 10016ec:	e59c300c 	ldr	r3, [ip, #12]
					g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 10016f0:	e3a0c003 	mov	ip, #3
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 10016f4:	e9114004 	ldmdb	r1, {r2, lr}
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 10016f8:	e16061d0 	ldrd	r6, [r0, #-16]!
					g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 10016fc:	e584c004 	str	ip, [r4, #4]
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 1001700:	e0922003 	adds	r2, r2, r3
 1001704:	e0aee005 	adc	lr, lr, r5
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001708:	e0963003 	adds	r3, r6, r3
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 100170c:	e5012008 	str	r2, [r1, #-8]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001710:	e0a72005 	adc	r2, r7, r5
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 1001714:	e501e004 	str	lr, [r1, #-4]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001718:	e5803000 	str	r3, [r0]
 100171c:	e5802004 	str	r2, [r0, #4]
 1001720:	eaffff94 	b	1001578 <_acq_irq_rx_handler+0x3dc>
					g_acq_state.stats.num_fifo_pkt_dscd++;
 1001724:	e59417e0 	ldr	r1, [r4, #2016]	; 0x7e0
 1001728:	e3a0e040 	mov	lr, #64	; 0x40
 100172c:	e594c7e4 	ldr	ip, [r4, #2020]	; 0x7e4
 1001730:	e34fefbf 	movt	lr, #65471	; 0xffbf
 1001734:	e2911001 	adds	r1, r1, #1
 1001738:	e0acc007 	adc	ip, ip, r7
 100173c:	e58417e0 	str	r1, [r4, #2016]	; 0x7e0
 1001740:	e584c7e4 	str	ip, [r4, #2020]	; 0x7e4
 1001744:	e583e010 	str	lr, [r3, #16]
	for(i = 0; i < 20; i++) {
 1001748:	e58d200c 	str	r2, [sp, #12]
 100174c:	e59d300c 	ldr	r3, [sp, #12]
 1001750:	e3530013 	cmp	r3, #19
 1001754:	ca000006 	bgt	1001774 <_acq_irq_rx_handler+0x5d8>
		asm __volatile__("nop");
 1001758:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 100175c:	e59d300c 	ldr	r3, [sp, #12]
 1001760:	e2833001 	add	r3, r3, #1
 1001764:	e58d300c 	str	r3, [sp, #12]
 1001768:	e59d300c 	ldr	r3, [sp, #12]
 100176c:	e3530013 	cmp	r3, #19
 1001770:	dafffff8 	ble	1001758 <_acq_irq_rx_handler+0x5bc>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 1001774:	e59f51c0 	ldr	r5, [pc, #448]	; 100193c <_acq_irq_rx_handler+0x7a0>
 1001778:	e3a03a0a 	mov	r3, #40960	; 0xa000
 100177c:	e3a02000 	mov	r2, #0
 1001780:	e34e3000 	movt	r3, #57344	; 0xe000
 1001784:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 1001788:	e5832010 	str	r2, [r3, #16]
 100178c:	e3a01042 	mov	r1, #66	; 0x42
 1001790:	e1a00005 	mov	r0, r5
 1001794:	eb001a30 	bl	100805c <XGpioPs_ReadPin>
 1001798:	e3500000 	cmp	r0, #0
 100179c:	1afffffa 	bne	100178c <_acq_irq_rx_handler+0x5f0>
					error = acq_start();
 10017a0:	ebfffe11 	bl	1000fec <acq_start>
					if(error != ACQRES_OK) {
 10017a4:	e2502000 	subs	r2, r0, #0
 10017a8:	0affff35 	beq	1001484 <_acq_irq_rx_handler+0x2e8>
						d_printf(D_ERROR, "acquire: unable to reset current transfer, error %d", error);
 10017ac:	e3041460 	movw	r1, #17504	; 0x4460
 10017b0:	e3a00004 	mov	r0, #4
 10017b4:	e3401105 	movt	r1, #261	; 0x105
 10017b8:	eb000920 	bl	1003c40 <d_printf>
	g_acq_state.stats.num_err_total++;
 10017bc:	e59f2164 	ldr	r2, [pc, #356]	; 1001928 <_acq_irq_rx_handler+0x78c>
	g_acq_state.state = ACQSTATE_UNINIT;
 10017c0:	e3a00000 	mov	r0, #0
 10017c4:	e3a01000 	mov	r1, #0
 10017c8:	e1c400f0 	strd	r0, [r4]
	g_acq_state.stats.num_err_total++;
 10017cc:	e5123008 	ldr	r3, [r2, #-8]
 10017d0:	e5121004 	ldr	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10017d4:	e59f0154 	ldr	r0, [pc, #340]	; 1001930 <_acq_irq_rx_handler+0x794>
	g_acq_state.stats.num_err_total++;
 10017d8:	e2933001 	adds	r3, r3, #1
 10017dc:	e2a11000 	adc	r1, r1, #0
 10017e0:	e5023008 	str	r3, [r2, #-8]
 10017e4:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10017e8:	eafffe98 	b	1001250 <_acq_irq_rx_handler+0xb4>
 10017ec:	e3a03040 	mov	r3, #64	; 0x40
 10017f0:	e34f3fbf 	movt	r3, #65471	; 0xffbf
 10017f4:	e5853010 	str	r3, [r5, #16]
	for(i = 0; i < 20; i++) {
 10017f8:	e58d6004 	str	r6, [sp, #4]
 10017fc:	e59d3004 	ldr	r3, [sp, #4]
 1001800:	e3530013 	cmp	r3, #19
 1001804:	ca000006 	bgt	1001824 <_acq_irq_rx_handler+0x688>
		asm __volatile__("nop");
 1001808:	e320f000 	nop	{0}
	for(i = 0; i < 20; i++) {
 100180c:	e59d3004 	ldr	r3, [sp, #4]
 1001810:	e2833001 	add	r3, r3, #1
 1001814:	e58d3004 	str	r3, [sp, #4]
 1001818:	e59d3004 	ldr	r3, [sp, #4]
 100181c:	e3530013 	cmp	r3, #19
 1001820:	dafffff8 	ble	1001808 <_acq_irq_rx_handler+0x66c>
	while(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_OVERRUN)) ;
 1001824:	e59f5110 	ldr	r5, [pc, #272]	; 100193c <_acq_irq_rx_handler+0x7a0>
 1001828:	e3a03a0a 	mov	r3, #40960	; 0xa000
 100182c:	e3a02000 	mov	r2, #0
 1001830:	e34e3000 	movt	r3, #57344	; 0xe000
 1001834:	e34f2fbf 	movt	r2, #65471	; 0xffbf
 1001838:	e5832010 	str	r2, [r3, #16]
 100183c:	e3a01042 	mov	r1, #66	; 0x42
 1001840:	e1a00005 	mov	r0, r5
 1001844:	eb001a04 	bl	100805c <XGpioPs_ReadPin>
 1001848:	e3500000 	cmp	r0, #0
 100184c:	1afffffa 	bne	100183c <_acq_irq_rx_handler+0x6a0>
					g_acq_state.stats.num_fifo_full++;
 1001850:	e59f20e8 	ldr	r2, [pc, #232]	; 1001940 <_acq_irq_rx_handler+0x7a4>
					g_acq_state.state = ACQSTATE_PREP;
 1001854:	e3a01001 	mov	r1, #1
 1001858:	e3a00002 	mov	r0, #2
 100185c:	e1c400f0 	strd	r0, [r4]
					g_acq_state.stats.num_fifo_full++;
 1001860:	e5123008 	ldr	r3, [r2, #-8]
 1001864:	e5121004 	ldr	r1, [r2, #-4]
 1001868:	e2933001 	adds	r3, r3, #1
 100186c:	e2a11000 	adc	r1, r1, #0
 1001870:	e5023008 	str	r3, [r2, #-8]
 1001874:	e5021004 	str	r1, [r2, #-4]
 1001878:	eafffe8c 	b	10012b0 <_acq_irq_rx_handler+0x114>
	g_acq_state.stats.num_err_total++;
 100187c:	e2842e7b 	add	r2, r4, #1968	; 0x7b0
 1001880:	e59437a8 	ldr	r3, [r4, #1960]	; 0x7a8
 1001884:	e5121004 	ldr	r1, [r2, #-4]
	g_acq_state.state = ACQSTATE_UNINIT;
 1001888:	e1a00004 	mov	r0, r4
 100188c:	e3a05000 	mov	r5, #0
 1001890:	e3a04000 	mov	r4, #0
	g_acq_state.stats.num_err_total++;
 1001894:	e2933001 	adds	r3, r3, #1
	g_acq_state.state = ACQSTATE_UNINIT;
 1001898:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 100189c:	e2a11000 	adc	r1, r1, #0
 10018a0:	e5023008 	str	r3, [r2, #-8]
 10018a4:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10018a8:	eb000dc6 	bl	1004fc8 <XAxiDma_Reset>
					d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10018ac:	e1a02006 	mov	r2, r6
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10018b0:	e30413fc 	movw	r1, #17404	; 0x43fc
 10018b4:	e3a00004 	mov	r0, #4
 10018b8:	e3401105 	movt	r1, #261	; 0x105
}
 10018bc:	e28dd010 	add	sp, sp, #16
 10018c0:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10018c4:	ea0008dd 	b	1003c40 <d_printf>
	g_acq_state.stats.num_err_total++;
 10018c8:	e59f2058 	ldr	r2, [pc, #88]	; 1001928 <_acq_irq_rx_handler+0x78c>
	g_acq_state.state = ACQSTATE_UNINIT;
 10018cc:	e3a00000 	mov	r0, #0
 10018d0:	e3a01000 	mov	r1, #0
 10018d4:	e1c400f0 	strd	r0, [r4]
	g_acq_state.stats.num_err_total++;
 10018d8:	e5123008 	ldr	r3, [r2, #-8]
 10018dc:	e5121004 	ldr	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10018e0:	e59f0048 	ldr	r0, [pc, #72]	; 1001930 <_acq_irq_rx_handler+0x794>
	g_acq_state.stats.num_err_total++;
 10018e4:	e2933001 	adds	r3, r3, #1
 10018e8:	e2a11000 	adc	r1, r1, #0
 10018ec:	e5023008 	str	r3, [r2, #-8]
 10018f0:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10018f4:	eb000db3 	bl	1004fc8 <XAxiDma_Reset>
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10018f8:	e1a02005 	mov	r2, r5
 10018fc:	eaffffeb 	b	10018b0 <_acq_irq_rx_handler+0x714>
	g_acq_state.stats.num_err_total++;
 1001900:	e59f1020 	ldr	r1, [pc, #32]	; 1001928 <_acq_irq_rx_handler+0x78c>
	g_acq_state.state = ACQSTATE_UNINIT;
 1001904:	e3a03000 	mov	r3, #0
 1001908:	e3a02000 	mov	r2, #0
	XAxiDma_Reset(&g_acq_state.dma);
 100190c:	e59f001c 	ldr	r0, [pc, #28]	; 1001930 <_acq_irq_rx_handler+0x794>
	g_acq_state.state = ACQSTATE_UNINIT;
 1001910:	e1c420f0 	strd	r2, [r4]
	g_acq_state.stats.num_err_total++;
 1001914:	e9111008 	ldmdb	r1, {r3, ip}
 1001918:	e2933001 	adds	r3, r3, #1
 100191c:	e2acc000 	adc	ip, ip, #0
 1001920:	e9011008 	stmdb	r1, {r3, ip}
 1001924:	eafffff2 	b	10018f4 <_acq_irq_rx_handler+0x758>
 1001928:	0105dab0 	.word	0x0105dab0
 100192c:	0105daa0 	.word	0x0105daa0
 1001930:	0105d308 	.word	0x0105d308
 1001934:	0105dac0 	.word	0x0105dac0
 1001938:	0105da90 	.word	0x0105da90
 100193c:	0105e56c 	.word	0x0105e56c
 1001940:	0105dae0 	.word	0x0105dae0

01001944 <acq_is_done>:
/*
 * Returns TRUE if the requested acquisition is complete.
 */
bool acq_is_done()
{
	return (g_acq_state.state == ACQSTATE_DONE);
 1001944:	e30d3300 	movw	r3, #54016	; 0xd300
 1001948:	e3403105 	movt	r3, #261	; 0x105
 100194c:	e5930000 	ldr	r0, [r3]
}
 1001950:	e2400005 	sub	r0, r0, #5
 1001954:	e16f0f10 	clz	r0, r0
 1001958:	e1a002a0 	lsr	r0, r0, #5
 100195c:	e12fff1e 	bx	lr

01001960 <acq_force_stop>:
 *
 * @return	ACQRES_DMA_FAIL if DMA task could not be stopped;
 * 			ACQRES_SUCCESS if stop signal sent.
 */
int acq_force_stop()
{
 1001960:	e92d4070 	push	{r4, r5, r6, lr}
	int error;

	error = XAxiDma_Pause(&g_acq_state.dma);
 1001964:	e59f505c 	ldr	r5, [pc, #92]	; 10019c8 <acq_force_stop+0x68>
 1001968:	e1a00005 	mov	r0, r5
 100196c:	eb000e7a 	bl	100535c <XAxiDma_Pause>

	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);		// AXI bus activity stopped
 1001970:	e3a02000 	mov	r2, #0
	error = XAxiDma_Pause(&g_acq_state.dma);
 1001974:	e1a04000 	mov	r4, r0
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);		// AXI bus activity stopped
 1001978:	e3a01040 	mov	r1, #64	; 0x40
 100197c:	e59f0048 	ldr	r0, [pc, #72]	; 10019cc <acq_force_stop+0x6c>
 1001980:	eb0019ee 	bl	1008140 <XGpioPs_WritePin>

	if(error != XST_SUCCESS) {
 1001984:	e3540000 	cmp	r4, #0
 1001988:	1a000007 	bne	10019ac <acq_force_stop+0x4c>
		d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
		return ACQRES_DMA_FAIL;
	}

	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);
 100198c:	e3a02001 	mov	r2, #1
 1001990:	e3a01037 	mov	r1, #55	; 0x37
 1001994:	e59f0030 	ldr	r0, [pc, #48]	; 10019cc <acq_force_stop+0x6c>
 1001998:	eb0019e8 	bl	1008140 <XGpioPs_WritePin>
	g_acq_state.state = ACQSTATE_STOPPED;
 100199c:	e3a03001 	mov	r3, #1
 10019a0:	e5053008 	str	r3, [r5, #-8]

	return ACQRES_OK;
}
 10019a4:	e1a00004 	mov	r0, r4
 10019a8:	e8bd8070 	pop	{r4, r5, r6, pc}
		d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
 10019ac:	e30413d0 	movw	r1, #17360	; 0x43d0
 10019b0:	e1a02004 	mov	r2, r4
 10019b4:	e3401105 	movt	r1, #261	; 0x105
 10019b8:	e3a00004 	mov	r0, #4
 10019bc:	eb00089f 	bl	1003c40 <d_printf>
		return ACQRES_DMA_FAIL;
 10019c0:	e3e04004 	mvn	r4, #4
 10019c4:	eafffff6 	b	10019a4 <acq_force_stop+0x44>
 10019c8:	0105d308 	.word	0x0105d308
 10019cc:	0105e56c 	.word	0x0105e56c

010019d0 <acq_debug_dump>:

/*
 * Dump state of acquire engine for debugging purposes.
 */
void acq_debug_dump()
{
 10019d0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint64_t sample_delta;
	uint32_t msb, lsb;
	float time_delta_us, acq_rate = NAN, sample_rate = NAN;

	// Calculate acquisition rate if last debug timer is set
	if(g_acq_state.last_debug_timer != 0) {
 10019d4:	e30d4300 	movw	r4, #54016	; 0xd300
 10019d8:	e3404105 	movt	r4, #261	; 0x105
{
 10019dc:	ed2d8b02 	vpush	{d8}
	if(g_acq_state.last_debug_timer != 0) {
 10019e0:	e2845e7f 	add	r5, r4, #2032	; 0x7f0
{
 10019e4:	e24dde76 	sub	sp, sp, #1888	; 0x760
	if(g_acq_state.last_debug_timer != 0) {
 10019e8:	e14500d8 	ldrd	r0, [r5, #-8]
{
 10019ec:	e24dd00c 	sub	sp, sp, #12
	void *sp = NULL;  // approximately the stack
 10019f0:	e3a03000 	mov	r3, #0
 10019f4:	e58d375c 	str	r3, [sp, #1884]	; 0x75c
	if(g_acq_state.last_debug_timer != 0) {
 10019f8:	e1902001 	orrs	r2, r0, r1
 10019fc:	1a0000f0 	bne	1001dc4 <acq_debug_dump+0x3f4>
 1001a00:	e284be79 	add	fp, r4, #1936	; 0x790
 1001a04:	e284ad1f 	add	sl, r4, #1984	; 0x7c0
 1001a08:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 1001a0c:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
				sample_rate = ((float)sample_delta / time_delta_us) * 1e3;
			}
		}
	}

	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **", &g_acq_state);
 1001a10:	e30d2300 	movw	r2, #54016	; 0xd300
 1001a14:	e3041514 	movw	r1, #17684	; 0x4514
 1001a18:	e3402105 	movt	r2, #261	; 0x105
 1001a1c:	e3401105 	movt	r1, #261	; 0x105
 1001a20:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "");
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts", (void*)&sp);
	d_printf(D_INFO, "");
	d_printf(D_INFO, "acq_mode_flags        = 0x%08x", g_acq_state.acq_mode_flags);
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 1001a24:	e30670ec 	movw	r7, #24812	; 0x60ec
	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **", &g_acq_state);
 1001a28:	eb000884 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1001a2c:	e3051f08 	movw	r1, #24328	; 0x5f08
 1001a30:	e3a00002 	mov	r0, #2
 1001a34:	e3401105 	movt	r1, #261	; 0x105
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 1001a38:	e3407105 	movt	r7, #261	; 0x105
	d_printf(D_INFO, "");
 1001a3c:	eb00087f 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts", (void*)&sp);
 1001a40:	e28d2e75 	add	r2, sp, #1872	; 0x750
 1001a44:	e3041544 	movw	r1, #17732	; 0x4544
 1001a48:	e282200c 	add	r2, r2, #12
 1001a4c:	e3401105 	movt	r1, #261	; 0x105
 1001a50:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "sub_state             = %d [%s]", g_acq_state.sub_state, acq_substate_to_str[g_acq_state.sub_state]);
	d_printf(D_INFO, "acq_current           = 0x%08x", g_acq_state.acq_current);
	d_printf(D_INFO, "acq_first             = 0x%08x", g_acq_state.acq_first);
	d_printf(D_INFO, "dma                   = 0x%08x", g_acq_state.dma);
 1001a54:	e59f64bc 	ldr	r6, [pc, #1212]	; 1001f18 <acq_debug_dump+0x548>
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts", (void*)&sp);
 1001a58:	eb000878 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1001a5c:	e3051f08 	movw	r1, #24328	; 0x5f08
 1001a60:	e3a00002 	mov	r0, #2
 1001a64:	e3401105 	movt	r1, #261	; 0x105
	d_printf(D_INFO, "acq_current->trig_at  = %d (0x%08x)", g_acq_state.acq_current->trigger_at, g_acq_state.acq_current->trigger_at);
	d_printf(D_INFO, "");
	d_printf(D_INFO, "s.num_acq_total       = %llu", g_acq_state.stats.num_acq_total);
	d_printf(D_INFO, "s.num_alloc_err_total = %llu", g_acq_state.stats.num_alloc_err_total);
	d_printf(D_INFO, "s.num_alloc_total     = %llu", g_acq_state.stats.num_alloc_total);
	d_printf(D_INFO, "s.num_err_total       = %llu", g_acq_state.stats.num_err_total);
 1001a68:	e59f84ac 	ldr	r8, [pc, #1196]	; 1001f1c <acq_debug_dump+0x54c>
	d_printf(D_INFO, "");
 1001a6c:	eb000873 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "acq_mode_flags        = 0x%08x", g_acq_state.acq_mode_flags);
 1001a70:	e3041574 	movw	r1, #17780	; 0x4574
 1001a74:	e594275c 	ldr	r2, [r4, #1884]	; 0x75c
 1001a78:	e3401105 	movt	r1, #261	; 0x105
 1001a7c:	e3a00002 	mov	r0, #2
 1001a80:	eb00086e 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 1001a84:	e5942000 	ldr	r2, [r4]
 1001a88:	e3041594 	movw	r1, #17812	; 0x4594
 1001a8c:	e3401105 	movt	r1, #261	; 0x105
 1001a90:	e3a00002 	mov	r0, #2
 1001a94:	e7973102 	ldr	r3, [r7, r2, lsl #2]
 1001a98:	eb000868 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "sub_state             = %d [%s]", g_acq_state.sub_state, acq_substate_to_str[g_acq_state.sub_state]);
 1001a9c:	e5943004 	ldr	r3, [r4, #4]
 1001aa0:	e3a00002 	mov	r0, #2
 1001aa4:	e30415b4 	movw	r1, #17844	; 0x45b4
 1001aa8:	e3401105 	movt	r1, #261	; 0x105
 1001aac:	e1a02003 	mov	r2, r3
 1001ab0:	e0877013 	add	r7, r7, r3, lsl r0
 1001ab4:	e5973018 	ldr	r3, [r7, #24]
 1001ab8:	eb000860 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "acq_current           = 0x%08x", g_acq_state.acq_current);
 1001abc:	e30415d4 	movw	r1, #17876	; 0x45d4
 1001ac0:	e5942854 	ldr	r2, [r4, #2132]	; 0x854
 1001ac4:	e3401105 	movt	r1, #261	; 0x105
 1001ac8:	e3a00002 	mov	r0, #2
 1001acc:	eb00085b 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "acq_first             = 0x%08x", g_acq_state.acq_first);
 1001ad0:	e30415f4 	movw	r1, #17908	; 0x45f4
 1001ad4:	e5942850 	ldr	r2, [r4, #2128]	; 0x850
 1001ad8:	e3401105 	movt	r1, #261	; 0x105
 1001adc:	e3a00002 	mov	r0, #2
 1001ae0:	eb000856 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "dma                   = 0x%08x", g_acq_state.dma);
 1001ae4:	e2861008 	add	r1, r6, #8
 1001ae8:	e3002748 	movw	r2, #1864	; 0x748
 1001aec:	e1a0000d 	mov	r0, sp
 1001af0:	eb002f92 	bl	100d940 <memcpy>
 1001af4:	e3041614 	movw	r1, #17940	; 0x4614
 1001af8:	e896000c 	ldm	r6, {r2, r3}
 1001afc:	e3401105 	movt	r1, #261	; 0x105
 1001b00:	e3a00002 	mov	r0, #2
 1001b04:	eb00084d 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "dma_config            = 0x%08x", g_acq_state.dma_config);
 1001b08:	e3041634 	movw	r1, #17972	; 0x4634
 1001b0c:	e5942758 	ldr	r2, [r4, #1880]	; 0x758
 1001b10:	e3401105 	movt	r1, #261	; 0x105
 1001b14:	e3a00002 	mov	r0, #2
 1001b18:	eb000848 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "demux_reg             = 0x%02x", g_acq_state.demux_reg);
 1001b1c:	e3041654 	movw	r1, #18004	; 0x4654
 1001b20:	e5942780 	ldr	r2, [r4, #1920]	; 0x780
 1001b24:	e3401105 	movt	r1, #261	; 0x105
 1001b28:	e3a00002 	mov	r0, #2
 1001b2c:	eb000843 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1001b30:	e3051f08 	movw	r1, #24328	; 0x5f08
 1001b34:	e3a00002 	mov	r0, #2
 1001b38:	e3401105 	movt	r1, #261	; 0x105
 1001b3c:	eb00083f 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "pre_buffsz            = %d bytes (0x%08x)", g_acq_state.pre_buffsz, g_acq_state.pre_buffsz);
 1001b40:	e5943760 	ldr	r3, [r4, #1888]	; 0x760
 1001b44:	e3041674 	movw	r1, #18036	; 0x4674
 1001b48:	e3401105 	movt	r1, #261	; 0x105
 1001b4c:	e3a00002 	mov	r0, #2
 1001b50:	e1a02003 	mov	r2, r3
 1001b54:	eb000839 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "post_buffsz           = %d bytes (0x%08x)", g_acq_state.post_buffsz, g_acq_state.post_buffsz);
 1001b58:	e5943764 	ldr	r3, [r4, #1892]	; 0x764
 1001b5c:	e30416a0 	movw	r1, #18080	; 0x46a0
 1001b60:	e3401105 	movt	r1, #261	; 0x105
 1001b64:	e3a00002 	mov	r0, #2
 1001b68:	e1a02003 	mov	r2, r3
 1001b6c:	eb000833 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "total_buffsz          = %d bytes (0x%08x)", g_acq_state.total_buffsz, g_acq_state.total_buffsz);
 1001b70:	e5943768 	ldr	r3, [r4, #1896]	; 0x768
 1001b74:	e30416cc 	movw	r1, #18124	; 0x46cc
 1001b78:	e3401105 	movt	r1, #261	; 0x105
 1001b7c:	e3a00002 	mov	r0, #2
 1001b80:	e1a02003 	mov	r2, r3
 1001b84:	eb00082d 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "pre_sampct            = %d wavewords", g_acq_state.pre_sampct);
 1001b88:	e30416f8 	movw	r1, #18168	; 0x46f8
 1001b8c:	e5942778 	ldr	r2, [r4, #1912]	; 0x778
 1001b90:	e3401105 	movt	r1, #261	; 0x105
 1001b94:	e3a00002 	mov	r0, #2
 1001b98:	eb000828 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "post_sampct           = %d wavewords", g_acq_state.post_sampct);
 1001b9c:	e3041720 	movw	r1, #18208	; 0x4720
 1001ba0:	e594277c 	ldr	r2, [r4, #1916]	; 0x77c
 1001ba4:	e3401105 	movt	r1, #261	; 0x105
 1001ba8:	e3a00002 	mov	r0, #2
 1001bac:	eb000823 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "num_acq_request       = %d waves", g_acq_state.num_acq_request);
 1001bb0:	e3041748 	movw	r1, #18248	; 0x4748
 1001bb4:	e5942770 	ldr	r2, [r4, #1904]	; 0x770
 1001bb8:	e3401105 	movt	r1, #261	; 0x105
 1001bbc:	e3a00002 	mov	r0, #2
 1001bc0:	eb00081e 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "num_acq_made          = %d waves", g_acq_state.num_acq_made);
 1001bc4:	e304176c 	movw	r1, #18284	; 0x476c
 1001bc8:	e5942774 	ldr	r2, [r4, #1908]	; 0x774
 1001bcc:	e3401105 	movt	r1, #261	; 0x105
 1001bd0:	e3a00002 	mov	r0, #2
 1001bd4:	eb000819 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1001bd8:	e3051f08 	movw	r1, #24328	; 0x5f08
 1001bdc:	e3a00002 	mov	r0, #2
 1001be0:	e3401105 	movt	r1, #261	; 0x105
 1001be4:	eb000815 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "acq_current->flags    = 0x%04x", g_acq_state.acq_current->flags);
 1001be8:	e5943854 	ldr	r3, [r4, #2132]	; 0x854
 1001bec:	e3041790 	movw	r1, #18320	; 0x4790
 1001bf0:	e3401105 	movt	r1, #261	; 0x105
 1001bf4:	e3a00002 	mov	r0, #2
 1001bf8:	e1d321b0 	ldrh	r2, [r3, #16]
 1001bfc:	eb00080f 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "acq_current->trig_at  = %d (0x%08x)", g_acq_state.acq_current->trigger_at, g_acq_state.acq_current->trigger_at);
 1001c00:	e5943854 	ldr	r3, [r4, #2132]	; 0x854
 1001c04:	e30417b0 	movw	r1, #18352	; 0x47b0
 1001c08:	e3401105 	movt	r1, #261	; 0x105
 1001c0c:	e3a00002 	mov	r0, #2
 1001c10:	e593300c 	ldr	r3, [r3, #12]
 1001c14:	e1a02003 	mov	r2, r3
 1001c18:	eb000808 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1001c1c:	e3051f08 	movw	r1, #24328	; 0x5f08
 1001c20:	e3a00002 	mov	r0, #2
 1001c24:	e3401105 	movt	r1, #261	; 0x105
 1001c28:	eb000804 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_acq_total       = %llu", g_acq_state.stats.num_acq_total);
 1001c2c:	e30417d4 	movw	r1, #18388	; 0x47d4
 1001c30:	e14b20d8 	ldrd	r2, [fp, #-8]
 1001c34:	e3401105 	movt	r1, #261	; 0x105
 1001c38:	e3a00002 	mov	r0, #2
 1001c3c:	eb0007ff 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_alloc_err_total = %llu", g_acq_state.stats.num_alloc_err_total);
 1001c40:	e30417f4 	movw	r1, #18420	; 0x47f4
 1001c44:	e1ca20d0 	ldrd	r2, [sl]
 1001c48:	e3401105 	movt	r1, #261	; 0x105
 1001c4c:	e3a00002 	mov	r0, #2
 1001c50:	eb0007fa 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_alloc_total     = %llu", g_acq_state.stats.num_alloc_total);
 1001c54:	e2883020 	add	r3, r8, #32
 1001c58:	e3041814 	movw	r1, #18452	; 0x4814
 1001c5c:	e1a04003 	mov	r4, r3
 1001c60:	e3401105 	movt	r1, #261	; 0x105
 1001c64:	e1c821d8 	ldrd	r2, [r8, #24]
 1001c68:	e3a00002 	mov	r0, #2
 1001c6c:	eb0007f3 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_err_total       = %llu", g_acq_state.stats.num_err_total);
 1001c70:	e3041834 	movw	r1, #18484	; 0x4834
 1001c74:	e14820d8 	ldrd	r2, [r8, #-8]
 1001c78:	e3401105 	movt	r1, #261	; 0x105
 1001c7c:	e3a00002 	mov	r0, #2
 1001c80:	eb0007ee 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_post_total      = %llu", g_acq_state.stats.num_post_total);
 1001c84:	e3041854 	movw	r1, #18516	; 0x4854
 1001c88:	e14821d0 	ldrd	r2, [r8, #-16]
 1001c8c:	e3401105 	movt	r1, #261	; 0x105
 1001c90:	e3a00002 	mov	r0, #2
 1001c94:	eb0007e9 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_pre_total       = %llu", g_acq_state.stats.num_pre_total);
 1001c98:	e3041874 	movw	r1, #18548	; 0x4874
 1001c9c:	e1cb20d0 	ldrd	r2, [fp]
 1001ca0:	e3401105 	movt	r1, #261	; 0x105
 1001ca4:	e3a00002 	mov	r0, #2
 1001ca8:	eb0007e4 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_pre_fill_total  = %llu", g_acq_state.stats.num_pre_fill_total);
 1001cac:	e3041894 	movw	r1, #18580	; 0x4894
 1001cb0:	e14821d8 	ldrd	r2, [r8, #-24]	; 0xffffffe8
 1001cb4:	e3401105 	movt	r1, #261	; 0x105
 1001cb8:	e3a00002 	mov	r0, #2
 1001cbc:	eb0007df 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_samples         = %llu", g_acq_state.stats.num_samples);
 1001cc0:	e30418b4 	movw	r1, #18612	; 0x48b4
 1001cc4:	e1c820d0 	ldrd	r2, [r8]
 1001cc8:	e3401105 	movt	r1, #261	; 0x105
 1001ccc:	e3a00002 	mov	r0, #2
 1001cd0:	eb0007da 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_samples_raw     = %llu", g_acq_state.stats.num_samples_raw);
 1001cd4:	e30418d4 	movw	r1, #18644	; 0x48d4
 1001cd8:	e14a20d8 	ldrd	r2, [sl, #-8]
 1001cdc:	e3401105 	movt	r1, #261	; 0x105
 1001ce0:	e3a00002 	mov	r0, #2
 1001ce4:	eb0007d5 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_irqs            = %llu", g_acq_state.stats.num_irqs);
 1001ce8:	e30418f4 	movw	r1, #18676	; 0x48f4
 1001cec:	e1c420d0 	ldrd	r2, [r4]
 1001cf0:	e3401105 	movt	r1, #261	; 0x105
 1001cf4:	e3a00002 	mov	r0, #2
 1001cf8:	eb0007d0 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_fifo_full       = %llu", g_acq_state.stats.num_fifo_full);
 1001cfc:	e3041914 	movw	r1, #18708	; 0x4914
 1001d00:	e1c822d8 	ldrd	r2, [r8, #40]	; 0x28
 1001d04:	e3401105 	movt	r1, #261	; 0x105
 1001d08:	e3a00002 	mov	r0, #2
 1001d0c:	eb0007cb 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "s.num_fifo_pkt_dscd   = %llu", g_acq_state.stats.num_fifo_pkt_dscd);
 1001d10:	e3041934 	movw	r1, #18740	; 0x4934
 1001d14:	e1c823d0 	ldrd	r2, [r8, #48]	; 0x30
 1001d18:	e3401105 	movt	r1, #261	; 0x105
 1001d1c:	e3a00002 	mov	r0, #2
 1001d20:	eb0007c6 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1001d24:	e3051f08 	movw	r1, #24328	; 0x5f08
 1001d28:	e3a00002 	mov	r0, #2
 1001d2c:	e3401105 	movt	r1, #261	; 0x105
 1001d30:	eb0007c2 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "Approx acq. rate      = %d acq/s     ", (int)acq_rate);
 1001d34:	e3041954 	movw	r1, #18772	; 0x4954
 1001d38:	e59d274c 	ldr	r2, [sp, #1868]	; 0x74c
 1001d3c:	e3401105 	movt	r1, #261	; 0x105
 1001d40:	e3a00002 	mov	r0, #2
 1001d44:	eb0007bd 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "Approx sample rate    = %d Ksa/s     ", (int)sample_rate);
 1001d48:	e304197c 	movw	r1, #18812	; 0x497c
 1001d4c:	e59d2748 	ldr	r2, [sp, #1864]	; 0x748
 1001d50:	e3401105 	movt	r1, #261	; 0x105
 1001d54:	e3a00002 	mov	r0, #2
 1001d58:	eb0007b8 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "Debug delta           = %d us     ", (int)time_delta_us);
 1001d5c:	eefd7ac8 	vcvt.s32.f32	s15, s16
 1001d60:	e30419a4 	movw	r1, #18852	; 0x49a4
 1001d64:	e3401105 	movt	r1, #261	; 0x105
 1001d68:	e3a00002 	mov	r0, #2
 1001d6c:	ee172a90 	vmov	r2, s15
 1001d70:	eb0007b2 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1001d74:	e3051f08 	movw	r1, #24328	; 0x5f08
 1001d78:	e3a00002 	mov	r0, #2
 1001d7c:	e3401105 	movt	r1, #261	; 0x105
 1001d80:	eb0007ae 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "** End **");
 1001d84:	e30419c8 	movw	r1, #18888	; 0x49c8
 1001d88:	e3a00002 	mov	r0, #2
 1001d8c:	e3401105 	movt	r1, #261	; 0x105
 1001d90:	eb0007aa 	bl	1003c40 <d_printf>

	// Save last state...
	g_acq_state.stat_last = g_acq_state.stats;
 1001d94:	e2861d1e 	add	r1, r6, #1920	; 0x780
 1001d98:	e3a02060 	mov	r2, #96	; 0x60
 1001d9c:	e2810068 	add	r0, r1, #104	; 0x68
 1001da0:	eb002ee6 	bl	100d940 <memcpy>
	g_acq_state.last_debug_timer = timer_value;
 1001da4:	e59d3750 	ldr	r3, [sp, #1872]	; 0x750
 1001da8:	e5053008 	str	r3, [r5, #-8]
 1001dac:	e59d3754 	ldr	r3, [sp, #1876]	; 0x754
 1001db0:	e5053004 	str	r3, [r5, #-4]
}
 1001db4:	e28dde76 	add	sp, sp, #1888	; 0x760
 1001db8:	e28dd00c 	add	sp, sp, #12
 1001dbc:	ecbd8b02 	vpop	{d8}
 1001dc0:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		d_read_global_timer(&lsb, &msb);
 1001dc4:	e28d0e76 	add	r0, sp, #1888	; 0x760
 1001dc8:	e28d1e76 	add	r1, sp, #1888	; 0x760
 1001dcc:	e2800004 	add	r0, r0, #4
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001dd0:	e284be79 	add	fp, r4, #1936	; 0x790
		d_read_global_timer(&lsb, &msb);
 1001dd4:	eb000961 	bl	1004360 <d_read_global_timer>
		timer_value = (((uint64_t)msb) << 32) | lsb;
 1001dd8:	e59d3764 	ldr	r3, [sp, #1892]	; 0x764
 1001ddc:	e284ad1f 	add	sl, r4, #1984	; 0x7c0
		time_delta = timer_value - g_acq_state.last_debug_timer;
 1001de0:	e5150008 	ldr	r0, [r5, #-8]
		timer_value = (((uint64_t)msb) << 32) | lsb;
 1001de4:	e59d2760 	ldr	r2, [sp, #1888]	; 0x760
		time_delta = timer_value - g_acq_state.last_debug_timer;
 1001de8:	e5151004 	ldr	r1, [r5, #-4]
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001dec:	e0530000 	subs	r0, r3, r0
		timer_value = (((uint64_t)msb) << 32) | lsb;
 1001df0:	e58d3750 	str	r3, [sp, #1872]	; 0x750
 1001df4:	e58d2754 	str	r2, [sp, #1876]	; 0x754
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001df8:	e0c21001 	sbc	r1, r2, r1
 1001dfc:	fa002841 	blx	100bf08 <__aeabi_ul2d>
 1001e00:	eddf0b40 	vldr	d16, [pc, #256]	; 1001f08 <acq_debug_dump+0x538>
 1001e04:	ec410b31 	vmov	d17, r0, r1
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001e08:	e51bc008 	ldr	ip, [fp, #-8]
 1001e0c:	e5952000 	ldr	r2, [r5]
 1001e10:	e51be004 	ldr	lr, [fp, #-4]
 1001e14:	e5951004 	ldr	r1, [r5, #4]
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001e18:	ee610ba0 	vmul.f64	d16, d17, d16
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001e1c:	e05c6002 	subs	r6, ip, r2
 1001e20:	e0ce7001 	sbc	r7, lr, r1
		if(acq_delta > 0) {
 1001e24:	e1963007 	orrs	r3, r6, r7
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001e28:	eeb78be0 	vcvt.f32.f64	s16, d16
		if(acq_delta > 0) {
 1001e2c:	1a000019 	bne	1001e98 <acq_debug_dump+0x4c8>
 1001e30:	e51a2008 	ldr	r2, [sl, #-8]
 1001e34:	e5943820 	ldr	r3, [r4, #2080]	; 0x820
 1001e38:	e5941824 	ldr	r1, [r4, #2084]	; 0x824
 1001e3c:	e51a0004 	ldr	r0, [sl, #-4]
 1001e40:	e0528003 	subs	r8, r2, r3
 1001e44:	e0c09001 	sbc	r9, r0, r1
		if(sample_delta > 0) {
 1001e48:	e1983009 	orrs	r3, r8, r9
 1001e4c:	0a000029 	beq	1001ef8 <acq_debug_dump+0x528>
			if(time_delta_us > 0) {
 1001e50:	eeb58ac0 	vcmpe.f32	s16, #0.0
 1001e54:	e3a03000 	mov	r3, #0
 1001e58:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1001e5c:	d58d3748 	strle	r3, [sp, #1864]	; 0x748
 1001e60:	d58d374c 	strle	r3, [sp, #1868]	; 0x74c
 1001e64:	dafffee9 	ble	1001a10 <acq_debug_dump+0x40>
 1001e68:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
				sample_rate = ((float)sample_delta / time_delta_us) * 1e3;
 1001e6c:	e1a00008 	mov	r0, r8
 1001e70:	e1a01009 	mov	r1, r9
 1001e74:	fa0028a2 	blx	100c104 <__aeabi_ul2f>
 1001e78:	ee070a90 	vmov	s15, r0
 1001e7c:	ed9f7a23 	vldr	s14, [pc, #140]	; 1001f10 <acq_debug_dump+0x540>
 1001e80:	eec77a88 	vdiv.f32	s15, s15, s16
 1001e84:	ee677a87 	vmul.f32	s15, s15, s14
 1001e88:	eefd7ae7 	vcvt.s32.f32	s15, s15
 1001e8c:	ee173a90 	vmov	r3, s15
 1001e90:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 1001e94:	eafffedd 	b	1001a10 <acq_debug_dump+0x40>
			if(time_delta_us > 0) {
 1001e98:	e51a1008 	ldr	r1, [sl, #-8]
 1001e9c:	e5942820 	ldr	r2, [r4, #2080]	; 0x820
 1001ea0:	e5940824 	ldr	r0, [r4, #2084]	; 0x824
 1001ea4:	e51ac004 	ldr	ip, [sl, #-4]
 1001ea8:	e0518002 	subs	r8, r1, r2
 1001eac:	eeb58ac0 	vcmpe.f32	s16, #0.0
 1001eb0:	e0cc9000 	sbc	r9, ip, r0
 1001eb4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1001eb8:	daffffe2 	ble	1001e48 <acq_debug_dump+0x478>
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 1001ebc:	e1a00006 	mov	r0, r6
 1001ec0:	e1a01007 	mov	r1, r7
 1001ec4:	fa00288e 	blx	100c104 <__aeabi_ul2f>
 1001ec8:	ee070a90 	vmov	s15, r0
		if(sample_delta > 0) {
 1001ecc:	e1983009 	orrs	r3, r8, r9
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 1001ed0:	ed9f7a0f 	vldr	s14, [pc, #60]	; 1001f14 <acq_debug_dump+0x544>
 1001ed4:	eec77a88 	vdiv.f32	s15, s15, s16
 1001ed8:	ee677a87 	vmul.f32	s15, s15, s14
 1001edc:	eefd7ae7 	vcvt.s32.f32	s15, s15
 1001ee0:	ee173a90 	vmov	r3, s15
 1001ee4:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
		if(sample_delta > 0) {
 1001ee8:	03a03000 	moveq	r3, #0
 1001eec:	058d3748 	streq	r3, [sp, #1864]	; 0x748
 1001ef0:	1affffdd 	bne	1001e6c <acq_debug_dump+0x49c>
 1001ef4:	eafffec5 	b	1001a10 <acq_debug_dump+0x40>
 1001ef8:	e3a03000 	mov	r3, #0
 1001efc:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 1001f00:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
 1001f04:	eafffec1 	b	1001a10 <acq_debug_dump+0x40>
 1001f08:	a17f0000 	.word	0xa17f0000
 1001f0c:	3f689374 	.word	0x3f689374
 1001f10:	447a0000 	.word	0x447a0000
 1001f14:	49742400 	.word	0x49742400
 1001f18:	0105d308 	.word	0x0105d308
 1001f1c:	0105dab0 	.word	0x0105dab0

01001f20 <acq_debug_dump_waveraw>:

/*
 * Dump raw contents of buffer in active acquisition.
 */
void acq_debug_dump_waveraw()
{
 1001f20:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	uint32_t sz;
	uint32_t i;

	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
		sz = g_acq_state.pre_buffsz;
 1001f24:	e30d5300 	movw	r5, #54016	; 0xd300
 1001f28:	e3405105 	movt	r5, #261	; 0x105
	}

	sz /= 4;

	for(i = 0; i <= sz; i += 2) {
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 1001f2c:	e3047a34 	movw	r7, #18996	; 0x4a34
 1001f30:	e3407105 	movt	r7, #261	; 0x105
		sz = g_acq_state.pre_buffsz;
 1001f34:	e3a04000 	mov	r4, #0
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 1001f38:	e5953004 	ldr	r3, [r5, #4]
{
 1001f3c:	e24dd00c 	sub	sp, sp, #12
		sz = g_acq_state.pre_buffsz;
 1001f40:	e5952760 	ldr	r2, [r5, #1888]	; 0x760
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 1001f44:	e2433001 	sub	r3, r3, #1
 1001f48:	e3530001 	cmp	r3, #1
		sz = g_acq_state.post_buffsz;
 1001f4c:	85956764 	ldrhi	r6, [r5, #1892]	; 0x764
		sz = g_acq_state.pre_buffsz;
 1001f50:	91a06002 	movls	r6, r2
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001f54:	930419d4 	movwls	r1, #18900	; 0x49d4
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001f58:	83041a04 	movwhi	r1, #18948	; 0x4a04
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001f5c:	93401105 	movtls	r1, #261	; 0x105
 1001f60:	93a00002 	movls	r0, #2
 1001f64:	e3c66007 	bic	r6, r6, #7
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001f68:	83401105 	movthi	r1, #261	; 0x105
 1001f6c:	e2866008 	add	r6, r6, #8
 1001f70:	83a00002 	movhi	r0, #2
 1001f74:	eb000731 	bl	1003c40 <d_printf>
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 1001f78:	e5953854 	ldr	r3, [r5, #2132]	; 0x854
 1001f7c:	e1a02004 	mov	r2, r4
 1001f80:	e1a01007 	mov	r1, r7
 1001f84:	e3a00002 	mov	r0, #2
 1001f88:	e593c008 	ldr	ip, [r3, #8]
 1001f8c:	e7bc3004 	ldr	r3, [ip, r4]!
 1001f90:	e2844008 	add	r4, r4, #8
 1001f94:	e59cc004 	ldr	ip, [ip, #4]
 1001f98:	e58dc000 	str	ip, [sp]
 1001f9c:	eb000727 	bl	1003c40 <d_printf>
	for(i = 0; i <= sz; i += 2) {
 1001fa0:	e1560004 	cmp	r6, r4
 1001fa4:	1afffff3 	bne	1001f78 <acq_debug_dump_waveraw+0x58>
	}

	d_printf(D_INFO, "** End of Waveform Data **");
 1001fa8:	e3041a4c 	movw	r1, #19020	; 0x4a4c
 1001fac:	e3a00002 	mov	r0, #2
 1001fb0:	e3401105 	movt	r1, #261	; 0x105
}
 1001fb4:	e28dd00c 	add	sp, sp, #12
 1001fb8:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "** End of Waveform Data **");
 1001fbc:	ea00071f 	b	1003c40 <d_printf>

01001fc0 <acq_get_ll_pointer>:
 * @return	ACQRES_OK if waveform found (trigger state disregarded)
 * 			ACQRES_WAVE_NOT_FOUND if... well... the waveform wasn't found
 */
int acq_get_ll_pointer(int index, struct acq_buffer_t **buff)
{
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 1001fc0:	e30d3300 	movw	r3, #54016	; 0xd300
 1001fc4:	e3403105 	movt	r3, #261	; 0x105
 1001fc8:	e5933850 	ldr	r3, [r3, #2128]	; 0x850

	while(wave != NULL) {
 1001fcc:	e3530000 	cmp	r3, #0
 1001fd0:	0a000009 	beq	1001ffc <acq_get_ll_pointer+0x3c>
		//d_printf(D_EXINFO, "explore: 0x%08x (%d) (buff_acq:0x%08x, trigger_at:0x%08x %d)", \
				wave, wave->idx, wave->buff_acq, wave->trigger_at, wave->trigger_at);

		if(wave->idx == index)
 1001fd4:	e5932000 	ldr	r2, [r3]
 1001fd8:	e1500002 	cmp	r0, r2
 1001fdc:	1a000003 	bne	1001ff0 <acq_get_ll_pointer+0x30>
 1001fe0:	ea00000d 	b	100201c <acq_get_ll_pointer+0x5c>
 1001fe4:	e5932000 	ldr	r2, [r3]
 1001fe8:	e1520000 	cmp	r2, r0
 1001fec:	0a00000a 	beq	100201c <acq_get_ll_pointer+0x5c>
			break;

		wave = wave->next;
 1001ff0:	e593301c 	ldr	r3, [r3, #28]
	while(wave != NULL) {
 1001ff4:	e3530000 	cmp	r3, #0
 1001ff8:	1afffff9 	bne	1001fe4 <acq_get_ll_pointer+0x24>
	}

	if(wave == NULL) {
		d_printf(D_ERROR, "Unable to find waveindex %d", index);
 1001ffc:	e3041a68 	movw	r1, #19048	; 0x4a68
 1002000:	e1a02000 	mov	r2, r0
{
 1002004:	e92d4010 	push	{r4, lr}
		d_printf(D_ERROR, "Unable to find waveindex %d", index);
 1002008:	e3401105 	movt	r1, #261	; 0x105
 100200c:	e3a00004 	mov	r0, #4
 1002010:	eb00070a 	bl	1003c40 <d_printf>
 1002014:	e3e00008 	mvn	r0, #8
		return ACQRES_WAVE_NOT_FOUND;
	}

	*buff = wave;
	return ACQRES_OK;
}
 1002018:	e8bd8010 	pop	{r4, pc}
	return ACQRES_OK;
 100201c:	e3a00000 	mov	r0, #0
	*buff = wave;
 1002020:	e5813000 	str	r3, [r1]
}
 1002024:	e12fff1e 	bx	lr

01002028 <acq_debug_dump_wave>:
 * Dump information from a wave N.
 *
 * @param	index	Index of wave to dump. Function will explore LL to find the waveform.
 */
void acq_debug_dump_wave(int index)
{
 1002028:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 100202c:	e30d6300 	movw	r6, #54016	; 0xd300
 1002030:	e3406105 	movt	r6, #261	; 0x105
{
 1002034:	e24dd008 	sub	sp, sp, #8
 1002038:	e1a05000 	mov	r5, r0
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 100203c:	e5964850 	ldr	r4, [r6, #2128]	; 0x850
	while(wave != NULL) {
 1002040:	e3540000 	cmp	r4, #0
 1002044:	0a000009 	beq	1002070 <acq_debug_dump_wave+0x48>
		if(wave->idx == index)
 1002048:	e5943000 	ldr	r3, [r4]
 100204c:	e1530000 	cmp	r3, r0
 1002050:	1a000003 	bne	1002064 <acq_debug_dump_wave+0x3c>
 1002054:	ea000011 	b	10020a0 <acq_debug_dump_wave+0x78>
 1002058:	e5943000 	ldr	r3, [r4]
 100205c:	e1550003 	cmp	r5, r3
 1002060:	0a00000e 	beq	10020a0 <acq_debug_dump_wave+0x78>
		wave = wave->next;
 1002064:	e594401c 	ldr	r4, [r4, #28]
	while(wave != NULL) {
 1002068:	e3540000 	cmp	r4, #0
 100206c:	1afffff9 	bne	1002058 <acq_debug_dump_wave+0x30>
		d_printf(D_ERROR, "Unable to find waveindex %d", index);
 1002070:	e3041a68 	movw	r1, #19048	; 0x4a68
 1002074:	e1a02005 	mov	r2, r5
 1002078:	e3401105 	movt	r1, #261	; 0x105
 100207c:	e3a00004 	mov	r0, #4
 1002080:	eb0006ee 	bl	1003c40 <d_printf>
	uint32_t *addr2;
	uint32_t *deref;
	int first, i;

	if(acq_get_ll_pointer(index, &wave) != ACQRES_OK) {
		d_printf(D_ERROR, "Unable to dump for waveindex %d: couldn't find wave", index);
 1002084:	e3041b38 	movw	r1, #19256	; 0x4b38
 1002088:	e1a02005 	mov	r2, r5
 100208c:	e3401105 	movt	r1, #261	; 0x105
 1002090:	e3a00004 	mov	r0, #4
	} else {
		d_printf(D_ERROR, "Trigger invalid for waveindex %d or wave not done", index);
	}

	d_printf(D_INFO, "");
}
 1002094:	e28dd008 	add	sp, sp, #8
 1002098:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
		d_printf(D_ERROR, "Unable to dump for waveindex %d: couldn't find wave", index);
 100209c:	ea0006e7 	b	1003c40 <d_printf>
	d_printf(D_INFO, "");
 10020a0:	e3051f08 	movw	r1, #24328	; 0x5f08
 10020a4:	e3a00002 	mov	r0, #2
 10020a8:	e3401105 	movt	r1, #261	; 0x105
 10020ac:	eb0006e3 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "** Waveinfo for index %d **", index);
 10020b0:	e3041b6c 	movw	r1, #19308	; 0x4b6c
 10020b4:	e1a02005 	mov	r2, r5
 10020b8:	e3401105 	movt	r1, #261	; 0x105
 10020bc:	e3a00002 	mov	r0, #2
 10020c0:	eb0006de 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 10020c4:	e3051f08 	movw	r1, #24328	; 0x5f08
 10020c8:	e3a00002 	mov	r0, #2
 10020cc:	e3401105 	movt	r1, #261	; 0x105
 10020d0:	eb0006da 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "buff_acq address      = 0x%08x", wave->buff_acq);
 10020d4:	e3041b88 	movw	r1, #19336	; 0x4b88
 10020d8:	e5942008 	ldr	r2, [r4, #8]
 10020dc:	e3401105 	movt	r1, #261	; 0x105
 10020e0:	e3a00002 	mov	r0, #2
 10020e4:	eb0006d5 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "buff_alloc address    = 0x%08x", wave->buff_alloc);
 10020e8:	e3041ba8 	movw	r1, #19368	; 0x4ba8
 10020ec:	e5942004 	ldr	r2, [r4, #4]
 10020f0:	e3401105 	movt	r1, #261	; 0x105
 10020f4:	e3a00002 	mov	r0, #2
 10020f8:	eb0006d0 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 10020fc:	e3051f08 	movw	r1, #24328	; 0x5f08
 1002100:	e3a00002 	mov	r0, #2
 1002104:	e3401105 	movt	r1, #261	; 0x105
 1002108:	eb0006cc 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "idx                   = %d", wave->idx);
 100210c:	e3041bc8 	movw	r1, #19400	; 0x4bc8
 1002110:	e5942000 	ldr	r2, [r4]
 1002114:	e3401105 	movt	r1, #261	; 0x105
 1002118:	e3a00002 	mov	r0, #2
 100211c:	eb0006c7 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "flags                 = 0x%04x", wave->flags);
 1002120:	e3041be4 	movw	r1, #19428	; 0x4be4
 1002124:	e1d421b0 	ldrh	r2, [r4, #16]
 1002128:	e3401105 	movt	r1, #261	; 0x105
 100212c:	e3a00002 	mov	r0, #2
 1002130:	eb0006c2 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "trigger_at            = 0x%08x", wave->trigger_at);
 1002134:	e3041c04 	movw	r1, #19460	; 0x4c04
 1002138:	e594200c 	ldr	r2, [r4, #12]
 100213c:	e3401105 	movt	r1, #261	; 0x105
 1002140:	e3a00002 	mov	r0, #2
 1002144:	eb0006bd 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "trigger_at(div8)      = 0x%08x (%d)", wave->trigger_at >> 3, wave->trigger_at >> 3);
 1002148:	e594300c 	ldr	r3, [r4, #12]
 100214c:	e3041c24 	movw	r1, #19492	; 0x4c24
 1002150:	e3401105 	movt	r1, #261	; 0x105
 1002154:	e3a00002 	mov	r0, #2
 1002158:	e1a031a3 	lsr	r3, r3, #3
 100215c:	e1a02003 	mov	r2, r3
 1002160:	eb0006b6 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "trigger_at(div16)     = 0x%08x (%d)", wave->trigger_at >> 4, wave->trigger_at >> 4);
 1002164:	e594300c 	ldr	r3, [r4, #12]
 1002168:	e3041c48 	movw	r1, #19528	; 0x4c48
 100216c:	e3401105 	movt	r1, #261	; 0x105
 1002170:	e3a00002 	mov	r0, #2
 1002174:	e1a03223 	lsr	r3, r3, #4
 1002178:	e1a02003 	mov	r2, r3
 100217c:	eb0006af 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1002180:	e3051f08 	movw	r1, #24328	; 0x5f08
 1002184:	e3a00002 	mov	r0, #2
 1002188:	e3401105 	movt	r1, #261	; 0x105
 100218c:	eb0006ab 	bl	1003c40 <d_printf>
	if(!(wave->trigger_at & TRIGGER_INVALID_MASK) && (wave->flags & ACQBUF_FLAG_PKT_DONE)) {
 1002190:	e594300c 	ldr	r3, [r4, #12]
 1002194:	e3530000 	cmp	r3, #0
 1002198:	ba000002 	blt	10021a8 <acq_debug_dump_wave+0x180>
 100219c:	e1d431b0 	ldrh	r3, [r4, #16]
 10021a0:	e3130001 	tst	r3, #1
 10021a4:	1a00000a 	bne	10021d4 <acq_debug_dump_wave+0x1ac>
		d_printf(D_ERROR, "Trigger invalid for waveindex %d or wave not done", index);
 10021a8:	e3041b04 	movw	r1, #19204	; 0x4b04
 10021ac:	e1a02005 	mov	r2, r5
 10021b0:	e3401105 	movt	r1, #261	; 0x105
 10021b4:	e3a00004 	mov	r0, #4
 10021b8:	eb0006a0 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 10021bc:	e3051f08 	movw	r1, #24328	; 0x5f08
 10021c0:	e3a00002 	mov	r0, #2
 10021c4:	e3401105 	movt	r1, #261	; 0x105
}
 10021c8:	e28dd008 	add	sp, sp, #8
 10021cc:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
	d_printf(D_INFO, "");
 10021d0:	ea00069a 	b	1003c40 <d_printf>
		Xil_DCacheInvalidateRange((INTPTR)wave->buff_acq, g_acq_state.total_buffsz);
 10021d4:	e5961768 	ldr	r1, [r6, #1896]	; 0x768
 10021d8:	e5940008 	ldr	r0, [r4, #8]
 10021dc:	eb00209b 	bl	100a450 <Xil_DCacheInvalidateRange>
		dmb();
 10021e0:	f57ff05f 	dmb	sy
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10021e4:	e594700c 	ldr	r7, [r4, #12]
		d_printf(D_INFO, "sz=%d, start=%d, end_post=%d", end, start, end_post);
 10021e8:	e3a03000 	mov	r3, #0
		end = g_acq_state.pre_sampct * 2;
 10021ec:	e5969778 	ldr	r9, [r6, #1912]	; 0x778
		d_printf(D_INFO, "sz=%d, start=%d, end_post=%d", end, start, end_post);
 10021f0:	e3041a84 	movw	r1, #19076	; 0x4a84
 10021f4:	e58d3000 	str	r3, [sp]
 10021f8:	e3401105 	movt	r1, #261	; 0x105
 10021fc:	e3a00002 	mov	r0, #2
		start = (((wave->trigger_at >> 3) + 1) * 2);
 1002200:	e1a071a7 	lsr	r7, r7, #3
		end = g_acq_state.pre_sampct * 2;
 1002204:	e1a09089 	lsl	r9, r9, #1
		start = (((wave->trigger_at >> 3) + 1) * 2);
 1002208:	e2877001 	add	r7, r7, #1
 100220c:	e1a08087 	lsl	r8, r7, #1
		d_printf(D_INFO, "sz=%d, start=%d, end_post=%d", end, start, end_post);
 1002210:	e1a02009 	mov	r2, r9
 1002214:	e1a03008 	mov	r3, r8
		for(i = start; i < end; i += 2) {
 1002218:	e1a05008 	mov	r5, r8
		d_printf(D_INFO, "sz=%d, start=%d, end_post=%d", end, start, end_post);
 100221c:	eb000687 	bl	1003c40 <d_printf>
		for(i = start; i < end; i += 2) {
 1002220:	e1580009 	cmp	r8, r9
			d_printf(D_RAW, "\033[96m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002224:	3304aaa4 	movwcc	sl, #19108	; 0x4aa4
 1002228:	31a07187 	lslcc	r7, r7, #3
 100222c:	3340a105 	movtcc	sl, #261	; 0x105
		for(i = start; i < end; i += 2) {
 1002230:	2a00000b 	bcs	1002264 <acq_debug_dump_wave+0x23c>
			d_printf(D_RAW, "\033[96m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002234:	e594c008 	ldr	ip, [r4, #8]
 1002238:	e1a02005 	mov	r2, r5
 100223c:	e1a0100a 	mov	r1, sl
		for(i = start; i < end; i += 2) {
 1002240:	e2855002 	add	r5, r5, #2
			d_printf(D_RAW, "\033[96m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002244:	e3a00000 	mov	r0, #0
 1002248:	e7bc3007 	ldr	r3, [ip, r7]!
 100224c:	e2877008 	add	r7, r7, #8
 1002250:	e59cc004 	ldr	ip, [ip, #4]
 1002254:	e58dc000 	str	ip, [sp]
 1002258:	eb000678 	bl	1003c40 <d_printf>
		for(i = start; i < end; i += 2) {
 100225c:	e1590005 	cmp	r9, r5
 1002260:	8afffff3 	bhi	1002234 <acq_debug_dump_wave+0x20c>
{
 1002264:	e3a07000 	mov	r7, #0
			d_printf(D_RAW, "\033[95m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002268:	e3049ac4 	movw	r9, #19140	; 0x4ac4
		for(i = 0; i < start; i += 2) {
 100226c:	e1a05007 	mov	r5, r7
			d_printf(D_RAW, "\033[95m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002270:	e3409105 	movt	r9, #261	; 0x105
 1002274:	e594c008 	ldr	ip, [r4, #8]
 1002278:	e1a02005 	mov	r2, r5
 100227c:	e1a01009 	mov	r1, r9
		for(i = 0; i < start; i += 2) {
 1002280:	e2855002 	add	r5, r5, #2
			d_printf(D_RAW, "\033[95m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002284:	e3a00000 	mov	r0, #0
 1002288:	e7bc3007 	ldr	r3, [ip, r7]!
 100228c:	e2877008 	add	r7, r7, #8
 1002290:	e59cc004 	ldr	ip, [ip, #4]
 1002294:	e58dc000 	str	ip, [sp]
 1002298:	eb000668 	bl	1003c40 <d_printf>
		for(i = 0; i < start; i += 2) {
 100229c:	e1580005 	cmp	r8, r5
 10022a0:	8afffff3 	bhi	1002274 <acq_debug_dump_wave+0x24c>
		start = g_acq_state.pre_sampct * 2;
 10022a4:	e5963778 	ldr	r3, [r6, #1912]	; 0x778
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 10022a8:	e596777c 	ldr	r7, [r6, #1916]	; 0x77c
 10022ac:	e0837007 	add	r7, r3, r7
		for(i = start; i < end; i += 2) {
 10022b0:	e1a05083 	lsl	r5, r3, #1
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 10022b4:	e1a07087 	lsl	r7, r7, #1
		for(i = start; i < end; i += 2) {
 10022b8:	e1550007 	cmp	r5, r7
 10022bc:	2affffbe 	bcs	10021bc <acq_debug_dump_wave+0x194>
			d_printf(D_RAW, "\033[97m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 10022c0:	e3048ae4 	movw	r8, #19172	; 0x4ae4
 10022c4:	e1a06183 	lsl	r6, r3, #3
 10022c8:	e3408105 	movt	r8, #261	; 0x105
 10022cc:	e594c008 	ldr	ip, [r4, #8]
 10022d0:	e1a02005 	mov	r2, r5
 10022d4:	e1a01008 	mov	r1, r8
		for(i = start; i < end; i += 2) {
 10022d8:	e2855002 	add	r5, r5, #2
			d_printf(D_RAW, "\033[97m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 10022dc:	e3a00000 	mov	r0, #0
 10022e0:	e7bc3006 	ldr	r3, [ip, r6]!
 10022e4:	e2866008 	add	r6, r6, #8
 10022e8:	e59cc004 	ldr	ip, [ip, #4]
 10022ec:	e58dc000 	str	ip, [sp]
 10022f0:	eb000652 	bl	1003c40 <d_printf>
		for(i = start; i < end; i += 2) {
 10022f4:	e1570005 	cmp	r7, r5
 10022f8:	8afffff3 	bhi	10022cc <acq_debug_dump_wave+0x2a4>
 10022fc:	eaffffae 	b	10021bc <acq_debug_dump_wave+0x194>

01002300 <acq_copy_slow_mipi>:
 * @param	index	Index of wave to dump. Function will explore LL to find the waveform.
 * @param	buffer	Buffer to place assembled waveform.  The buffer must be at least as large as the
 * 					total_buffsz parameter or buffer overflow could occur.
 */
int acq_copy_slow_mipi(int index, uint32_t *buffer)
{
 1002300:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 1002304:	e30d5300 	movw	r5, #54016	; 0xd300
 1002308:	e3405105 	movt	r5, #261	; 0x105
{
 100230c:	e24dd00c 	sub	sp, sp, #12
 1002310:	e1a06000 	mov	r6, r0
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 1002314:	e5954850 	ldr	r4, [r5, #2128]	; 0x850
	while(wave != NULL) {
 1002318:	e3540000 	cmp	r4, #0
 100231c:	0a00000a 	beq	100234c <acq_copy_slow_mipi+0x4c>
		if(wave->idx == index)
 1002320:	e5943000 	ldr	r3, [r4]
 1002324:	e1a07001 	mov	r7, r1
 1002328:	e1530000 	cmp	r3, r0
 100232c:	1a000003 	bne	1002340 <acq_copy_slow_mipi+0x40>
 1002330:	ea000012 	b	1002380 <acq_copy_slow_mipi+0x80>
 1002334:	e5943000 	ldr	r3, [r4]
 1002338:	e1560003 	cmp	r6, r3
 100233c:	0a00000f 	beq	1002380 <acq_copy_slow_mipi+0x80>
		wave = wave->next;
 1002340:	e594401c 	ldr	r4, [r4, #28]
	while(wave != NULL) {
 1002344:	e3540000 	cmp	r4, #0
 1002348:	1afffff9 	bne	1002334 <acq_copy_slow_mipi+0x34>
		d_printf(D_ERROR, "Unable to find waveindex %d", index);
 100234c:	e3041a68 	movw	r1, #19048	; 0x4a68
 1002350:	e1a02006 	mov	r2, r6
 1002354:	e3401105 	movt	r1, #261	; 0x105
 1002358:	e3a00004 	mov	r0, #4
 100235c:	eb000637 	bl	1003c40 <d_printf>

	// Find the LL pointer to this waveindex
	res = acq_get_ll_pointer(index, &wave);

	if(res != ACQRES_OK) {
		d_printf(D_ERROR, "Unable to dump for waveindex %d: couldn't find wave", index);
 1002360:	e3041b38 	movw	r1, #19256	; 0x4b38
 1002364:	e1a02006 	mov	r2, r6
 1002368:	e3401105 	movt	r1, #261	; 0x105
 100236c:	e3a00004 	mov	r0, #4
 1002370:	eb000632 	bl	1003c40 <d_printf>
		return res;
 1002374:	e3e00008 	mvn	r0, #8
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
		buffer += start;
	} else {
		return ACQRES_WAVE_NOT_READY;
	}
}
 1002378:	e28dd00c 	add	sp, sp, #12
 100237c:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	d_printf(D_EXINFO, "acq: trigger_at=0x%08x (sample:%d)", wave->trigger_at, wave->trigger_at >> 3);
 1002380:	e594300c 	ldr	r3, [r4, #12]
 1002384:	e3041d28 	movw	r1, #19752	; 0x4d28
 1002388:	e3401105 	movt	r1, #261	; 0x105
 100238c:	e3a00001 	mov	r0, #1
 1002390:	e1a02003 	mov	r2, r3
 1002394:	e1a031a3 	lsr	r3, r3, #3
 1002398:	eb000628 	bl	1003c40 <d_printf>
	if(!(wave->trigger_at & TRIGGER_INVALID_MASK) && (wave->flags & ACQBUF_FLAG_PKT_DONE)) {
 100239c:	e594300c 	ldr	r3, [r4, #12]
 10023a0:	e3530000 	cmp	r3, #0
 10023a4:	ba000002 	blt	10023b4 <acq_copy_slow_mipi+0xb4>
 10023a8:	e1d431b0 	ldrh	r3, [r4, #16]
 10023ac:	e3130001 	tst	r3, #1
 10023b0:	1a000002 	bne	10023c0 <acq_copy_slow_mipi+0xc0>
		return ACQRES_WAVE_NOT_READY;
 10023b4:	e3e00009 	mvn	r0, #9
}
 10023b8:	e28dd00c 	add	sp, sp, #12
 10023bc:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		Xil_DCacheInvalidateRange((INTPTR)wave->buff_acq, g_acq_state.total_buffsz);
 10023c0:	e5951768 	ldr	r1, [r5, #1896]	; 0x768
 10023c4:	e5940008 	ldr	r0, [r4, #8]
 10023c8:	eb002020 	bl	100a450 <Xil_DCacheInvalidateRange>
		dmb();
 10023cc:	f57ff05f 	dmb	sy
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10023d0:	e594600c 	ldr	r6, [r4, #12]
		d_printf(D_INFO, "X. pointer: 0x%08x", wave->buff_acq);
 10023d4:	e3041c6c 	movw	r1, #19564	; 0x4c6c
		end = g_acq_state.pre_sampct * 2;
 10023d8:	e5959778 	ldr	r9, [r5, #1912]	; 0x778
		d_printf(D_INFO, "X. pointer: 0x%08x", wave->buff_acq);
 10023dc:	e3401105 	movt	r1, #261	; 0x105
 10023e0:	e5942008 	ldr	r2, [r4, #8]
 10023e4:	e3a00002 	mov	r0, #2
 10023e8:	eb000614 	bl	1003c40 <d_printf>
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10023ec:	e1a061a6 	lsr	r6, r6, #3
		d_printf(D_INFO, "0. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 10023f0:	e5942008 	ldr	r2, [r4, #8]
 10023f4:	e3041c80 	movw	r1, #19584	; 0x4c80
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10023f8:	e2866001 	add	r6, r6, #1
		d_printf(D_INFO, "0. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 10023fc:	e3401105 	movt	r1, #261	; 0x105
 1002400:	e0498006 	sub	r8, r9, r6
 1002404:	e1a06186 	lsl	r6, r6, #3
 1002408:	e1a08188 	lsl	r8, r8, #3
 100240c:	e1a09189 	lsl	r9, r9, #3
 1002410:	e1a03006 	mov	r3, r6
 1002414:	e1cd80f0 	strd	r8, [sp]
 1002418:	e0822006 	add	r2, r2, r6
 100241c:	e3a00002 	mov	r0, #2
 1002420:	eb000606 	bl	1003c40 <d_printf>
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 1002424:	e5941008 	ldr	r1, [r4, #8]
 1002428:	e1a02008 	mov	r2, r8
 100242c:	e1a00007 	mov	r0, r7
		buffer += (end - start);
 1002430:	e0879008 	add	r9, r7, r8
		buffer += start;
 1002434:	e0897006 	add	r7, r9, r6
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 1002438:	e0811006 	add	r1, r1, r6
 100243c:	eb002d3f 	bl	100d940 <memcpy>
		d_printf(D_INFO, "1. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq, 0, start * 4, start * 4);
 1002440:	e3041cb8 	movw	r1, #19640	; 0x4cb8
 1002444:	e5942008 	ldr	r2, [r4, #8]
 1002448:	e3a03000 	mov	r3, #0
 100244c:	e58d6004 	str	r6, [sp, #4]
 1002450:	e58d6000 	str	r6, [sp]
 1002454:	e3401105 	movt	r1, #261	; 0x105
 1002458:	e3a00002 	mov	r0, #2
 100245c:	eb0005f7 	bl	1003c40 <d_printf>
		memcpy(buffer, wave->buff_acq, start * 4);
 1002460:	e1a02006 	mov	r2, r6
 1002464:	e5941008 	ldr	r1, [r4, #8]
 1002468:	e1a00009 	mov	r0, r9
 100246c:	eb002d33 	bl	100d940 <memcpy>
		start = g_acq_state.pre_sampct * 2;
 1002470:	e595c778 	ldr	ip, [r5, #1912]	; 0x778
		d_printf(D_INFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 1002474:	e3041cf0 	movw	r1, #19696	; 0x4cf0
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 1002478:	e595677c 	ldr	r6, [r5, #1916]	; 0x77c
		d_printf(D_INFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 100247c:	e3401105 	movt	r1, #261	; 0x105
 1002480:	e5942008 	ldr	r2, [r4, #8]
 1002484:	e3a00002 	mov	r0, #2
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 1002488:	e08c3006 	add	r3, ip, r6
		d_printf(D_INFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 100248c:	e1a0518c 	lsl	r5, ip, #3
 1002490:	e1a06186 	lsl	r6, r6, #3
 1002494:	e1a03183 	lsl	r3, r3, #3
 1002498:	e0822005 	add	r2, r2, r5
 100249c:	e58d3004 	str	r3, [sp, #4]
 10024a0:	e58d6000 	str	r6, [sp]
 10024a4:	e1a03005 	mov	r3, r5
 10024a8:	eb0005e4 	bl	1003c40 <d_printf>
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 10024ac:	e5941008 	ldr	r1, [r4, #8]
 10024b0:	e1a00007 	mov	r0, r7
 10024b4:	e1a02006 	mov	r2, r6
 10024b8:	e0811005 	add	r1, r1, r5
}
 10024bc:	e28dd00c 	add	sp, sp, #12
 10024c0:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 10024c4:	ea002d1d 	b	100d940 <memcpy>

010024c8 <clkwiz_init>:
 * an empty `struct clkwiz_interface_t`. For reasons unknown to me,
 * the refclk frequency stored in the ClkWiz is invalid, so an external
 * refclk must be specified as `refclk_freq`.
 */
void clkwiz_init(struct clkwiz_interface_t *ifc, uint32_t device_id, float refclk_freq)
{
 10024c8:	e92d4010 	push	{r4, lr}
 10024cc:	e1a04000 	mov	r4, r0
 10024d0:	ed2d8b02 	vpush	{d8}
	int i;
	XClk_Wiz_Config *clkcfg = XClk_Wiz_LookupConfig(device_id);
 10024d4:	e1a00001 	mov	r0, r1
{
 10024d8:	e24dd008 	sub	sp, sp, #8
 10024dc:	eeb08a40 	vmov.f32	s16, s0
	XClk_Wiz_Config *clkcfg = XClk_Wiz_LookupConfig(device_id);
 10024e0:	eb001083 	bl	10066f4 <XClk_Wiz_LookupConfig>

	D_ASSERT(clkcfg != NULL);
 10024e4:	e2503000 	subs	r3, r0, #0
 10024e8:	0a000020 	beq	1002570 <clkwiz_init+0xa8>
	D_ASSERT(refclk_freq > 1.0f && refclk_freq < 800.0f);  // Basic sanity check on refclk
 10024ec:	eef77a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 10024f0:	eeb48ae7 	vcmpe.f32	s16, s15
 10024f4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 10024f8:	da000010 	ble	1002540 <clkwiz_init+0x78>
 10024fc:	eddf7a23 	vldr	s15, [pc, #140]	; 1002590 <clkwiz_init+0xc8>
 1002500:	eeb48ae7 	vcmpe.f32	s16, s15
 1002504:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1002508:	5a00000c 	bpl	1002540 <clkwiz_init+0x78>

	ifc->wiz_cfg = clkcfg;
	ifc->refclk_freq = refclk_freq;

	XClk_Wiz_CfgInitialize(&ifc->wiz, ifc->wiz_cfg, ifc->wiz_cfg->BaseAddr);
 100250c:	e1a01003 	mov	r1, r3
	ifc->wiz_cfg = clkcfg;
 1002510:	e5843000 	str	r3, [r4]
	XClk_Wiz_CfgInitialize(&ifc->wiz, ifc->wiz_cfg, ifc->wiz_cfg->BaseAddr);
 1002514:	e2840008 	add	r0, r4, #8
	ifc->refclk_freq = refclk_freq;
 1002518:	ed848a24 	vstr	s16, [r4, #144]	; 0x90
	XClk_Wiz_CfgInitialize(&ifc->wiz, ifc->wiz_cfg, ifc->wiz_cfg->BaseAddr);
 100251c:	e5932004 	ldr	r2, [r3, #4]
 1002520:	eb001029 	bl	10065cc <XClk_Wiz_CfgInitialize>

	d_printf(D_INFO, "clkwiz: initialised configuration");
 1002524:	e3041eb8 	movw	r1, #20152	; 0x4eb8
 1002528:	e3a00002 	mov	r0, #2
 100252c:	e3401105 	movt	r1, #261	; 0x105
}
 1002530:	e28dd008 	add	sp, sp, #8
 1002534:	ecbd8b02 	vpop	{d8}
 1002538:	e8bd4010 	pop	{r4, lr}
	d_printf(D_INFO, "clkwiz: initialised configuration");
 100253c:	ea0005bf 	b	1003c40 <d_printf>
	D_ASSERT(refclk_freq > 1.0f && refclk_freq < 800.0f);  // Basic sanity check on refclk
 1002540:	e3043e34 	movw	r3, #20020	; 0x4e34
 1002544:	e3042e8c 	movw	r2, #20108	; 0x4e8c
 1002548:	e3041e60 	movw	r1, #20064	; 0x4e60
 100254c:	e3403105 	movt	r3, #261	; 0x105
 1002550:	e3402105 	movt	r2, #261	; 0x105
 1002554:	e3a00020 	mov	r0, #32
 1002558:	e58d0000 	str	r0, [sp]
 100255c:	e3a00004 	mov	r0, #4
 1002560:	e3401105 	movt	r1, #261	; 0x105
 1002564:	eb0005b5 	bl	1003c40 <d_printf>
 1002568:	e3e00062 	mvn	r0, #98	; 0x62
 100256c:	fa002779 	blx	100c358 <exit>
	D_ASSERT(clkcfg != NULL);
 1002570:	e3a0001f 	mov	r0, #31
 1002574:	e3043e34 	movw	r3, #20020	; 0x4e34
 1002578:	e3042e50 	movw	r2, #20048	; 0x4e50
 100257c:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002580:	e58d0000 	str	r0, [sp]
 1002584:	e3403105 	movt	r3, #261	; 0x105
 1002588:	e3402105 	movt	r2, #261	; 0x105
 100258c:	eafffff2 	b	100255c <clkwiz_init+0x94>
 1002590:	44480000 	.word	0x44480000

01002594 <clkwiz_change_mipi_freq>:
	float fbout_freq = 800.0f, best_fbout_freq = 0.0f;
	float freq = 0.0f, best_error = 1e10f, error = 0.0f, best_freq = 0;
	int solved = 0, solver_iters = 0;
	uint32_t ccfg_0, clkout_div;

	D_ASSERT(new_freq > 0.0f && new_freq < 800.0f);
 1002594:	eeb50ac0 	vcmpe.f32	s0, #0.0
 1002598:	eef1fa10 	vmrs	APSR_nzcv, fpscr
{
 100259c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 10025a0:	e24dd02c 	sub	sp, sp, #44	; 0x2c
	D_ASSERT(new_freq > 0.0f && new_freq < 800.0f);
 10025a4:	da00009e 	ble	1002824 <clkwiz_change_mipi_freq+0x290>
 10025a8:	ed9f7aae 	vldr	s14, [pc, #696]	; 1002868 <clkwiz_change_mipi_freq+0x2d4>
 10025ac:	eeb40ac7 	vcmpe.f32	s0, s14
 10025b0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 10025b4:	5a00009a 	bpl	1002824 <clkwiz_change_mipi_freq+0x290>

	// Compute the closest divider assuming an 800MHz FBOUT.
	// Above 600MHz divider is forced to 1.
	if(new_freq >= 600) {
 10025b8:	eddf7aab 	vldr	s15, [pc, #684]	; 100286c <clkwiz_change_mipi_freq+0x2d8>
 10025bc:	e1a06000 	mov	r6, r0
 10025c0:	eeb40ae7 	vcmpe.f32	s0, s15
 10025c4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 10025c8:	ba000075 	blt	10027a4 <clkwiz_change_mipi_freq+0x210>
 10025cc:	eeb73a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 10025d0:	e3a05001 	mov	r5, #1
	float freq = 0.0f, best_error = 1e10f, error = 0.0f, best_freq = 0;
 10025d4:	eddf6aa5 	vldr	s13, [pc, #660]	; 1002870 <clkwiz_change_mipi_freq+0x2dc>
	int solved = 0, solver_iters = 0;
 10025d8:	e3a00000 	mov	r0, #0
	 * This gets us pretty close to supporting all frequencies in the range of 0-800MHz with minimal error,
	 * though the search algorithm could be substantially improved.
	 */
	for(fb_mult = 0; fb_mult < 8; fb_mult++) {
		for(fb_frac = 0; fb_frac < 1000; fb_frac++) {
			fbout_freq = ifc->refclk_freq * (fb_mult + (fb_frac / 1000.0f));
 10025dc:	edd64a24 	vldr	s9, [r6, #144]	; 0x90
	int solved = 0, solver_iters = 0;
 10025e0:	e1a0e000 	mov	lr, r0
	float freq = 0.0f, best_error = 1e10f, error = 0.0f, best_freq = 0;
 10025e4:	ed9f7aa2 	vldr	s14, [pc, #648]	; 1002874 <clkwiz_change_mipi_freq+0x2e0>
	int best_fb_mult = 0, best_fb_frac = 0;
 10025e8:	e1a04000 	mov	r4, r0
			fbout_freq = ifc->refclk_freq * (fb_mult + (fb_frac / 1000.0f));
 10025ec:	ed9f5aa1 	vldr	s10, [pc, #644]	; 1002878 <clkwiz_change_mipi_freq+0x2e4>
	int best_fb_mult = 0, best_fb_frac = 0;
 10025f0:	e1a07000 	mov	r7, r0

			// Skip invalid frequencies.
			if(fbout_freq < FBOUT_MIN_FREQ || fbout_freq > FBOUT_MAX_FREQ) {
 10025f4:	eddf5a9c 	vldr	s11, [pc, #624]	; 100286c <clkwiz_change_mipi_freq+0x2d8>
	for(fb_mult = 0; fb_mult < 8; fb_mult++) {
 10025f8:	e1a03000 	mov	r3, r0
			if(fbout_freq < FBOUT_MIN_FREQ || fbout_freq > FBOUT_MAX_FREQ) {
 10025fc:	eddf3a9e 	vldr	s7, [pc, #632]	; 100287c <clkwiz_change_mipi_freq+0x2e8>
				best_fb_mult = fb_mult;
				best_fb_frac = fb_frac;
				best_fbout_freq = fbout_freq;

				// If < 10Hz error, end
				if(best_error < 1e-5) {
 1002600:	eddf1b94 	vldr	d17, [pc, #592]	; 1002858 <clkwiz_change_mipi_freq+0x2c4>
	float fbout_freq = 800.0f, best_fbout_freq = 0.0f;
 1002604:	eef07a66 	vmov.f32	s15, s13
 1002608:	eeb04a47 	vmov.f32	s8, s14
 100260c:	e1a0c004 	mov	ip, r4
 1002610:	ee073a10 	vmov	s14, r3
		for(fb_frac = 0; fb_frac < 1000; fb_frac++) {
 1002614:	e3a04000 	mov	r4, #0
 1002618:	eeb86ac7 	vcvt.f32.s32	s12, s14
 100261c:	ee161a90 	vmov	r1, s13
 1002620:	ee172a90 	vmov	r2, s15
 1002624:	ea000007 	b	1002648 <clkwiz_change_mipi_freq+0xb4>
				best_error = error;
 1002628:	eeb04a47 	vmov.f32	s8, s14
 100262c:	e1a0c004 	mov	ip, r4
				best_freq = freq;
 1002630:	ee161a90 	vmov	r1, s13
 1002634:	e1a07003 	mov	r7, r3
				best_fbout_freq = fbout_freq;
 1002638:	ee172a90 	vmov	r2, s15
		for(fb_frac = 0; fb_frac < 1000; fb_frac++) {
 100263c:	e2844001 	add	r4, r4, #1
 1002640:	e3540ffa 	cmp	r4, #1000	; 0x3e8
 1002644:	0a000062 	beq	10027d4 <clkwiz_change_mipi_freq+0x240>
			fbout_freq = ifc->refclk_freq * (fb_mult + (fb_frac / 1000.0f));
 1002648:	ee074a90 	vmov	s15, r4
 100264c:	eeb87ae7 	vcvt.f32.s32	s14, s15
 1002650:	eec77a05 	vdiv.f32	s15, s14, s10
 1002654:	ee777a86 	vadd.f32	s15, s15, s12
 1002658:	ee677aa4 	vmul.f32	s15, s15, s9
			if(fbout_freq < FBOUT_MIN_FREQ || fbout_freq > FBOUT_MAX_FREQ) {
 100265c:	eef47ae5 	vcmpe.f32	s15, s11
 1002660:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1002664:	4afffff4 	bmi	100263c <clkwiz_change_mipi_freq+0xa8>
 1002668:	eef47ae3 	vcmpe.f32	s15, s7
 100266c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1002670:	cafffff1 	bgt	100263c <clkwiz_change_mipi_freq+0xa8>
			freq = fbout_freq / div;
 1002674:	eec76a83 	vdiv.f32	s13, s15, s6
			solver_iters++;
 1002678:	e2800001 	add	r0, r0, #1
			error = fabs(new_freq - freq);
 100267c:	ee307a66 	vsub.f32	s14, s0, s13
 1002680:	eeb07ac7 	vabs.f32	s14, s14
			if(error < best_error) {
 1002684:	eeb47ac4 	vcmpe.f32	s14, s8
 1002688:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100268c:	5affffea 	bpl	100263c <clkwiz_change_mipi_freq+0xa8>
				if(best_error < 1e-5) {
 1002690:	eef70ac7 	vcvt.f64.f32	d16, s14
 1002694:	eef40be1 	vcmpe.f64	d16, d17
 1002698:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100269c:	5affffe1 	bpl	1002628 <clkwiz_change_mipi_freq+0x94>
 10026a0:	e1a07003 	mov	r7, r3
					solved = 1;
 10026a4:	e3a0e001 	mov	lr, #1
	for(fb_mult = 0; fb_mult < 8; fb_mult++) {
 10026a8:	e2833001 	add	r3, r3, #1
 10026ac:	e3530008 	cmp	r3, #8
 10026b0:	1affffd4 	bne	1002608 <clkwiz_change_mipi_freq+0x74>
			}
		}
	}

	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
			best_fb_mult, best_fb_frac, best_fbout_freq, best_freq, new_freq, (int)(best_error * 1e6), solver_iters, (solved) ? 'Y' : 'N');
 10026b4:	eef71ac7 	vcvt.f64.f32	d17, s14
	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
 10026b8:	e35e0000 	cmp	lr, #0
			best_fb_mult, best_fb_frac, best_fbout_freq, best_freq, new_freq, (int)(best_error * 1e6), solver_iters, (solved) ? 'Y' : 'N');
 10026bc:	eddf3b67 	vldr	d19, [pc, #412]	; 1002860 <clkwiz_change_mipi_freq+0x2cc>
	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
 10026c0:	13a0c059 	movne	ip, #89	; 0x59
 10026c4:	eef70ae7 	vcvt.f64.f32	d16, s15
 10026c8:	03a0c04e 	moveq	ip, #78	; 0x4e
 10026cc:	eef72ae6 	vcvt.f64.f32	d18, s13
 10026d0:	e3041f04 	movw	r1, #20228	; 0x4f04
 10026d4:	eeb70ac0 	vcvt.f64.f32	d0, s0
 10026d8:	e3401105 	movt	r1, #261	; 0x105
			best_fb_mult, best_fb_frac, best_fbout_freq, best_freq, new_freq, (int)(best_error * 1e6), solver_iters, (solved) ? 'Y' : 'N');
 10026dc:	ee611ba3 	vmul.f64	d17, d17, d19
	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
 10026e0:	e1a03004 	mov	r3, r4
 10026e4:	e1a02007 	mov	r2, r7
 10026e8:	e58d001c 	str	r0, [sp, #28]
 10026ec:	e58dc020 	str	ip, [sp, #32]
 10026f0:	e3a00002 	mov	r0, #2
 10026f4:	edcd0b00 	vstr	d16, [sp]
 10026f8:	edcd2b02 	vstr	d18, [sp, #8]
 10026fc:	eefd7be1 	vcvt.s32.f64	s15, d17
 1002700:	ed8d0b04 	vstr	d0, [sp, #16]
 1002704:	edcd7a06 	vstr	s15, [sp, #24]
 1002708:	eb00054c 	bl	1003c40 <d_printf>

	// Write the settings to the registers and commit the clock change.
	ccfg_0 = 0x04000001 | ((best_fb_mult & 0xff) << 8) | ((best_fb_frac & 0x3ff) << 16);
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x200, ccfg_0);
 100270c:	e5962000 	ldr	r2, [r6]
	ccfg_0 = 0x04000001 | ((best_fb_mult & 0xff) << 8) | ((best_fb_frac & 0x3ff) << 16);
 1002710:	e1a03804 	lsl	r3, r4, #16
 1002714:	e3a01000 	mov	r1, #0
 1002718:	e1833407 	orr	r3, r3, r7, lsl #8
 100271c:	e30c0350 	movw	r0, #50000	; 0xc350
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x200, ccfg_0);
 1002720:	e5922004 	ldr	r2, [r2, #4]
	ccfg_0 = 0x04000001 | ((best_fb_mult & 0xff) << 8) | ((best_fb_frac & 0x3ff) << 16);
 1002724:	e3833341 	orr	r3, r3, #67108865	; 0x4000001
 1002728:	e5823200 	str	r3, [r2, #512]	; 0x200
 100272c:	e5821204 	str	r1, [r2, #516]	; 0x204
 1002730:	e5825208 	str	r5, [r2, #520]	; 0x208
 1002734:	e582120c 	str	r1, [r2, #524]	; 0x20c
 1002738:	e5820210 	str	r0, [r2, #528]	; 0x210
 100273c:	e5825214 	str	r5, [r2, #532]	; 0x214
 1002740:	e5821218 	str	r1, [r2, #536]	; 0x218
 1002744:	e582021c 	str	r0, [r2, #540]	; 0x21c
	return *(volatile u32 *) Addr;
 1002748:	e5923004 	ldr	r3, [r2, #4]
void clkwiz_commit(struct clkwiz_interface_t *ifc)
{
	int timeout = 100000;

	// Check that MMCM is locked already
	if(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1)) {
 100274c:	e3130001 	tst	r3, #1
 1002750:	0a00002a 	beq	1002800 <clkwiz_change_mipi_freq+0x26c>
	*LocalAddr = Value;
 1002754:	e3a03003 	mov	r3, #3
 1002758:	e582325c 	str	r3, [r2, #604]	; 0x25c
		d_printf(D_ERROR, "MMCM not locked. Unable to change clock frequency.");
	}

	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x03);	// Load and SEN set
	asm("nop");
 100275c:	e320f000 	nop	{0}
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 1002760:	e5962000 	ldr	r2, [r6]
	int timeout = 100000;
 1002764:	e30836a0 	movw	r3, #34464	; 0x86a0
 1002768:	e3a00000 	mov	r0, #0
 100276c:	e3403001 	movt	r3, #1
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 1002770:	e5922004 	ldr	r2, [r2, #4]
 1002774:	e2821004 	add	r1, r2, #4
 1002778:	e582025c 	str	r0, [r2, #604]	; 0x25c
 100277c:	ea000001 	b	1002788 <clkwiz_change_mipi_freq+0x1f4>

	// Wait for re-lock
	while(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1) && (timeout-- > 0)) ;
 1002780:	e2533001 	subs	r3, r3, #1
 1002784:	3a000004 	bcc	100279c <clkwiz_change_mipi_freq+0x208>
	return *(volatile u32 *) Addr;
 1002788:	e5912000 	ldr	r2, [r1]
 100278c:	e3120001 	tst	r2, #1
 1002790:	0afffffa 	beq	1002780 <clkwiz_change_mipi_freq+0x1ec>

	if(timeout == 0) {
 1002794:	e3530000 	cmp	r3, #0
 1002798:	0a000012 	beq	10027e8 <clkwiz_change_mipi_freq+0x254>
}
 100279c:	e28dd02c 	add	sp, sp, #44	; 0x2c
 10027a0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		for(div = 1; div < 106; div++) {
 10027a4:	e3a05001 	mov	r5, #1
 10027a8:	ea000002 	b	10027b8 <clkwiz_change_mipi_freq+0x224>
 10027ac:	e2855001 	add	r5, r5, #1
 10027b0:	e355006a 	cmp	r5, #106	; 0x6a
 10027b4:	0a000018 	beq	100281c <clkwiz_change_mipi_freq+0x288>
			freq = fbout_freq / div;
 10027b8:	ee075a90 	vmov	s15, r5
 10027bc:	eeb83ae7 	vcvt.f32.s32	s6, s15
 10027c0:	eec77a03 	vdiv.f32	s15, s14, s6
			if(freq <= new_freq) {
 10027c4:	eeb40ae7 	vcmpe.f32	s0, s15
 10027c8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 10027cc:	bafffff6 	blt	10027ac <clkwiz_change_mipi_freq+0x218>
 10027d0:	eaffff7f 	b	10025d4 <clkwiz_change_mipi_freq+0x40>
 10027d4:	eeb07a44 	vmov.f32	s14, s8
 10027d8:	e1a0400c 	mov	r4, ip
 10027dc:	ee061a90 	vmov	s13, r1
 10027e0:	ee072a90 	vmov	s15, r2
 10027e4:	eaffffaf 	b	10026a8 <clkwiz_change_mipi_freq+0x114>
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 10027e8:	e3041fb0 	movw	r1, #20400	; 0x4fb0
 10027ec:	e3a00004 	mov	r0, #4
 10027f0:	e3401105 	movt	r1, #261	; 0x105
}
 10027f4:	e28dd02c 	add	sp, sp, #44	; 0x2c
 10027f8:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 10027fc:	ea00050f 	b	1003c40 <d_printf>
		d_printf(D_ERROR, "MMCM not locked. Unable to change clock frequency.");
 1002800:	e3041f7c 	movw	r1, #20348	; 0x4f7c
 1002804:	e3a00004 	mov	r0, #4
 1002808:	e3401105 	movt	r1, #261	; 0x105
 100280c:	eb00050b 	bl	1003c40 <d_printf>
 1002810:	e5963000 	ldr	r3, [r6]
 1002814:	e5932004 	ldr	r2, [r3, #4]
 1002818:	eaffffcd 	b	1002754 <clkwiz_change_mipi_freq+0x1c0>
 100281c:	ed9f3a17 	vldr	s6, [pc, #92]	; 1002880 <clkwiz_change_mipi_freq+0x2ec>
 1002820:	eaffff6b 	b	10025d4 <clkwiz_change_mipi_freq+0x40>
	D_ASSERT(new_freq > 0.0f && new_freq < 800.0f);
 1002824:	e3a00039 	mov	r0, #57	; 0x39
 1002828:	e3043e34 	movw	r3, #20020	; 0x4e34
 100282c:	e3042edc 	movw	r2, #20188	; 0x4edc
 1002830:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002834:	e58d0000 	str	r0, [sp]
 1002838:	e3403105 	movt	r3, #261	; 0x105
 100283c:	e3a00004 	mov	r0, #4
 1002840:	e3402105 	movt	r2, #261	; 0x105
 1002844:	e3401105 	movt	r1, #261	; 0x105
 1002848:	eb0004fc 	bl	1003c40 <d_printf>
 100284c:	e3e00062 	mvn	r0, #98	; 0x62
 1002850:	fa0026c0 	blx	100c358 <exit>
 1002854:	e320f000 	nop	{0}
 1002858:	88e368f1 	.word	0x88e368f1
 100285c:	3ee4f8b5 	.word	0x3ee4f8b5
 1002860:	00000000 	.word	0x00000000
 1002864:	412e8480 	.word	0x412e8480
 1002868:	44480000 	.word	0x44480000
 100286c:	44160000 	.word	0x44160000
 1002870:	00000000 	.word	0x00000000
 1002874:	501502f9 	.word	0x501502f9
 1002878:	447a0000 	.word	0x447a0000
 100287c:	44960000 	.word	0x44960000
 1002880:	42d40000 	.word	0x42d40000

01002884 <clkwiz_dump_state>:
	ccfg_0 = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x200);
 1002884:	e5903000 	ldr	r3, [r0]
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 1002888:	e3041fec 	movw	r1, #20460	; 0x4fec
{
 100288c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 1002890:	e1a02000 	mov	r2, r0
{
 1002894:	ed2d8b04 	vpush	{d8-d9}
 1002898:	e1a08000 	mov	r8, r0
 100289c:	e24dd02c 	sub	sp, sp, #44	; 0x2c
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 10028a0:	e3401105 	movt	r1, #261	; 0x105
	ccfg_0 = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x200);
 10028a4:	e5933004 	ldr	r3, [r3, #4]
	uint32_t base_addr = 0x208;
 10028a8:	e3a04f82 	mov	r4, #520	; 0x208
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 10028ac:	eddf7a91 	vldr	s15, [pc, #580]	; 1002af8 <clkwiz_dump_state+0x274>
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 10028b0:	e3a05001 	mov	r5, #1
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 10028b4:	ed909a24 	vldr	s18, [r0, #144]	; 0x90
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 10028b8:	e3a00002 	mov	r0, #2
 10028bc:	e5936200 	ldr	r6, [r3, #512]	; 0x200
 10028c0:	e3a09000 	mov	r9, #0
 10028c4:	e593b204 	ldr	fp, [r3, #516]	; 0x204
	clkfbout_mult    =   (ccfg_0 & 0x0000ff00) >> 8;
 10028c8:	eeb08a67 	vmov.f32	s16, s15
	clkfbout_frac    =   (ccfg_0 & 0x03ff0000) >> 16;
 10028cc:	e7e93856 	ubfx	r3, r6, #16, #10
	clkfbout_mult    =   (ccfg_0 & 0x0000ff00) >> 8;
 10028d0:	e7e7a456 	ubfx	sl, r6, #8, #8
	d_printf(D_INFO, "Overall divide:         %d", clk_divide);
 10028d4:	e6ef7076 	uxtb	r7, r6
	clkfbout_frac    =   (ccfg_0 & 0x03ff0000) >> 16;
 10028d8:	ee083a90 	vmov	s17, r3
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 10028dc:	eef86ae8 	vcvt.f32.s32	s13, s17
 10028e0:	ee07aa10 	vmov	s14, sl
 10028e4:	eeb87ac7 	vcvt.f32.s32	s14, s14
 10028e8:	eec69aa7 	vdiv.f32	s19, s13, s15
 10028ec:	ee799a87 	vadd.f32	s19, s19, s14
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 10028f0:	eb0004d2 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 10028f4:	e3051f08 	movw	r1, #24328	; 0x5f08
 10028f8:	e3a00002 	mov	r0, #2
 10028fc:	e3401105 	movt	r1, #261	; 0x105
 1002900:	eb0004ce 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "Register base:          0x%08x", ifc->wiz_cfg->BaseAddr);
 1002904:	e5983000 	ldr	r3, [r8]
 1002908:	e3051018 	movw	r1, #20504	; 0x5018
 100290c:	e3401105 	movt	r1, #261	; 0x105
 1002910:	e3a00002 	mov	r0, #2
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 1002914:	ee299a89 	vmul.f32	s18, s19, s18
	d_printf(D_INFO, "Register base:          0x%08x", ifc->wiz_cfg->BaseAddr);
 1002918:	e5932004 	ldr	r2, [r3, #4]
 100291c:	eb0004c7 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "Configured refclk freq: %2.5f MHz", ifc->refclk_freq);
 1002920:	edd87a24 	vldr	s15, [r8, #144]	; 0x90
 1002924:	e3051038 	movw	r1, #20536	; 0x5038
 1002928:	e3401105 	movt	r1, #261	; 0x105
 100292c:	e3a00002 	mov	r0, #2
 1002930:	eef70ae7 	vcvt.f64.f32	d16, s15
 1002934:	ec532b30 	vmov	r2, r3, d16
 1002938:	eb0004c0 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "CLKCFG0 register:       0x%08x", ccfg_0);
 100293c:	e305105c 	movw	r1, #20572	; 0x505c
 1002940:	e1a02006 	mov	r2, r6
 1002944:	e3401105 	movt	r1, #261	; 0x105
 1002948:	e3a00002 	mov	r0, #2
 100294c:	eb0004bb 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "CLKFBOUT register:      0x%08x", clkfbout_phase);
 1002950:	e305107c 	movw	r1, #20604	; 0x507c
 1002954:	e1a0200b 	mov	r2, fp
 1002958:	e3401105 	movt	r1, #261	; 0x105
 100295c:	e3a00002 	mov	r0, #2
 1002960:	eb0004b6 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1002964:	e3051f08 	movw	r1, #24328	; 0x5f08
 1002968:	e3a00002 	mov	r0, #2
 100296c:	e3401105 	movt	r1, #261	; 0x105
	clkfbout_frac_en = !!(ccfg_0 & (1 << 26));
 1002970:	e7e06d56 	ubfx	r6, r6, #26, #1
	d_printf(D_INFO, "");
 1002974:	eb0004b1 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "Overall divide:         %d", clk_divide);
 1002978:	e305109c 	movw	r1, #20636	; 0x509c
 100297c:	e1a02007 	mov	r2, r7
 1002980:	e3401105 	movt	r1, #261	; 0x105
 1002984:	e3a00002 	mov	r0, #2
 1002988:	eb0004ac 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "CLKFBOUT multiplier:    %2.5f (MULT=%d, FRAC=%d, FRAC_EN=%d)", \
 100298c:	eef70ae9 	vcvt.f64.f32	d16, s19
 1002990:	e30510b8 	movw	r1, #20664	; 0x50b8
 1002994:	edcd8a01 	vstr	s17, [sp, #4]
 1002998:	e3401105 	movt	r1, #261	; 0x105
 100299c:	e3a00002 	mov	r0, #2
 10029a0:	e58da000 	str	sl, [sp]
 10029a4:	e58d6008 	str	r6, [sp, #8]
 10029a8:	ec532b30 	vmov	r2, r3, d16
 10029ac:	eb0004a3 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "FBOUT frequency:        %2.5f MHz", fbout_freq);
 10029b0:	eef70ac9 	vcvt.f64.f32	d16, s18
 10029b4:	e30510f8 	movw	r1, #20728	; 0x50f8
 10029b8:	e3401105 	movt	r1, #261	; 0x105
 10029bc:	e3a00002 	mov	r0, #2
 10029c0:	ec532b30 	vmov	r2, r3, d16
 10029c4:	eb00049d 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 10029c8:	e3051f08 	movw	r1, #24328	; 0x5f08
 10029cc:	e3a00002 	mov	r0, #2
 10029d0:	e3401105 	movt	r1, #261	; 0x105
 10029d4:	eb000499 	bl	1003c40 <d_printf>
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 10029d8:	ee077a90 	vmov	s15, r7
 10029dc:	eef88ae7 	vcvt.f32.s32	s17, s15
		reg_divfrac = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, base_addr);
 10029e0:	e5983000 	ldr	r3, [r8]
		if(i > 1) {
 10029e4:	e3550001 	cmp	r5, #1
 10029e8:	ee079a10 	vmov	s14, r9
			clk_frac = 0;
 10029ec:	e3a00000 	mov	r0, #0
		reg_divfrac = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, base_addr);
 10029f0:	e5933004 	ldr	r3, [r3, #4]
 10029f4:	e793c004 	ldr	ip, [r3, r4]
* @note		C-style signature:
* 		u32 XClk_Wiz_ReadReg(UINTPTR BaseAddress, u32 RegOffset)
*
******************************************************************************/
static inline u32 XClk_Wiz_ReadReg(UINTPTR BaseAddress, u32 RegOffset)  {
			return (Xil_In32((BaseAddress) + (u32)(RegOffset)));
 10029f8:	e2832004 	add	r2, r3, #4
 10029fc:	e2833008 	add	r3, r3, #8
 1002a00:	e7927004 	ldr	r7, [r2, r4]
 1002a04:	e7936004 	ldr	r6, [r3, r4]
		clk_frac_en = !!(reg_divfrac & 0x00040000);
 1002a08:	e7e0395c 	ubfx	r3, ip, #18, #1
		clk_div     =   (reg_divfrac & 0x000000ff);
 1002a0c:	e6ef207c 	uxtb	r2, ip
		if(i > 1) {
 1002a10:	0a000031 	beq	1002adc <clkwiz_dump_state+0x258>
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002a14:	ee072a90 	vmov	s15, r2
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002a18:	e305111c 	movw	r1, #20764	; 0x511c
 1002a1c:	e58dc000 	str	ip, [sp]
 1002a20:	e3401105 	movt	r1, #261	; 0x105
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002a24:	eef87ae7 	vcvt.f32.s32	s15, s15
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002a28:	e58d3020 	str	r3, [sp, #32]
 1002a2c:	e1a03004 	mov	r3, r4
 1002a30:	e58d0010 	str	r0, [sp, #16]
 1002a34:	e3a00002 	mov	r0, #2
 1002a38:	e58d200c 	str	r2, [sp, #12]
 1002a3c:	e1a02005 	mov	r2, r5
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002a40:	ee777a87 	vadd.f32	s15, s15, s14
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 1002a44:	e2855001 	add	r5, r5, #1
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002a48:	e58d6008 	str	r6, [sp, #8]
		base_addr += 12;
 1002a4c:	e284400c 	add	r4, r4, #12
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002a50:	e58d7004 	str	r7, [sp, #4]
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002a54:	ee897a27 	vdiv.f32	s14, s18, s15
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002a58:	eef70ae7 	vcvt.f64.f32	d16, s15
 1002a5c:	edcd0b06 	vstr	d16, [sp, #24]
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002a60:	eec79a28 	vdiv.f32	s19, s14, s17
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002a64:	eb000475 	bl	1003c40 <d_printf>
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 1002a68:	ee077a90 	vmov	s15, r7
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 1002a6c:	e3051184 	movw	r1, #20868	; 0x5184
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 1002a70:	eeb87a67 	vcvt.f32.u32	s14, s15
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 1002a74:	e3401105 	movt	r1, #261	; 0x105
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 1002a78:	ee076a90 	vmov	s15, r6
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 1002a7c:	e3a00002 	mov	r0, #2
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 1002a80:	eef87a67 	vcvt.f32.u32	s15, s15
 1002a84:	eec76a08 	vdiv.f32	s13, s14, s16
 1002a88:	ee877a88 	vdiv.f32	s14, s15, s16
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 1002a8c:	eef70ae9 	vcvt.f64.f32	d16, s19
 1002a90:	ec532b30 	vmov	r2, r3, d16
 1002a94:	eef71ae6 	vcvt.f64.f32	d17, s13
 1002a98:	eeb77ac7 	vcvt.f64.f32	d7, s14
 1002a9c:	edcd1b02 	vstr	d17, [sp, #8]
 1002aa0:	ed8d7b00 	vstr	d7, [sp]
 1002aa4:	eb000465 	bl	1003c40 <d_printf>
		d_printf(D_INFO, "");
 1002aa8:	e3051f08 	movw	r1, #24328	; 0x5f08
 1002aac:	e3a00002 	mov	r0, #2
 1002ab0:	e3401105 	movt	r1, #261	; 0x105
 1002ab4:	eb000461 	bl	1003c40 <d_printf>
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 1002ab8:	e3550007 	cmp	r5, #7
 1002abc:	1affffc7 	bne	10029e0 <clkwiz_dump_state+0x15c>
	d_printf(D_INFO, "");
 1002ac0:	e3051f08 	movw	r1, #24328	; 0x5f08
 1002ac4:	e3a00002 	mov	r0, #2
 1002ac8:	e3401105 	movt	r1, #261	; 0x105
}
 1002acc:	e28dd02c 	add	sp, sp, #44	; 0x2c
 1002ad0:	ecbd8b04 	vpop	{d8-d9}
 1002ad4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_INFO, "");
 1002ad8:	ea000458 	b	1003c40 <d_printf>
		clk_frac    =   (reg_divfrac & 0x0003ff00);
 1002adc:	e3a00cff 	mov	r0, #65280	; 0xff00
 1002ae0:	e3400003 	movt	r0, #3
 1002ae4:	e000000c 	and	r0, r0, ip
 1002ae8:	ee070a90 	vmov	s15, r0
 1002aec:	eef87ae7 	vcvt.f32.s32	s15, s15
 1002af0:	ee877a88 	vdiv.f32	s14, s15, s16
 1002af4:	eaffffc6 	b	1002a14 <clkwiz_dump_state+0x190>
 1002af8:	447a0000 	.word	0x447a0000

01002afc <clkwiz_commit>:
	if(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1)) {
 1002afc:	e5903000 	ldr	r3, [r0]
{
 1002b00:	e92d4010 	push	{r4, lr}
 1002b04:	e1a04000 	mov	r4, r0
	if(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1)) {
 1002b08:	e5933004 	ldr	r3, [r3, #4]
 1002b0c:	e5932004 	ldr	r2, [r3, #4]
 1002b10:	e3120001 	tst	r2, #1
 1002b14:	0a000016 	beq	1002b74 <clkwiz_commit+0x78>
	*LocalAddr = Value;
 1002b18:	e3a02003 	mov	r2, #3
 1002b1c:	e583225c 	str	r2, [r3, #604]	; 0x25c
	asm("nop");
 1002b20:	e320f000 	nop	{0}
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 1002b24:	e5942000 	ldr	r2, [r4]
	int timeout = 100000;
 1002b28:	e30836a0 	movw	r3, #34464	; 0x86a0
 1002b2c:	e3a00000 	mov	r0, #0
 1002b30:	e3403001 	movt	r3, #1
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 1002b34:	e5922004 	ldr	r2, [r2, #4]
 1002b38:	e2821004 	add	r1, r2, #4
 1002b3c:	e582025c 	str	r0, [r2, #604]	; 0x25c
 1002b40:	ea000001 	b	1002b4c <clkwiz_commit+0x50>
	while(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1) && (timeout-- > 0)) ;
 1002b44:	e2533001 	subs	r3, r3, #1
 1002b48:	38bd8010 	popcc	{r4, pc}
	return *(volatile u32 *) Addr;
 1002b4c:	e5912000 	ldr	r2, [r1]
 1002b50:	e3120001 	tst	r2, #1
 1002b54:	0afffffa 	beq	1002b44 <clkwiz_commit+0x48>
	if(timeout == 0) {
 1002b58:	e3530000 	cmp	r3, #0
 1002b5c:	18bd8010 	popne	{r4, pc}
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 1002b60:	e3041fb0 	movw	r1, #20400	; 0x4fb0
 1002b64:	e3a00004 	mov	r0, #4
 1002b68:	e3401105 	movt	r1, #261	; 0x105
	}
}
 1002b6c:	e8bd4010 	pop	{r4, lr}
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 1002b70:	ea000432 	b	1003c40 <d_printf>
		d_printf(D_ERROR, "MMCM not locked. Unable to change clock frequency.");
 1002b74:	e3041f7c 	movw	r1, #20348	; 0x4f7c
 1002b78:	e3a00004 	mov	r0, #4
 1002b7c:	e3401105 	movt	r1, #261	; 0x105
 1002b80:	eb00042e 	bl	1003c40 <d_printf>
 1002b84:	e5943000 	ldr	r3, [r4]
 1002b88:	e5933004 	ldr	r3, [r3, #4]
 1002b8c:	eaffffe1 	b	1002b18 <clkwiz_commit+0x1c>

01002b90 <dma_gearbox_init>:

/*
 * Initialise data structures.
 */
void dma_gearbox_init()
{
 1002b90:	e92d4010 	push	{r4, lr}
	int res;

	g_dma_gbox.running = 0;
 1002b94:	e30d4b58 	movw	r4, #56152	; 0xdb58
 1002b98:	e3a03000 	mov	r3, #0
 1002b9c:	e3404105 	movt	r4, #261	; 0x105
	g_dma_gbox.ready = 0;
	g_dma_gbox.dmaps_cfg = XDmaPs_LookupConfig(DMA_DEVICE_ID);
 1002ba0:	e3a00001 	mov	r0, #1
	g_dma_gbox.running = 0;
 1002ba4:	e58439d0 	str	r3, [r4, #2512]	; 0x9d0
	g_dma_gbox.ready = 0;
 1002ba8:	e58439d4 	str	r3, [r4, #2516]	; 0x9d4
	g_dma_gbox.dmaps_cfg = XDmaPs_LookupConfig(DMA_DEVICE_ID);
 1002bac:	eb001367 	bl	1007950 <XDmaPs_LookupConfig>

	if(g_dma_gbox.dmaps_cfg == NULL) {
 1002bb0:	e3500000 	cmp	r0, #0
	g_dma_gbox.dmaps_cfg = XDmaPs_LookupConfig(DMA_DEVICE_ID);
 1002bb4:	e5840000 	str	r0, [r4]
	if(g_dma_gbox.dmaps_cfg == NULL) {
 1002bb8:	0a00000a 	beq	1002be8 <dma_gearbox_init+0x58>
		d_printf(D_ERROR, "dma_gearbox: XDmaPs failed to initialise (g_dma_gbox.dmaps_cfg == NULL)");
		exit(-1);
	}

	res = XDmaPs_CfgInitialize(&g_dma_gbox.dmaps_inst, g_dma_gbox.dmaps_cfg, g_dma_gbox.dmaps_cfg->BaseAddress);
 1002bbc:	e1a01000 	mov	r1, r0
 1002bc0:	e2840004 	add	r0, r4, #4
 1002bc4:	e5912004 	ldr	r2, [r1, #4]
 1002bc8:	eb000f32 	bl	1006898 <XDmaPs_CfgInitialize>

	if(res != XST_SUCCESS) {
 1002bcc:	e3500000 	cmp	r0, #0
 1002bd0:	1a00000a 	bne	1002c00 <dma_gearbox_init+0x70>
		d_printf(D_ERROR, "dma_gearbox: XDmaPs failed to initialise (XDmaPs_CfgInitialize returned %d)", res);
		exit(-1);
	}

	d_printf(D_INFO, "dma_gearbox: XDmaPs ready");
 1002bd4:	e3051264 	movw	r1, #21092	; 0x5264
 1002bd8:	e3a00002 	mov	r0, #2
 1002bdc:	e3401105 	movt	r1, #261	; 0x105
}
 1002be0:	e8bd4010 	pop	{r4, lr}
	d_printf(D_INFO, "dma_gearbox: XDmaPs ready");
 1002be4:	ea000415 	b	1003c40 <d_printf>
		d_printf(D_ERROR, "dma_gearbox: XDmaPs failed to initialise (g_dma_gbox.dmaps_cfg == NULL)");
 1002be8:	e30511d0 	movw	r1, #20944	; 0x51d0
 1002bec:	e3a00004 	mov	r0, #4
 1002bf0:	e3401105 	movt	r1, #261	; 0x105
 1002bf4:	eb000411 	bl	1003c40 <d_printf>
		exit(-1);
 1002bf8:	e3e00000 	mvn	r0, #0
 1002bfc:	fa0025d5 	blx	100c358 <exit>
		d_printf(D_ERROR, "dma_gearbox: XDmaPs failed to initialise (XDmaPs_CfgInitialize returned %d)", res);
 1002c00:	e3051218 	movw	r1, #21016	; 0x5218
 1002c04:	e1a02000 	mov	r2, r0
 1002c08:	e3401105 	movt	r1, #261	; 0x105
 1002c0c:	e3a00004 	mov	r0, #4
 1002c10:	eb00040a 	bl	1003c40 <d_printf>
		exit(-1);
 1002c14:	e3e00000 	mvn	r0, #0
 1002c18:	fa0025ce 	blx	100c358 <exit>

01002c1c <dma_gearbox_setup_copy>:

/*
 * Setup a DMA gearbox operation.  It doesn't start until the execute instruction is sent.
 */
int dma_gearbox_setup_copy(uint8_t demux_mode, unsigned int start_index, uint32_t start_addr, uint32_t end_addr, uint32_t base_dest_addr)
{
 1002c1c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	uint32_t length;

	// Future:  These should just return error codes instead of throwing assertions
	D_ASSERT(g_dma_gbox.running == 0) ;
 1002c20:	e30d4b58 	movw	r4, #56152	; 0xdb58
 1002c24:	e3404105 	movt	r4, #261	; 0x105
{
 1002c28:	e1a0c001 	mov	ip, r1
 1002c2c:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(g_dma_gbox.running == 0) ;
 1002c30:	e59419d0 	ldr	r1, [r4, #2512]	; 0x9d0
{
 1002c34:	e59d7020 	ldr	r7, [sp, #32]
	D_ASSERT(g_dma_gbox.running == 0) ;
 1002c38:	e3510000 	cmp	r1, #0
 1002c3c:	1a00006f 	bne	1002e00 <dma_gearbox_setup_copy+0x1e4>
	D_ASSERT((start_addr & 0x03) == 0) ;
 1002c40:	e3120003 	tst	r2, #3
 1002c44:	1a0000a1 	bne	1002ed0 <dma_gearbox_setup_copy+0x2b4>
	D_ASSERT((end_addr & 0x03) == 0) ;
 1002c48:	e3130003 	tst	r3, #3
 1002c4c:	1a000097 	bne	1002eb0 <dma_gearbox_setup_copy+0x294>
	D_ASSERT(start_addr < end_addr) ;
 1002c50:	e1520003 	cmp	r2, r3
 1002c54:	2a00008d 	bcs	1002e90 <dma_gearbox_setup_copy+0x274>
	D_ASSERT(demux_mode & (ADCDEMUX_1CH | ADCDEMUX_2CH | ADCDEMUX_4CH)) ;
 1002c58:	e3100007 	tst	r0, #7
 1002c5c:	0a000083 	beq	1002e70 <dma_gearbox_setup_copy+0x254>
	D_ASSERT(demux_mode & (ADCDEMUX_8BIT | ADCDEMUX_12BIT | ADCDEMUX_14BIT)) ;
 1002c60:	e3100038 	tst	r0, #56	; 0x38
 1002c64:	0a000079 	beq	1002e50 <dma_gearbox_setup_copy+0x234>
	D_ASSERT(start_index >= 0 && start_index <= 7) ;
 1002c68:	e35c0007 	cmp	ip, #7
 1002c6c:	8a00006f 	bhi	1002e30 <dma_gearbox_setup_copy+0x214>
	 * For 8-bit modes, determine offset based on start_index alone.
	 *
	 * For 12-bit and 14-bit modes, determine offset based on start index but mask the LSB as
	 * that would produce an unaligned read.
	 */
	if(demux_mode & ADCDEMUX_8BIT) {
 1002c70:	e3100008 	tst	r0, #8
 1002c74:	1a00003d 	bne	1002d70 <dma_gearbox_setup_copy+0x154>
			g_dma_gbox.src_increment = 4;
		}

		g_dma_gbox.word_offset = start_index;
		g_dma_gbox.data_size = 1;
	} else if(demux_mode & (ADCDEMUX_12BIT | ADCDEMUX_14BIT)) {
 1002c78:	e3100030 	tst	r0, #48	; 0x30
 1002c7c:	1a00004c 	bne	1002db4 <dma_gearbox_setup_copy+0x198>
 1002c80:	e59419e8 	ldr	r1, [r4, #2536]	; 0x9e8
 1002c84:	e594c9e0 	ldr	ip, [r4, #2528]	; 0x9e0
 1002c88:	e594e9e4 	ldr	lr, [r4, #2532]	; 0x9e4
	g_dma_gbox.dmaps_cmd.ChanCtrl.SrcInc = g_dma_gbox.src_increment;
	g_dma_gbox.dmaps_cmd.ChanCtrl.DstCacheCtrl = 0;
	g_dma_gbox.dmaps_cmd.ChanCtrl.DstBurstSize = 1;
	g_dma_gbox.dmaps_cmd.ChanCtrl.DstBurstLen = 1;
	g_dma_gbox.dmaps_cmd.ChanCtrl.DstInc = 1;
	g_dma_gbox.dmaps_cmd.BD.SrcAddr = start_addr + g_dma_gbox.word_offset;
 1002c8c:	e082c00c 	add	ip, r2, ip
	g_dma_gbox.dmaps_cmd.ChanCtrl.EndianSwapSize = 0;
 1002c90:	e3a05000 	mov	r5, #0
	g_dma_gbox.dmaps_cmd.ChanCtrl.DstBurstSize = 1;
 1002c94:	e3a06001 	mov	r6, #1
	g_dma_gbox.dmaps_cmd.BD.SrcAddr = start_addr + g_dma_gbox.word_offset;
 1002c98:	e584c9a8 	str	ip, [r4, #2472]	; 0x9a8
	g_dma_gbox.dmaps_cmd.ChanCtrl.SrcBurstSize = g_dma_gbox.src_increment;
 1002c9c:	e584e9a0 	str	lr, [r4, #2464]	; 0x9a0
	length = (g_dma_gbox.end_addr_word - g_dma_gbox.start_addr_word) / g_dma_gbox.data_size;
 1002ca0:	e0430002 	sub	r0, r3, r2
	g_dma_gbox.dmaps_cmd.ChanCtrl.SrcBurstLen = g_dma_gbox.src_increment;
 1002ca4:	e584e99c 	str	lr, [r4, #2460]	; 0x99c
	g_dma_gbox.dmaps_cmd.ChanCtrl.SrcInc = g_dma_gbox.src_increment;
 1002ca8:	e584e9a4 	str	lr, [r4, #2468]	; 0x9a4
	g_dma_gbox.end_addr_word = end_addr;
 1002cac:	e58439dc 	str	r3, [r4, #2524]	; 0x9dc
	g_dma_gbox.start_addr_word = start_addr;
 1002cb0:	e58429d8 	str	r2, [r4, #2520]	; 0x9d8
	g_dma_gbox.base_dest_addr = base_dest_addr;
 1002cb4:	e58479ec 	str	r7, [r4, #2540]	; 0x9ec
	g_dma_gbox.dmaps_cmd.BD.DstAddr = g_dma_gbox.base_dest_addr;
 1002cb8:	e58479ac 	str	r7, [r4, #2476]	; 0x9ac
	g_dma_gbox.dmaps_cmd.ChanCtrl.EndianSwapSize = 0;
 1002cbc:	e584597c 	str	r5, [r4, #2428]	; 0x97c
	g_dma_gbox.dmaps_cmd.ChanCtrl.SrcCacheCtrl = 0;
 1002cc0:	e5845994 	str	r5, [r4, #2452]	; 0x994
	g_dma_gbox.dmaps_cmd.ChanCtrl.DstCacheCtrl = 0;
 1002cc4:	e5845980 	str	r5, [r4, #2432]	; 0x980
	g_dma_gbox.dmaps_cmd.ChanCtrl.DstBurstSize = 1;
 1002cc8:	e584698c 	str	r6, [r4, #2444]	; 0x98c
	g_dma_gbox.dmaps_cmd.ChanCtrl.DstBurstLen = 1;
 1002ccc:	e5846988 	str	r6, [r4, #2440]	; 0x988
	g_dma_gbox.dmaps_cmd.ChanCtrl.DstInc = 1;
 1002cd0:	e5846990 	str	r6, [r4, #2448]	; 0x990
	length = (g_dma_gbox.end_addr_word - g_dma_gbox.start_addr_word) / g_dma_gbox.data_size;
 1002cd4:	fa00227d 	blx	100b6d0 <__udivsi3>
	g_dma_gbox.dmaps_cmd.BD.Length = length;

	g_dma_gbox.ready = 1;

	d_printf(D_INFO, "** dma_gearbox_setup_copy **");
 1002cd8:	e30513a0 	movw	r1, #21408	; 0x53a0
	g_dma_gbox.dmaps_cmd.BD.Length = length;
 1002cdc:	e58409b0 	str	r0, [r4, #2480]	; 0x9b0
	d_printf(D_INFO, "** dma_gearbox_setup_copy **");
 1002ce0:	e3401105 	movt	r1, #261	; 0x105
 1002ce4:	e3a00002 	mov	r0, #2
	g_dma_gbox.ready = 1;
 1002ce8:	e58469d4 	str	r6, [r4, #2516]	; 0x9d4
	d_printf(D_INFO, "** dma_gearbox_setup_copy **");
 1002cec:	eb0003d3 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1002cf0:	e3051f08 	movw	r1, #24328	; 0x5f08
 1002cf4:	e3a00002 	mov	r0, #2
 1002cf8:	e3401105 	movt	r1, #261	; 0x105
 1002cfc:	eb0003cf 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "SrcInc  = %d", g_dma_gbox.dmaps_cmd.ChanCtrl.SrcInc);
 1002d00:	e30513c0 	movw	r1, #21440	; 0x53c0
 1002d04:	e59429a4 	ldr	r2, [r4, #2468]	; 0x9a4
 1002d08:	e3401105 	movt	r1, #261	; 0x105
 1002d0c:	e3a00002 	mov	r0, #2
 1002d10:	eb0003ca 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "SrcAddr = 0x%08x", g_dma_gbox.dmaps_cmd.BD.SrcAddr);
 1002d14:	e30513d0 	movw	r1, #21456	; 0x53d0
 1002d18:	e59429a8 	ldr	r2, [r4, #2472]	; 0x9a8
 1002d1c:	e3401105 	movt	r1, #261	; 0x105
 1002d20:	e3a00002 	mov	r0, #2
 1002d24:	eb0003c5 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "DstAddr = 0x%08x", g_dma_gbox.base_dest_addr);
 1002d28:	e30513e4 	movw	r1, #21476	; 0x53e4
 1002d2c:	e59429ec 	ldr	r2, [r4, #2540]	; 0x9ec
 1002d30:	e3401105 	movt	r1, #261	; 0x105
 1002d34:	e3a00002 	mov	r0, #2
 1002d38:	eb0003c0 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "Length  = 0x%08x (%d)", g_dma_gbox.dmaps_cmd.BD.Length, g_dma_gbox.dmaps_cmd.BD.Length);
 1002d3c:	e59439b0 	ldr	r3, [r4, #2480]	; 0x9b0
 1002d40:	e30513f8 	movw	r1, #21496	; 0x53f8
 1002d44:	e3401105 	movt	r1, #261	; 0x105
 1002d48:	e3a00002 	mov	r0, #2
 1002d4c:	e1a02003 	mov	r2, r3
 1002d50:	eb0003ba 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "");
 1002d54:	e3051f08 	movw	r1, #24328	; 0x5f08
 1002d58:	e3a00002 	mov	r0, #2
 1002d5c:	e3401105 	movt	r1, #261	; 0x105
 1002d60:	eb0003b6 	bl	1003c40 <d_printf>

	return DMA_GBOX_RES_OK;
}
 1002d64:	e1a00005 	mov	r0, r5
 1002d68:	e28dd00c 	add	sp, sp, #12
 1002d6c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		if(demux_mode & ADCDEMUX_1CH) {
 1002d70:	e3100001 	tst	r0, #1
			g_dma_gbox.src_increment = 1;
 1002d74:	13a0e001 	movne	lr, #1
 1002d78:	1584e9e4 	strne	lr, [r4, #2532]	; 0x9e4
		if(demux_mode & ADCDEMUX_1CH) {
 1002d7c:	1a000008 	bne	1002da4 <dma_gearbox_setup_copy+0x188>
		} else if(demux_mode & ADCDEMUX_2CH) {
 1002d80:	e3100002 	tst	r0, #2
			g_dma_gbox.src_increment = 2;
 1002d84:	13a0e002 	movne	lr, #2
 1002d88:	1584e9e4 	strne	lr, [r4, #2532]	; 0x9e4
		} else if(demux_mode & ADCDEMUX_2CH) {
 1002d8c:	1a000004 	bne	1002da4 <dma_gearbox_setup_copy+0x188>
		} else if(demux_mode & ADCDEMUX_4CH) {
 1002d90:	e3100004 	tst	r0, #4
 1002d94:	0594e9e4 	ldreq	lr, [r4, #2532]	; 0x9e4
			g_dma_gbox.src_increment = 4;
 1002d98:	13a01004 	movne	r1, #4
 1002d9c:	11a0e001 	movne	lr, r1
 1002da0:	158419e4 	strne	r1, [r4, #2532]	; 0x9e4
		g_dma_gbox.data_size = 1;
 1002da4:	e3a01001 	mov	r1, #1
		g_dma_gbox.word_offset = start_index;
 1002da8:	e584c9e0 	str	ip, [r4, #2528]	; 0x9e0
		g_dma_gbox.data_size = 1;
 1002dac:	e58419e8 	str	r1, [r4, #2536]	; 0x9e8
 1002db0:	eaffffb5 	b	1002c8c <dma_gearbox_setup_copy+0x70>
		if(demux_mode & ADCDEMUX_1CH) {
 1002db4:	e3100001 	tst	r0, #1
			g_dma_gbox.src_increment = 2;
 1002db8:	13a0e002 	movne	lr, #2
 1002dbc:	1584e9e4 	strne	lr, [r4, #2532]	; 0x9e4
		if(demux_mode & ADCDEMUX_1CH) {
 1002dc0:	1a000008 	bne	1002de8 <dma_gearbox_setup_copy+0x1cc>
		} else if(demux_mode & ADCDEMUX_2CH) {
 1002dc4:	e3100002 	tst	r0, #2
			g_dma_gbox.src_increment = 4;
 1002dc8:	13a0e004 	movne	lr, #4
 1002dcc:	1584e9e4 	strne	lr, [r4, #2532]	; 0x9e4
		} else if(demux_mode & ADCDEMUX_2CH) {
 1002dd0:	1a000004 	bne	1002de8 <dma_gearbox_setup_copy+0x1cc>
		} else if(demux_mode & ADCDEMUX_4CH) {
 1002dd4:	e3100004 	tst	r0, #4
 1002dd8:	0594e9e4 	ldreq	lr, [r4, #2532]	; 0x9e4
			g_dma_gbox.src_increment = 8;  // may not be permitted as exceeds 32-bit boundary
 1002ddc:	13a01008 	movne	r1, #8
 1002de0:	11a0e001 	movne	lr, r1
 1002de4:	158419e4 	strne	r1, [r4, #2532]	; 0x9e4
		g_dma_gbox.data_size = 2;
 1002de8:	e3a00002 	mov	r0, #2
		g_dma_gbox.word_offset = start_index & 0x06;
 1002dec:	e20cc006 	and	ip, ip, #6
		g_dma_gbox.data_size = 2;
 1002df0:	e1a01000 	mov	r1, r0
		g_dma_gbox.word_offset = start_index & 0x06;
 1002df4:	e584c9e0 	str	ip, [r4, #2528]	; 0x9e0
		g_dma_gbox.data_size = 2;
 1002df8:	e58409e8 	str	r0, [r4, #2536]	; 0x9e8
 1002dfc:	eaffffa2 	b	1002c8c <dma_gearbox_setup_copy+0x70>
	D_ASSERT(g_dma_gbox.running == 0) ;
 1002e00:	e3053280 	movw	r3, #21120	; 0x5280
 1002e04:	e3052298 	movw	r2, #21144	; 0x5298
 1002e08:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002e0c:	e3403105 	movt	r3, #261	; 0x105
 1002e10:	e3402105 	movt	r2, #261	; 0x105
 1002e14:	e3a00049 	mov	r0, #73	; 0x49
 1002e18:	e58d0000 	str	r0, [sp]
	D_ASSERT((start_addr & 0x03) == 0) ;
 1002e1c:	e3a00004 	mov	r0, #4
 1002e20:	e3401105 	movt	r1, #261	; 0x105
 1002e24:	eb000385 	bl	1003c40 <d_printf>
 1002e28:	e3e00062 	mvn	r0, #98	; 0x62
 1002e2c:	fa002549 	blx	100c358 <exit>
	D_ASSERT(start_index >= 0 && start_index <= 7) ;
 1002e30:	e3a0004f 	mov	r0, #79	; 0x4f
 1002e34:	e3053280 	movw	r3, #21120	; 0x5280
 1002e38:	e3052378 	movw	r2, #21368	; 0x5378
 1002e3c:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002e40:	e58d0000 	str	r0, [sp]
 1002e44:	e3403105 	movt	r3, #261	; 0x105
 1002e48:	e3402105 	movt	r2, #261	; 0x105
 1002e4c:	eafffff2 	b	1002e1c <dma_gearbox_setup_copy+0x200>
	D_ASSERT(demux_mode & (ADCDEMUX_8BIT | ADCDEMUX_12BIT | ADCDEMUX_14BIT)) ;
 1002e50:	e3a0004e 	mov	r0, #78	; 0x4e
 1002e54:	e3053280 	movw	r3, #21120	; 0x5280
 1002e58:	e3052338 	movw	r2, #21304	; 0x5338
 1002e5c:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002e60:	e58d0000 	str	r0, [sp]
 1002e64:	e3403105 	movt	r3, #261	; 0x105
 1002e68:	e3402105 	movt	r2, #261	; 0x105
 1002e6c:	eaffffea 	b	1002e1c <dma_gearbox_setup_copy+0x200>
	D_ASSERT(demux_mode & (ADCDEMUX_1CH | ADCDEMUX_2CH | ADCDEMUX_4CH)) ;
 1002e70:	e3a0004d 	mov	r0, #77	; 0x4d
 1002e74:	e3053280 	movw	r3, #21120	; 0x5280
 1002e78:	e30522fc 	movw	r2, #21244	; 0x52fc
 1002e7c:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002e80:	e58d0000 	str	r0, [sp]
 1002e84:	e3403105 	movt	r3, #261	; 0x105
 1002e88:	e3402105 	movt	r2, #261	; 0x105
 1002e8c:	eaffffe2 	b	1002e1c <dma_gearbox_setup_copy+0x200>
	D_ASSERT(start_addr < end_addr) ;
 1002e90:	e3a0004c 	mov	r0, #76	; 0x4c
 1002e94:	e3053280 	movw	r3, #21120	; 0x5280
 1002e98:	e30522e4 	movw	r2, #21220	; 0x52e4
 1002e9c:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002ea0:	e58d0000 	str	r0, [sp]
 1002ea4:	e3403105 	movt	r3, #261	; 0x105
 1002ea8:	e3402105 	movt	r2, #261	; 0x105
 1002eac:	eaffffda 	b	1002e1c <dma_gearbox_setup_copy+0x200>
	D_ASSERT((end_addr & 0x03) == 0) ;
 1002eb0:	e3a0004b 	mov	r0, #75	; 0x4b
 1002eb4:	e3053280 	movw	r3, #21120	; 0x5280
 1002eb8:	e30522cc 	movw	r2, #21196	; 0x52cc
 1002ebc:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002ec0:	e58d0000 	str	r0, [sp]
 1002ec4:	e3403105 	movt	r3, #261	; 0x105
 1002ec8:	e3402105 	movt	r2, #261	; 0x105
 1002ecc:	eaffffd2 	b	1002e1c <dma_gearbox_setup_copy+0x200>
	D_ASSERT((start_addr & 0x03) == 0) ;
 1002ed0:	e3a0004a 	mov	r0, #74	; 0x4a
 1002ed4:	e3053280 	movw	r3, #21120	; 0x5280
 1002ed8:	e30522b0 	movw	r2, #21168	; 0x52b0
 1002edc:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002ee0:	e58d0000 	str	r0, [sp]
 1002ee4:	e3403105 	movt	r3, #261	; 0x105
 1002ee8:	e3402105 	movt	r2, #261	; 0x105
 1002eec:	eaffffca 	b	1002e1c <dma_gearbox_setup_copy+0x200>

01002ef0 <dma_gearbox_execute>:
 * Start the initialised transfer.  If the transfer is not initialised, an assertion
 * is thrown.
 */
void dma_gearbox_execute()
{
	D_ASSERT(g_dma_gbox.ready == 1) ;
 1002ef0:	e30d0b58 	movw	r0, #56152	; 0xdb58
{
 1002ef4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(g_dma_gbox.ready == 1) ;
 1002ef8:	e3400105 	movt	r0, #261	; 0x105
{
 1002efc:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(g_dma_gbox.ready == 1) ;
 1002f00:	e59039d4 	ldr	r3, [r0, #2516]	; 0x9d4
 1002f04:	e3530001 	cmp	r3, #1
 1002f08:	1a000008 	bne	1002f30 <dma_gearbox_execute+0x40>
	XDmaPs_Start(&g_dma_gbox.dmaps_inst, DMA_GBOX_CHANNEL, &g_dma_gbox.dmaps_cmd, 0);
 1002f0c:	e3a03000 	mov	r3, #0
 1002f10:	e59f2048 	ldr	r2, [pc, #72]	; 1002f60 <dma_gearbox_execute+0x70>
 1002f14:	e1a01003 	mov	r1, r3
 1002f18:	e2800004 	add	r0, r0, #4
 1002f1c:	eb00119b 	bl	1007590 <XDmaPs_Start>
	XDmaPs_Print_DmaProg(&g_dma_gbox.dmaps_cmd);
 1002f20:	e59f0038 	ldr	r0, [pc, #56]	; 1002f60 <dma_gearbox_execute+0x70>
}
 1002f24:	e28dd00c 	add	sp, sp, #12
 1002f28:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
	XDmaPs_Print_DmaProg(&g_dma_gbox.dmaps_cmd);
 1002f2c:	ea001251 	b	1007878 <XDmaPs_Print_DmaProg>
	D_ASSERT(g_dma_gbox.ready == 1) ;
 1002f30:	e3a00098 	mov	r0, #152	; 0x98
 1002f34:	e3053280 	movw	r3, #21120	; 0x5280
 1002f38:	e3052410 	movw	r2, #21520	; 0x5410
 1002f3c:	e3041e60 	movw	r1, #20064	; 0x4e60
 1002f40:	e58d0000 	str	r0, [sp]
 1002f44:	e3403105 	movt	r3, #261	; 0x105
 1002f48:	e3a00004 	mov	r0, #4
 1002f4c:	e3402105 	movt	r2, #261	; 0x105
 1002f50:	e3401105 	movt	r1, #261	; 0x105
 1002f54:	eb000339 	bl	1003c40 <d_printf>
 1002f58:	e3e00062 	mvn	r0, #98	; 0x62
 1002f5c:	fa0024fd 	blx	100c358 <exit>
 1002f60:	0105e4d4 	.word	0x0105e4d4

01002f64 <dma_gearbox_is_done>:

/*
 * Reports whether the DMAPS is done with the requested operation.
 */
int dma_gearbox_is_done()
{
 1002f64:	e92d4010 	push	{r4, lr}
	return !XDmaPs_IsActive(&g_dma_gbox.dmaps_inst, DMA_GBOX_CHANNEL);
 1002f68:	e3a01000 	mov	r1, #0
 1002f6c:	e59f000c 	ldr	r0, [pc, #12]	; 1002f80 <dma_gearbox_is_done+0x1c>
 1002f70:	eb001217 	bl	10077d4 <XDmaPs_IsActive>
}
 1002f74:	e16f0f10 	clz	r0, r0
 1002f78:	e1a002a0 	lsr	r0, r0, #5
 1002f7c:	e8bd8010 	pop	{r4, pc}
 1002f80:	0105db5c 	.word	0x0105db5c

01002f84 <fabcfg_fastcfg_wait.part.2>:
			break;
		}
	}

	if(timeout == 0) {
		d_printf(D_ERROR, "FabCfg: Timeout waiting for fabric to respond to COMMIT");
 1002f84:	e3051428 	movw	r1, #21544	; 0x5428
 1002f88:	e3a00004 	mov	r0, #4
void fabcfg_fastcfg_wait()
 1002f8c:	e92d4010 	push	{r4, lr}
		d_printf(D_ERROR, "FabCfg: Timeout waiting for fabric to respond to COMMIT");
 1002f90:	e3401105 	movt	r1, #261	; 0x105
 1002f94:	eb000329 	bl	1003c40 <d_printf>
		exit(-1);
 1002f98:	e3e00000 	mvn	r0, #0
 1002f9c:	fa0024ed 	blx	100c358 <exit>

01002fa0 <fabcfg_init>:
{
 1002fa0:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1002fa4:	e3a02001 	mov	r2, #1
{
 1002fa8:	e24dd00c 	sub	sp, sp, #12
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1002fac:	e3a01039 	mov	r1, #57	; 0x39
 1002fb0:	e59f04d8 	ldr	r0, [pc, #1240]	; 1003490 <fabcfg_init+0x4f0>
 1002fb4:	eb001524 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1002fb8:	e3a02001 	mov	r2, #1
 1002fbc:	e3a01039 	mov	r1, #57	; 0x39
 1002fc0:	e59f04c8 	ldr	r0, [pc, #1224]	; 1003490 <fabcfg_init+0x4f0>
 1002fc4:	eb00149d 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_DONE, 0);
 1002fc8:	e3a02000 	mov	r2, #0
 1002fcc:	e3a0103a 	mov	r1, #58	; 0x3a
 1002fd0:	e59f04b8 	ldr	r0, [pc, #1208]	; 1003490 <fabcfg_init+0x4f0>
 1002fd4:	eb001499 	bl	1008240 <XGpioPs_SetDirectionPin>
	*LocalAddr = Value;
 1002fd8:	e3a01a0a 	mov	r1, #40960	; 0xa000
 1002fdc:	e3a03008 	mov	r3, #8
 1002fe0:	e34e1000 	movt	r1, #57344	; 0xe000
 1002fe4:	e34f3ff7 	movt	r3, #65527	; 0xfff7
 1002fe8:	e5813010 	str	r3, [r1, #16]
	asm("nop");
 1002fec:	e320f000 	nop	{0}
	asm("nop");
 1002ff0:	e320f000 	nop	{0}
	asm("nop");
 1002ff4:	e320f000 	nop	{0}
	asm("nop");
 1002ff8:	e320f000 	nop	{0}
	asm("nop");
 1002ffc:	e320f000 	nop	{0}
	asm("nop");
 1003000:	e320f000 	nop	{0}
	asm("nop");
 1003004:	e320f000 	nop	{0}
	asm("nop");
 1003008:	e320f000 	nop	{0}
 100300c:	e3a03032 	mov	r3, #50	; 0x32
 1003010:	ea000001 	b	100301c <fabcfg_init+0x7c>
	for(i = 0; i < FAB_CFG_COMMIT_TIME; i++) {
 1003014:	e2533001 	subs	r3, r3, #1
 1003018:	0a000002 	beq	1003028 <fabcfg_init+0x88>
	return *(volatile u32 *) Addr;
 100301c:	e5912068 	ldr	r2, [r1, #104]	; 0x68
		if(!emio_fast_read(FAB_CFG_EMIO_DONE)) {
 1003020:	e3120010 	tst	r2, #16
 1003024:	1afffffa 	bne	1003014 <fabcfg_init+0x74>
	*LocalAddr = Value;
 1003028:	e3a02a0a 	mov	r2, #40960	; 0xa000
 100302c:	e3a00000 	mov	r0, #0
 1003030:	e34e2000 	movt	r2, #57344	; 0xe000
 1003034:	e34f0ff7 	movt	r0, #65527	; 0xfff7
	while(timeout--) {
 1003038:	e302370f 	movw	r3, #9999	; 0x270f
	return *(volatile u32 *) Addr;
 100303c:	e1a01002 	mov	r1, r2
	*LocalAddr = Value;
 1003040:	e5820010 	str	r0, [r2, #16]
 1003044:	ea000001 	b	1003050 <fabcfg_init+0xb0>
 1003048:	e2533001 	subs	r3, r3, #1
 100304c:	3a000004 	bcc	1003064 <fabcfg_init+0xc4>
	return *(volatile u32 *) Addr;
 1003050:	e5912068 	ldr	r2, [r1, #104]	; 0x68
		if(emio_fast_read(FAB_CFG_EMIO_DONE)) {
 1003054:	e3120010 	tst	r2, #16
 1003058:	0afffffa 	beq	1003048 <fabcfg_init+0xa8>
	if(timeout == 0) {
 100305c:	e3530000 	cmp	r3, #0
 1003060:	0a000103 	beq	1003474 <fabcfg_init+0x4d4>
	bogo_delay(100000);
 1003064:	e30806a0 	movw	r0, #34464	; 0x86a0
 1003068:	e3400001 	movt	r0, #1
 100306c:	eb0002cd 	bl	1003ba8 <bogo_delay>
	*LocalAddr = Value;
 1003070:	e3a01a0a 	mov	r1, #40960	; 0xa000
 1003074:	e3a03008 	mov	r3, #8
 1003078:	e34e1000 	movt	r1, #57344	; 0xe000
 100307c:	e34f3ff7 	movt	r3, #65527	; 0xfff7
 1003080:	e5813010 	str	r3, [r1, #16]
	asm("nop");
 1003084:	e320f000 	nop	{0}
	asm("nop");
 1003088:	e320f000 	nop	{0}
	asm("nop");
 100308c:	e320f000 	nop	{0}
	asm("nop");
 1003090:	e320f000 	nop	{0}
	asm("nop");
 1003094:	e320f000 	nop	{0}
	asm("nop");
 1003098:	e320f000 	nop	{0}
	asm("nop");
 100309c:	e320f000 	nop	{0}
	asm("nop");
 10030a0:	e320f000 	nop	{0}
 10030a4:	e3a03032 	mov	r3, #50	; 0x32
 10030a8:	ea000001 	b	10030b4 <fabcfg_init+0x114>
	for(i = 0; i < FAB_CFG_COMMIT_TIME; i++) {
 10030ac:	e2533001 	subs	r3, r3, #1
 10030b0:	0a000002 	beq	10030c0 <fabcfg_init+0x120>
	return *(volatile u32 *) Addr;
 10030b4:	e5912068 	ldr	r2, [r1, #104]	; 0x68
		if(!emio_fast_read(FAB_CFG_EMIO_DONE)) {
 10030b8:	e3120010 	tst	r2, #16
 10030bc:	1afffffa 	bne	10030ac <fabcfg_init+0x10c>
	*LocalAddr = Value;
 10030c0:	e3a02a0a 	mov	r2, #40960	; 0xa000
 10030c4:	e3a00000 	mov	r0, #0
 10030c8:	e34e2000 	movt	r2, #57344	; 0xe000
 10030cc:	e34f0ff7 	movt	r0, #65527	; 0xfff7
	while(timeout--) {
 10030d0:	e302370f 	movw	r3, #9999	; 0x270f
	return *(volatile u32 *) Addr;
 10030d4:	e1a01002 	mov	r1, r2
	*LocalAddr = Value;
 10030d8:	e5820010 	str	r0, [r2, #16]
 10030dc:	ea000001 	b	10030e8 <fabcfg_init+0x148>
 10030e0:	e2533001 	subs	r3, r3, #1
 10030e4:	3a000004 	bcc	10030fc <fabcfg_init+0x15c>
	return *(volatile u32 *) Addr;
 10030e8:	e5912068 	ldr	r2, [r1, #104]	; 0x68
		if(emio_fast_read(FAB_CFG_EMIO_DONE)) {
 10030ec:	e3120010 	tst	r2, #16
 10030f0:	0afffffa 	beq	10030e0 <fabcfg_init+0x140>
	if(timeout == 0) {
 10030f4:	e3530000 	cmp	r3, #0
 10030f8:	0a0000dd 	beq	1003474 <fabcfg_init+0x4d4>
	dsb();
 10030fc:	f57ff04f 	dsb	sy
 1003100:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 1003104:	e5932008 	ldr	r2, [r3, #8]
	dsb();
 1003108:	f57ff04f 	dsb	sy
	if(magic == FAB_CFG_MAGIC_VALUE) {
 100310c:	e3073670 	movw	r3, #30320	; 0x7670
 1003110:	e345336d 	movt	r3, #21357	; 0x536d
 1003114:	e1520003 	cmp	r2, r3
 1003118:	1a0000d6 	bne	1003478 <fabcfg_init+0x4d8>
		d_printf(D_INFO, "FabCfg: Magic value: 0x%08x - OK", magic);
 100311c:	e3051460 	movw	r1, #21600	; 0x5460
 1003120:	e3a00002 	mov	r0, #2
 1003124:	e3401105 	movt	r1, #261	; 0x105
	*LocalAddr = Value;
 1003128:	e3a05a0a 	mov	r5, #40960	; 0xa000
 100312c:	eb0002c3 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "FabCfg: Running %d test patterns of register interface", FBCFG_NUM_TEST_PATTERNS);
 1003130:	e3051484 	movw	r1, #21636	; 0x5484
 1003134:	e3a02006 	mov	r2, #6
 1003138:	e3401105 	movt	r1, #261	; 0x105
 100313c:	e3a00002 	mov	r0, #2
 1003140:	eb0002be 	bl	1003c40 <d_printf>
 1003144:	e3a06008 	mov	r6, #8
 1003148:	e30a3aaa 	movw	r3, #43690	; 0xaaaa
 100314c:	e3058678 	movw	r8, #22136	; 0x5678
 1003150:	e3047321 	movw	r7, #17185	; 0x4321
 1003154:	e34a3aaa 	movt	r3, #43690	; 0xaaaa
 1003158:	e34e5000 	movt	r5, #57344	; 0xe000
 100315c:	e34f6ff7 	movt	r6, #65527	; 0xfff7
 1003160:	e3418234 	movt	r8, #4660	; 0x1234
 1003164:	e3487765 	movt	r7, #34661	; 0x8765
	for(i = 0; i < FBCFG_NUM_TEST_PATTERNS; i++) {
 1003168:	e3a04000 	mov	r4, #0
	dsb();
 100316c:	f57ff04f 	dsb	sy
 1003170:	e3a02101 	mov	r2, #1073741824	; 0x40000000
 1003174:	e5823000 	str	r3, [r2]
	dsb();
 1003178:	f57ff04f 	dsb	sy
 100317c:	e5856010 	str	r6, [r5, #16]
	asm("nop");
 1003180:	e320f000 	nop	{0}
	asm("nop");
 1003184:	e320f000 	nop	{0}
	asm("nop");
 1003188:	e320f000 	nop	{0}
	asm("nop");
 100318c:	e320f000 	nop	{0}
	asm("nop");
 1003190:	e320f000 	nop	{0}
	asm("nop");
 1003194:	e320f000 	nop	{0}
	asm("nop");
 1003198:	e320f000 	nop	{0}
	asm("nop");
 100319c:	e320f000 	nop	{0}
 10031a0:	e3a03032 	mov	r3, #50	; 0x32
 10031a4:	ea000001 	b	10031b0 <fabcfg_init+0x210>
	for(i = 0; i < FAB_CFG_COMMIT_TIME; i++) {
 10031a8:	e2533001 	subs	r3, r3, #1
 10031ac:	0a000002 	beq	10031bc <fabcfg_init+0x21c>
	return *(volatile u32 *) Addr;
 10031b0:	e5952068 	ldr	r2, [r5, #104]	; 0x68
		if(!emio_fast_read(FAB_CFG_EMIO_DONE)) {
 10031b4:	e3120010 	tst	r2, #16
 10031b8:	1afffffa 	bne	10031a8 <fabcfg_init+0x208>
	*LocalAddr = Value;
 10031bc:	e3a02000 	mov	r2, #0
	while(timeout--) {
 10031c0:	e302370f 	movw	r3, #9999	; 0x270f
 10031c4:	e34f2ff7 	movt	r2, #65527	; 0xfff7
 10031c8:	e5852010 	str	r2, [r5, #16]
 10031cc:	ea000001 	b	10031d8 <fabcfg_init+0x238>
 10031d0:	e2533001 	subs	r3, r3, #1
 10031d4:	3a000004 	bcc	10031ec <fabcfg_init+0x24c>
	return *(volatile u32 *) Addr;
 10031d8:	e5952068 	ldr	r2, [r5, #104]	; 0x68
		if(emio_fast_read(FAB_CFG_EMIO_DONE)) {
 10031dc:	e3120010 	tst	r2, #16
 10031e0:	0afffffa 	beq	10031d0 <fabcfg_init+0x230>
	if(timeout == 0) {
 10031e4:	e3530000 	cmp	r3, #0
 10031e8:	0a00009b 	beq	100345c <fabcfg_init+0x4bc>
	dsb();
 10031ec:	f57ff04f 	dsb	sy
 10031f0:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 10031f4:	e5932000 	ldr	r2, [r3]
	dsb();
 10031f8:	f57ff04f 	dsb	sy
		if(test == fbcfg_dummy_tests[i]) {
 10031fc:	e3039c20 	movw	r9, #15392	; 0x3c20
 1003200:	e3409101 	movt	r9, #257	; 0x101
 1003204:	e7993104 	ldr	r3, [r9, r4, lsl #2]
 1003208:	e1530002 	cmp	r3, r2
 100320c:	0a000070 	beq	10033d4 <fabcfg_init+0x434>
			d_printf(D_ERROR, "FabCfg: DummyTest1 value: 0x%08x - Not OK, Expect 0x%08x", test, fbcfg_dummy_tests[i]);
 1003210:	e3051518 	movw	r1, #21784	; 0x5518
 1003214:	e3a00004 	mov	r0, #4
 1003218:	e3401105 	movt	r1, #261	; 0x105
 100321c:	eb000287 	bl	1003c40 <d_printf>
	*LocalAddr = Value;
 1003220:	e5856010 	str	r6, [r5, #16]
	asm("nop");
 1003224:	e320f000 	nop	{0}
	asm("nop");
 1003228:	e320f000 	nop	{0}
	asm("nop");
 100322c:	e320f000 	nop	{0}
	asm("nop");
 1003230:	e320f000 	nop	{0}
	asm("nop");
 1003234:	e320f000 	nop	{0}
	asm("nop");
 1003238:	e320f000 	nop	{0}
	asm("nop");
 100323c:	e320f000 	nop	{0}
	asm("nop");
 1003240:	e320f000 	nop	{0}
 1003244:	e3a03032 	mov	r3, #50	; 0x32
 1003248:	ea000001 	b	1003254 <fabcfg_init+0x2b4>
	for(i = 0; i < FAB_CFG_COMMIT_TIME; i++) {
 100324c:	e2533001 	subs	r3, r3, #1
 1003250:	0a000002 	beq	1003260 <fabcfg_init+0x2c0>
	return *(volatile u32 *) Addr;
 1003254:	e5952068 	ldr	r2, [r5, #104]	; 0x68
		if(!emio_fast_read(FAB_CFG_EMIO_DONE)) {
 1003258:	e3120010 	tst	r2, #16
 100325c:	1afffffa 	bne	100324c <fabcfg_init+0x2ac>
	*LocalAddr = Value;
 1003260:	e3a02000 	mov	r2, #0
	while(timeout--) {
 1003264:	e302370f 	movw	r3, #9999	; 0x270f
 1003268:	e34f2ff7 	movt	r2, #65527	; 0xfff7
 100326c:	e5852010 	str	r2, [r5, #16]
 1003270:	ea000001 	b	100327c <fabcfg_init+0x2dc>
 1003274:	e2533001 	subs	r3, r3, #1
 1003278:	3a000005 	bcc	1003294 <fabcfg_init+0x2f4>
	return *(volatile u32 *) Addr;
 100327c:	e5954068 	ldr	r4, [r5, #104]	; 0x68
		if(emio_fast_read(FAB_CFG_EMIO_DONE)) {
 1003280:	e2144010 	ands	r4, r4, #16
 1003284:	0afffffa 	beq	1003274 <fabcfg_init+0x2d4>
	if(timeout == 0) {
 1003288:	e3530000 	cmp	r3, #0
 100328c:	0a000072 	beq	100345c <fabcfg_init+0x4bc>
			i = 0;
 1003290:	e3a04000 	mov	r4, #0
	dsb();
 1003294:	f57ff04f 	dsb	sy
 1003298:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 100329c:	e5932004 	ldr	r2, [r3, #4]
	dsb();
 10032a0:	f57ff04f 	dsb	sy
		if(test == fbcfg_dummy_tests[i]) {
 10032a4:	e7993104 	ldr	r3, [r9, r4, lsl #2]
 10032a8:	e1530002 	cmp	r3, r2
 10032ac:	0a00004e 	beq	10033ec <fabcfg_init+0x44c>
			d_printf(D_ERROR, "FabCfg: DummyTest2 value: 0x%08x - Not OK, Expect 0x%08x", test, fbcfg_dummy_tests[i]);
 10032b0:	e305157c 	movw	r1, #21884	; 0x557c
 10032b4:	e3a00004 	mov	r0, #4
 10032b8:	e3401105 	movt	r1, #261	; 0x105
 10032bc:	eb00025f 	bl	1003c40 <d_printf>
	*LocalAddr = Value;
 10032c0:	e5856010 	str	r6, [r5, #16]
	asm("nop");
 10032c4:	e320f000 	nop	{0}
	asm("nop");
 10032c8:	e320f000 	nop	{0}
	asm("nop");
 10032cc:	e320f000 	nop	{0}
	asm("nop");
 10032d0:	e320f000 	nop	{0}
	asm("nop");
 10032d4:	e320f000 	nop	{0}
	asm("nop");
 10032d8:	e320f000 	nop	{0}
	asm("nop");
 10032dc:	e320f000 	nop	{0}
	asm("nop");
 10032e0:	e320f000 	nop	{0}
 10032e4:	e3a03032 	mov	r3, #50	; 0x32
 10032e8:	ea000001 	b	10032f4 <fabcfg_init+0x354>
	for(i = 0; i < FAB_CFG_COMMIT_TIME; i++) {
 10032ec:	e2533001 	subs	r3, r3, #1
 10032f0:	0a000002 	beq	1003300 <fabcfg_init+0x360>
	return *(volatile u32 *) Addr;
 10032f4:	e5952068 	ldr	r2, [r5, #104]	; 0x68
		if(!emio_fast_read(FAB_CFG_EMIO_DONE)) {
 10032f8:	e3120010 	tst	r2, #16
 10032fc:	1afffffa 	bne	10032ec <fabcfg_init+0x34c>
	*LocalAddr = Value;
 1003300:	e3a02000 	mov	r2, #0
	while(timeout--) {
 1003304:	e302370f 	movw	r3, #9999	; 0x270f
 1003308:	e34f2ff7 	movt	r2, #65527	; 0xfff7
 100330c:	e5852010 	str	r2, [r5, #16]
 1003310:	ea000001 	b	100331c <fabcfg_init+0x37c>
 1003314:	e2533001 	subs	r3, r3, #1
 1003318:	3a000005 	bcc	1003334 <fabcfg_init+0x394>
	return *(volatile u32 *) Addr;
 100331c:	e5954068 	ldr	r4, [r5, #104]	; 0x68
		if(emio_fast_read(FAB_CFG_EMIO_DONE)) {
 1003320:	e2144010 	ands	r4, r4, #16
 1003324:	0afffffa 	beq	1003314 <fabcfg_init+0x374>
	if(timeout == 0) {
 1003328:	e3530000 	cmp	r3, #0
 100332c:	0a00004a 	beq	100345c <fabcfg_init+0x4bc>
			i = 0;
 1003330:	e3a04000 	mov	r4, #0
	dsb();
 1003334:	f57ff04f 	dsb	sy
	*LocalAddr = Value;
 1003338:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 100333c:	e5838000 	str	r8, [r3]
	dsb();
 1003340:	f57ff04f 	dsb	sy
	dsb();
 1003344:	f57ff04f 	dsb	sy
 1003348:	e5837004 	str	r7, [r3, #4]
	dsb();
 100334c:	f57ff04f 	dsb	sy
 1003350:	e5856010 	str	r6, [r5, #16]
	asm("nop");
 1003354:	e320f000 	nop	{0}
	asm("nop");
 1003358:	e320f000 	nop	{0}
	asm("nop");
 100335c:	e320f000 	nop	{0}
	asm("nop");
 1003360:	e320f000 	nop	{0}
	asm("nop");
 1003364:	e320f000 	nop	{0}
	asm("nop");
 1003368:	e320f000 	nop	{0}
	asm("nop");
 100336c:	e320f000 	nop	{0}
	asm("nop");
 1003370:	e320f000 	nop	{0}
 1003374:	e3a03032 	mov	r3, #50	; 0x32
 1003378:	ea000001 	b	1003384 <fabcfg_init+0x3e4>
	for(i = 0; i < FAB_CFG_COMMIT_TIME; i++) {
 100337c:	e2533001 	subs	r3, r3, #1
 1003380:	0a000002 	beq	1003390 <fabcfg_init+0x3f0>
	return *(volatile u32 *) Addr;
 1003384:	e5952068 	ldr	r2, [r5, #104]	; 0x68
		if(!emio_fast_read(FAB_CFG_EMIO_DONE)) {
 1003388:	e3120010 	tst	r2, #16
 100338c:	1afffffa 	bne	100337c <fabcfg_init+0x3dc>
	*LocalAddr = Value;
 1003390:	e3a02000 	mov	r2, #0
	while(timeout--) {
 1003394:	e302370f 	movw	r3, #9999	; 0x270f
 1003398:	e34f2ff7 	movt	r2, #65527	; 0xfff7
 100339c:	e5852010 	str	r2, [r5, #16]
 10033a0:	ea000001 	b	10033ac <fabcfg_init+0x40c>
 10033a4:	e2533001 	subs	r3, r3, #1
 10033a8:	3a000004 	bcc	10033c0 <fabcfg_init+0x420>
	return *(volatile u32 *) Addr;
 10033ac:	e5952068 	ldr	r2, [r5, #104]	; 0x68
		if(emio_fast_read(FAB_CFG_EMIO_DONE)) {
 10033b0:	e3120010 	tst	r2, #16
 10033b4:	0afffffa 	beq	10033a4 <fabcfg_init+0x404>
	if(timeout == 0) {
 10033b8:	e3530000 	cmp	r3, #0
 10033bc:	0a000026 	beq	100345c <fabcfg_init+0x4bc>
	for(i = 0; i < FBCFG_NUM_TEST_PATTERNS; i++) {
 10033c0:	e2844001 	add	r4, r4, #1
 10033c4:	e3540006 	cmp	r4, #6
 10033c8:	0a00000d 	beq	1003404 <fabcfg_init+0x464>
 10033cc:	e7993104 	ldr	r3, [r9, r4, lsl #2]
 10033d0:	eaffff65 	b	100316c <fabcfg_init+0x1cc>
			d_printf(D_EXINFO, "FabCfg: DummyTest1 value: 0x%08x - OK", test);
 10033d4:	e30514f0 	movw	r1, #21744	; 0x54f0
 10033d8:	e1a02003 	mov	r2, r3
 10033dc:	e3401105 	movt	r1, #261	; 0x105
 10033e0:	e3a00001 	mov	r0, #1
 10033e4:	eb000215 	bl	1003c40 <d_printf>
 10033e8:	eaffffa9 	b	1003294 <fabcfg_init+0x2f4>
			d_printf(D_EXINFO, "FabCfg: DummyTest2 value: 0x%08x - OK", test);
 10033ec:	e3051554 	movw	r1, #21844	; 0x5554
 10033f0:	e1a02003 	mov	r2, r3
 10033f4:	e3401105 	movt	r1, #261	; 0x105
 10033f8:	e3a00001 	mov	r0, #1
 10033fc:	eb00020f 	bl	1003c40 <d_printf>
 1003400:	eaffffcb 	b	1003334 <fabcfg_init+0x394>
	d_printf(D_INFO, "FabCfg: All tests passed");
 1003404:	e30515b8 	movw	r1, #21944	; 0x55b8
 1003408:	e3a00002 	mov	r0, #2
 100340c:	e3401105 	movt	r1, #261	; 0x105
 1003410:	eb00020a 	bl	1003c40 <d_printf>
	dsb();
 1003414:	f57ff04f 	dsb	sy
 1003418:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 100341c:	e593200c 	ldr	r2, [r3, #12]
	dsb();
 1003420:	f57ff04f 	dsb	sy
	dsb();
 1003424:	f57ff04f 	dsb	sy
 1003428:	e5933010 	ldr	r3, [r3, #16]
	dsb();
 100342c:	f57ff04f 	dsb	sy
	ver_uh = (version & 0xffff0000) >> 16;
 1003430:	e1a00822 	lsr	r0, r2, #16
	d_printf(D_INFO, "FabCfg: Bitstream version %d.%02d, code 0x%04x, userid 0x%08x", \
 1003434:	e30515d4 	movw	r1, #21972	; 0x55d4
 1003438:	e58d3004 	str	r3, [sp, #4]
 100343c:	e3401105 	movt	r1, #261	; 0x105
 1003440:	e6ef3072 	uxtb	r3, r2
 1003444:	e58d0000 	str	r0, [sp]
 1003448:	e7e72452 	ubfx	r2, r2, #8, #8
 100344c:	e3a00002 	mov	r0, #2
 1003450:	eb0001fa 	bl	1003c40 <d_printf>
}
 1003454:	e28dd00c 	add	sp, sp, #12
 1003458:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		d_printf(D_ERROR, "FabCfg: Timeout waiting for fabric to respond to COMMIT");
 100345c:	e3051428 	movw	r1, #21544	; 0x5428
 1003460:	e3a00004 	mov	r0, #4
 1003464:	e3401105 	movt	r1, #261	; 0x105
 1003468:	eb0001f4 	bl	1003c40 <d_printf>
		exit(-1);
 100346c:	e3e00000 	mvn	r0, #0
 1003470:	fa0023b8 	blx	100c358 <exit>
 1003474:	ebfffec2 	bl	1002f84 <fabcfg_fastcfg_wait.part.2>
		d_printf(D_ERROR, "FabCfg: Magic value: 0x%08x - Not OK, Expect 0x%08x", magic, FAB_CFG_MAGIC_VALUE);
 1003478:	e30514bc 	movw	r1, #21692	; 0x54bc
 100347c:	e3a00004 	mov	r0, #4
 1003480:	e3401105 	movt	r1, #261	; 0x105
 1003484:	eb0001ed 	bl	1003c40 <d_printf>
		exit(-1);
 1003488:	e3e00000 	mvn	r0, #0
 100348c:	fa0023b1 	blx	100c358 <exit>
 1003490:	0105e56c 	.word	0x0105e56c

01003494 <fabcfg_read>:
	dsb();
 1003494:	f57ff04f 	dsb	sy
	reg &= FAB_CFG_ADDR_MASK;
 1003498:	e7eb0050 	ubfx	r0, r0, #0, #12
	res = Xil_In32(AXI_CFG_BRAM_BASE_ADDRESS + (reg * 4));
 100349c:	e2800201 	add	r0, r0, #268435456	; 0x10000000
 10034a0:	e1a00100 	lsl	r0, r0, #2
 10034a4:	e5900000 	ldr	r0, [r0]
	dsb();
 10034a8:	f57ff04f 	dsb	sy
}
 10034ac:	e12fff1e 	bx	lr

010034b0 <fabcfg_write>:
	dsb();
 10034b0:	f57ff04f 	dsb	sy
	reg &= FAB_CFG_ADDR_MASK;
 10034b4:	e7eb0050 	ubfx	r0, r0, #0, #12
	Xil_Out32(AXI_CFG_BRAM_BASE_ADDRESS + (reg * 4), data);
 10034b8:	e2800201 	add	r0, r0, #268435456	; 0x10000000
 10034bc:	e1a00100 	lsl	r0, r0, #2
	*LocalAddr = Value;
 10034c0:	e5801000 	str	r1, [r0]
	dsb();
 10034c4:	f57ff04f 	dsb	sy
}
 10034c8:	e12fff1e 	bx	lr

010034cc <fabcfg_commit>:
 10034cc:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10034d0:	e3a02008 	mov	r2, #8
 10034d4:	e34e3000 	movt	r3, #57344	; 0xe000
 10034d8:	e34f2ff7 	movt	r2, #65527	; 0xfff7
 10034dc:	e5832010 	str	r2, [r3, #16]
	asm("nop");
 10034e0:	e320f000 	nop	{0}
	asm("nop");
 10034e4:	e320f000 	nop	{0}
	asm("nop");
 10034e8:	e320f000 	nop	{0}
	asm("nop");
 10034ec:	e320f000 	nop	{0}
	asm("nop");
 10034f0:	e320f000 	nop	{0}
	asm("nop");
 10034f4:	e320f000 	nop	{0}
	asm("nop");
 10034f8:	e320f000 	nop	{0}
	asm("nop");
 10034fc:	e320f000 	nop	{0}
 1003500:	e3a02032 	mov	r2, #50	; 0x32
 1003504:	ea000001 	b	1003510 <fabcfg_commit+0x44>
	for(i = 0; i < FAB_CFG_COMMIT_TIME; i++) {
 1003508:	e2522001 	subs	r2, r2, #1
 100350c:	0a000002 	beq	100351c <fabcfg_commit+0x50>
	return *(volatile u32 *) Addr;
 1003510:	e5931068 	ldr	r1, [r3, #104]	; 0x68
		if(!emio_fast_read(FAB_CFG_EMIO_DONE)) {
 1003514:	e3110010 	tst	r1, #16
 1003518:	1afffffa 	bne	1003508 <fabcfg_commit+0x3c>
	*LocalAddr = Value;
 100351c:	e3a02a0a 	mov	r2, #40960	; 0xa000
 1003520:	e3a01000 	mov	r1, #0
 1003524:	e34e2000 	movt	r2, #57344	; 0xe000
 1003528:	e34f1ff7 	movt	r1, #65527	; 0xfff7
	while(timeout--) {
 100352c:	e302370f 	movw	r3, #9999	; 0x270f
	return *(volatile u32 *) Addr;
 1003530:	e1a00002 	mov	r0, r2
	*LocalAddr = Value;
 1003534:	e5821010 	str	r1, [r2, #16]
 1003538:	ea000001 	b	1003544 <fabcfg_commit+0x78>
 100353c:	e2533001 	subs	r3, r3, #1
 1003540:	312fff1e 	bxcc	lr
	return *(volatile u32 *) Addr;
 1003544:	e5902068 	ldr	r2, [r0, #104]	; 0x68
		if(emio_fast_read(FAB_CFG_EMIO_DONE)) {
 1003548:	e3120010 	tst	r2, #16
 100354c:	0afffffa 	beq	100353c <fabcfg_commit+0x70>
	if(timeout == 0) {
 1003550:	e3530000 	cmp	r3, #0
 1003554:	112fff1e 	bxne	lr
{
 1003558:	e92d4010 	push	{r4, lr}
 100355c:	ebfffe88 	bl	1002f84 <fabcfg_fastcfg_wait.part.2>

01003560 <fabcfg_fastcfg_start>:
	*LocalAddr = Value;
 1003560:	e3a01a0a 	mov	r1, #40960	; 0xa000
 1003564:	e3a03008 	mov	r3, #8
 1003568:	e34e1000 	movt	r1, #57344	; 0xe000
 100356c:	e34f3ff7 	movt	r3, #65527	; 0xfff7
 1003570:	e5813010 	str	r3, [r1, #16]
	asm("nop");
 1003574:	e320f000 	nop	{0}
	asm("nop");
 1003578:	e320f000 	nop	{0}
	asm("nop");
 100357c:	e320f000 	nop	{0}
	asm("nop");
 1003580:	e320f000 	nop	{0}
	asm("nop");
 1003584:	e320f000 	nop	{0}
	asm("nop");
 1003588:	e320f000 	nop	{0}
	asm("nop");
 100358c:	e320f000 	nop	{0}
	asm("nop");
 1003590:	e320f000 	nop	{0}
 1003594:	e3a03032 	mov	r3, #50	; 0x32
 1003598:	ea000001 	b	10035a4 <fabcfg_fastcfg_start+0x44>
	for(i = 0; i < FAB_CFG_COMMIT_TIME; i++) {
 100359c:	e2533001 	subs	r3, r3, #1
 10035a0:	0a000002 	beq	10035b0 <fabcfg_fastcfg_start+0x50>
	return *(volatile u32 *) Addr;
 10035a4:	e5912068 	ldr	r2, [r1, #104]	; 0x68
		if(!emio_fast_read(FAB_CFG_EMIO_DONE)) {
 10035a8:	e3120010 	tst	r2, #16
 10035ac:	1afffffa 	bne	100359c <fabcfg_fastcfg_start+0x3c>
	*LocalAddr = Value;
 10035b0:	e3a03a0a 	mov	r3, #40960	; 0xa000
 10035b4:	e3a02000 	mov	r2, #0
 10035b8:	e34e3000 	movt	r3, #57344	; 0xe000
 10035bc:	e34f2ff7 	movt	r2, #65527	; 0xfff7
 10035c0:	e5832010 	str	r2, [r3, #16]
}
 10035c4:	e12fff1e 	bx	lr

010035c8 <fabcfg_fastcfg_wait>:
	return *(volatile u32 *) Addr;
 10035c8:	e3a01a0a 	mov	r1, #40960	; 0xa000
	while(timeout--) {
 10035cc:	e302370f 	movw	r3, #9999	; 0x270f
 10035d0:	e34e1000 	movt	r1, #57344	; 0xe000
 10035d4:	ea000001 	b	10035e0 <fabcfg_fastcfg_wait+0x18>
 10035d8:	e2533001 	subs	r3, r3, #1
 10035dc:	312fff1e 	bxcc	lr
 10035e0:	e5912068 	ldr	r2, [r1, #104]	; 0x68
		if(emio_fast_read(FAB_CFG_EMIO_DONE)) {
 10035e4:	e3120010 	tst	r2, #16
 10035e8:	0afffffa 	beq	10035d8 <fabcfg_fastcfg_wait+0x10>
	if(timeout == 0) {
 10035ec:	e3530000 	cmp	r3, #0
 10035f0:	112fff1e 	bxne	lr
{
 10035f4:	e92d4010 	push	{r4, lr}
 10035f8:	ebfffe61 	bl	1002f84 <fabcfg_fastcfg_wait.part.2>
 10035fc:	00000000 	andeq	r0, r0, r0

01003600 <irq_xscutimer>:
 */
volatile void irq_xscutimer(void *callback)
{
	XScuTimer *timer = (XScuTimer *) callback;

	if(XScuTimer_IsExpired(timer)) {
 1003600:	e5903004 	ldr	r3, [r0, #4]
 1003604:	e593300c 	ldr	r3, [r3, #12]
 1003608:	e3130001 	tst	r3, #1
		g_hal.g_timer_overflow++;
 100360c:	130e3548 	movwne	r3, #58696	; 0xe548
 1003610:	13403105 	movtne	r3, #261	; 0x105
 1003614:	1593204c 	ldrne	r2, [r3, #76]	; 0x4c
 1003618:	12822001 	addne	r2, r2, #1
 100361c:	1583204c 	strne	r2, [r3, #76]	; 0x4c
	}
}
 1003620:	e12fff1e 	bx	lr

01003624 <d_printf.constprop.5>:
 * @param	...			Varadic args
 *
 * @note	For formats besides D_RAW, this function appends \r\n to all outputs and prints info/warn/error code and
 * 			optionally prints the system timer.
 */
void d_printf(int debug_code, char *fmt, ...)
 1003624:	e92d000e 	push	{r1, r2, r3}
			case D_EXINFO:
				print("[--] ");							// dull white text (default)
				break;

			case D_INFO:
				print("\033[0;97m[ii] "); 				// bright white text
 1003628:	e3050614 	movw	r0, #22036	; 0x5614
void d_printf(int debug_code, char *fmt, ...)
 100362c:	e92d40d0 	push	{r4, r6, r7, lr}
 1003630:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 1003634:	e24dd01c 	sub	sp, sp, #28
				print("\033[0;97m[ii] "); 				// bright white text
 1003638:	e3400105 	movt	r0, #261	; 0x105
 100363c:	eb001b6b 	bl	100a3f0 <print>
				print("\033[97;41m[EE]\033[0;91m ");	// red text
				break;
		}

#if DBG_PRINT_TIMES == 1
		if(g_hal.g_timer_have_init) {
 1003640:	e30e3548 	movw	r3, #58696	; 0xe548
 1003644:	e3403105 	movt	r3, #261	; 0x105
 1003648:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 100364c:	e3540000 	cmp	r4, #0
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
			sec = total_usec / 1000000;
			usec = total_usec % 1000000;
		} else {
			sec = 0;
			usec = 0;
 1003650:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 1003654:	0a00001b 	beq	10036c8 <d_printf.constprop.5+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1003658:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100365c:	eddf3b37 	vldr	d19, [pc, #220]	; 1003740 <d_printf.constprop.5+0x11c>
 1003660:	eddf2b38 	vldr	d18, [pc, #224]	; 1003748 <d_printf.constprop.5+0x124>
 1003664:	e5922004 	ldr	r2, [r2, #4]
 1003668:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 100366c:	e1e02002 	mvn	r2, r2
 1003670:	ee073a90 	vmov	s15, r3
 1003674:	eef80b67 	vcvt.f64.u32	d16, s15
 1003678:	ee072a90 	vmov	s15, r2
 100367c:	eef81b67 	vcvt.f64.u32	d17, s15
 1003680:	ee600ba3 	vmul.f64	d16, d16, d19
 1003684:	ee410ba2 	vmla.f64	d16, d17, d18
 1003688:	ec510b30 	vmov	r0, r1, d16
 100368c:	fa0022db 	blx	100c200 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 1003690:	e3042240 	movw	r2, #16960	; 0x4240
 1003694:	e3a03000 	mov	r3, #0
 1003698:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100369c:	e1a06000 	mov	r6, r0
 10036a0:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 10036a4:	fa0022b9 	blx	100c190 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 10036a8:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 10036ac:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 10036b0:	e340200f 	movt	r2, #15
 10036b4:	e3a03000 	mov	r3, #0
 10036b8:	e1a00006 	mov	r0, r6
 10036bc:	e1a01007 	mov	r1, r7
 10036c0:	fa0022b2 	blx	100c190 <__aeabi_uldivmod>
 10036c4:	e1a03002 	mov	r3, r2
		}

		if(debug_code != D_RAW) {
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 10036c8:	e3052624 	movw	r2, #22052	; 0x5624
 10036cc:	e58d3000 	str	r3, [sp]
 10036d0:	e3402105 	movt	r2, #261	; 0x105
 10036d4:	e1a03004 	mov	r3, r4
 10036d8:	e3a01a01 	mov	r1, #4096	; 0x1000
 10036dc:	e28d000c 	add	r0, sp, #12
 10036e0:	fa002a63 	blx	100e074 <snprintf>
			print(time_buffer);
 10036e4:	e28d000c 	add	r0, sp, #12
 10036e8:	eb001b40 	bl	100a3f0 <print>
		}
#endif

		va_list args;
		va_start(args, fmt);
 10036ec:	e28dca01 	add	ip, sp, #4096	; 0x1000

		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10036f0:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 10036f4:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10036f8:	e282202c 	add	r2, r2, #44	; 0x2c
 10036fc:	e1a0300c 	mov	r3, ip
 1003700:	e5922000 	ldr	r2, [r2]
 1003704:	e3a01a01 	mov	r1, #4096	; 0x1000
 1003708:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 100370c:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003710:	fa0033c6 	blx	1010630 <vsnprintf>
		print(buffer);
 1003714:	e28d0018 	add	r0, sp, #24
 1003718:	eb001b34 	bl	100a3f0 <print>

		if(debug_code != D_RAW) {
			print("\033[m\r\n");
 100371c:	e3050630 	movw	r0, #22064	; 0x5630
 1003720:	e3400105 	movt	r0, #261	; 0x105
 1003724:	eb001b31 	bl	100a3f0 <print>
		}

		va_end(args);
	}
}
 1003728:	e28dda01 	add	sp, sp, #4096	; 0x1000
 100372c:	e28dd01c 	add	sp, sp, #28
 1003730:	e8bd40d0 	pop	{r4, r6, r7, lr}
 1003734:	e28dd00c 	add	sp, sp, #12
 1003738:	e12fff1e 	bx	lr
 100373c:	e320f000 	nop	{0}
 1003740:	a17f0000 	.word	0xa17f0000
 1003744:	41689374 	.word	0x41689374
 1003748:	a17f0000 	.word	0xa17f0000
 100374c:	3f689374 	.word	0x3f689374

01003750 <d_printf.constprop.6>:
void d_printf(int debug_code, char *fmt, ...)
 1003750:	e92d000e 	push	{r1, r2, r3}
				print("[--] ");							// dull white text (default)
 1003754:	e3050638 	movw	r0, #22072	; 0x5638
void d_printf(int debug_code, char *fmt, ...)
 1003758:	e92d40d0 	push	{r4, r6, r7, lr}
 100375c:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 1003760:	e24dd01c 	sub	sp, sp, #28
				print("[--] ");							// dull white text (default)
 1003764:	e3400105 	movt	r0, #261	; 0x105
 1003768:	eb001b20 	bl	100a3f0 <print>
		if(g_hal.g_timer_have_init) {
 100376c:	e30e3548 	movw	r3, #58696	; 0xe548
 1003770:	e3403105 	movt	r3, #261	; 0x105
 1003774:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 1003778:	e3540000 	cmp	r4, #0
			usec = 0;
 100377c:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 1003780:	0a00001b 	beq	10037f4 <d_printf.constprop.6+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1003784:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1003788:	eddf3b36 	vldr	d19, [pc, #216]	; 1003868 <d_printf.constprop.6+0x118>
 100378c:	eddf2b37 	vldr	d18, [pc, #220]	; 1003870 <d_printf.constprop.6+0x120>
 1003790:	e5922004 	ldr	r2, [r2, #4]
 1003794:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1003798:	e1e02002 	mvn	r2, r2
 100379c:	ee073a90 	vmov	s15, r3
 10037a0:	eef80b67 	vcvt.f64.u32	d16, s15
 10037a4:	ee072a90 	vmov	s15, r2
 10037a8:	eef81b67 	vcvt.f64.u32	d17, s15
 10037ac:	ee600ba3 	vmul.f64	d16, d16, d19
 10037b0:	ee410ba2 	vmla.f64	d16, d17, d18
 10037b4:	ec510b30 	vmov	r0, r1, d16
 10037b8:	fa002290 	blx	100c200 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 10037bc:	e3042240 	movw	r2, #16960	; 0x4240
 10037c0:	e3a03000 	mov	r3, #0
 10037c4:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 10037c8:	e1a06000 	mov	r6, r0
 10037cc:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 10037d0:	fa00226e 	blx	100c190 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 10037d4:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 10037d8:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 10037dc:	e340200f 	movt	r2, #15
 10037e0:	e3a03000 	mov	r3, #0
 10037e4:	e1a00006 	mov	r0, r6
 10037e8:	e1a01007 	mov	r1, r7
 10037ec:	fa002267 	blx	100c190 <__aeabi_uldivmod>
 10037f0:	e1a03002 	mov	r3, r2
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 10037f4:	e3052624 	movw	r2, #22052	; 0x5624
 10037f8:	e58d3000 	str	r3, [sp]
 10037fc:	e3402105 	movt	r2, #261	; 0x105
 1003800:	e1a03004 	mov	r3, r4
 1003804:	e3a01a01 	mov	r1, #4096	; 0x1000
 1003808:	e28d000c 	add	r0, sp, #12
 100380c:	fa002a18 	blx	100e074 <snprintf>
			print(time_buffer);
 1003810:	e28d000c 	add	r0, sp, #12
 1003814:	eb001af5 	bl	100a3f0 <print>
		va_start(args, fmt);
 1003818:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100381c:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1003820:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003824:	e282202c 	add	r2, r2, #44	; 0x2c
 1003828:	e1a0300c 	mov	r3, ip
 100382c:	e5922000 	ldr	r2, [r2]
 1003830:	e3a01a01 	mov	r1, #4096	; 0x1000
 1003834:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 1003838:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100383c:	fa00337b 	blx	1010630 <vsnprintf>
		print(buffer);
 1003840:	e28d0018 	add	r0, sp, #24
 1003844:	eb001ae9 	bl	100a3f0 <print>
			print("\033[m\r\n");
 1003848:	e3050630 	movw	r0, #22064	; 0x5630
 100384c:	e3400105 	movt	r0, #261	; 0x105
 1003850:	eb001ae6 	bl	100a3f0 <print>
}
 1003854:	e28dda01 	add	sp, sp, #4096	; 0x1000
 1003858:	e28dd01c 	add	sp, sp, #28
 100385c:	e8bd40d0 	pop	{r4, r6, r7, lr}
 1003860:	e28dd00c 	add	sp, sp, #12
 1003864:	e12fff1e 	bx	lr
 1003868:	a17f0000 	.word	0xa17f0000
 100386c:	41689374 	.word	0x41689374
 1003870:	a17f0000 	.word	0xa17f0000
 1003874:	3f689374 	.word	0x3f689374

01003878 <d_printf.constprop.7>:
void d_printf(int debug_code, char *fmt, ...)
 1003878:	e92d000e 	push	{r1, r2, r3}
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 100387c:	e3050640 	movw	r0, #22080	; 0x5640
void d_printf(int debug_code, char *fmt, ...)
 1003880:	e92d40d0 	push	{r4, r6, r7, lr}
 1003884:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 1003888:	e24dd01c 	sub	sp, sp, #28
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 100388c:	e3400105 	movt	r0, #261	; 0x105
 1003890:	eb001ad6 	bl	100a3f0 <print>
		if(g_hal.g_timer_have_init) {
 1003894:	e30e3548 	movw	r3, #58696	; 0xe548
 1003898:	e3403105 	movt	r3, #261	; 0x105
 100389c:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 10038a0:	e3540000 	cmp	r4, #0
			usec = 0;
 10038a4:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 10038a8:	0a00001b 	beq	100391c <d_printf.constprop.7+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10038ac:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 10038b0:	eddf3b36 	vldr	d19, [pc, #216]	; 1003990 <d_printf.constprop.7+0x118>
 10038b4:	eddf2b37 	vldr	d18, [pc, #220]	; 1003998 <d_printf.constprop.7+0x120>
 10038b8:	e5922004 	ldr	r2, [r2, #4]
 10038bc:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 10038c0:	e1e02002 	mvn	r2, r2
 10038c4:	ee073a90 	vmov	s15, r3
 10038c8:	eef80b67 	vcvt.f64.u32	d16, s15
 10038cc:	ee072a90 	vmov	s15, r2
 10038d0:	eef81b67 	vcvt.f64.u32	d17, s15
 10038d4:	ee600ba3 	vmul.f64	d16, d16, d19
 10038d8:	ee410ba2 	vmla.f64	d16, d17, d18
 10038dc:	ec510b30 	vmov	r0, r1, d16
 10038e0:	fa002246 	blx	100c200 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 10038e4:	e3042240 	movw	r2, #16960	; 0x4240
 10038e8:	e3a03000 	mov	r3, #0
 10038ec:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 10038f0:	e1a06000 	mov	r6, r0
 10038f4:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 10038f8:	fa002224 	blx	100c190 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 10038fc:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1003900:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 1003904:	e340200f 	movt	r2, #15
 1003908:	e3a03000 	mov	r3, #0
 100390c:	e1a00006 	mov	r0, r6
 1003910:	e1a01007 	mov	r1, r7
 1003914:	fa00221d 	blx	100c190 <__aeabi_uldivmod>
 1003918:	e1a03002 	mov	r3, r2
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 100391c:	e3052624 	movw	r2, #22052	; 0x5624
 1003920:	e58d3000 	str	r3, [sp]
 1003924:	e3402105 	movt	r2, #261	; 0x105
 1003928:	e1a03004 	mov	r3, r4
 100392c:	e3a01a01 	mov	r1, #4096	; 0x1000
 1003930:	e28d000c 	add	r0, sp, #12
 1003934:	fa0029ce 	blx	100e074 <snprintf>
			print(time_buffer);
 1003938:	e28d000c 	add	r0, sp, #12
 100393c:	eb001aab 	bl	100a3f0 <print>
		va_start(args, fmt);
 1003940:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003944:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1003948:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 100394c:	e282202c 	add	r2, r2, #44	; 0x2c
 1003950:	e1a0300c 	mov	r3, ip
 1003954:	e5922000 	ldr	r2, [r2]
 1003958:	e3a01a01 	mov	r1, #4096	; 0x1000
 100395c:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 1003960:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003964:	fa003331 	blx	1010630 <vsnprintf>
		print(buffer);
 1003968:	e28d0018 	add	r0, sp, #24
 100396c:	eb001a9f 	bl	100a3f0 <print>
			print("\033[m\r\n");
 1003970:	e3050630 	movw	r0, #22064	; 0x5630
 1003974:	e3400105 	movt	r0, #261	; 0x105
 1003978:	eb001a9c 	bl	100a3f0 <print>
}
 100397c:	e28dda01 	add	sp, sp, #4096	; 0x1000
 1003980:	e28dd01c 	add	sp, sp, #28
 1003984:	e8bd40d0 	pop	{r4, r6, r7, lr}
 1003988:	e28dd00c 	add	sp, sp, #12
 100398c:	e12fff1e 	bx	lr
 1003990:	a17f0000 	.word	0xa17f0000
 1003994:	41689374 	.word	0x41689374
 1003998:	a17f0000 	.word	0xa17f0000
 100399c:	3f689374 	.word	0x3f689374

010039a0 <d_read_timing.part.3>:
 *
 * @param	Timer index (0-15)
 *
 * @return	64-bit counter value
 */
uint64_t d_read_timing(int index)
 10039a0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
{
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10039a4:	e30001ca 	movw	r0, #458	; 0x1ca
uint64_t d_read_timing(int index)
 10039a8:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10039ac:	e3053658 	movw	r3, #22104	; 0x5658
 10039b0:	e3052668 	movw	r2, #22120	; 0x5668
 10039b4:	e3041e60 	movw	r1, #20064	; 0x4e60
 10039b8:	e58d0000 	str	r0, [sp]
 10039bc:	e3403105 	movt	r3, #261	; 0x105
 10039c0:	e3a00004 	mov	r0, #4
 10039c4:	e3402105 	movt	r2, #261	; 0x105
 10039c8:	e3401105 	movt	r1, #261	; 0x105
 10039cc:	ebffffa9 	bl	1003878 <d_printf.constprop.7>
 10039d0:	e3e00062 	mvn	r0, #98	; 0x62
 10039d4:	fa00225f 	blx	100c358 <exit>

010039d8 <d_xilinx_assert>:
/**
 * Xilinx assert handler.
 */
void d_xilinx_assert(const char8 *file, s32 line)
{
	d_printf(D_ERROR, "Assert failed at line %d of file `%s'\r\n", line, file);
 10039d8:	e1a02001 	mov	r2, r1
 10039dc:	e3051684 	movw	r1, #22148	; 0x5684
 10039e0:	e1a03000 	mov	r3, r0
 10039e4:	e3401105 	movt	r1, #261	; 0x105
 10039e8:	e3a00004 	mov	r0, #4
 10039ec:	eaffffa1 	b	1003878 <d_printf.constprop.7>

010039f0 <bogo_calibrate>:
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 10039f0:	e30516ac 	movw	r1, #22188	; 0x56ac
{
 10039f4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 10039f8:	e3401105 	movt	r1, #261	; 0x105
{
 10039fc:	ed2d8b02 	vpush	{d8}
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1003a00:	e30e6548 	movw	r6, #58696	; 0xe548
{
 1003a04:	e24dd024 	sub	sp, sp, #36	; 0x24
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1003a08:	e3a00001 	mov	r0, #1
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1003a0c:	e3406105 	movt	r6, #261	; 0x105
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1003a10:	ebffff4e 	bl	1003750 <d_printf.constprop.6>
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1003a14:	e3a03002 	mov	r3, #2
 1003a18:	e596a014 	ldr	sl, [r6, #20]
 1003a1c:	e58d3010 	str	r3, [sp, #16]
 1003a20:	e3a03000 	mov	r3, #0
 1003a24:	e3443020 	movt	r3, #16416	; 0x4020
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1003a28:	ed9f8a5c 	vldr	s16, [pc, #368]	; 1003ba0 <bogo_calibrate+0x1b0>
	uint64_t timing_total = 0;
 1003a2c:	e3a0b000 	mov	fp, #0
 1003a30:	e28aa004 	add	sl, sl, #4
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1003a34:	ee073a90 	vmov	s15, r3
	uint64_t timing_total = 0;
 1003a38:	e1a0200b 	mov	r2, fp
	while(iters--) {
 1003a3c:	e3e08000 	mvn	r8, #0
 1003a40:	e3e09000 	mvn	r9, #0
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1003a44:	e5863158 	str	r3, [r6, #344]	; 0x158
 1003a48:	e59a7000 	ldr	r7, [sl]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1003a4c:	ee687a27 	vmul.f32	s15, s16, s15
 1003a50:	e58d2018 	str	r2, [sp, #24]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1003a54:	e3770c01 	cmn	r7, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003a58:	e1e07007 	mvn	r7, r7
		msb = g_hal.g_timer_overflow;
 1003a5c:	9596304c 	ldrls	r3, [r6, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 1003a60:	e5867058 	str	r7, [r6, #88]	; 0x58
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1003a64:	ee170a90 	vmov	r0, s15
		msb = g_hal.g_timer_overflow;
 1003a68:	958d301c 	strls	r3, [sp, #28]
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003a6c:	e59d301c 	ldr	r3, [sp, #28]
	g_hal.timers[index] = timer_value;
 1003a70:	e586305c 	str	r3, [r6, #92]	; 0x5c
 1003a74:	e58d3014 	str	r3, [sp, #20]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1003a78:	fa0021d0 	blx	100c1c0 <__aeabi_f2ulz>
	while(iters--) {
 1003a7c:	e2504001 	subs	r4, r0, #1
 1003a80:	e59d2018 	ldr	r2, [sp, #24]
 1003a84:	e2c15000 	sbc	r5, r1, #0
 1003a88:	e1903001 	orrs	r3, r0, r1
 1003a8c:	e59d3014 	ldr	r3, [sp, #20]
 1003a90:	0a000009 	beq	1003abc <bogo_calibrate+0xcc>
		__asm__("nop");
 1003a94:	e320f000 	nop	{0}
	while(iters--) {
 1003a98:	e2544001 	subs	r4, r4, #1
 1003a9c:	e2c55000 	sbc	r5, r5, #0
 1003aa0:	e1550009 	cmp	r5, r9
 1003aa4:	01540008 	cmpeq	r4, r8
 1003aa8:	1afffff9 	bne	1003a94 <bogo_calibrate+0xa4>
 1003aac:	e596a014 	ldr	sl, [r6, #20]
 1003ab0:	e5967058 	ldr	r7, [r6, #88]	; 0x58
 1003ab4:	e596305c 	ldr	r3, [r6, #92]	; 0x5c
 1003ab8:	e28aa004 	add	sl, sl, #4
 1003abc:	e59a1000 	ldr	r1, [sl]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1003ac0:	e3710c01 	cmn	r1, #256	; 0x100
 1003ac4:	8a00000e 	bhi	1003b04 <bogo_calibrate+0x114>
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003ac8:	e1e01001 	mvn	r1, r1
		msb = g_hal.g_timer_overflow;
 1003acc:	e596004c 	ldr	r0, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003ad0:	e0517007 	subs	r7, r1, r7
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003ad4:	e59d1010 	ldr	r1, [sp, #16]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003ad8:	e58670d8 	str	r7, [r6, #216]	; 0xd8
 1003adc:	e0c03003 	sbc	r3, r0, r3
		timing_total += d_read_timing(0);
 1003ae0:	e09bb007 	adds	fp, fp, r7
 1003ae4:	e0a22003 	adc	r2, r2, r3
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003ae8:	e3510001 	cmp	r1, #1
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003aec:	e58630dc 	str	r3, [r6, #220]	; 0xdc
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003af0:	0a00000e 	beq	1003b30 <bogo_calibrate+0x140>
 1003af4:	e3a03001 	mov	r3, #1
 1003af8:	edd67a56 	vldr	s15, [r6, #344]	; 0x158
 1003afc:	e58d3010 	str	r3, [sp, #16]
 1003b00:	eaffffd0 	b	1003a48 <bogo_calibrate+0x58>
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003b04:	e1e01001 	mvn	r1, r1
 1003b08:	e3a00000 	mov	r0, #0
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003b0c:	e0517007 	subs	r7, r1, r7
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003b10:	e59d1010 	ldr	r1, [sp, #16]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003b14:	e0c03003 	sbc	r3, r0, r3
		timing_total += d_read_timing(0);
 1003b18:	e09bb007 	adds	fp, fp, r7
 1003b1c:	e0a22003 	adc	r2, r2, r3
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003b20:	e58670d8 	str	r7, [r6, #216]	; 0xd8
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003b24:	e3510001 	cmp	r1, #1
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003b28:	e58630dc 	str	r3, [r6, #220]	; 0xdc
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003b2c:	1afffff0 	bne	1003af4 <bogo_calibrate+0x104>
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 1003b30:	e1a0000b 	mov	r0, fp
 1003b34:	e1a01002 	mov	r1, r2
 1003b38:	fa0020f2 	blx	100bf08 <__aeabi_ul2d>
 1003b3c:	eddf0b15 	vldr	d16, [pc, #84]	; 1003b98 <bogo_calibrate+0x1a8>
 1003b40:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1003b44:	e30516cc 	movw	r1, #22220	; 0x56cc
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1003b48:	ed9f6a15 	vldr	s12, [pc, #84]	; 1003ba4 <bogo_calibrate+0x1b4>
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1003b4c:	e3401105 	movt	r1, #261	; 0x105
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1003b50:	eeb07a04 	vmov.f32	s14, #4	; 0x40200000  2.5
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1003b54:	e3a00002 	mov	r0, #2
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 1003b58:	ee610ba0 	vmul.f64	d16, d17, d16
 1003b5c:	eef77be0 	vcvt.f32.f64	s15, d16
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1003b60:	eec66a27 	vdiv.f32	s13, s12, s15
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1003b64:	eef70ae7 	vcvt.f64.f32	d16, s15
 1003b68:	edcd0b00 	vstr	d16, [sp]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1003b6c:	ee667a87 	vmul.f32	s15, s13, s14
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1003b70:	eef70ae6 	vcvt.f64.f32	d16, s13
 1003b74:	eef71ae7 	vcvt.f64.f32	d17, s15
 1003b78:	edcd0b02 	vstr	d16, [sp, #8]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1003b7c:	edc67a56 	vstr	s15, [r6, #344]	; 0x158
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1003b80:	ec532b31 	vmov	r2, r3, d17
 1003b84:	ebfffea6 	bl	1003624 <d_printf.constprop.5>
}
 1003b88:	e28dd024 	add	sp, sp, #36	; 0x24
 1003b8c:	ecbd8b02 	vpop	{d8}
 1003b90:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1003b94:	e320f000 	nop	{0}
 1003b98:	a17f0000 	.word	0xa17f0000
 1003b9c:	3f689374 	.word	0x3f689374
 1003ba0:	47c35000 	.word	0x47c35000
 1003ba4:	48435000 	.word	0x48435000

01003ba8 <bogo_delay>:
{
 1003ba8:	e92d4030 	push	{r4, r5, lr}
 1003bac:	e24dd00c 	sub	sp, sp, #12
 1003bb0:	e58d0004 	str	r0, [sp, #4]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1003bb4:	e30e3548 	movw	r3, #58696	; 0xe548
 1003bb8:	e3403105 	movt	r3, #261	; 0x105
 1003bbc:	eddd7a01 	vldr	s15, [sp, #4]
 1003bc0:	ed937a56 	vldr	s14, [r3, #344]	; 0x158
 1003bc4:	eef87a67 	vcvt.f32.u32	s15, s15
 1003bc8:	ee677a87 	vmul.f32	s15, s15, s14
 1003bcc:	ee170a90 	vmov	r0, s15
 1003bd0:	fa00217a 	blx	100c1c0 <__aeabi_f2ulz>
	while(iters--) {
 1003bd4:	e2504001 	subs	r4, r0, #1
 1003bd8:	e2c15000 	sbc	r5, r1, #0
 1003bdc:	e1903001 	orrs	r3, r0, r1
 1003be0:	0a000007 	beq	1003c04 <bogo_delay+0x5c>
 1003be4:	e3e02000 	mvn	r2, #0
 1003be8:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 1003bec:	e320f000 	nop	{0}
	while(iters--) {
 1003bf0:	e2544001 	subs	r4, r4, #1
 1003bf4:	e2c55000 	sbc	r5, r5, #0
 1003bf8:	e1550003 	cmp	r5, r3
 1003bfc:	01540002 	cmpeq	r4, r2
 1003c00:	1afffff9 	bne	1003bec <bogo_delay+0x44>
}
 1003c04:	e28dd00c 	add	sp, sp, #12
 1003c08:	e8bd8030 	pop	{r4, r5, pc}

01003c0c <gpio_led_write>:
	enable = !!(enable);
 1003c0c:	e2912000 	adds	r2, r1, #0
 1003c10:	13a02001 	movne	r2, #1
	switch(index) {
 1003c14:	e3500000 	cmp	r0, #0
 1003c18:	0a000004 	beq	1003c30 <gpio_led_write+0x24>
 1003c1c:	e3500001 	cmp	r0, #1
 1003c20:	112fff1e 	bxne	lr
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, enable);
 1003c24:	e3a01025 	mov	r1, #37	; 0x25
 1003c28:	e59f000c 	ldr	r0, [pc, #12]	; 1003c3c <gpio_led_write+0x30>
 1003c2c:	ea001143 	b	1008140 <XGpioPs_WritePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, enable);
 1003c30:	e3a01009 	mov	r1, #9
 1003c34:	e59f0000 	ldr	r0, [pc]	; 1003c3c <gpio_led_write+0x30>
 1003c38:	ea001140 	b	1008140 <XGpioPs_WritePin>
 1003c3c:	0105e56c 	.word	0x0105e56c

01003c40 <d_printf>:
{
 1003c40:	e92d000e 	push	{r1, r2, r3}
 1003c44:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 1003c48:	e2504000 	subs	r4, r0, #0
{
 1003c4c:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 1003c50:	e24dd018 	sub	sp, sp, #24
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 1003c54:	ba00003a 	blt	1003d44 <d_printf+0x104>
		switch(debug_code) {
 1003c58:	e2443001 	sub	r3, r4, #1
 1003c5c:	e3530003 	cmp	r3, #3
 1003c60:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 1003c64:	ea000006 	b	1003c84 <d_printf+0x44>
 1003c68:	01003dbc 	.word	0x01003dbc
 1003c6c:	01003dcc 	.word	0x01003dcc
 1003c70:	01003ddc 	.word	0x01003ddc
 1003c74:	01003c78 	.word	0x01003c78
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 1003c78:	e3050640 	movw	r0, #22080	; 0x5640
 1003c7c:	e3400105 	movt	r0, #261	; 0x105
 1003c80:	eb0019da 	bl	100a3f0 <print>
		if(g_hal.g_timer_have_init) {
 1003c84:	e30e3548 	movw	r3, #58696	; 0xe548
 1003c88:	e3403105 	movt	r3, #261	; 0x105
 1003c8c:	e5935050 	ldr	r5, [r3, #80]	; 0x50
 1003c90:	e3550000 	cmp	r5, #0
			usec = 0;
 1003c94:	01a03005 	moveq	r3, r5
		if(g_hal.g_timer_have_init) {
 1003c98:	0a00001b 	beq	1003d0c <d_printf+0xcc>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1003c9c:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1003ca0:	eddf3b52 	vldr	d19, [pc, #328]	; 1003df0 <d_printf+0x1b0>
 1003ca4:	eddf2b53 	vldr	d18, [pc, #332]	; 1003df8 <d_printf+0x1b8>
 1003ca8:	e5922004 	ldr	r2, [r2, #4]
 1003cac:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1003cb0:	e1e02002 	mvn	r2, r2
 1003cb4:	ee073a90 	vmov	s15, r3
 1003cb8:	eef80b67 	vcvt.f64.u32	d16, s15
 1003cbc:	ee072a90 	vmov	s15, r2
 1003cc0:	eef81b67 	vcvt.f64.u32	d17, s15
 1003cc4:	ee600ba3 	vmul.f64	d16, d16, d19
 1003cc8:	ee410ba2 	vmla.f64	d16, d17, d18
 1003ccc:	ec510b30 	vmov	r0, r1, d16
 1003cd0:	fa00214a 	blx	100c200 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 1003cd4:	e3042240 	movw	r2, #16960	; 0x4240
 1003cd8:	e3a03000 	mov	r3, #0
 1003cdc:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1003ce0:	e1a06000 	mov	r6, r0
 1003ce4:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1003ce8:	fa002128 	blx	100c190 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1003cec:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1003cf0:	e1a05000 	mov	r5, r0
			usec = total_usec % 1000000;
 1003cf4:	e340200f 	movt	r2, #15
 1003cf8:	e3a03000 	mov	r3, #0
 1003cfc:	e1a00006 	mov	r0, r6
 1003d00:	e1a01007 	mov	r1, r7
 1003d04:	fa002121 	blx	100c190 <__aeabi_uldivmod>
 1003d08:	e1a03002 	mov	r3, r2
		if(debug_code != D_RAW) {
 1003d0c:	e3540000 	cmp	r4, #0
 1003d10:	1a000010 	bne	1003d58 <d_printf+0x118>
		va_start(args, fmt);
 1003d14:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003d18:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1003d1c:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003d20:	e282202c 	add	r2, r2, #44	; 0x2c
 1003d24:	e1a0300c 	mov	r3, ip
 1003d28:	e28d0018 	add	r0, sp, #24
 1003d2c:	e5922000 	ldr	r2, [r2]
 1003d30:	e3a01a01 	mov	r1, #4096	; 0x1000
		va_start(args, fmt);
 1003d34:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003d38:	fa00323c 	blx	1010630 <vsnprintf>
		print(buffer);
 1003d3c:	e28d0018 	add	r0, sp, #24
 1003d40:	eb0019aa 	bl	100a3f0 <print>
}
 1003d44:	e28dda01 	add	sp, sp, #4096	; 0x1000
 1003d48:	e28dd018 	add	sp, sp, #24
 1003d4c:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
 1003d50:	e28dd00c 	add	sp, sp, #12
 1003d54:	e12fff1e 	bx	lr
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 1003d58:	e3052624 	movw	r2, #22052	; 0x5624
 1003d5c:	e58d3000 	str	r3, [sp]
 1003d60:	e3402105 	movt	r2, #261	; 0x105
 1003d64:	e1a03005 	mov	r3, r5
 1003d68:	e3a01a01 	mov	r1, #4096	; 0x1000
 1003d6c:	e28d000c 	add	r0, sp, #12
 1003d70:	fa0028bf 	blx	100e074 <snprintf>
			print(time_buffer);
 1003d74:	e28d000c 	add	r0, sp, #12
 1003d78:	eb00199c 	bl	100a3f0 <print>
		va_start(args, fmt);
 1003d7c:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003d80:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1003d84:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003d88:	e282202c 	add	r2, r2, #44	; 0x2c
 1003d8c:	e1a0300c 	mov	r3, ip
 1003d90:	e5922000 	ldr	r2, [r2]
 1003d94:	e3a01a01 	mov	r1, #4096	; 0x1000
 1003d98:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 1003d9c:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003da0:	fa003222 	blx	1010630 <vsnprintf>
		print(buffer);
 1003da4:	e28d0018 	add	r0, sp, #24
 1003da8:	eb001990 	bl	100a3f0 <print>
			print("\033[m\r\n");
 1003dac:	e3050630 	movw	r0, #22064	; 0x5630
 1003db0:	e3400105 	movt	r0, #261	; 0x105
 1003db4:	eb00198d 	bl	100a3f0 <print>
}
 1003db8:	eaffffe1 	b	1003d44 <d_printf+0x104>
				print("[--] ");							// dull white text (default)
 1003dbc:	e3050638 	movw	r0, #22072	; 0x5638
 1003dc0:	e3400105 	movt	r0, #261	; 0x105
 1003dc4:	eb001989 	bl	100a3f0 <print>
				break;
 1003dc8:	eaffffad 	b	1003c84 <d_printf+0x44>
				print("\033[0;97m[ii] "); 				// bright white text
 1003dcc:	e3050614 	movw	r0, #22036	; 0x5614
 1003dd0:	e3400105 	movt	r0, #261	; 0x105
 1003dd4:	eb001985 	bl	100a3f0 <print>
				break;
 1003dd8:	eaffffa9 	b	1003c84 <d_printf+0x44>
				print("\033[30;103m[WW]\033[0;93m ");	// yellow text
 1003ddc:	e3050720 	movw	r0, #22304	; 0x5720
 1003de0:	e3400105 	movt	r0, #261	; 0x105
 1003de4:	eb001981 	bl	100a3f0 <print>
				break;
 1003de8:	eaffffa5 	b	1003c84 <d_printf+0x44>
 1003dec:	e320f000 	nop	{0}
 1003df0:	a17f0000 	.word	0xa17f0000
 1003df4:	41689374 	.word	0x41689374
 1003df8:	a17f0000 	.word	0xa17f0000
 1003dfc:	3f689374 	.word	0x3f689374

01003e00 <hal_init>:
{
 1003e00:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	g_hal.bogo_cal = 1.0f;
 1003e04:	e30e6548 	movw	r6, #58696	; 0xe548
{
 1003e08:	e24dd014 	sub	sp, sp, #20
	g_hal.bogo_cal = 1.0f;
 1003e0c:	e3a035fe 	mov	r3, #1065353216	; 0x3f800000
 1003e10:	e3406105 	movt	r6, #261	; 0x105
 1003e14:	e5863158 	str	r3, [r6, #344]	; 0x158
	init_platform();
 1003e18:	eb000468 	bl	1004fc0 <init_platform>
	Xil_AssertSetCallback(&d_xilinx_assert);
 1003e1c:	e30309d8 	movw	r0, #14808	; 0x39d8
 1003e20:	e3400100 	movt	r0, #256	; 0x100
 1003e24:	eb00196c 	bl	100a3dc <Xil_AssertSetCallback>
	d_printf(D_RAW, "\r\n\r\n\033[2J\033[0m\r\n");
 1003e28:	e3051738 	movw	r1, #22328	; 0x5738
 1003e2c:	e3a00000 	mov	r0, #0
 1003e30:	e3401105 	movt	r1, #261	; 0x105
 1003e34:	ebffff81 	bl	1003c40 <d_printf>
	d_printf(D_INFO, "ps_app: Zynq application for YAOS Oscilloscope Project (%s)", PS_APP_VERSION_TAG);
 1003e38:	e3052748 	movw	r2, #22344	; 0x5748
 1003e3c:	e3051758 	movw	r1, #22360	; 0x5758
 1003e40:	e3402105 	movt	r2, #261	; 0x105
 1003e44:	e3401105 	movt	r1, #261	; 0x105
 1003e48:	e3a00002 	mov	r0, #2
 1003e4c:	ebfffdf4 	bl	1003624 <d_printf.constprop.5>
	d_printf(D_INFO, "Built %s %s", __DATE__, __TIME__);
 1003e50:	e3053794 	movw	r3, #22420	; 0x5794
 1003e54:	e30527a0 	movw	r2, #22432	; 0x57a0
 1003e58:	e30517ac 	movw	r1, #22444	; 0x57ac
 1003e5c:	e3403105 	movt	r3, #261	; 0x105
 1003e60:	e3402105 	movt	r2, #261	; 0x105
 1003e64:	e3401105 	movt	r1, #261	; 0x105
 1003e68:	e3a00002 	mov	r0, #2
 1003e6c:	ebfffdec 	bl	1003624 <d_printf.constprop.5>
	d_printf(D_INFO, "");
 1003e70:	e3051f08 	movw	r1, #24328	; 0x5f08
 1003e74:	e3a00002 	mov	r0, #2
 1003e78:	e3401105 	movt	r1, #261	; 0x105
 1003e7c:	ebfffde8 	bl	1003624 <d_printf.constprop.5>
	d_printf(D_INFO, "Application (C) 2020 Tomato Engineering Ltd.");
 1003e80:	e30517b8 	movw	r1, #22456	; 0x57b8
 1003e84:	e3a00002 	mov	r0, #2
 1003e88:	e3401105 	movt	r1, #261	; 0x105
 1003e8c:	ebfffde4 	bl	1003624 <d_printf.constprop.5>
	d_printf(D_INFO, "Parts       (C) 2005 - 2015 Xilinx, Inc.");
 1003e90:	e30517e8 	movw	r1, #22504	; 0x57e8
 1003e94:	e3a00002 	mov	r0, #2
 1003e98:	e3401105 	movt	r1, #261	; 0x105
 1003e9c:	ebfffde0 	bl	1003624 <d_printf.constprop.5>
	d_printf(D_INFO, "");
 1003ea0:	e3051f08 	movw	r1, #24328	; 0x5f08
 1003ea4:	e3a00002 	mov	r0, #2
 1003ea8:	e3401105 	movt	r1, #261	; 0x105
 1003eac:	ebfffddc 	bl	1003624 <d_printf.constprop.5>
	d_printf(D_INFO, "Application is licenced under the MIT Licence");
 1003eb0:	e3051814 	movw	r1, #22548	; 0x5814
 1003eb4:	e3a00002 	mov	r0, #2
 1003eb8:	e3401105 	movt	r1, #261	; 0x105
 1003ebc:	ebfffdd8 	bl	1003624 <d_printf.constprop.5>
	d_printf(D_INFO, "For information see LICENCE in the Git repository");
 1003ec0:	e3051844 	movw	r1, #22596	; 0x5844
 1003ec4:	e3a00002 	mov	r0, #2
 1003ec8:	e3401105 	movt	r1, #261	; 0x105
 1003ecc:	ebfffdd4 	bl	1003624 <d_printf.constprop.5>
	d_printf(D_INFO, "");
 1003ed0:	e3051f08 	movw	r1, #24328	; 0x5f08
 1003ed4:	e3a00002 	mov	r0, #2
 1003ed8:	e3401105 	movt	r1, #261	; 0x105
 1003edc:	ebfffdd0 	bl	1003624 <d_printf.constprop.5>
	Xil_ICacheEnable();
 1003ee0:	eb001b46 	bl	100ac00 <Xil_ICacheEnable>
	Xil_DCacheEnable();
 1003ee4:	eb001b3c 	bl	100abdc <Xil_DCacheEnable>
	d_printf(D_INFO, "boot: enabled D- and I-cache");
 1003ee8:	e3051878 	movw	r1, #22648	; 0x5878
 1003eec:	e3a00002 	mov	r0, #2
 1003ef0:	e3401105 	movt	r1, #261	; 0x105
 1003ef4:	ebfffdca 	bl	1003624 <d_printf.constprop.5>
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 1003ef8:	e3a00000 	mov	r0, #0
 1003efc:	eb00182c 	bl	1009fb4 <XScuGic_LookupConfig>
	if(g_hal.xscu_gic_cfg == NULL) {
 1003f00:	e3500000 	cmp	r0, #0
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 1003f04:	e586000c 	str	r0, [r6, #12]
	if(g_hal.xscu_gic_cfg == NULL) {
 1003f08:	0a0000d3 	beq	100425c <hal_init+0x45c>
	error = XScuGic_CfgInitialize(&g_hal.xscu_gic, g_hal.xscu_gic_cfg, g_hal.xscu_gic_cfg->CpuBaseAddress);
 1003f0c:	e1a01000 	mov	r1, r0
 1003f10:	e5902004 	ldr	r2, [r0, #4]
 1003f14:	e1a00006 	mov	r0, r6
 1003f18:	eb0017b0 	bl	1009de0 <XScuGic_CfgInitialize>
	if(error != XST_SUCCESS) {
 1003f1c:	e2508000 	subs	r8, r0, #0
 1003f20:	1a0000ef 	bne	10042e4 <hal_init+0x4e4>
	Xil_ExceptionInit();
 1003f24:	eb001d50 	bl	100b46c <Xil_ExceptionInit>
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_IRQ_INT, (Xil_ExceptionHandler)XScuGic_InterruptHandler, &g_hal.xscu_gic);
 1003f28:	e3091448 	movw	r1, #37960	; 0x9448
 1003f2c:	e1a02006 	mov	r2, r6
 1003f30:	e3401100 	movt	r1, #256	; 0x100
 1003f34:	e3a00005 	mov	r0, #5
 1003f38:	eb001d4c 	bl	100b470 <Xil_ExceptionRegisterHandler>
	Xil_ExceptionEnable();
 1003f3c:	e10f3000 	mrs	r3, CPSR
 1003f40:	e3c33080 	bic	r3, r3, #128	; 0x80
 1003f44:	e129f003 	msr	CPSR_fc, r3
	d_printf(D_INFO, "XScuGic: interrupt controller ready");
 1003f48:	e30518f4 	movw	r1, #22772	; 0x58f4
 1003f4c:	e3a00002 	mov	r0, #2
 1003f50:	e3401105 	movt	r1, #261	; 0x105
 1003f54:	ebfffdb2 	bl	1003624 <d_printf.constprop.5>
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 1003f58:	e1a00008 	mov	r0, r8
 1003f5c:	eb001900 	bl	100a364 <XScuTimer_LookupConfig>
 1003f60:	e1a03000 	mov	r3, r0
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 1003f64:	e2860010 	add	r0, r6, #16
 1003f68:	e5932004 	ldr	r2, [r3, #4]
 1003f6c:	e1a01003 	mov	r1, r3
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 1003f70:	e5863020 	str	r3, [r6, #32]
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 1003f74:	eb001815 	bl	1009fd0 <XScuTimer_CfgInitialize>
	if (error != XST_SUCCESS) {
 1003f78:	e3500000 	cmp	r0, #0
 1003f7c:	1a0000d1 	bne	10042c8 <hal_init+0x4c8>
	error = XScuTimer_SelfTest(&g_hal.xscu_timer);
 1003f80:	e2860010 	add	r0, r6, #16
 1003f84:	eb0018c7 	bl	100a2a8 <XScuTimer_SelfTest>
	if (error != XST_SUCCESS) {
 1003f88:	e3500000 	cmp	r0, #0
 1003f8c:	1a0000c6 	bne	10042ac <hal_init+0x4ac>
	d_printf(D_INFO, "XScuTimer: ready");
 1003f90:	e3051978 	movw	r1, #22904	; 0x5978
 1003f94:	e3a00002 	mov	r0, #2
 1003f98:	e3401105 	movt	r1, #261	; 0x105
 1003f9c:	ebfffda0 	bl	1003624 <d_printf.constprop.5>
	error = XScuGic_Connect(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR, (Xil_ExceptionHandler)irq_xscutimer, (void *)&g_hal.xscu_timer);
 1003fa0:	e3032600 	movw	r2, #13824	; 0x3600
 1003fa4:	e2863010 	add	r3, r6, #16
 1003fa8:	e3402100 	movt	r2, #256	; 0x100
 1003fac:	e3a0101d 	mov	r1, #29
 1003fb0:	e1a00006 	mov	r0, r6
 1003fb4:	eb001555 	bl	1009510 <XScuGic_Connect>
	if (error != XST_SUCCESS) {
 1003fb8:	e3500000 	cmp	r0, #0
 1003fbc:	1a0000b3 	bne	1004290 <hal_init+0x490>
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1003fc0:	e5963014 	ldr	r3, [r6, #20]
	*LocalAddr = Value;
 1003fc4:	e3e02000 	mvn	r2, #0
	g_hal.g_timer_overflow = 0;
 1003fc8:	e586004c 	str	r0, [r6, #76]	; 0x4c
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 1003fcc:	e3a0101d 	mov	r1, #29
 1003fd0:	e1a00006 	mov	r0, r6
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1003fd4:	e3a0a000 	mov	sl, #0
 1003fd8:	e5832000 	str	r2, [r3]
 1003fdc:	e309b374 	movw	fp, #37748	; 0x9374
	XScuTimer_EnableAutoReload(&g_hal.xscu_timer);
 1003fe0:	e5962014 	ldr	r2, [r6, #20]
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1003fe4:	e34aa17f 	movt	sl, #41343	; 0xa17f
 1003fe8:	e343bf68 	movt	fp, #16232	; 0x3f68
	return *(volatile u32 *) Addr;
 1003fec:	e5923008 	ldr	r3, [r2, #8]
	XScuTimer_EnableAutoReload(&g_hal.xscu_timer);
 1003ff0:	e3833002 	orr	r3, r3, #2
	*LocalAddr = Value;
 1003ff4:	e5823008 	str	r3, [r2, #8]
	XScuTimer_EnableInterrupt(&g_hal.xscu_timer);
 1003ff8:	e5962014 	ldr	r2, [r6, #20]
	return *(volatile u32 *) Addr;
 1003ffc:	e5923008 	ldr	r3, [r2, #8]
 1004000:	e3833004 	orr	r3, r3, #4
	*LocalAddr = Value;
 1004004:	e5823008 	str	r3, [r2, #8]
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 1004008:	eb001697 	bl	1009a6c <XScuGic_Enable>
	XScuTimer_Start(&g_hal.xscu_timer);
 100400c:	e2860010 	add	r0, r6, #16
 1004010:	eb00181a 	bl	100a080 <XScuTimer_Start>
	g_hal.g_timer_have_init = 1;
 1004014:	e3a03001 	mov	r3, #1
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1004018:	e30519cc 	movw	r1, #22988	; 0x59cc
 100401c:	e1a00003 	mov	r0, r3
	g_hal.g_timer_have_init = 1;
 1004020:	e5863050 	str	r3, [r6, #80]	; 0x50
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1004024:	e30d3555 	movw	r3, #54613	; 0xd555
 1004028:	e3401105 	movt	r1, #261	; 0x105
 100402c:	e3443074 	movt	r3, #16500	; 0x4074
 1004030:	e3a02206 	mov	r2, #1610612736	; 0x60000000
 1004034:	e1cda0f0 	strd	sl, [sp]
 1004038:	ebfffdc4 	bl	1003750 <d_printf.constprop.6>
	bogo_calibrate();
 100403c:	ebfffe6b 	bl	10039f0 <bogo_calibrate>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1004040:	e596a014 	ldr	sl, [r6, #20]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1004044:	ed9f7aaf 	vldr	s14, [pc, #700]	; 1004308 <hal_init+0x508>
 1004048:	edd67a56 	vldr	s15, [r6, #344]	; 0x158
	return *(volatile u32 *) Addr;
 100404c:	e59a8004 	ldr	r8, [sl, #4]
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1004050:	e28aa004 	add	sl, sl, #4
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1004054:	e3780c01 	cmn	r8, #256	; 0x100
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1004058:	ee677a27 	vmul.f32	s15, s14, s15
		msb = g_hal.g_timer_overflow;
 100405c:	9596904c 	ldrls	r9, [r6, #76]	; 0x4c
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1004060:	e1e08008 	mvn	r8, r8
	g_hal.timers[index] = timer_value;
 1004064:	e1c685f8 	strd	r8, [r6, #88]	; 0x58
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1004068:	ee170a90 	vmov	r0, s15
 100406c:	fa002053 	blx	100c1c0 <__aeabi_f2ulz>
	while(iters--) {
 1004070:	e2504001 	subs	r4, r0, #1
 1004074:	e2c15000 	sbc	r5, r1, #0
 1004078:	e1903001 	orrs	r3, r0, r1
 100407c:	0a00000a 	beq	10040ac <hal_init+0x2ac>
 1004080:	e3e02000 	mvn	r2, #0
 1004084:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 1004088:	e320f000 	nop	{0}
	while(iters--) {
 100408c:	e2544001 	subs	r4, r4, #1
 1004090:	e2c55000 	sbc	r5, r5, #0
 1004094:	e1550003 	cmp	r5, r3
 1004098:	01540002 	cmpeq	r4, r2
 100409c:	1afffff9 	bne	1004088 <hal_init+0x288>
 10040a0:	e596a014 	ldr	sl, [r6, #20]
 10040a4:	e1c685d8 	ldrd	r8, [r6, #88]	; 0x58
 10040a8:	e28aa004 	add	sl, sl, #4
 10040ac:	e59a4000 	ldr	r4, [sl]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 10040b0:	e3740c01 	cmn	r4, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 10040b4:	e1e04004 	mvn	r4, r4
		msb = g_hal.g_timer_overflow;
 10040b8:	9596704c 	ldrls	r7, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 10040bc:	e0544008 	subs	r4, r4, r8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10040c0:	e1a00004 	mov	r0, r4
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 10040c4:	e0c75009 	sbc	r5, r7, r9
 10040c8:	e1c64df8 	strd	r4, [r6, #216]	; 0xd8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10040cc:	e1a01005 	mov	r1, r5
 10040d0:	fa001f90 	blx	100bf18 <__aeabi_l2d>
 10040d4:	eddf0b89 	vldr	d16, [pc, #548]	; 1004300 <hal_init+0x500>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10040d8:	e0944004 	adds	r4, r4, r4
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10040dc:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10040e0:	e0a55005 	adc	r5, r5, r5
 10040e4:	e30529fc 	movw	r2, #23036	; 0x59fc
 10040e8:	e3051a14 	movw	r1, #23060	; 0x5a14
 10040ec:	e3402105 	movt	r2, #261	; 0x105
 10040f0:	e3401105 	movt	r1, #261	; 0x105
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10040f4:	ee610ba0 	vmul.f64	d16, d17, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10040f8:	e3a00002 	mov	r0, #2
 10040fc:	e58d4000 	str	r4, [sp]
 1004100:	e58d5004 	str	r5, [sp, #4]
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1004104:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1004108:	eef70ae7 	vcvt.f64.f32	d16, s15
 100410c:	edcd0b02 	vstr	d16, [sp, #8]
 1004110:	ebfffd43 	bl	1003624 <d_printf.constprop.5>
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 1004114:	e3a00000 	mov	r0, #0
 1004118:	eb00114e 	bl	1008658 <XGpioPs_LookupConfig>
 100411c:	e1a03000 	mov	r3, r0
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 1004120:	e59f01e8 	ldr	r0, [pc, #488]	; 1004310 <hal_init+0x510>
 1004124:	e5932004 	ldr	r2, [r3, #4]
 1004128:	e1a01003 	mov	r1, r3
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 100412c:	e5863048 	str	r3, [r6, #72]	; 0x48
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 1004130:	eb000e12 	bl	1007980 <XGpioPs_CfgInitialize>
	if (error != XST_SUCCESS) {
 1004134:	e2504000 	subs	r4, r0, #0
 1004138:	1a00004d 	bne	1004274 <hal_init+0x474>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 0, 0x00000000);
 100413c:	e1a02004 	mov	r2, r4
 1004140:	e1a01004 	mov	r1, r4
 1004144:	e59f01c4 	ldr	r0, [pc, #452]	; 1004310 <hal_init+0x510>
 1004148:	eb000ec2 	bl	1007c58 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 1, 0x00000000);
 100414c:	e1a02004 	mov	r2, r4
 1004150:	e3a01001 	mov	r1, #1
 1004154:	e59f01b4 	ldr	r0, [pc, #436]	; 1004310 <hal_init+0x510>
 1004158:	eb000ebe 	bl	1007c58 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 2, 0x00000000);
 100415c:	e1a02004 	mov	r2, r4
 1004160:	e3a01002 	mov	r1, #2
 1004164:	e59f01a4 	ldr	r0, [pc, #420]	; 1004310 <hal_init+0x510>
 1004168:	eb000eba 	bl	1007c58 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 3, 0x00000000);
 100416c:	e1a02004 	mov	r2, r4
 1004170:	e3a01003 	mov	r1, #3
 1004174:	e59f0194 	ldr	r0, [pc, #404]	; 1004310 <hal_init+0x510>
 1004178:	eb000eb6 	bl	1007c58 <XGpioPs_SetDirection>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 100417c:	e3a02001 	mov	r2, #1
 1004180:	e3a01009 	mov	r1, #9
 1004184:	e59f0184 	ldr	r0, [pc, #388]	; 1004310 <hal_init+0x510>
 1004188:	eb00102c 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 100418c:	e3a02001 	mov	r2, #1
 1004190:	e3a01009 	mov	r1, #9
 1004194:	e59f0174 	ldr	r0, [pc, #372]	; 1004310 <hal_init+0x510>
 1004198:	eb0010ab 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 100419c:	e3a02001 	mov	r2, #1
 10041a0:	e3a01025 	mov	r1, #37	; 0x25
 10041a4:	e59f0164 	ldr	r0, [pc, #356]	; 1004310 <hal_init+0x510>
 10041a8:	eb001024 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 10041ac:	e3a02001 	mov	r2, #1
 10041b0:	e3a01025 	mov	r1, #37	; 0x25
 10041b4:	e59f0154 	ldr	r0, [pc, #340]	; 1004310 <hal_init+0x510>
 10041b8:	eb0010a3 	bl	100844c <XGpioPs_SetOutputEnablePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, enable);
 10041bc:	e1a02004 	mov	r2, r4
 10041c0:	e3a01009 	mov	r1, #9
 10041c4:	e59f0144 	ldr	r0, [pc, #324]	; 1004310 <hal_init+0x510>
 10041c8:	eb000fdc 	bl	1008140 <XGpioPs_WritePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, enable);
 10041cc:	e1a02004 	mov	r2, r4
 10041d0:	e3a01025 	mov	r1, #37	; 0x25
 10041d4:	e59f0134 	ldr	r0, [pc, #308]	; 1004310 <hal_init+0x510>
 10041d8:	e3a04a01 	mov	r4, #4096	; 0x1000
 10041dc:	eb000fd7 	bl	1008140 <XGpioPs_WritePin>
	d_printf(D_INFO, "XGpioPs: ready");
 10041e0:	e3051a6c 	movw	r1, #23148	; 0x5a6c
 10041e4:	e3a00002 	mov	r0, #2
 10041e8:	e3401105 	movt	r1, #261	; 0x105
 10041ec:	e34e4000 	movt	r4, #57344	; 0xe000
 10041f0:	ebfffd0b 	bl	1003624 <d_printf.constprop.5>
	fabcfg_init();
 10041f4:	ebfffb69 	bl	1002fa0 <fabcfg_init>
	d_printf(D_INFO, "XUartPs: resetting RX FIFO");
 10041f8:	e3051a7c 	movw	r1, #23164	; 0x5a7c
 10041fc:	e3a00002 	mov	r0, #2
 1004200:	e3401105 	movt	r1, #261	; 0x105
 1004204:	ebfffd06 	bl	1003624 <d_printf.constprop.5>
 1004208:	e594302c 	ldr	r3, [r4, #44]	; 0x2c
	while(XUartPs_IsReceiveData(STDIN_BASEADDRESS)) {
 100420c:	e3130002 	tst	r3, #2
 1004210:	1a00000b 	bne	1004244 <hal_init+0x444>
		d_printf(D_EXINFO, "XUartPs: FIFO = 0x%02x", XUartPs_RecvByte(STDIN_BASEADDRESS));
 1004214:	e3055a98 	movw	r5, #23192	; 0x5a98
 1004218:	e3405105 	movt	r5, #261	; 0x105
 100421c:	e3a00a01 	mov	r0, #4096	; 0x1000
 1004220:	e34e0000 	movt	r0, #57344	; 0xe000
 1004224:	eb001cae 	bl	100b4e4 <XUartPs_RecvByte>
 1004228:	e1a01005 	mov	r1, r5
 100422c:	e1a02000 	mov	r2, r0
 1004230:	e3a00001 	mov	r0, #1
 1004234:	ebfffd45 	bl	1003750 <d_printf.constprop.6>
 1004238:	e594302c 	ldr	r3, [r4, #44]	; 0x2c
	while(XUartPs_IsReceiveData(STDIN_BASEADDRESS)) {
 100423c:	e3130002 	tst	r3, #2
 1004240:	0afffff5 	beq	100421c <hal_init+0x41c>
	clkwiz_init(&g_hal.clkwiz_mipi, CLKWIZ_CFG_MIPI, CLKWIZ_CFG_MIPI_REFCLK);
 1004244:	ed9f0a30 	vldr	s0, [pc, #192]	; 100430c <hal_init+0x50c>
 1004248:	e3a01000 	mov	r1, #0
 100424c:	e59f00c0 	ldr	r0, [pc, #192]	; 1004314 <hal_init+0x514>
}
 1004250:	e28dd014 	add	sp, sp, #20
 1004254:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	clkwiz_init(&g_hal.clkwiz_mipi, CLKWIZ_CFG_MIPI, CLKWIZ_CFG_MIPI_REFCLK);
 1004258:	eafff89a 	b	10024c8 <clkwiz_init>
		d_printf(D_ERROR, "XScuGic: configuration lookup returns NULL");
 100425c:	e3051898 	movw	r1, #22680	; 0x5898
 1004260:	e3a00004 	mov	r0, #4
 1004264:	e3401105 	movt	r1, #261	; 0x105
 1004268:	ebfffd82 	bl	1003878 <d_printf.constprop.7>
		exit(-1);
 100426c:	e3e00000 	mvn	r0, #0
 1004270:	fa002038 	blx	100c358 <exit>
		d_printf(D_ERROR, "XGpioPs: returned error code: %d, unable to start", error);
 1004274:	e3051a38 	movw	r1, #23096	; 0x5a38
 1004278:	e3a00004 	mov	r0, #4
 100427c:	e1a02004 	mov	r2, r4
 1004280:	e3401105 	movt	r1, #261	; 0x105
 1004284:	ebfffd7b 	bl	1003878 <d_printf.constprop.7>
		exit(-1);
 1004288:	e3e00000 	mvn	r0, #0
 100428c:	fa002031 	blx	100c358 <exit>
		d_printf(D_ERROR, "XScuTimer: unable to connect interrupt handler: error code %d", error);
 1004290:	e305198c 	movw	r1, #22924	; 0x598c
 1004294:	e1a02000 	mov	r2, r0
 1004298:	e3401105 	movt	r1, #261	; 0x105
 100429c:	e3a00004 	mov	r0, #4
 10042a0:	ebfffd74 	bl	1003878 <d_printf.constprop.7>
		exit(-1);
 10042a4:	e3e00000 	mvn	r0, #0
 10042a8:	fa00202a 	blx	100c358 <exit>
		d_printf(D_ERROR, "XScuTimer: self test failed with error %d", error);
 10042ac:	e305194c 	movw	r1, #22860	; 0x594c
 10042b0:	e1a02000 	mov	r2, r0
 10042b4:	e3401105 	movt	r1, #261	; 0x105
 10042b8:	e3a00004 	mov	r0, #4
 10042bc:	ebfffd6d 	bl	1003878 <d_printf.constprop.7>
		exit(-1);
 10042c0:	e3e00000 	mvn	r0, #0
 10042c4:	fa002023 	blx	100c358 <exit>
		d_printf(D_ERROR, "XScuTimer: returned error code: %d, unable to start", error);
 10042c8:	e3051918 	movw	r1, #22808	; 0x5918
 10042cc:	e1a02000 	mov	r2, r0
 10042d0:	e3401105 	movt	r1, #261	; 0x105
 10042d4:	e3a00004 	mov	r0, #4
 10042d8:	ebfffd66 	bl	1003878 <d_printf.constprop.7>
		exit(-1);
 10042dc:	e3e00000 	mvn	r0, #0
 10042e0:	fa00201c 	blx	100c358 <exit>
		d_printf(D_ERROR, "XScuGic: configuration init returned error %d", error);
 10042e4:	e30518c4 	movw	r1, #22724	; 0x58c4
 10042e8:	e3a00004 	mov	r0, #4
 10042ec:	e1a02008 	mov	r2, r8
 10042f0:	e3401105 	movt	r1, #261	; 0x105
 10042f4:	ebfffd5f 	bl	1003878 <d_printf.constprop.7>
		exit(-1);
 10042f8:	e3e00000 	mvn	r0, #0
 10042fc:	fa002015 	blx	100c358 <exit>
 1004300:	a17f0000 	.word	0xa17f0000
 1004304:	3f689374 	.word	0x3f689374
 1004308:	47c35000 	.word	0x47c35000
 100430c:	4331c71c 	.word	0x4331c71c
 1004310:	0105e56c 	.word	0x0105e56c
 1004314:	0105e6a8 	.word	0x0105e6a8

01004318 <d_waitkey>:
	res = XUartPs_RecvByte(STDIN_BASEADDRESS);
 1004318:	e3a00a01 	mov	r0, #4096	; 0x1000
{
 100431c:	e92d4010 	push	{r4, lr}
	res = XUartPs_RecvByte(STDIN_BASEADDRESS);
 1004320:	e34e0000 	movt	r0, #57344	; 0xe000
 1004324:	eb001c6e 	bl	100b4e4 <XUartPs_RecvByte>
	d_printf(D_EXINFO, "XUartPs: FIFO = 0x%02x", res);
 1004328:	e3051a98 	movw	r1, #23192	; 0x5a98
 100432c:	e1a02000 	mov	r2, r0
 1004330:	e3401105 	movt	r1, #261	; 0x105
 1004334:	e3a00001 	mov	r0, #1
}
 1004338:	e8bd4010 	pop	{r4, lr}
	d_printf(D_EXINFO, "XUartPs: FIFO = 0x%02x", res);
 100433c:	eafffd03 	b	1003750 <d_printf.constprop.6>

01004340 <d_iskeypress>:
	*LocalAddr = Value;
 1004340:	e3a03a01 	mov	r3, #4096	; 0x1000
 1004344:	e3a02003 	mov	r2, #3
 1004348:	e34e3000 	movt	r3, #57344	; 0xe000
 100434c:	e5832000 	str	r2, [r3]
	return *(volatile u32 *) Addr;
 1004350:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
	return XUartPs_IsReceiveData(STDIN_BASEADDRESS);
 1004354:	e2200002 	eor	r0, r0, #2
}
 1004358:	e7e000d0 	ubfx	r0, r0, #1, #1
 100435c:	e12fff1e 	bx	lr

01004360 <d_read_global_timer>:
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1004360:	e30e2548 	movw	r2, #58696	; 0xe548
 1004364:	e3402105 	movt	r2, #261	; 0x105
 1004368:	e5923014 	ldr	r3, [r2, #20]
 100436c:	e5933004 	ldr	r3, [r3, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1004370:	e3730c01 	cmn	r3, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1004374:	e1e03003 	mvn	r3, r3
		msb = g_hal.g_timer_overflow;
 1004378:	9592c04c 	ldrls	ip, [r2, #76]	; 0x4c
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 100437c:	e5803000 	str	r3, [r0]
	*msb_ret = msb;
 1004380:	e581c000 	str	ip, [r1]
}
 1004384:	e12fff1e 	bx	lr

01004388 <d_start_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1004388:	e350000f 	cmp	r0, #15
 100438c:	ca00000b 	bgt	10043c0 <d_start_timing+0x38>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1004390:	e30e3548 	movw	r3, #58696	; 0xe548
	g_hal.timers[index] = timer_value;
 1004394:	e280000b 	add	r0, r0, #11
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1004398:	e3403105 	movt	r3, #261	; 0x105
 100439c:	e5932014 	ldr	r2, [r3, #20]
	g_hal.timers[index] = timer_value;
 10043a0:	e0831180 	add	r1, r3, r0, lsl #3
 10043a4:	e5922004 	ldr	r2, [r2, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 10043a8:	e3720c01 	cmn	r2, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 10043ac:	e1e02002 	mvn	r2, r2
		msb = g_hal.g_timer_overflow;
 10043b0:	9593c04c 	ldrls	ip, [r3, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 10043b4:	e7832180 	str	r2, [r3, r0, lsl #3]
 10043b8:	e581c004 	str	ip, [r1, #4]
 10043bc:	e12fff1e 	bx	lr
{
 10043c0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10043c4:	e30001a5 	movw	r0, #421	; 0x1a5
{
 10043c8:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10043cc:	e3053658 	movw	r3, #22104	; 0x5658
 10043d0:	e3052668 	movw	r2, #22120	; 0x5668
 10043d4:	e3041e60 	movw	r1, #20064	; 0x4e60
 10043d8:	e58d0000 	str	r0, [sp]
 10043dc:	e3403105 	movt	r3, #261	; 0x105
 10043e0:	e3a00004 	mov	r0, #4
 10043e4:	e3402105 	movt	r2, #261	; 0x105
 10043e8:	e3401105 	movt	r1, #261	; 0x105
 10043ec:	ebfffd21 	bl	1003878 <d_printf.constprop.7>
 10043f0:	e3e00062 	mvn	r0, #98	; 0x62
 10043f4:	fa001fd7 	blx	100c358 <exit>

010043f8 <d_stop_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10043f8:	e350000f 	cmp	r0, #15
 10043fc:	ca00000f 	bgt	1004440 <d_stop_timing+0x48>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1004400:	e30e3548 	movw	r3, #58696	; 0xe548
 1004404:	e3403105 	movt	r3, #261	; 0x105
 1004408:	e5932014 	ldr	r2, [r3, #20]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100440c:	e083c180 	add	ip, r3, r0, lsl #3
 1004410:	e59c0058 	ldr	r0, [ip, #88]	; 0x58
 1004414:	e5922004 	ldr	r2, [r2, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1004418:	e3720c01 	cmn	r2, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 100441c:	e1e02002 	mvn	r2, r2
		msb = g_hal.g_timer_overflow;
 1004420:	9593104c 	ldrls	r1, [r3, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1004424:	e1a0300c 	mov	r3, ip
 1004428:	e59cc05c 	ldr	ip, [ip, #92]	; 0x5c
 100442c:	e0522000 	subs	r2, r2, r0
 1004430:	e58320d8 	str	r2, [r3, #216]	; 0xd8
 1004434:	e0c1100c 	sbc	r1, r1, ip
 1004438:	e58310dc 	str	r1, [r3, #220]	; 0xdc
 100443c:	e12fff1e 	bx	lr
{
 1004440:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1004444:	e30001b9 	movw	r0, #441	; 0x1b9
{
 1004448:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 100444c:	e3053658 	movw	r3, #22104	; 0x5658
 1004450:	e3052668 	movw	r2, #22120	; 0x5668
 1004454:	e3041e60 	movw	r1, #20064	; 0x4e60
 1004458:	e58d0000 	str	r0, [sp]
 100445c:	e3403105 	movt	r3, #261	; 0x105
 1004460:	e3a00004 	mov	r0, #4
 1004464:	e3402105 	movt	r2, #261	; 0x105
 1004468:	e3401105 	movt	r1, #261	; 0x105
 100446c:	ebfffd01 	bl	1003878 <d_printf.constprop.7>
 1004470:	e3e00062 	mvn	r0, #98	; 0x62
 1004474:	fa001fb7 	blx	100c358 <exit>

01004478 <d_read_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1004478:	e350000f 	cmp	r0, #15
 100447c:	ca000004 	bgt	1004494 <d_read_timing+0x1c>
	return g_hal.timer_deltas[index];
 1004480:	e30e3548 	movw	r3, #58696	; 0xe548
 1004484:	e3403105 	movt	r3, #261	; 0x105
 1004488:	e0833180 	add	r3, r3, r0, lsl #3
}
 100448c:	e1c30dd8 	ldrd	r0, [r3, #216]	; 0xd8
 1004490:	e12fff1e 	bx	lr
{
 1004494:	e92d4010 	push	{r4, lr}
 1004498:	ebfffd40 	bl	10039a0 <d_read_timing.part.3>

0100449c <d_read_timing_us>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 100449c:	e350000f 	cmp	r0, #15
{
 10044a0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 10044a4:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10044a8:	ca00000a 	bgt	10044d8 <d_read_timing_us+0x3c>
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10044ac:	e30e3548 	movw	r3, #58696	; 0xe548
 10044b0:	e3403105 	movt	r3, #261	; 0x105
 10044b4:	e0833180 	add	r3, r3, r0, lsl #3
 10044b8:	e1c30dd8 	ldrd	r0, [r3, #216]	; 0xd8
 10044bc:	fa001e95 	blx	100bf18 <__aeabi_l2d>
 10044c0:	ed9f0b10 	vldr	d0, [pc, #64]	; 1004508 <d_read_timing_us+0x6c>
 10044c4:	ec410b30 	vmov	d16, r0, r1
 10044c8:	ee200b80 	vmul.f64	d0, d16, d0
}
 10044cc:	eeb70bc0 	vcvt.f32.f64	s0, d0
 10044d0:	e28dd00c 	add	sp, sp, #12
 10044d4:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10044d8:	e30001d7 	movw	r0, #471	; 0x1d7
 10044dc:	e3053658 	movw	r3, #22104	; 0x5658
 10044e0:	e3052668 	movw	r2, #22120	; 0x5668
 10044e4:	e3041e60 	movw	r1, #20064	; 0x4e60
 10044e8:	e58d0000 	str	r0, [sp]
 10044ec:	e3403105 	movt	r3, #261	; 0x105
 10044f0:	e3a00004 	mov	r0, #4
 10044f4:	e3402105 	movt	r2, #261	; 0x105
 10044f8:	e3401105 	movt	r1, #261	; 0x105
 10044fc:	ebfffcdd 	bl	1003878 <d_printf.constprop.7>
 1004500:	e3e00062 	mvn	r0, #98	; 0x62
 1004504:	fa001f93 	blx	100c358 <exit>
 1004508:	a17f0000 	.word	0xa17f0000
 100450c:	3f689374 	.word	0x3f689374

01004510 <d_dump_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1004510:	e351000f 	cmp	r1, #15
{
 1004514:	e92d4070 	push	{r4, r5, r6, lr}
 1004518:	e24dd010 	sub	sp, sp, #16
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 100451c:	ca000017 	bgt	1004580 <d_dump_timing+0x70>
	return g_hal.timer_deltas[index];
 1004520:	e30e3548 	movw	r3, #58696	; 0xe548
 1004524:	e1a06000 	mov	r6, r0
 1004528:	e3403105 	movt	r3, #261	; 0x105
 100452c:	e0833181 	add	r3, r3, r1, lsl #3
 1004530:	e1c34dd8 	ldrd	r4, [r3, #216]	; 0xd8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1004534:	e1a00004 	mov	r0, r4
 1004538:	e1a01005 	mov	r1, r5
 100453c:	fa001e75 	blx	100bf18 <__aeabi_l2d>
 1004540:	eddf0b10 	vldr	d16, [pc, #64]	; 1004588 <d_dump_timing+0x78>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1004544:	e0944004 	adds	r4, r4, r4
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1004548:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 100454c:	e0a55005 	adc	r5, r5, r5
 1004550:	e3051a14 	movw	r1, #23060	; 0x5a14
 1004554:	e1cd40f0 	strd	r4, [sp]
 1004558:	e1a02006 	mov	r2, r6
 100455c:	e3401105 	movt	r1, #261	; 0x105
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1004560:	ee610ba0 	vmul.f64	d16, d17, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1004564:	e3a00002 	mov	r0, #2
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1004568:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 100456c:	eef70ae7 	vcvt.f64.f32	d16, s15
 1004570:	edcd0b02 	vstr	d16, [sp, #8]
 1004574:	ebfffc2a 	bl	1003624 <d_printf.constprop.5>
}
 1004578:	e28dd010 	add	sp, sp, #16
 100457c:	e8bd8070 	pop	{r4, r5, r6, pc}
 1004580:	ebfffd06 	bl	10039a0 <d_read_timing.part.3>
 1004584:	e320f000 	nop	{0}
 1004588:	a17f0000 	.word	0xa17f0000
 100458c:	3f689374 	.word	0x3f689374

01004590 <d_dump_timing_ex>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1004590:	e351000f 	cmp	r1, #15
{
 1004594:	e92d4070 	push	{r4, r5, r6, lr}
 1004598:	e24dd010 	sub	sp, sp, #16
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 100459c:	ca000017 	bgt	1004600 <d_dump_timing_ex+0x70>
	return g_hal.timer_deltas[index];
 10045a0:	e30e3548 	movw	r3, #58696	; 0xe548
 10045a4:	e1a06000 	mov	r6, r0
 10045a8:	e3403105 	movt	r3, #261	; 0x105
 10045ac:	e0833181 	add	r3, r3, r1, lsl #3
 10045b0:	e1c34dd8 	ldrd	r4, [r3, #216]	; 0xd8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10045b4:	e1a00004 	mov	r0, r4
 10045b8:	e1a01005 	mov	r1, r5
 10045bc:	fa001e55 	blx	100bf18 <__aeabi_l2d>
 10045c0:	eddf0b10 	vldr	d16, [pc, #64]	; 1004608 <d_dump_timing_ex+0x78>
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10045c4:	e0944004 	adds	r4, r4, r4
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10045c8:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10045cc:	e0a55005 	adc	r5, r5, r5
 10045d0:	e3051a14 	movw	r1, #23060	; 0x5a14
 10045d4:	e1cd40f0 	strd	r4, [sp]
 10045d8:	e1a02006 	mov	r2, r6
 10045dc:	e3401105 	movt	r1, #261	; 0x105
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10045e0:	ee610ba0 	vmul.f64	d16, d17, d16
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10045e4:	e3a00001 	mov	r0, #1
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10045e8:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10045ec:	eef70ae7 	vcvt.f64.f32	d16, s15
 10045f0:	edcd0b02 	vstr	d16, [sp, #8]
 10045f4:	ebfffc55 	bl	1003750 <d_printf.constprop.6>
}
 10045f8:	e28dd010 	add	sp, sp, #16
 10045fc:	e8bd8070 	pop	{r4, r5, r6, pc}
 1004600:	ebfffce6 	bl	10039a0 <d_read_timing.part.3>
 1004604:	e320f000 	nop	{0}
 1004608:	a17f0000 	.word	0xa17f0000
 100460c:	3f689374 	.word	0x3f689374

01004610 <mcsi_init>:
/*
 * Initialise the MCSI controller.  It is not permitted to call this function more than once.
 */
void mcsi_init()
{
	g_mcsi_state.state = MCSI_STATE_IDLE;
 1004610:	e30e3740 	movw	r3, #59200	; 0xe740
 1004614:	e3a00000 	mov	r0, #0
 1004618:	e3403105 	movt	r3, #261	; 0x105
	g_mcsi_state.flags = MCSI_FLAG_USE_MEMCPY;
 100461c:	e3a01020 	mov	r1, #32
	g_mcsi_state.mipi_line_size = 2048;
 1004620:	e3a02b02 	mov	r2, #2048	; 0x800
	g_mcsi_state.flags = MCSI_FLAG_USE_MEMCPY;
 1004624:	e1c300f0 	strd	r0, [r3]
	g_mcsi_state.mipi_line_size = 2048;
 1004628:	e5832014 	str	r2, [r3, #20]
}
 100462c:	e12fff1e 	bx	lr

01004630 <mcsi_setup_transfer_by_id>:
/*
 * Setup a simple transfer of a single waveindex by the waveindex ID.  If the ID is not
 * found an error is returned and the transfer is not started.
 */
int mcsi_setup_transfer_by_id(uint32_t wave_id)
{
 1004630:	e92d4010 	push	{r4, lr}
	int res;
	struct acq_buffer_t *wave;

	D_ASSERT(g_mcsi_state.state == MCSI_STATE_IDLE) ;
 1004634:	e30e4740 	movw	r4, #59200	; 0xe740
 1004638:	e3404105 	movt	r4, #261	; 0x105
{
 100463c:	e24dd010 	sub	sp, sp, #16
	D_ASSERT(g_mcsi_state.state == MCSI_STATE_IDLE) ;
 1004640:	e5943000 	ldr	r3, [r4]
 1004644:	e3530000 	cmp	r3, #0
 1004648:	1a000010 	bne	1004690 <mcsi_setup_transfer_by_id+0x60>

	res = acq_get_ll_pointer(wave_id, &wave);
 100464c:	e28d100c 	add	r1, sp, #12
 1004650:	ebfff65a 	bl	1001fc0 <acq_get_ll_pointer>

	if(res != ACQRES_OK) {
 1004654:	e3500000 	cmp	r0, #0
		return MCSI_RES_WAVE_ERROR;
 1004658:	13e00000 	mvnne	r0, #0
	if(res != ACQRES_OK) {
 100465c:	1a000009 	bne	1004688 <mcsi_setup_transfer_by_id+0x58>
	}

	D_ASSERT(wave != NULL) ;
 1004660:	e59d200c 	ldr	r2, [sp, #12]
 1004664:	e3520000 	cmp	r2, #0
 1004668:	0a000014 	beq	10046c0 <mcsi_setup_transfer_by_id+0x90>
	// n.b. IRQs should be disabled here to avoid interrupt contention of global resource
	g_mcsi_state.wave = wave;
	g_mcsi_state.wave_start = wave;
	g_mcsi_state.wave_end = wave;
	g_mcsi_state.flags |= MCSI_FLAG_TX_SINGLE;
	g_mcsi_state.flags &= ~MCSI_FLAG_TX_MULTI;
 100466c:	e5943004 	ldr	r3, [r4, #4]
	g_mcsi_state.wave = wave;
 1004670:	e5842018 	str	r2, [r4, #24]
	g_mcsi_state.wave_start = wave;
 1004674:	e5842020 	str	r2, [r4, #32]
	g_mcsi_state.flags &= ~MCSI_FLAG_TX_MULTI;
 1004678:	e3c33002 	bic	r3, r3, #2
	g_mcsi_state.wave_end = wave;
 100467c:	e5842024 	str	r2, [r4, #36]	; 0x24
	g_mcsi_state.flags &= ~MCSI_FLAG_TX_MULTI;
 1004680:	e3833001 	orr	r3, r3, #1
 1004684:	e5843004 	str	r3, [r4, #4]
}
 1004688:	e28dd010 	add	sp, sp, #16
 100468c:	e8bd8010 	pop	{r4, pc}
	D_ASSERT(g_mcsi_state.state == MCSI_STATE_IDLE) ;
 1004690:	e3053acc 	movw	r3, #23244	; 0x5acc
 1004694:	e3052ae0 	movw	r2, #23264	; 0x5ae0
 1004698:	e3041e60 	movw	r1, #20064	; 0x4e60
 100469c:	e3403105 	movt	r3, #261	; 0x105
 10046a0:	e3402105 	movt	r2, #261	; 0x105
 10046a4:	e3a00032 	mov	r0, #50	; 0x32
 10046a8:	e58d0000 	str	r0, [sp]
	D_ASSERT(wave != NULL) ;
 10046ac:	e3a00004 	mov	r0, #4
 10046b0:	e3401105 	movt	r1, #261	; 0x105
 10046b4:	ebfffd61 	bl	1003c40 <d_printf>
 10046b8:	e3e00062 	mvn	r0, #98	; 0x62
 10046bc:	fa001f25 	blx	100c358 <exit>
 10046c0:	e3a0003a 	mov	r0, #58	; 0x3a
 10046c4:	e3053acc 	movw	r3, #23244	; 0x5acc
 10046c8:	e3052b08 	movw	r2, #23304	; 0x5b08
 10046cc:	e3041e60 	movw	r1, #20064	; 0x4e60
 10046d0:	e58d0000 	str	r0, [sp]
 10046d4:	e3403105 	movt	r3, #261	; 0x105
 10046d8:	e3402105 	movt	r2, #261	; 0x105
 10046dc:	eafffff2 	b	10046ac <mcsi_setup_transfer_by_id+0x7c>

010046e0 <mcsi_setup_multi_transfer_by_id>:
 * Setup a multi transfer of a range of waveindex.  wave_start MUST be less than
 * wave_end.  If an ID is not found an error is returned and the transfer is not
 * started.
 */
int mcsi_setup_multi_transfer_by_id(uint32_t wave_start, uint32_t wave_end)
{
 10046e0:	e92d4030 	push	{r4, r5, lr}
	int res;
	struct acq_buffer_t *w_start, *w_end;

	D_ASSERT(g_mcsi_state.state == MCSI_STATE_IDLE);
 10046e4:	e30e4740 	movw	r4, #59200	; 0xe740
 10046e8:	e3404105 	movt	r4, #261	; 0x105
{
 10046ec:	e24dd014 	sub	sp, sp, #20
	D_ASSERT(g_mcsi_state.state == MCSI_STATE_IDLE);
 10046f0:	e5943000 	ldr	r3, [r4]
 10046f4:	e3530000 	cmp	r3, #0
 10046f8:	1a000029 	bne	10047a4 <mcsi_setup_multi_transfer_by_id+0xc4>
	D_ASSERT(wave_start < wave_end);
 10046fc:	e1500001 	cmp	r0, r1
 1004700:	e1a05001 	mov	r5, r1
 1004704:	2a00001a 	bcs	1004774 <mcsi_setup_multi_transfer_by_id+0x94>

	res = acq_get_ll_pointer(wave_start, &w_start);
 1004708:	e28d1008 	add	r1, sp, #8
 100470c:	ebfff62b 	bl	1001fc0 <acq_get_ll_pointer>

	if(res != ACQRES_OK) {
 1004710:	e3500000 	cmp	r0, #0
 1004714:	0a000002 	beq	1004724 <mcsi_setup_multi_transfer_by_id+0x44>
 1004718:	e3e00000 	mvn	r0, #0
	g_mcsi_state.wave = w_start;
	g_mcsi_state.wave_start = w_start;
	g_mcsi_state.wave_end = w_end;
	g_mcsi_state.flags |= MCSI_FLAG_TX_MULTI;
	g_mcsi_state.flags &= ~MCSI_FLAG_TX_SINGLE;
}
 100471c:	e28dd014 	add	sp, sp, #20
 1004720:	e8bd8030 	pop	{r4, r5, pc}
	res = acq_get_ll_pointer(wave_end, &w_end);
 1004724:	e1a00005 	mov	r0, r5
 1004728:	e28d100c 	add	r1, sp, #12
 100472c:	ebfff623 	bl	1001fc0 <acq_get_ll_pointer>
	if(res != ACQRES_OK) {
 1004730:	e3500000 	cmp	r0, #0
 1004734:	1afffff7 	bne	1004718 <mcsi_setup_multi_transfer_by_id+0x38>
	D_ASSERT(w_start->idx < w_end->idx);
 1004738:	e59d2008 	ldr	r2, [sp, #8]
 100473c:	e59d100c 	ldr	r1, [sp, #12]
 1004740:	e5920000 	ldr	r0, [r2]
 1004744:	e5913000 	ldr	r3, [r1]
 1004748:	e1500003 	cmp	r0, r3
 100474c:	aa00001c 	bge	10047c4 <mcsi_setup_multi_transfer_by_id+0xe4>
	g_mcsi_state.flags &= ~MCSI_FLAG_TX_SINGLE;
 1004750:	e5943004 	ldr	r3, [r4, #4]
	g_mcsi_state.wave = w_start;
 1004754:	e5842018 	str	r2, [r4, #24]
	g_mcsi_state.wave_start = w_start;
 1004758:	e5842020 	str	r2, [r4, #32]
	g_mcsi_state.flags &= ~MCSI_FLAG_TX_SINGLE;
 100475c:	e3c33001 	bic	r3, r3, #1
	g_mcsi_state.wave_end = w_end;
 1004760:	e5841024 	str	r1, [r4, #36]	; 0x24
	g_mcsi_state.flags &= ~MCSI_FLAG_TX_SINGLE;
 1004764:	e3833002 	orr	r3, r3, #2
 1004768:	e5843004 	str	r3, [r4, #4]
}
 100476c:	e28dd014 	add	sp, sp, #20
 1004770:	e8bd8030 	pop	{r4, r5, pc}
	D_ASSERT(wave_start < wave_end);
 1004774:	e3053acc 	movw	r3, #23244	; 0x5acc
 1004778:	e3052b18 	movw	r2, #23320	; 0x5b18
 100477c:	e3041e60 	movw	r1, #20064	; 0x4e60
 1004780:	e3403105 	movt	r3, #261	; 0x105
 1004784:	e3402105 	movt	r2, #261	; 0x105
 1004788:	e3a0004f 	mov	r0, #79	; 0x4f
 100478c:	e58d0000 	str	r0, [sp]
 1004790:	e3a00004 	mov	r0, #4
 1004794:	e3401105 	movt	r1, #261	; 0x105
 1004798:	ebfffd28 	bl	1003c40 <d_printf>
 100479c:	e3e00062 	mvn	r0, #98	; 0x62
 10047a0:	fa001eec 	blx	100c358 <exit>
	D_ASSERT(g_mcsi_state.state == MCSI_STATE_IDLE);
 10047a4:	e3a0004e 	mov	r0, #78	; 0x4e
 10047a8:	e3053acc 	movw	r3, #23244	; 0x5acc
 10047ac:	e3052ae0 	movw	r2, #23264	; 0x5ae0
 10047b0:	e3041e60 	movw	r1, #20064	; 0x4e60
 10047b4:	e58d0000 	str	r0, [sp]
 10047b8:	e3403105 	movt	r3, #261	; 0x105
 10047bc:	e3402105 	movt	r2, #261	; 0x105
 10047c0:	eafffff2 	b	1004790 <mcsi_setup_multi_transfer_by_id+0xb0>
	D_ASSERT(w_start->idx < w_end->idx);
 10047c4:	e3a0005d 	mov	r0, #93	; 0x5d
 10047c8:	e3053acc 	movw	r3, #23244	; 0x5acc
 10047cc:	e3052b30 	movw	r2, #23344	; 0x5b30
 10047d0:	e3041e60 	movw	r1, #20064	; 0x4e60
 10047d4:	e58d0000 	str	r0, [sp]
 10047d8:	e3403105 	movt	r3, #261	; 0x105
 10047dc:	e3402105 	movt	r2, #261	; 0x105
 10047e0:	eaffffea 	b	1004790 <mcsi_setup_multi_transfer_by_id+0xb0>

010047e4 <mcsi_start>:
/*
 * Start the requested transfer.
 */
void mcsi_start()
{
	D_ASSERT(g_mcsi_state.state == MCSI_STATE_IDLE) ;
 10047e4:	e30e3740 	movw	r3, #59200	; 0xe740
 10047e8:	e3403105 	movt	r3, #261	; 0x105
 10047ec:	e5932000 	ldr	r2, [r3]
 10047f0:	e3520000 	cmp	r2, #0
 10047f4:	1a000002 	bne	1004804 <mcsi_start+0x20>

	g_mcsi_state.state = MCSI_STATE_RUN;
 10047f8:	e3a02001 	mov	r2, #1
 10047fc:	e5832000 	str	r2, [r3]
 1004800:	e12fff1e 	bx	lr
{
 1004804:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(g_mcsi_state.state == MCSI_STATE_IDLE) ;
 1004808:	e3a0006e 	mov	r0, #110	; 0x6e
{
 100480c:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(g_mcsi_state.state == MCSI_STATE_IDLE) ;
 1004810:	e3053acc 	movw	r3, #23244	; 0x5acc
 1004814:	e3052ae0 	movw	r2, #23264	; 0x5ae0
 1004818:	e3041e60 	movw	r1, #20064	; 0x4e60
 100481c:	e58d0000 	str	r0, [sp]
 1004820:	e3403105 	movt	r3, #261	; 0x105
 1004824:	e3a00004 	mov	r0, #4
 1004828:	e3402105 	movt	r2, #261	; 0x105
 100482c:	e3401105 	movt	r1, #261	; 0x105
 1004830:	ebfffd02 	bl	1003c40 <d_printf>
 1004834:	e3e00062 	mvn	r0, #98	; 0x62
 1004838:	fa001ec6 	blx	100c358 <exit>

0100483c <_mcsi_tx_memcpy>:

/*
 * Internal helper function for memcpy transfer method.
 */
void _mcsi_tx_memcpy(struct acq_buffer_t *wave, uint32_t offset_src, uint32_t bram_des, uint32_t bytes_max)
{
 100483c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1004840:	e1a0c001 	mov	ip, r1
 1004844:	e24dd01c 	sub	sp, sp, #28
	uint32_t start, end, length;
	uint32_t *bram_ptr = (uint32_t *)bram_des;

	d_printf(D_INFO, "_mcsi_tx_memcpy: tx_offset=0x%08x (%d), bram_des=0x%08x, bytes_max=%d", \
 1004848:	e3051b4c 	movw	r1, #23372	; 0x5b4c
{
 100484c:	e1a04000 	mov	r4, r0
 1004850:	e1a05002 	mov	r5, r2
	d_printf(D_INFO, "_mcsi_tx_memcpy: tx_offset=0x%08x (%d), bram_des=0x%08x, bytes_max=%d", \
 1004854:	e58d2000 	str	r2, [sp]
 1004858:	e3401105 	movt	r1, #261	; 0x105
 100485c:	e58d3004 	str	r3, [sp, #4]
 1004860:	e1a0200c 	mov	r2, ip
 1004864:	e1a0300c 	mov	r3, ip
 1004868:	e3a00002 	mov	r0, #2
 100486c:	ebfffcf3 	bl	1003c40 <d_printf>
			offset_src, offset_src, bram_des, bytes_max);

	if(!(wave->trigger_at & TRIGGER_INVALID_MASK) && (wave->flags & ACQBUF_FLAG_PKT_DONE)) {
 1004870:	e594300c 	ldr	r3, [r4, #12]
 1004874:	e3530000 	cmp	r3, #0
 1004878:	ba000002 	blt	1004888 <_mcsi_tx_memcpy+0x4c>
 100487c:	e1d431b0 	ldrh	r3, [r4, #16]
 1004880:	e3130001 	tst	r3, #1
 1004884:	1a000001 	bne	1004890 <_mcsi_tx_memcpy+0x54>
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, (end - start) * 4, MCSI_BRAM_END) != MCSI_RES_OK)
			return;

		d_printf(D_INFO, "done copy");
	}
}
 1004888:	e28dd01c 	add	sp, sp, #28
 100488c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		Xil_DCacheInvalidateRange((INTPTR)wave->buff_acq, wave->pre_sz + wave->post_sz);
 1004890:	e5941014 	ldr	r1, [r4, #20]
 1004894:	e5943018 	ldr	r3, [r4, #24]
 1004898:	e5940008 	ldr	r0, [r4, #8]
 100489c:	e0811003 	add	r1, r1, r3
 10048a0:	eb0016ea 	bl	100a450 <Xil_DCacheInvalidateRange>
		dmb();
 10048a4:	f57ff05f 	dmb	sy
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10048a8:	e594600c 	ldr	r6, [r4, #12]
		end = g_acq_state.pre_sampct * 2; // change this to wave->pre_sz in some way ??
 10048ac:	e30d9300 	movw	r9, #54016	; 0xd300
 10048b0:	e3409105 	movt	r9, #261	; 0x105
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, length, MCSI_BRAM_END) != MCSI_RES_OK)
 10048b4:	e5948008 	ldr	r8, [r4, #8]
		length = (end - start) * 4;
 10048b8:	e5993778 	ldr	r3, [r9, #1912]	; 0x778
int _mcsi_tx_memcpy_assist_bounded(void *base, void *src, size_t length, uint32_t addr_limit)
{
	int res = MCSI_RES_OK;
	uint32_t end = (uint32_t)base + length;

	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 10048bc:	e30fafff 	movw	sl, #65535	; 0xffff
 10048c0:	e344a200 	movt	sl, #16896	; 0x4200
 10048c4:	e3051b94 	movw	r1, #23444	; 0x5b94
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10048c8:	e1a061a6 	lsr	r6, r6, #3
			base, src, end, length, length, addr_limit);

	if(end >= addr_limit) {
 10048cc:	e30fbffe 	movw	fp, #65534	; 0xfffe
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 10048d0:	e58da00c 	str	sl, [sp, #12]
 10048d4:	e1a02005 	mov	r2, r5
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10048d8:	e2866001 	add	r6, r6, #1
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 10048dc:	e3401105 	movt	r1, #261	; 0x105
		length = (end - start) * 4;
 10048e0:	e0433006 	sub	r3, r3, r6
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, length, MCSI_BRAM_END) != MCSI_RES_OK)
 10048e4:	e1a06186 	lsl	r6, r6, #3
		length = (end - start) * 4;
 10048e8:	e1a03183 	lsl	r3, r3, #3
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 10048ec:	e3a00002 	mov	r0, #2
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, length, MCSI_BRAM_END) != MCSI_RES_OK)
 10048f0:	e0888006 	add	r8, r8, r6
	uint32_t end = (uint32_t)base + length;
 10048f4:	e0857003 	add	r7, r5, r3
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 10048f8:	e58d3008 	str	r3, [sp, #8]
 10048fc:	e58d3014 	str	r3, [sp, #20]
	if(end >= addr_limit) {
 1004900:	e344b200 	movt	fp, #16896	; 0x4200
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004904:	e58d3004 	str	r3, [sp, #4]
 1004908:	e1a03008 	mov	r3, r8
 100490c:	e58d7000 	str	r7, [sp]
 1004910:	ebfffcca 	bl	1003c40 <d_printf>
	if(end >= addr_limit) {
 1004914:	e157000b 	cmp	r7, fp
 1004918:	8a000032 	bhi	10049e8 <_mcsi_tx_memcpy+0x1ac>
		res = MCSI_RES_MEMCPY_BOUND;

		d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: clip end address to 0x%08x", end);
	}

	memcpy(base, src, length);
 100491c:	e1a01008 	mov	r1, r8
 1004920:	e59d2014 	ldr	r2, [sp, #20]
 1004924:	e1a00005 	mov	r0, r5
	uint32_t end = (uint32_t)base + length;
 1004928:	e0865007 	add	r5, r6, r7
	memcpy(base, src, length);
 100492c:	eb002403 	bl	100d940 <memcpy>
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq, start * 4, MCSI_BRAM_END) != MCSI_RES_OK)
 1004930:	e5948008 	ldr	r8, [r4, #8]
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004934:	e3051b94 	movw	r1, #23444	; 0x5b94
 1004938:	e58da00c 	str	sl, [sp, #12]
 100493c:	e3401105 	movt	r1, #261	; 0x105
 1004940:	e58d6008 	str	r6, [sp, #8]
 1004944:	e1a02007 	mov	r2, r7
 1004948:	e58d6004 	str	r6, [sp, #4]
 100494c:	e1a03008 	mov	r3, r8
 1004950:	e58d5000 	str	r5, [sp]
 1004954:	e3a00002 	mov	r0, #2
 1004958:	ebfffcb8 	bl	1003c40 <d_printf>
	if(end >= addr_limit) {
 100495c:	e155000b 	cmp	r5, fp
 1004960:	8a00002b 	bhi	1004a14 <_mcsi_tx_memcpy+0x1d8>
	memcpy(base, src, length);
 1004964:	e1a02006 	mov	r2, r6
 1004968:	e1a01008 	mov	r1, r8
 100496c:	e1a00007 	mov	r0, r7
 1004970:	eb0023f2 	bl	100d940 <memcpy>
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, (end - start) * 4, MCSI_BRAM_END) != MCSI_RES_OK)
 1004974:	e599077c 	ldr	r0, [r9, #1916]	; 0x77c
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004978:	e3051b94 	movw	r1, #23444	; 0x5b94
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, (end - start) * 4, MCSI_BRAM_END) != MCSI_RES_OK)
 100497c:	e5946008 	ldr	r6, [r4, #8]
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004980:	e3401105 	movt	r1, #261	; 0x105
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, (end - start) * 4, MCSI_BRAM_END) != MCSI_RES_OK)
 1004984:	e5993778 	ldr	r3, [r9, #1912]	; 0x778
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004988:	e1a02005 	mov	r2, r5
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, (end - start) * 4, MCSI_BRAM_END) != MCSI_RES_OK)
 100498c:	e2404112 	sub	r4, r0, #-2147483644	; 0x80000004
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004990:	e58da00c 	str	sl, [sp, #12]
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, (end - start) * 4, MCSI_BRAM_END) != MCSI_RES_OK)
 1004994:	e1a04184 	lsl	r4, r4, #3
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004998:	e3a00002 	mov	r0, #2
		if(_mcsi_tx_memcpy_assist_bounded(bram_ptr, wave->buff_acq + start, (end - start) * 4, MCSI_BRAM_END) != MCSI_RES_OK)
 100499c:	e0866183 	add	r6, r6, r3, lsl #3
	uint32_t end = (uint32_t)base + length;
 10049a0:	e0847005 	add	r7, r4, r5
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 10049a4:	e58d4008 	str	r4, [sp, #8]
 10049a8:	e58d4004 	str	r4, [sp, #4]
 10049ac:	e1a03006 	mov	r3, r6
 10049b0:	e58d7000 	str	r7, [sp]
 10049b4:	ebfffca1 	bl	1003c40 <d_printf>
	if(end >= addr_limit) {
 10049b8:	e157000b 	cmp	r7, fp
 10049bc:	8a00001d 	bhi	1004a38 <_mcsi_tx_memcpy+0x1fc>
	memcpy(base, src, length);
 10049c0:	e1a01006 	mov	r1, r6
 10049c4:	e1a02004 	mov	r2, r4
 10049c8:	e1a00005 	mov	r0, r5
 10049cc:	eb0023db 	bl	100d940 <memcpy>
		d_printf(D_INFO, "done copy");
 10049d0:	e3051c3c 	movw	r1, #23612	; 0x5c3c
 10049d4:	e3a00002 	mov	r0, #2
 10049d8:	e3401105 	movt	r1, #261	; 0x105
}
 10049dc:	e28dd01c 	add	sp, sp, #28
 10049e0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
		d_printf(D_INFO, "done copy");
 10049e4:	eafffc95 	b	1003c40 <d_printf>
		d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: clip end address to 0x%08x", end);
 10049e8:	e3051c00 	movw	r1, #23552	; 0x5c00
 10049ec:	e1a0200a 	mov	r2, sl
 10049f0:	e3401105 	movt	r1, #261	; 0x105
 10049f4:	e3a00002 	mov	r0, #2
 10049f8:	ebfffc90 	bl	1003c40 <d_printf>
	memcpy(base, src, length);
 10049fc:	e04a2005 	sub	r2, sl, r5
 1004a00:	e1a01008 	mov	r1, r8
 1004a04:	e1a00005 	mov	r0, r5
}
 1004a08:	e28dd01c 	add	sp, sp, #28
 1004a0c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	memcpy(base, src, length);
 1004a10:	ea0023ca 	b	100d940 <memcpy>
		d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: clip end address to 0x%08x", end);
 1004a14:	e3051c00 	movw	r1, #23552	; 0x5c00
 1004a18:	e1a0200a 	mov	r2, sl
 1004a1c:	e3401105 	movt	r1, #261	; 0x105
 1004a20:	e3a00002 	mov	r0, #2
 1004a24:	ebfffc85 	bl	1003c40 <d_printf>
	memcpy(base, src, length);
 1004a28:	e04a2007 	sub	r2, sl, r7
 1004a2c:	e1a01008 	mov	r1, r8
 1004a30:	e1a00007 	mov	r0, r7
 1004a34:	eafffff3 	b	1004a08 <_mcsi_tx_memcpy+0x1cc>
		d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: clip end address to 0x%08x", end);
 1004a38:	e3051c00 	movw	r1, #23552	; 0x5c00
 1004a3c:	e1a0200a 	mov	r2, sl
 1004a40:	e3401105 	movt	r1, #261	; 0x105
 1004a44:	e3a00002 	mov	r0, #2
 1004a48:	ebfffc7c 	bl	1003c40 <d_printf>
	memcpy(base, src, length);
 1004a4c:	e04a2005 	sub	r2, sl, r5
 1004a50:	e1a01006 	mov	r1, r6
 1004a54:	e1a00005 	mov	r0, r5
 1004a58:	eaffffea 	b	1004a08 <_mcsi_tx_memcpy+0x1cc>

01004a5c <mcsi_tick>:
{
 1004a5c:	e92d4070 	push	{r4, r5, r6, lr}
	switch(g_mcsi_state.state) {
 1004a60:	e30e4740 	movw	r4, #59200	; 0xe740
 1004a64:	e3404105 	movt	r4, #261	; 0x105
{
 1004a68:	e24dd008 	sub	sp, sp, #8
	switch(g_mcsi_state.state) {
 1004a6c:	e5942000 	ldr	r2, [r4]
 1004a70:	e3520002 	cmp	r2, #2
 1004a74:	0a00000d 	beq	1004ab0 <mcsi_tick+0x54>
 1004a78:	e3520004 	cmp	r2, #4
 1004a7c:	0a000058 	beq	1004be4 <mcsi_tick+0x188>
 1004a80:	e3520001 	cmp	r2, #1
 1004a84:	0a000040 	beq	1004b8c <mcsi_tick+0x130>
 1004a88:	e5943008 	ldr	r3, [r4, #8]
 1004a8c:	e594c018 	ldr	ip, [r4, #24]
	d_printf(D_INFO, "mcsi_tick: state=%d, buffer_id=%d, wave->idx=%d", \
 1004a90:	e59cc000 	ldr	ip, [ip]
 1004a94:	e3051ce0 	movw	r1, #23776	; 0x5ce0
 1004a98:	e3401105 	movt	r1, #261	; 0x105
 1004a9c:	e3a00002 	mov	r0, #2
 1004aa0:	e58dc000 	str	ip, [sp]
 1004aa4:	ebfffc65 	bl	1003c40 <d_printf>
}
 1004aa8:	e28dd008 	add	sp, sp, #8
 1004aac:	e8bd8070 	pop	{r4, r5, r6, pc}
			D_ASSERT(g_mcsi_state.buffer_id == 0 || g_mcsi_state.buffer_id == 1) ;
 1004ab0:	e5943008 	ldr	r3, [r4, #8]
 1004ab4:	e3530001 	cmp	r3, #1
 1004ab8:	8a000071 	bhi	1004c84 <mcsi_tick+0x228>
			tot_sz = g_mcsi_state.wave->pre_sz + g_mcsi_state.wave->post_sz;
 1004abc:	e5943018 	ldr	r3, [r4, #24]
			d_printf(D_INFO, "mcsi_tick: tx_sz=%d, tot_sz=%d", tx_sz, tot_sz);
 1004ac0:	e3051ca0 	movw	r1, #23712	; 0x5ca0
 1004ac4:	e1a00002 	mov	r0, r2
 1004ac8:	e3401105 	movt	r1, #261	; 0x105
			tot_sz = g_mcsi_state.wave->pre_sz + g_mcsi_state.wave->post_sz;
 1004acc:	e5935014 	ldr	r5, [r3, #20]
 1004ad0:	e5933018 	ldr	r3, [r3, #24]
 1004ad4:	e0855003 	add	r5, r5, r3
			tx_sz = MIN(tot_sz, MCSI_MAX_BUFFER_BRAM_SIZE);
 1004ad8:	e3550902 	cmp	r5, #32768	; 0x8000
			d_printf(D_INFO, "mcsi_tick: tx_sz=%d, tot_sz=%d", tx_sz, tot_sz);
 1004adc:	e1a03005 	mov	r3, r5
			tx_sz = MIN(tot_sz, MCSI_MAX_BUFFER_BRAM_SIZE);
 1004ae0:	31a06005 	movcc	r6, r5
 1004ae4:	23a06902 	movcs	r6, #32768	; 0x8000
			d_printf(D_INFO, "mcsi_tick: tx_sz=%d, tot_sz=%d", tx_sz, tot_sz);
 1004ae8:	e1a02006 	mov	r2, r6
 1004aec:	ebfffc53 	bl	1003c40 <d_printf>
			_mcsi_tx_memcpy(g_mcsi_state.wave, g_mcsi_state.cur_wave_offset, g_mcsi_state.bram_addr, tx_sz);
 1004af0:	e1a03006 	mov	r3, r6
 1004af4:	e594200c 	ldr	r2, [r4, #12]
 1004af8:	e1c401d8 	ldrd	r0, [r4, #24]
 1004afc:	ebffff4e 	bl	100483c <_mcsi_tx_memcpy>
			g_mcsi_state.bram_offs += tx_sz;
 1004b00:	e5942010 	ldr	r2, [r4, #16]
			g_mcsi_state.cur_wave_offset += tx_sz;
 1004b04:	e594301c 	ldr	r3, [r4, #28]
			g_mcsi_state.bram_addr += tx_sz;
 1004b08:	e594100c 	ldr	r1, [r4, #12]
			g_mcsi_state.bram_offs += tx_sz;
 1004b0c:	e0862002 	add	r2, r6, r2
			if(g_mcsi_state.bram_offs >= MCSI_MAX_BUFFER_BRAM_SIZE) {
 1004b10:	e3520902 	cmp	r2, #32768	; 0x8000
			g_mcsi_state.cur_wave_offset += tx_sz;
 1004b14:	e0863003 	add	r3, r6, r3
			g_mcsi_state.bram_addr += tx_sz;
 1004b18:	e0816006 	add	r6, r1, r6
			g_mcsi_state.bram_offs += tx_sz;
 1004b1c:	e5842010 	str	r2, [r4, #16]
			g_mcsi_state.cur_wave_offset += tx_sz;
 1004b20:	e584301c 	str	r3, [r4, #28]
			g_mcsi_state.bram_addr += tx_sz;
 1004b24:	e584600c 	str	r6, [r4, #12]
			if(g_mcsi_state.bram_offs >= MCSI_MAX_BUFFER_BRAM_SIZE) {
 1004b28:	3a000009 	bcc	1004b54 <mcsi_tick+0xf8>
				if(g_mcsi_state.buffer_id == 0) {
 1004b2c:	e5942008 	ldr	r2, [r4, #8]
 1004b30:	e3520000 	cmp	r2, #0
 1004b34:	1a000043 	bne	1004c48 <mcsi_tick+0x1ec>
					g_mcsi_state.flags |= MCSI_FLAG_BUF_A_VALID;
 1004b38:	e5942004 	ldr	r2, [r4, #4]
 1004b3c:	e3822080 	orr	r2, r2, #128	; 0x80
 1004b40:	e5842004 	str	r2, [r4, #4]
				g_mcsi_state.buffer_id = 0; // 1 - g_mcsi_state.buffer_id;
 1004b44:	e3a01000 	mov	r1, #0
				g_mcsi_state.bram_addr = MCSI_BRAM_BASE + (MCSI_MAX_BUFFER_BRAM_SIZE * g_mcsi_state.buffer_id);
 1004b48:	e3a02442 	mov	r2, #1107296256	; 0x42000000
				g_mcsi_state.buffer_id = 0; // 1 - g_mcsi_state.buffer_id;
 1004b4c:	e5841008 	str	r1, [r4, #8]
				g_mcsi_state.bram_addr = MCSI_BRAM_BASE + (MCSI_MAX_BUFFER_BRAM_SIZE * g_mcsi_state.buffer_id);
 1004b50:	e584200c 	str	r2, [r4, #12]
			if(g_mcsi_state.cur_wave_offset >= tot_sz) {
 1004b54:	e1530005 	cmp	r3, r5
 1004b58:	e594c018 	ldr	ip, [r4, #24]
 1004b5c:	3a000030 	bcc	1004c24 <mcsi_tick+0x1c8>
				if(g_mcsi_state.wave == g_mcsi_state.wave_end) {
 1004b60:	e5943024 	ldr	r3, [r4, #36]	; 0x24
 1004b64:	e153000c 	cmp	r3, ip
 1004b68:	0a00003e 	beq	1004c68 <mcsi_tick+0x20c>
					D_ASSERT(g_mcsi_state.wave->next != NULL) ;
 1004b6c:	e59cc01c 	ldr	ip, [ip, #28]
 1004b70:	e35c0000 	cmp	ip, #0
 1004b74:	0a00004e 	beq	1004cb4 <mcsi_tick+0x258>
					g_mcsi_state.state = MCSI_STATE_WAITING_CSI;
 1004b78:	e3a02004 	mov	r2, #4
					g_mcsi_state.wave = g_mcsi_state.wave->next;
 1004b7c:	e584c018 	str	ip, [r4, #24]
					g_mcsi_state.state = MCSI_STATE_WAITING_CSI;
 1004b80:	e5842000 	str	r2, [r4]
 1004b84:	e5943008 	ldr	r3, [r4, #8]
 1004b88:	eaffffc0 	b	1004a90 <mcsi_tick+0x34>
			if(g_mcsi_state.flags & MCSI_FLAG_USE_MEMCPY) {
 1004b8c:	e5943004 	ldr	r3, [r4, #4]
 1004b90:	e3130020 	tst	r3, #32
 1004b94:	0a000025 	beq	1004c30 <mcsi_tick+0x1d4>
				tot_sz = g_mcsi_state.wave->pre_sz + g_mcsi_state.wave->post_sz;
 1004b98:	e594c018 	ldr	ip, [r4, #24]
				g_mcsi_state.bram_addr = MCSI_BRAM_BASE;
 1004b9c:	e3a00442 	mov	r0, #1107296256	; 0x42000000
 1004ba0:	e584000c 	str	r0, [r4, #12]
				tot_sz = g_mcsi_state.wave->pre_sz + g_mcsi_state.wave->post_sz;
 1004ba4:	e59c1018 	ldr	r1, [ip, #24]
 1004ba8:	e59c2014 	ldr	r2, [ip, #20]
 1004bac:	e0822001 	add	r2, r2, r1
				g_mcsi_state.state = MCSI_STATE_TRANSFER_MEMCPY;
 1004bb0:	e3a01002 	mov	r1, #2
				if(tot_sz > MCSI_MAX_BUFFER_BRAM_SIZE) {
 1004bb4:	e3520902 	cmp	r2, #32768	; 0x8000
				g_mcsi_state.buffer_id = 0;
 1004bb8:	e3a02000 	mov	r2, #0
					g_mcsi_state.flags |= MCSI_FLAG_OUTPUT_MULTI;
 1004bbc:	83833040 	orrhi	r3, r3, #64	; 0x40
					g_mcsi_state.flags &= ~MCSI_FLAG_OUTPUT_MULTI;
 1004bc0:	93c33040 	bicls	r3, r3, #64	; 0x40
 1004bc4:	e5843004 	str	r3, [r4, #4]
				g_mcsi_state.buffer_id = 0;
 1004bc8:	e1a03002 	mov	r3, r2
 1004bcc:	e5842008 	str	r2, [r4, #8]
				g_mcsi_state.cur_wave_offset = 0;
 1004bd0:	e584201c 	str	r2, [r4, #28]
				g_mcsi_state.bram_offs = 0;
 1004bd4:	e5842010 	str	r2, [r4, #16]
 1004bd8:	e1a02001 	mov	r2, r1
				g_mcsi_state.state = MCSI_STATE_TRANSFER_MEMCPY;
 1004bdc:	e5841000 	str	r1, [r4]
 1004be0:	eaffffaa 	b	1004a90 <mcsi_tick+0x34>
			if(g_mcsi_state.flags & MCSI_FLAG_TX_ALL_DONE) {
 1004be4:	e5943004 	ldr	r3, [r4, #4]
 1004be8:	e2131004 	ands	r1, r3, #4
 1004bec:	1a000007 	bne	1004c10 <mcsi_tick+0x1b4>
				if(g_mcsi_state.flags & MCSI_FLAG_USE_MEMCPY) {
 1004bf0:	e3130020 	tst	r3, #32
				g_mcsi_state.cur_wave_offset = 0;
 1004bf4:	e584101c 	str	r1, [r4, #28]
				if(g_mcsi_state.flags & MCSI_FLAG_USE_MEMCPY) {
 1004bf8:	0a000017 	beq	1004c5c <mcsi_tick+0x200>
					g_mcsi_state.state = MCSI_STATE_TRANSFER_MEMCPY;
 1004bfc:	e3a02002 	mov	r2, #2
 1004c00:	e5943008 	ldr	r3, [r4, #8]
 1004c04:	e5842000 	str	r2, [r4]
 1004c08:	e594c018 	ldr	ip, [r4, #24]
 1004c0c:	eaffff9f 	b	1004a90 <mcsi_tick+0x34>
				g_mcsi_state.state = MCSI_STATE_IDLE;
 1004c10:	e3a02000 	mov	r2, #0
 1004c14:	e5943008 	ldr	r3, [r4, #8]
 1004c18:	e5842000 	str	r2, [r4]
 1004c1c:	e594c018 	ldr	ip, [r4, #24]
 1004c20:	eaffff9a 	b	1004a90 <mcsi_tick+0x34>
 1004c24:	e5942000 	ldr	r2, [r4]
 1004c28:	e5943008 	ldr	r3, [r4, #8]
 1004c2c:	eaffff97 	b	1004a90 <mcsi_tick+0x34>
				d_printf(D_ERROR, "Not implemented - DMA xfer");
 1004c30:	e3051c48 	movw	r1, #23624	; 0x5c48
 1004c34:	e3a00004 	mov	r0, #4
					d_printf(D_ERROR, "Not implemented - DMA xfer");
 1004c38:	e3401105 	movt	r1, #261	; 0x105
 1004c3c:	ebfffbff 	bl	1003c40 <d_printf>
 1004c40:	e5942000 	ldr	r2, [r4]
 1004c44:	eaffff8f 	b	1004a88 <mcsi_tick+0x2c>
				} else if(g_mcsi_state.buffer_id == 1) {
 1004c48:	e3520001 	cmp	r2, #1
					g_mcsi_state.flags |= MCSI_FLAG_BUF_B_VALID;
 1004c4c:	05942004 	ldreq	r2, [r4, #4]
 1004c50:	03822c01 	orreq	r2, r2, #256	; 0x100
 1004c54:	05842004 	streq	r2, [r4, #4]
 1004c58:	eaffffb9 	b	1004b44 <mcsi_tick+0xe8>
					d_printf(D_ERROR, "Not implemented - DMA xfer");
 1004c5c:	e3051c48 	movw	r1, #23624	; 0x5c48
 1004c60:	e1a00002 	mov	r0, r2
 1004c64:	eafffff3 	b	1004c38 <mcsi_tick+0x1dc>
					g_mcsi_state.flags |= MCSI_FLAG_TX_ALL_DONE;
 1004c68:	e5941004 	ldr	r1, [r4, #4]
					g_mcsi_state.state = MCSI_STATE_WAITING_CSI;
 1004c6c:	e3a02004 	mov	r2, #4
 1004c70:	e5842000 	str	r2, [r4]
 1004c74:	e5943008 	ldr	r3, [r4, #8]
					g_mcsi_state.flags |= MCSI_FLAG_TX_ALL_DONE;
 1004c78:	e1811002 	orr	r1, r1, r2
 1004c7c:	e5841004 	str	r1, [r4, #4]
					g_mcsi_state.state = MCSI_STATE_WAITING_CSI;
 1004c80:	eaffff82 	b	1004a90 <mcsi_tick+0x34>
			D_ASSERT(g_mcsi_state.buffer_id == 0 || g_mcsi_state.buffer_id == 1) ;
 1004c84:	e3053acc 	movw	r3, #23244	; 0x5acc
 1004c88:	e3052c64 	movw	r2, #23652	; 0x5c64
 1004c8c:	e3041e60 	movw	r1, #20064	; 0x4e60
 1004c90:	e3403105 	movt	r3, #261	; 0x105
 1004c94:	e3402105 	movt	r2, #261	; 0x105
 1004c98:	e3a000a0 	mov	r0, #160	; 0xa0
 1004c9c:	e58d0000 	str	r0, [sp]
					D_ASSERT(g_mcsi_state.wave->next != NULL) ;
 1004ca0:	e3a00004 	mov	r0, #4
 1004ca4:	e3401105 	movt	r1, #261	; 0x105
 1004ca8:	ebfffbe4 	bl	1003c40 <d_printf>
 1004cac:	e3e00062 	mvn	r0, #98	; 0x62
 1004cb0:	fa001da8 	blx	100c358 <exit>
 1004cb4:	e3a000bd 	mov	r0, #189	; 0xbd
 1004cb8:	e3053acc 	movw	r3, #23244	; 0x5acc
 1004cbc:	e3052cc0 	movw	r2, #23744	; 0x5cc0
 1004cc0:	e3041e60 	movw	r1, #20064	; 0x4e60
 1004cc4:	e58d0000 	str	r0, [sp]
 1004cc8:	e3403105 	movt	r3, #261	; 0x105
 1004ccc:	e3402105 	movt	r2, #261	; 0x105
 1004cd0:	eafffff2 	b	1004ca0 <mcsi_tick+0x244>

01004cd4 <_mcsi_tx_memcpy_assist_bounded>:
{
 1004cd4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1004cd8:	e1a06003 	mov	r6, r3
 1004cdc:	e24dd010 	sub	sp, sp, #16
	uint32_t end = (uint32_t)base + length;
 1004ce0:	e0808002 	add	r8, r0, r2
{
 1004ce4:	e1a07001 	mov	r7, r1
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004ce8:	e3051b94 	movw	r1, #23444	; 0x5b94
 1004cec:	e58d2008 	str	r2, [sp, #8]
{
 1004cf0:	e1a05000 	mov	r5, r0
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004cf4:	e58d2004 	str	r2, [sp, #4]
{
 1004cf8:	e1a04002 	mov	r4, r2
	d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: base=0x%08x, src=0x%08x, end=0x%08x, length=0x%08x (%d), addr_limit=0x%08x", \
 1004cfc:	e58d600c 	str	r6, [sp, #12]
 1004d00:	e1a02000 	mov	r2, r0
 1004d04:	e1a03007 	mov	r3, r7
 1004d08:	e3401105 	movt	r1, #261	; 0x105
 1004d0c:	e58d8000 	str	r8, [sp]
 1004d10:	e3a00002 	mov	r0, #2
 1004d14:	ebfffbc9 	bl	1003c40 <d_printf>
	if(end >= addr_limit) {
 1004d18:	e1580006 	cmp	r8, r6
	int res = MCSI_RES_OK;
 1004d1c:	33a06000 	movcc	r6, #0
	if(end >= addr_limit) {
 1004d20:	2a000006 	bcs	1004d40 <_mcsi_tx_memcpy_assist_bounded+0x6c>
	memcpy(base, src, length);
 1004d24:	e1a02004 	mov	r2, r4
 1004d28:	e1a01007 	mov	r1, r7
 1004d2c:	e1a00005 	mov	r0, r5
 1004d30:	eb002302 	bl	100d940 <memcpy>

	return res;
}
 1004d34:	e1a00006 	mov	r0, r6
 1004d38:	e28dd010 	add	sp, sp, #16
 1004d3c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: clip end address to 0x%08x", end);
 1004d40:	e3051c00 	movw	r1, #23552	; 0x5c00
 1004d44:	e1a02006 	mov	r2, r6
 1004d48:	e3401105 	movt	r1, #261	; 0x105
 1004d4c:	e3a00002 	mov	r0, #2
		length = end - (uint32_t)base;
 1004d50:	e0464005 	sub	r4, r6, r5
		res = MCSI_RES_MEMCPY_BOUND;
 1004d54:	e3e06001 	mvn	r6, #1
		d_printf(D_INFO, "_mcsi_tx_memcpy_assist_bounded: clip end address to 0x%08x", end);
 1004d58:	ebfffbb8 	bl	1003c40 <d_printf>
 1004d5c:	eafffff0 	b	1004d24 <_mcsi_tx_memcpy_assist_bounded+0x50>

01004d60 <csi_hack_run>:

uint8_t src_buffer[32768] __attribute__((aligned(32)));
// uint8_t dest_buffer[2048] __attribute__((aligned(32)));

void csi_hack_run()
{
 1004d60:	e92d4070 	push	{r4, r5, r6, lr}
	float freq = 20.00;
	int i, j, inner;
	uint32_t base_addr = 0;

	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 1);
 1004d64:	e3a02001 	mov	r2, #1
 1004d68:	e3a0104b 	mov	r1, #75	; 0x4b
 1004d6c:	e59f023c 	ldr	r0, [pc, #572]	; 1004fb0 <csi_hack_run+0x250>
 1004d70:	eb000db5 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 1);
 1004d74:	e3a02001 	mov	r2, #1
 1004d78:	e3a0104b 	mov	r1, #75	; 0x4b
 1004d7c:	e59f022c 	ldr	r0, [pc, #556]	; 1004fb0 <csi_hack_run+0x250>
 1004d80:	eb000d2e 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, CSI_EMIO_START_LINES, 1);
 1004d84:	e3a02001 	mov	r2, #1
 1004d88:	e3a0104a 	mov	r1, #74	; 0x4a
 1004d8c:	e59f021c 	ldr	r0, [pc, #540]	; 1004fb0 <csi_hack_run+0x250>
 1004d90:	eb000dad 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, CSI_EMIO_START_LINES, 1);
 1004d94:	e3a02001 	mov	r2, #1
 1004d98:	e3a0104a 	mov	r1, #74	; 0x4a
 1004d9c:	e59f020c 	ldr	r0, [pc, #524]	; 1004fb0 <csi_hack_run+0x250>
 1004da0:	eb000d26 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 1);
 1004da4:	e3a02001 	mov	r2, #1
 1004da8:	e3a0104c 	mov	r1, #76	; 0x4c
 1004dac:	e59f01fc 	ldr	r0, [pc, #508]	; 1004fb0 <csi_hack_run+0x250>
 1004db0:	eb000da5 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 1);
 1004db4:	e3a02001 	mov	r2, #1
 1004db8:	e3a0104c 	mov	r1, #76	; 0x4c
 1004dbc:	e59f01ec 	ldr	r0, [pc, #492]	; 1004fb0 <csi_hack_run+0x250>
 1004dc0:	eb000d1e 	bl	1008240 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 1);
 1004dc4:	e3a02001 	mov	r2, #1
 1004dc8:	e3a0104d 	mov	r1, #77	; 0x4d
 1004dcc:	e59f01dc 	ldr	r0, [pc, #476]	; 1004fb0 <csi_hack_run+0x250>
 1004dd0:	eb000d9d 	bl	100844c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 1);
 1004dd4:	e3a02001 	mov	r2, #1
 1004dd8:	e3a0104d 	mov	r1, #77	; 0x4d
 1004ddc:	e59f01cc 	ldr	r0, [pc, #460]	; 1004fb0 <csi_hack_run+0x250>
 1004de0:	eb000d16 	bl	1008240 <XGpioPs_SetDirectionPin>

	for(i = 0; i < 32768; i++) {
 1004de4:	e3031c38 	movw	r1, #15416	; 0x3c38
 1004de8:	e30e0780 	movw	r0, #59264	; 0xe780
 1004dec:	e3401101 	movt	r1, #257	; 0x101
 1004df0:	e3a02902 	mov	r2, #32768	; 0x8000
 1004df4:	e3400105 	movt	r0, #261	; 0x105
 1004df8:	e2816701 	add	r6, r1, #262144	; 0x40000
 1004dfc:	eb0022cf 	bl	100d940 <memcpy>
		//src_buffer[i] = (0x01 << (i / 2048)) - 1;
		src_buffer[i] = norway_512x512_grey[i];
	}

	memcpy((XPAR_AXI_BRAM_CTRL_1_S_AXI_BASEADDR), src_buffer, 32768);
 1004e00:	e30e1780 	movw	r1, #59264	; 0xe780
 1004e04:	e3a02902 	mov	r2, #32768	; 0x8000
 1004e08:	e3401105 	movt	r1, #261	; 0x105
 1004e0c:	e3a00442 	mov	r0, #1107296256	; 0x42000000
 1004e10:	eb0022ca 	bl	100d940 <memcpy>

	fabcfg_write(FAB_CFG_CSI_LINE_COUNT, 15);
 1004e14:	e3a0100f 	mov	r1, #15
 1004e18:	e3a0000a 	mov	r0, #10
 1004e1c:	ebfff9a3 	bl	10034b0 <fabcfg_write>
	fabcfg_write(FAB_CFG_CSI_LINE_BYTE_COUNT, 2048);
 1004e20:	e3a01b02 	mov	r1, #2048	; 0x800
 1004e24:	e3a0000b 	mov	r0, #11
 1004e28:	ebfff9a0 	bl	10034b0 <fabcfg_write>
		//clkwiz_change_mipi_freq(&g_hal.clkwiz_mipi, freq);
		bogo_delay(10000);

		//outbyte('X');

		XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 1);
 1004e2c:	e59f417c 	ldr	r4, [pc, #380]	; 1004fb0 <csi_hack_run+0x250>
	fabcfg_write(FAB_CFG_CSI_DATA_TYPE, 0x2a);
 1004e30:	e3a0102a 	mov	r1, #42	; 0x2a
 1004e34:	e3a0000c 	mov	r0, #12
 1004e38:	ebfff99c 	bl	10034b0 <fabcfg_write>
	fabcfg_write(FAB_CFG_CSI_CTRL_FLAGS, 0xffffffff);
 1004e3c:	e3e01000 	mvn	r1, #0
 1004e40:	e3a0000d 	mov	r0, #13
 1004e44:	ebfff999 	bl	10034b0 <fabcfg_write>
	fabcfg_commit();
 1004e48:	ebfff99f 	bl	10034cc <fabcfg_commit>
	fabcfg_commit();
 1004e4c:	ebfff99e 	bl	10034cc <fabcfg_commit>
	fabcfg_commit();
 1004e50:	ebfff99d 	bl	10034cc <fabcfg_commit>
	clkwiz_change_mipi_freq(&g_hal.clkwiz_mipi, freq);
 1004e54:	ed9f0a54 	vldr	s0, [pc, #336]	; 1004fac <csi_hack_run+0x24c>
 1004e58:	e2840f4f 	add	r0, r4, #316	; 0x13c
 1004e5c:	ebfff5cc 	bl	1002594 <clkwiz_change_mipi_freq>
	d_printf(D_INFO, "Run Loop ... press start");
 1004e60:	e3051d10 	movw	r1, #23824	; 0x5d10
 1004e64:	e3a00002 	mov	r0, #2
 1004e68:	e3401105 	movt	r1, #261	; 0x105
 1004e6c:	ebfffb73 	bl	1003c40 <d_printf>
	d_waitkey();
 1004e70:	ebfffd28 	bl	1004318 <d_waitkey>
		bogo_delay(10000);
 1004e74:	e3020710 	movw	r0, #10000	; 0x2710
 1004e78:	ebfffb4a 	bl	1003ba8 <bogo_delay>
		XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 1);
 1004e7c:	e3a02001 	mov	r2, #1
 1004e80:	e3a0104d 	mov	r1, #77	; 0x4d
 1004e84:	e1a00004 	mov	r0, r4
 1004e88:	eb000cac 	bl	1008140 <XGpioPs_WritePin>
		bogo_delay(1);
 1004e8c:	e3a00001 	mov	r0, #1
 1004e90:	ebfffb44 	bl	1003ba8 <bogo_delay>
		XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 0);
 1004e94:	e3a02000 	mov	r2, #0
 1004e98:	e3a0104d 	mov	r1, #77	; 0x4d
 1004e9c:	e1a00004 	mov	r0, r4
 1004ea0:	eb000ca6 	bl	1008140 <XGpioPs_WritePin>

		//bogo_delay(1000);

		XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 1);
 1004ea4:	e3a02001 	mov	r2, #1
 1004ea8:	e3a0104b 	mov	r1, #75	; 0x4b
 1004eac:	e1a00004 	mov	r0, r4
 1004eb0:	eb000ca2 	bl	1008140 <XGpioPs_WritePin>
		while( XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to be LOW - ack/ready
 1004eb4:	e3a0104f 	mov	r1, #79	; 0x4f
 1004eb8:	e1a00004 	mov	r0, r4
 1004ebc:	eb000c66 	bl	100805c <XGpioPs_ReadPin>
 1004ec0:	e3500000 	cmp	r0, #0
 1004ec4:	1afffffa 	bne	1004eb4 <csi_hack_run+0x154>
		while(!XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to go HIGH - this cmd done
 1004ec8:	e3a0104f 	mov	r1, #79	; 0x4f
 1004ecc:	e1a00004 	mov	r0, r4
 1004ed0:	eb000c61 	bl	100805c <XGpioPs_ReadPin>
 1004ed4:	e3500000 	cmp	r0, #0
 1004ed8:	0afffffa 	beq	1004ec8 <csi_hack_run+0x168>
		XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 0);
 1004edc:	e3035c38 	movw	r5, #15416	; 0x3c38
 1004ee0:	e3a02000 	mov	r2, #0
 1004ee4:	e3a0104b 	mov	r1, #75	; 0x4b
 1004ee8:	e1a00004 	mov	r0, r4
 1004eec:	e3405101 	movt	r5, #257	; 0x101
 1004ef0:	eb000c92 	bl	1008140 <XGpioPs_WritePin>
				//src_buffer[i] = (0x01 << (i / 2048)) - 1;
				src_buffer[j] = j; // norway_512x512_grey[j + base_addr];
			}
			*/

			memcpy((XPAR_AXI_BRAM_CTRL_1_S_AXI_BASEADDR), norway_512x512_grey + base_addr, 32768);
 1004ef4:	e3a02902 	mov	r2, #32768	; 0x8000
 1004ef8:	e1a01005 	mov	r1, r5
 1004efc:	e3a00442 	mov	r0, #1107296256	; 0x42000000
 1004f00:	eb00228e 	bl	100d940 <memcpy>
			base_addr += 32768;

			XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_LINES, 1);
 1004f04:	e3a02001 	mov	r2, #1
 1004f08:	e3a0104a 	mov	r1, #74	; 0x4a
 1004f0c:	e1a00004 	mov	r0, r4
 1004f10:	eb000c8a 	bl	1008140 <XGpioPs_WritePin>
			while( XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to go LOW - ack of command
 1004f14:	e3a0104f 	mov	r1, #79	; 0x4f
 1004f18:	e1a00004 	mov	r0, r4
 1004f1c:	eb000c4e 	bl	100805c <XGpioPs_ReadPin>
 1004f20:	e3500000 	cmp	r0, #0
 1004f24:	1afffffa 	bne	1004f14 <csi_hack_run+0x1b4>
			while(!XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// then wait for DONe to go HIGH - command done
 1004f28:	e3a0104f 	mov	r1, #79	; 0x4f
 1004f2c:	e1a00004 	mov	r0, r4
 1004f30:	eb000c49 	bl	100805c <XGpioPs_ReadPin>
 1004f34:	e3500000 	cmp	r0, #0
 1004f38:	0afffffa 	beq	1004f28 <csi_hack_run+0x1c8>
			XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_LINES, 0);
 1004f3c:	e2855902 	add	r5, r5, #32768	; 0x8000
 1004f40:	e3a02000 	mov	r2, #0
 1004f44:	e3a0104a 	mov	r1, #74	; 0x4a
 1004f48:	e1a00004 	mov	r0, r4
 1004f4c:	eb000c7b 	bl	1008140 <XGpioPs_WritePin>
		for(i = 0; i < 8; i++) {
 1004f50:	e1550006 	cmp	r5, r6
 1004f54:	1affffe6 	bne	1004ef4 <csi_hack_run+0x194>
			//bogo_delay(1);
		}

		//bogo_delay(1000);

		XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 1);
 1004f58:	e3a02001 	mov	r2, #1
 1004f5c:	e3a0104c 	mov	r1, #76	; 0x4c
 1004f60:	e1a00004 	mov	r0, r4
 1004f64:	eb000c75 	bl	1008140 <XGpioPs_WritePin>
		while( XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to go LOW - ack of command
 1004f68:	e3a0104f 	mov	r1, #79	; 0x4f
 1004f6c:	e1a00004 	mov	r0, r4
 1004f70:	eb000c39 	bl	100805c <XGpioPs_ReadPin>
 1004f74:	e3500000 	cmp	r0, #0
 1004f78:	1afffffa 	bne	1004f68 <csi_hack_run+0x208>
		while(!XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;
 1004f7c:	e3a0104f 	mov	r1, #79	; 0x4f
 1004f80:	e1a00004 	mov	r0, r4
 1004f84:	eb000c34 	bl	100805c <XGpioPs_ReadPin>
 1004f88:	e3500000 	cmp	r0, #0
 1004f8c:	0afffffa 	beq	1004f7c <csi_hack_run+0x21c>
		XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 0);
 1004f90:	e1a00004 	mov	r0, r4
 1004f94:	e3a02000 	mov	r2, #0
 1004f98:	e3a0104c 	mov	r1, #76	; 0x4c
 1004f9c:	eb000c67 	bl	1008140 <XGpioPs_WritePin>

		bogo_delay(10);
 1004fa0:	e3a0000a 	mov	r0, #10
 1004fa4:	ebfffaff 	bl	1003ba8 <bogo_delay>
		bogo_delay(10000);
 1004fa8:	eaffffb1 	b	1004e74 <csi_hack_run+0x114>
 1004fac:	43960000 	.word	0x43960000
 1004fb0:	0105e56c 	.word	0x0105e56c

01004fb4 <enable_caches>:
#endif
#ifdef XPAR_MICROBLAZE_USE_DCACHE
    Xil_DCacheEnable();
#endif
#endif
}
 1004fb4:	e12fff1e 	bx	lr

01004fb8 <disable_caches>:
 1004fb8:	e12fff1e 	bx	lr

01004fbc <init_uart>:
 1004fbc:	e12fff1e 	bx	lr

01004fc0 <init_platform>:
 1004fc0:	e12fff1e 	bx	lr

01004fc4 <cleanup_platform>:
 1004fc4:	e12fff1e 	bx	lr

01004fc8 <XAxiDma_Reset>:
	UINTPTR RegBase;
	XAxiDma_BdRing *TxRingPtr;
	XAxiDma_BdRing *RxRingPtr;
	int RingIndex;

	if (InstancePtr->HasMm2S) {
 1004fc8:	e5903004 	ldr	r3, [r0, #4]
{
 1004fcc:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	if (InstancePtr->HasMm2S) {
 1004fd0:	e3530000 	cmp	r3, #0
 1004fd4:	0a000019 	beq	1005040 <XAxiDma_Reset+0x78>
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* Save the locations of current BDs both rings are working on
		 * before the reset so later we can resume the rings smoothly.
		 */
		if(XAxiDma_HasSg(InstancePtr)){
 1004fd8:	e5903010 	ldr	r3, [r0, #16]
 1004fdc:	e3530000 	cmp	r3, #0
 1004fe0:	1a00001a 	bne	1005050 <XAxiDma_Reset+0x88>
*
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1004fe4:	e5902000 	ldr	r2, [r0]
	*LocalAddr = Value;
 1004fe8:	e3a01004 	mov	r1, #4

	/* Set TX/RX Channel state */
	if (InstancePtr->HasMm2S) {
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1004fec:	e3a03002 	mov	r3, #2
 1004ff0:	e5821000 	str	r1, [r2]
 1004ff4:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 1004ff8:	e5903008 	ldr	r3, [r0, #8]
 1004ffc:	e3530000 	cmp	r3, #0
 1005000:	049df004 	popeq	{pc}		; (ldreq pc, [sp], #4)
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1005004:	e5901744 	ldr	r1, [r0, #1860]	; 0x744
 1005008:	e3510000 	cmp	r1, #0
 100500c:	d49df004 	pople	{pc}		; (ldrle pc, [sp], #4)
 1005010:	e3a03000 	mov	r3, #0
						RingIndex++) {
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);
			if (InstancePtr->HasS2Mm) {
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1005014:	e3a0e06c 	mov	lr, #108	; 0x6c
 1005018:	e3a0c002 	mov	ip, #2
 100501c:	e022039e 	mla	r2, lr, r3, r0
						RingIndex++) {
 1005020:	e2833001 	add	r3, r3, #1
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1005024:	e1530001 	cmp	r3, r1
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1005028:	e582c088 	str	ip, [r2, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 100502c:	1afffffa 	bne	100501c <XAxiDma_Reset+0x54>
 1005030:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	if (InstancePtr->HasMm2S) {
 1005034:	e5903004 	ldr	r3, [r0, #4]
 1005038:	e3530000 	cmp	r3, #0
 100503c:	1affffe8 	bne	1004fe4 <XAxiDma_Reset+0x1c>
		RegBase = InstancePtr->RegBase + XAXIDMA_RX_OFFSET;
 1005040:	e5903000 	ldr	r3, [r0]
 1005044:	e3a02004 	mov	r2, #4
 1005048:	e5832030 	str	r2, [r3, #48]	; 0x30
	if (InstancePtr->HasMm2S) {
 100504c:	eaffffe9 	b	1004ff8 <XAxiDma_Reset+0x30>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 1005050:	e1c021d4 	ldrd	r2, [r0, #20]
 1005054:	e3530000 	cmp	r3, #0
 1005058:	1a000018 	bne	10050c0 <XAxiDma_Reset+0xf8>
	return *(volatile u32 *) Addr;
 100505c:	e5923008 	ldr	r3, [r2, #8]
 1005060:	e580305c 	str	r3, [r0, #92]	; 0x5c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1005064:	e590c744 	ldr	ip, [r0, #1860]	; 0x744
 1005068:	e35c0000 	cmp	ip, #0
 100506c:	daffffdc 	ble	1004fe4 <XAxiDma_Reset+0x1c>
 1005070:	e3a0206c 	mov	r2, #108	; 0x6c
 1005074:	e1a03000 	mov	r3, r0
 1005078:	e02c0c92 	mla	ip, r2, ip, r0
 100507c:	ea000008 	b	10050a4 <XAxiDma_Reset+0xdc>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 1005080:	e59320e4 	ldr	r2, [r3, #228]	; 0xe4
 1005084:	e3520000 	cmp	r2, #0
 1005088:	e282e001 	add	lr, r2, #1
 100508c:	0a000008 	beq	10050b4 <XAxiDma_Reset+0xec>
 1005090:	e791228e 	ldr	r2, [r1, lr, lsl #5]
 1005094:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 1005098:	e283306c 	add	r3, r3, #108	; 0x6c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 100509c:	e15c0003 	cmp	ip, r3
 10050a0:	0affffe3 	beq	1005034 <XAxiDma_Reset+0x6c>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 10050a4:	e5932084 	ldr	r2, [r3, #132]	; 0x84
 10050a8:	e5931080 	ldr	r1, [r3, #128]	; 0x80
 10050ac:	e3520000 	cmp	r2, #0
 10050b0:	1afffff2 	bne	1005080 <XAxiDma_Reset+0xb8>
 10050b4:	e5912008 	ldr	r2, [r1, #8]
 10050b8:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 10050bc:	eafffff5 	b	1005098 <XAxiDma_Reset+0xd0>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 10050c0:	e5903078 	ldr	r3, [r0, #120]	; 0x78
 10050c4:	e3530000 	cmp	r3, #0
 10050c8:	0affffe3 	beq	100505c <XAxiDma_Reset+0x94>
 10050cc:	e2833001 	add	r3, r3, #1
 10050d0:	e7923283 	ldr	r3, [r2, r3, lsl #5]
 10050d4:	e580305c 	str	r3, [r0, #92]	; 0x5c
 10050d8:	eaffffe1 	b	1005064 <XAxiDma_Reset+0x9c>

010050dc <XAxiDma_ResetIsDone>:
	TxRingPtr = XAxiDma_GetTxRing(InstancePtr);
	RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

	/* Check transmit channel
	 */
	if (InstancePtr->HasMm2S) {
 10050dc:	e5903004 	ldr	r3, [r0, #4]
 10050e0:	e3530000 	cmp	r3, #0
 10050e4:	0a000003 	beq	10050f8 <XAxiDma_ResetIsDone+0x1c>
 10050e8:	e5903014 	ldr	r3, [r0, #20]
 10050ec:	e5933000 	ldr	r3, [r3]
		RegisterValue = XAxiDma_ReadReg(TxRingPtr->ChanBase,
			XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 10050f0:	e3130004 	tst	r3, #4
 10050f4:	1a000009 	bne	1005120 <XAxiDma_ResetIsDone+0x44>
		}
	}

	/* Check receive channel
	 */
	if (InstancePtr->HasS2Mm) {
 10050f8:	e5903008 	ldr	r3, [r0, #8]
 10050fc:	e3530000 	cmp	r3, #0
 1005100:	0a000004 	beq	1005118 <XAxiDma_ResetIsDone+0x3c>
 1005104:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 1005108:	e5930000 	ldr	r0, [r3]
		RegisterValue = XAxiDma_ReadReg(RxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 100510c:	e2200004 	eor	r0, r0, #4
 1005110:	e7e00150 	ubfx	r0, r0, #2, #1
 1005114:	e12fff1e 	bx	lr

			return 0;
		}
	}

	return 1;
 1005118:	e3a00001 	mov	r0, #1
}
 100511c:	e12fff1e 	bx	lr
			return 0;
 1005120:	e3a00000 	mov	r0, #0
 1005124:	e12fff1e 	bx	lr

01005128 <XAxiDma_CfgInitialize>:
{
 1005128:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(!Config) {
 100512c:	e2515000 	subs	r5, r1, #0
	InstancePtr->Initialized = 0;
 1005130:	e3a01000 	mov	r1, #0
{
 1005134:	e24dd00c 	sub	sp, sp, #12
	InstancePtr->Initialized = 0;
 1005138:	e580100c 	str	r1, [r0, #12]
		return XST_INVALID_PARAM;
 100513c:	03a0000f 	moveq	r0, #15
	if(!Config) {
 1005140:	0a000078 	beq	1005328 <XAxiDma_CfgInitialize+0x200>
	memset(InstancePtr, 0, sizeof(XAxiDma));
 1005144:	e3a02e75 	mov	r2, #1872	; 0x750
 1005148:	e1a04000 	mov	r4, r0
	BaseAddr = Config->BaseAddr;
 100514c:	e5956004 	ldr	r6, [r5, #4]
	memset(InstancePtr, 0, sizeof(XAxiDma));
 1005150:	fa002372 	blx	100df20 <memset>
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 1005154:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 1005158:	e595002c 	ldr	r0, [r5, #44]	; 0x2c
	InstancePtr->AddrWidth = Config->AddrWidth;
 100515c:	e595103c 	ldr	r1, [r5, #60]	; 0x3c
	if (!InstancePtr->TxNumChannels)
 1005160:	e3530000 	cmp	r3, #0
	InstancePtr->HasMm2S = Config->HasMm2S;
 1005164:	e595b00c 	ldr	fp, [r5, #12]
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 1005168:	e595a018 	ldr	sl, [r5, #24]
	InstancePtr->HasSg = Config->HasSg;
 100516c:	e5952024 	ldr	r2, [r5, #36]	; 0x24
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 1005170:	e5958038 	ldr	r8, [r5, #56]	; 0x38
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 1005174:	e5843740 	str	r3, [r4, #1856]	; 0x740
		InstancePtr->TxNumChannels = 1;
 1005178:	03a03001 	moveq	r3, #1
 100517c:	05843740 	streq	r3, [r4, #1856]	; 0x740
	if (!InstancePtr->RxNumChannels)
 1005180:	e3500000 	cmp	r0, #0
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 1005184:	e5840744 	str	r0, [r4, #1860]	; 0x744
		InstancePtr->RxNumChannels = 1;
 1005188:	03a00001 	moveq	r0, #1
	InstancePtr->AddrWidth = Config->AddrWidth;
 100518c:	e58d1004 	str	r1, [sp, #4]
	InstancePtr->HasMm2S = Config->HasMm2S;
 1005190:	e8840840 	stm	r4, {r6, fp}
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 1005194:	e584a008 	str	sl, [r4, #8]
	InstancePtr->HasSg = Config->HasSg;
 1005198:	e5842010 	str	r2, [r4, #16]
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 100519c:	e5848748 	str	r8, [r4, #1864]	; 0x748
	InstancePtr->AddrWidth = Config->AddrWidth;
 10051a0:	e584174c 	str	r1, [r4, #1868]	; 0x74c
		InstancePtr->RxNumChannels = 1;
 10051a4:	05840744 	streq	r0, [r4, #1860]	; 0x744
	if (!InstancePtr->RxNumChannels)
 10051a8:	0a000060 	beq	1005330 <XAxiDma_CfgInitialize+0x208>
	if ((InstancePtr->RxNumChannels > 1) ||
 10051ac:	e3500001 	cmp	r0, #1
 10051b0:	da00005e 	ble	1005330 <XAxiDma_CfgInitialize+0x208>
		MaxTransferLen =
 10051b4:	e30f9fff 	movw	r9, #65535	; 0xffff
	if (!InstancePtr->MicroDmaMode) {
 10051b8:	e3580000 	cmp	r8, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 10051bc:	e3a02002 	mov	r2, #2
	InstancePtr->TxBdRing.IsRxChannel = 0;
 10051c0:	e3a03000 	mov	r3, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 10051c4:	e584201c 	str	r2, [r4, #28]
	InstancePtr->TxBdRing.IsRxChannel = 0;
 10051c8:	e5843018 	str	r3, [r4, #24]
		InstancePtr->TxBdRing.MaxTransferLen = MaxTransferLen;
 10051cc:	01a02009 	moveq	r2, r9
	if (!InstancePtr->MicroDmaMode) {
 10051d0:	0a000006 	beq	10051f0 <XAxiDma_CfgInitialize+0xc8>
				((Config->Mm2SDataWidth / 4) *
 10051d4:	e5953014 	ldr	r3, [r5, #20]
 10051d8:	e5952030 	ldr	r2, [r5, #48]	; 0x30
 10051dc:	e2831003 	add	r1, r3, #3
 10051e0:	e3530000 	cmp	r3, #0
 10051e4:	b1a03001 	movlt	r3, r1
 10051e8:	e1a03143 	asr	r3, r3, #2
 10051ec:	e0020392 	mul	r2, r2, r3
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 10051f0:	e3500000 	cmp	r0, #0
	InstancePtr->TxBdRing.RingIndex = 0;
 10051f4:	e3a03000 	mov	r3, #0
 10051f8:	e5842030 	str	r2, [r4, #48]	; 0x30
						 = AXIDMA_CHANNEL_HALTED;
 10051fc:	c3a0706c 	movgt	r7, #108	; 0x6c
	InstancePtr->TxBdRing.RingIndex = 0;
 1005200:	e5843078 	str	r3, [r4, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1005204:	c1a02004 	movgt	r2, r4
						 = AXIDMA_CHANNEL_HALTED;
 1005208:	c3a0e002 	movgt	lr, #2
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 100520c:	c3a0c001 	movgt	ip, #1
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1005210:	da000007 	ble	1005234 <XAxiDma_CfgInitialize+0x10c>
						 = AXIDMA_CHANNEL_HALTED;
 1005214:	e0214397 	mla	r1, r7, r3, r4
 1005218:	e282206c 	add	r2, r2, #108	; 0x6c
 100521c:	e581e088 	str	lr, [r1, #136]	; 0x88
		InstancePtr->RxBdRing[Index].RingIndex = Index;
 1005220:	e5823078 	str	r3, [r2, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1005224:	e2833001 	add	r3, r3, #1
 1005228:	e1500003 	cmp	r0, r3
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 100522c:	e582c018 	str	ip, [r2, #24]
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1005230:	1afffff7 	bne	1005214 <XAxiDma_CfgInitialize+0xec>
	if (InstancePtr->HasMm2S) {
 1005234:	e35b0000 	cmp	fp, #0
 1005238:	0a00000c 	beq	1005270 <XAxiDma_CfgInitialize+0x148>
			((unsigned int)Config->Mm2SDataWidth >> 3);
 100523c:	e5953014 	ldr	r3, [r5, #20]
		if (InstancePtr->AddrWidth > 32)
 1005240:	e59d2004 	ldr	r2, [sp, #4]
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 1005244:	e595c008 	ldr	ip, [r5, #8]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 1005248:	e5951010 	ldr	r1, [r5, #16]
		if (InstancePtr->AddrWidth > 32)
 100524c:	e3520020 	cmp	r2, #32
			((unsigned int)Config->Mm2SDataWidth >> 3);
 1005250:	e1a031a3 	lsr	r3, r3, #3
		if (InstancePtr->AddrWidth > 32)
 1005254:	d3a02000 	movle	r2, #0
		InstancePtr->TxBdRing.ChanBase =
 1005258:	e5846014 	str	r6, [r4, #20]
		if (InstancePtr->AddrWidth > 32)
 100525c:	c3a02001 	movgt	r2, #1
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 1005260:	e584c020 	str	ip, [r4, #32]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 1005264:	e5841024 	str	r1, [r4, #36]	; 0x24
		InstancePtr->TxBdRing.DataWidth =
 1005268:	e5843028 	str	r3, [r4, #40]	; 0x28
 100526c:	e584202c 	str	r2, [r4, #44]	; 0x2c
	if (InstancePtr->HasS2Mm) {
 1005270:	e35a0000 	cmp	sl, #0
 1005274:	0a00001e 	beq	10052f4 <XAxiDma_CfgInitialize+0x1cc>
		for (Index = 0;
 1005278:	e3500000 	cmp	r0, #0
 100527c:	da00001c 	ble	10052f4 <XAxiDma_CfgInitialize+0x1cc>
			((unsigned int)Config->S2MmDataWidth >> 3);
 1005280:	e5951020 	ldr	r1, [r5, #32]
 1005284:	e3a0306c 	mov	r3, #108	; 0x6c
 1005288:	e0204093 	mla	r0, r3, r0, r4
 100528c:	e59d3004 	ldr	r3, [sp, #4]
					Config->HasStsCntrlStrm;
 1005290:	e595e008 	ldr	lr, [r5, #8]
						((Config->S2MmDataWidth / 4) *
 1005294:	e3510000 	cmp	r1, #0
					Config->HasS2MmDRE;
 1005298:	e595c01c 	ldr	ip, [r5, #28]
						((Config->S2MmDataWidth / 4) *
 100529c:	e2817003 	add	r7, r1, #3
 10052a0:	a1a07001 	movge	r7, r1
 10052a4:	e1a07147 	asr	r7, r7, #2
 10052a8:	e3530020 	cmp	r3, #32
			((unsigned int)Config->S2MmDataWidth >> 3);
 10052ac:	e1a011a1 	lsr	r1, r1, #3
 10052b0:	e2866030 	add	r6, r6, #48	; 0x30
 10052b4:	d3a0a000 	movle	sl, #0
 10052b8:	c3a0a001 	movgt	sl, #1
 10052bc:	e1a03004 	mov	r3, r4
			if (!InstancePtr->MicroDmaMode) {
 10052c0:	e3580000 	cmp	r8, #0
				InstancePtr->RxBdRing[Index].MaxTransferLen =
 10052c4:	e1a02009 	mov	r2, r9
			InstancePtr->RxBdRing[Index].ChanBase =
 10052c8:	e5836080 	str	r6, [r3, #128]	; 0x80
			InstancePtr->RxBdRing[Index].HasStsCntrlStrm =
 10052cc:	e283306c 	add	r3, r3, #108	; 0x6c
 10052d0:	e583e020 	str	lr, [r3, #32]
			InstancePtr->RxBdRing[Index].HasDRE =
 10052d4:	e583c024 	str	ip, [r3, #36]	; 0x24
			InstancePtr->RxBdRing[Index].DataWidth =
 10052d8:	e5831028 	str	r1, [r3, #40]	; 0x28
						((Config->S2MmDataWidth / 4) *
 10052dc:	15952034 	ldrne	r2, [r5, #52]	; 0x34
 10052e0:	e583a02c 	str	sl, [r3, #44]	; 0x2c
 10052e4:	10020792 	mulne	r2, r2, r7
 10052e8:	e5832030 	str	r2, [r3, #48]	; 0x30
		for (Index = 0;
 10052ec:	e1530000 	cmp	r3, r0
 10052f0:	1afffff2 	bne	10052c0 <XAxiDma_CfgInitialize+0x198>
	XAxiDma_Reset(InstancePtr);
 10052f4:	e1a00004 	mov	r0, r4
 10052f8:	e3a05f7d 	mov	r5, #500	; 0x1f4
 10052fc:	ebffff31 	bl	1004fc8 <XAxiDma_Reset>
	while (TimeOut) {
 1005300:	ea000001 	b	100530c <XAxiDma_CfgInitialize+0x1e4>
 1005304:	e2555001 	subs	r5, r5, #1
 1005308:	0a00000f 	beq	100534c <XAxiDma_CfgInitialize+0x224>
		if(XAxiDma_ResetIsDone(InstancePtr)) {
 100530c:	e1a00004 	mov	r0, r4
 1005310:	ebffff71 	bl	10050dc <XAxiDma_ResetIsDone>
 1005314:	e3500000 	cmp	r0, #0
 1005318:	0afffff9 	beq	1005304 <XAxiDma_CfgInitialize+0x1dc>
	return XST_SUCCESS;
 100531c:	e3a00000 	mov	r0, #0
	InstancePtr->Initialized = 1;
 1005320:	e3a03001 	mov	r3, #1
 1005324:	e584300c 	str	r3, [r4, #12]
}
 1005328:	e28dd00c 	add	sp, sp, #12
 100532c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((InstancePtr->RxNumChannels > 1) ||
 1005330:	e5943740 	ldr	r3, [r4, #1856]	; 0x740
 1005334:	e3530001 	cmp	r3, #1
 1005338:	caffff9d 	bgt	10051b4 <XAxiDma_CfgInitialize+0x8c>
		MaxTransferLen = (1U << Config->SgLengthWidth) - 1;
 100533c:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1005340:	e3e09000 	mvn	r9, #0
 1005344:	e1e09319 	mvn	r9, r9, lsl r3
 1005348:	eaffff9a 	b	10051b8 <XAxiDma_CfgInitialize+0x90>
		return XST_DMA_ERROR;
 100534c:	e3a00009 	mov	r0, #9
		InstancePtr->Initialized = 0;
 1005350:	e584500c 	str	r5, [r4, #12]
}
 1005354:	e28dd00c 	add	sp, sp, #12
 1005358:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

0100535c <XAxiDma_Pause>:
*
*****************************************************************************/
int XAxiDma_Pause(XAxiDma * InstancePtr)
{

	if (!InstancePtr->Initialized) {
 100535c:	e590300c 	ldr	r3, [r0, #12]
 1005360:	e3530000 	cmp	r3, #0
 1005364:	0a000025 	beq	1005400 <XAxiDma_Pause+0xa4>
					" %d\r\n",InstancePtr->Initialized);

		return XST_NOT_SGDMA;
	}

	if (InstancePtr->HasMm2S) {
 1005368:	e5903004 	ldr	r3, [r0, #4]
 100536c:	e3530000 	cmp	r3, #0
 1005370:	0a000007 	beq	1005394 <XAxiDma_Pause+0x38>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* If channel is halted, then we do not need to do anything
		 */
		if(!XAxiDma_HasSg(InstancePtr)) {
 1005374:	e5903010 	ldr	r3, [r0, #16]
 1005378:	e3530000 	cmp	r3, #0
 100537c:	05902014 	ldreq	r2, [r0, #20]
 1005380:	05923000 	ldreq	r3, [r2]
			XAxiDma_WriteReg(TxRingPtr->ChanBase,
 1005384:	03c33001 	biceq	r3, r3, #1
	*LocalAddr = Value;
 1005388:	05823000 	streq	r3, [r2]
				XAxiDma_ReadReg(TxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET)
				& ~XAXIDMA_CR_RUNSTOP_MASK);
		}

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 100538c:	e3a03002 	mov	r3, #2
 1005390:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 1005394:	e5903008 	ldr	r3, [r0, #8]
 1005398:	e3530000 	cmp	r3, #0
 100539c:	0a000015 	beq	10053f8 <XAxiDma_Pause+0x9c>
{
 10053a0:	e92d40f0 	push	{r4, r5, r6, r7, lr}
		int RingIndex = 0;
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10053a4:	e5904744 	ldr	r4, [r0, #1860]	; 0x744
 10053a8:	e3540000 	cmp	r4, #0
 10053ac:	da00000f 	ble	10053f0 <XAxiDma_Pause+0x94>
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);

			/* If channel is halted, then we do not need to do anything
			 */

			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 10053b0:	e5907010 	ldr	r7, [r0, #16]
 10053b4:	e1a02000 	mov	r2, r0
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10053b8:	e3a03000 	mov	r3, #0
					XAxiDma_ReadReg(RxRingPtr->ChanBase,
					XAXIDMA_CR_OFFSET)
					& ~XAXIDMA_CR_RUNSTOP_MASK);
			}

			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 10053bc:	e3a0606c 	mov	r6, #108	; 0x6c
 10053c0:	e3a05002 	mov	r5, #2
			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 10053c4:	e3570000 	cmp	r7, #0
 10053c8:	e282206c 	add	r2, r2, #108	; 0x6c
	return *(volatile u32 *) Addr;
 10053cc:	0592e014 	ldreq	lr, [r2, #20]
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 10053d0:	e0210396 	mla	r1, r6, r3, r0
				RingIndex++) {
 10053d4:	e2833001 	add	r3, r3, #1
 10053d8:	059ec000 	ldreq	ip, [lr]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 10053dc:	03ccc001 	biceq	ip, ip, #1
	*LocalAddr = Value;
 10053e0:	058ec000 	streq	ip, [lr]
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10053e4:	e1530004 	cmp	r3, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 10053e8:	e5815088 	str	r5, [r1, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10053ec:	1afffff4 	bne	10053c4 <XAxiDma_Pause+0x68>
		}
	}

	return XST_SUCCESS;
 10053f0:	e3a00000 	mov	r0, #0

}
 10053f4:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	return XST_SUCCESS;
 10053f8:	e3a00000 	mov	r0, #0
}
 10053fc:	e12fff1e 	bx	lr
		return XST_NOT_SGDMA;
 1005400:	e3a00010 	mov	r0, #16
 1005404:	e12fff1e 	bx	lr

01005408 <XAxiDma_Resume>:
*****************************************************************************/
int XAxiDma_Resume(XAxiDma * InstancePtr)
{
	int Status;

	if (!InstancePtr->Initialized) {
 1005408:	e590300c 	ldr	r3, [r0, #12]
 100540c:	e3530000 	cmp	r3, #0
 1005410:	0a000033 	beq	10054e4 <XAxiDma_Resume+0xdc>
		" %d\r\n",InstancePtr->Initialized);

		return 0;
	}

	if (InstancePtr->HasMm2S) {
 1005414:	e5902004 	ldr	r2, [r0, #4]
{
 1005418:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 100541c:	e1a04000 	mov	r4, r0
	if (InstancePtr->HasMm2S) {
 1005420:	e3520000 	cmp	r2, #0
 1005424:	0a000029 	beq	10054d0 <XAxiDma_Resume+0xc8>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(TxRingPtr)) {
 1005428:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 100542c:	e5932004 	ldr	r2, [r3, #4]
 1005430:	e3120001 	tst	r2, #1
 1005434:	1a000052 	bne	1005584 <XAxiDma_Resume+0x17c>

			return 0;
		}
	}

	if (InstancePtr->HasS2Mm) {
 1005438:	e5902008 	ldr	r2, [r0, #8]
 100543c:	e3520000 	cmp	r2, #0
 1005440:	0a000003 	beq	1005454 <XAxiDma_Resume+0x4c>
		XAxiDma_BdRing *RxRingPtr;
		RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 1005444:	e5902080 	ldr	r2, [r0, #128]	; 0x80
 1005448:	e5922004 	ldr	r2, [r2, #4]
 100544c:	e3120001 	tst	r2, #1
 1005450:	1a00005e 	bne	10055d0 <XAxiDma_Resume+0x1c8>
		if(XAxiDma_HasSg(InstancePtr)) {
 1005454:	e5943010 	ldr	r3, [r4, #16]
 1005458:	e3530000 	cmp	r3, #0
 100545c:	1a000056 	bne	10055bc <XAxiDma_Resume+0x1b4>
		TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1005460:	e3a03001 	mov	r3, #1
 1005464:	e584301c 	str	r3, [r4, #28]
	if (InstancePtr->HasS2Mm) {
 1005468:	e5943008 	ldr	r3, [r4, #8]
 100546c:	e3530000 	cmp	r3, #0
 1005470:	0a000019 	beq	10054dc <XAxiDma_Resume+0xd4>
 1005474:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 1005478:	e3530000 	cmp	r3, #0
 100547c:	da000016 	ble	10054dc <XAxiDma_Resume+0xd4>
 1005480:	e3a05000 	mov	r5, #0
				Status = XAxiDma_BdRingStart(RxRingPtr);
 1005484:	e3a0606c 	mov	r6, #108	; 0x6c
 1005488:	e2848080 	add	r8, r4, #128	; 0x80
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 100548c:	e3a07001 	mov	r7, #1
 1005490:	ea000005 	b	10054ac <XAxiDma_Resume+0xa4>
 1005494:	e0234596 	mla	r3, r6, r5, r4
					RingIndex++) {
 1005498:	e2855001 	add	r5, r5, #1
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 100549c:	e5837088 	str	r7, [r3, #136]	; 0x88
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 10054a0:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 10054a4:	e1530005 	cmp	r3, r5
 10054a8:	da00000b 	ble	10054dc <XAxiDma_Resume+0xd4>
			if(XAxiDma_HasSg(InstancePtr)) {
 10054ac:	e5943010 	ldr	r3, [r4, #16]
 10054b0:	e3530000 	cmp	r3, #0
 10054b4:	0afffff6 	beq	1005494 <XAxiDma_Resume+0x8c>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 10054b8:	e0208596 	mla	r0, r6, r5, r8
 10054bc:	eb00022d 	bl	1005d78 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 10054c0:	e3500000 	cmp	r0, #0
 10054c4:	0afffff2 	beq	1005494 <XAxiDma_Resume+0x8c>
					return XST_DMA_ERROR;
 10054c8:	e3a00009 	mov	r0, #9
 10054cc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	if (InstancePtr->HasS2Mm) {
 10054d0:	e5903008 	ldr	r3, [r0, #8]
 10054d4:	e3530000 	cmp	r3, #0
 10054d8:	1a000003 	bne	10054ec <XAxiDma_Resume+0xe4>
	return XST_SUCCESS;
 10054dc:	e3a00000 	mov	r0, #0
}
 10054e0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		return XST_NOT_SGDMA;
 10054e4:	e3a00010 	mov	r0, #16
}
 10054e8:	e12fff1e 	bx	lr
		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 10054ec:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 10054f0:	e5933004 	ldr	r3, [r3, #4]
 10054f4:	e3130001 	tst	r3, #1
 10054f8:	0affffdd 	beq	1005474 <XAxiDma_Resume+0x6c>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10054fc:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 1005500:	e3530000 	cmp	r3, #0
 1005504:	da000042 	ble	1005614 <XAxiDma_Resume+0x20c>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1005508:	e5942088 	ldr	r2, [r4, #136]	; 0x88
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr,
 100550c:	e2846080 	add	r6, r4, #128	; 0x80
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1005510:	e3520002 	cmp	r2, #2
 1005514:	1a00003e 	bne	1005614 <XAxiDma_Resume+0x20c>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1005518:	e3a05000 	mov	r5, #0
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 100551c:	e3a0706c 	mov	r7, #108	; 0x6c
 1005520:	e3a08001 	mov	r8, #1
 1005524:	ea00000e 	b	1005564 <XAxiDma_Resume+0x15c>
 1005528:	e5962000 	ldr	r2, [r6]
 100552c:	e5923000 	ldr	r3, [r2]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 1005530:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 1005534:	e5823000 	str	r3, [r2]
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1005538:	e0234597 	mla	r3, r7, r5, r4
						RingIndex++) {
 100553c:	e2855001 	add	r5, r5, #1
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1005540:	e0224597 	mla	r2, r7, r5, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1005544:	e5838088 	str	r8, [r3, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1005548:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 100554c:	e286606c 	add	r6, r6, #108	; 0x6c
 1005550:	e1550003 	cmp	r5, r3
 1005554:	aa000014 	bge	10055ac <XAxiDma_Resume+0x1a4>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1005558:	e5923088 	ldr	r3, [r2, #136]	; 0x88
 100555c:	e3530002 	cmp	r3, #2
 1005560:	1a000011 	bne	10055ac <XAxiDma_Resume+0x1a4>
			if(XAxiDma_HasSg(InstancePtr)) {
 1005564:	e5943010 	ldr	r3, [r4, #16]
 1005568:	e3530000 	cmp	r3, #0
 100556c:	0affffed 	beq	1005528 <XAxiDma_Resume+0x120>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 1005570:	e1a00006 	mov	r0, r6
 1005574:	eb0001ff 	bl	1005d78 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 1005578:	e3500000 	cmp	r0, #0
 100557c:	0affffed 	beq	1005538 <XAxiDma_Resume+0x130>
 1005580:	eaffffd0 	b	10054c8 <XAxiDma_Resume+0xc0>
		if (TxRingPtr->RunState == AXIDMA_CHANNEL_HALTED) {
 1005584:	e590201c 	ldr	r2, [r0, #28]
 1005588:	e3520002 	cmp	r2, #2
 100558c:	0a000012 	beq	10055dc <XAxiDma_Resume+0x1d4>
	if (InstancePtr->HasS2Mm) {
 1005590:	e5943008 	ldr	r3, [r4, #8]
 1005594:	e3530000 	cmp	r3, #0
 1005598:	1affffd7 	bne	10054fc <XAxiDma_Resume+0xf4>
	if (InstancePtr->HasMm2S) {
 100559c:	e5943004 	ldr	r3, [r4, #4]
 10055a0:	e3530000 	cmp	r3, #0
 10055a4:	1affffaa 	bne	1005454 <XAxiDma_Resume+0x4c>
 10055a8:	eaffffcb 	b	10054dc <XAxiDma_Resume+0xd4>
 10055ac:	e5943004 	ldr	r3, [r4, #4]
 10055b0:	e3530000 	cmp	r3, #0
 10055b4:	0affffab 	beq	1005468 <XAxiDma_Resume+0x60>
 10055b8:	eaffffa5 	b	1005454 <XAxiDma_Resume+0x4c>
			Status = XAxiDma_BdRingStart(TxRingPtr);
 10055bc:	e2840014 	add	r0, r4, #20
 10055c0:	eb0001ec 	bl	1005d78 <XAxiDma_BdRingStart>
			if (Status != XST_SUCCESS) {
 10055c4:	e3500000 	cmp	r0, #0
 10055c8:	0affffa4 	beq	1005460 <XAxiDma_Resume+0x58>
 10055cc:	eaffffbd 	b	10054c8 <XAxiDma_Resume+0xc0>
		if (TxRingPtr->RunState == AXIDMA_CHANNEL_HALTED) {
 10055d0:	e594201c 	ldr	r2, [r4, #28]
 10055d4:	e3520002 	cmp	r2, #2
 10055d8:	1affffc7 	bne	10054fc <XAxiDma_Resume+0xf4>
			if(XAxiDma_HasSg(InstancePtr)) {
 10055dc:	e5942010 	ldr	r2, [r4, #16]
 10055e0:	e3520000 	cmp	r2, #0
 10055e4:	1a000005 	bne	1005600 <XAxiDma_Resume+0x1f8>
	return *(volatile u32 *) Addr;
 10055e8:	e5932000 	ldr	r2, [r3]
				XAxiDma_WriteReg(TxRingPtr->ChanBase,
 10055ec:	e3822001 	orr	r2, r2, #1
	*LocalAddr = Value;
 10055f0:	e5832000 	str	r2, [r3]
			TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10055f4:	e3a03001 	mov	r3, #1
 10055f8:	e584301c 	str	r3, [r4, #28]
 10055fc:	eaffffe3 	b	1005590 <XAxiDma_Resume+0x188>
				Status = XAxiDma_BdRingStart(TxRingPtr);
 1005600:	e2840014 	add	r0, r4, #20
 1005604:	eb0001db 	bl	1005d78 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 1005608:	e3500000 	cmp	r0, #0
 100560c:	0afffff8 	beq	10055f4 <XAxiDma_Resume+0x1ec>
 1005610:	eaffffac 	b	10054c8 <XAxiDma_Resume+0xc0>
 1005614:	e5942004 	ldr	r2, [r4, #4]
	if (InstancePtr->HasMm2S) {
 1005618:	e3520000 	cmp	r2, #0
 100561c:	0affff95 	beq	1005478 <XAxiDma_Resume+0x70>
 1005620:	eaffff8b 	b	1005454 <XAxiDma_Resume+0x4c>

01005624 <XAxiDma_Busy>:
 *
 *****************************************************************************/
u32 XAxiDma_Busy(XAxiDma *InstancePtr, int Direction)
{

	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 1005624:	e5903000 	ldr	r3, [r0]
 1005628:	e0811081 	add	r1, r1, r1, lsl #1
 100562c:	e0833201 	add	r3, r3, r1, lsl #4
	return *(volatile u32 *) Addr;
 1005630:	e5930004 	ldr	r0, [r3, #4]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_SR_OFFSET) &
				XAXIDMA_IDLE_MASK) ? FALSE : TRUE);
 1005634:	e2200002 	eor	r0, r0, #2
}
 1005638:	e7e000d0 	ubfx	r0, r0, #1, #1
 100563c:	e12fff1e 	bx	lr

01005640 <XAxiDma_SelectKeyHole>:
 *****************************************************************************/
int XAxiDma_SelectKeyHole(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1005640:	e0811081 	add	r1, r1, r1, lsl #1
 1005644:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 1005648:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 100564c:	e1a01201 	lsl	r1, r1, #4
 1005650:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_KEYHOLE_MASK;
 1005654:	13833008 	orrne	r3, r3, #8
	else
		Value &= ~XAXIDMA_CR_KEYHOLE_MASK;
 1005658:	03c33008 	biceq	r3, r3, #8
	*LocalAddr = Value;
 100565c:	e7813000 	str	r3, [r1, r0]
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;

}
 1005660:	e3a00000 	mov	r0, #0
 1005664:	e12fff1e 	bx	lr

01005668 <XAxiDma_SelectCyclicMode>:
 *****************************************************************************/
int XAxiDma_SelectCyclicMode(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1005668:	e0811081 	add	r1, r1, r1, lsl #1
 100566c:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 1005670:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1005674:	e1a01201 	lsl	r1, r1, #4
	return *(volatile u32 *) Addr;
 1005678:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_CYCLIC_MASK;
 100567c:	13833010 	orrne	r3, r3, #16
	else
		Value &= ~XAXIDMA_CR_CYCLIC_MASK;
 1005680:	03c33010 	biceq	r3, r3, #16
	*LocalAddr = Value;
 1005684:	e7813000 	str	r3, [r1, r0]
	XAxiDma_WriteReg(InstancePtr->RegBase +
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;
}
 1005688:	e3a00000 	mov	r0, #0
 100568c:	e12fff1e 	bx	lr

01005690 <XAxiDma_SimpleTransfer>:
	u32 WordBits;
	int RingIndex = 0;

	/* If Scatter Gather is included then, cannot submit
	 */
	if (XAxiDma_HasSg(InstancePtr)) {
 1005690:	e590c010 	ldr	ip, [r0, #16]
 1005694:	e35c0000 	cmp	ip, #0
 1005698:	1a000032 	bne	1005768 <XAxiDma_SimpleTransfer+0xd8>
							" supported\r\n");

		return XST_FAILURE;
	}

	if(Direction == XAXIDMA_DMA_TO_DEVICE){
 100569c:	e3530000 	cmp	r3, #0
 10056a0:	1a000024 	bne	1005738 <XAxiDma_SimpleTransfer+0xa8>
		if ((Length < 1) ||
 10056a4:	e3520000 	cmp	r2, #0
 10056a8:	0a000030 	beq	1005770 <XAxiDma_SimpleTransfer+0xe0>
 10056ac:	e5903030 	ldr	r3, [r0, #48]	; 0x30
 10056b0:	e1530002 	cmp	r3, r2
 10056b4:	3a00002d 	bcc	1005770 <XAxiDma_SimpleTransfer+0xe0>
			(Length > InstancePtr->TxBdRing.MaxTransferLen)) {
			return XST_INVALID_PARAM;
		}

		if (!InstancePtr->HasMm2S) {
 10056b8:	e5903004 	ldr	r3, [r0, #4]
 10056bc:	e3530000 	cmp	r3, #0
 10056c0:	0a000028 	beq	1005768 <XAxiDma_SimpleTransfer+0xd8>
		}

		/* If the engine is doing transfer, cannot submit
		 */

		if(!(XAxiDma_ReadReg(InstancePtr->TxBdRing.ChanBase,
 10056c4:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 10056c8:	e593c004 	ldr	ip, [r3, #4]
 10056cc:	e31c0001 	tst	ip, #1
 10056d0:	1a000003 	bne	10056e4 <XAxiDma_SimpleTransfer+0x54>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 10056d4:	e590c000 	ldr	ip, [r0]
 10056d8:	e59cc004 	ldr	ip, [ip, #4]
				XAXIDMA_SR_OFFSET) & XAXIDMA_HALTED_MASK)) {
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 10056dc:	e31c0002 	tst	ip, #2
 10056e0:	0a000020 	beq	1005768 <XAxiDma_SimpleTransfer+0xd8>
							"Engine is busy\r\n");
				return XST_FAILURE;
			}
		}

		if (!InstancePtr->MicroDmaMode) {
 10056e4:	e590c748 	ldr	ip, [r0, #1864]	; 0x748
 10056e8:	e35c0000 	cmp	ip, #0
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 10056ec:	0590c028 	ldreq	ip, [r0, #40]	; 0x28
		}
		else {
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 10056f0:	1300cfff 	movwne	ip, #4095	; 0xfff
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 10056f4:	024cc001 	subeq	ip, ip, #1
		}

		if ((BuffAddr & WordBits)) {
 10056f8:	e11c0001 	tst	ip, r1
 10056fc:	0a000002 	beq	100570c <XAxiDma_SimpleTransfer+0x7c>

			if (!InstancePtr->TxBdRing.HasDRE) {
 1005700:	e590c024 	ldr	ip, [r0, #36]	; 0x24
 1005704:	e35c0000 	cmp	ip, #0
 1005708:	0a000018 	beq	1005770 <XAxiDma_SimpleTransfer+0xe0>
		}


		XAxiDma_WriteReg(InstancePtr->TxBdRing.ChanBase,
				 XAXIDMA_SRCADDR_OFFSET, LOWER_32_BITS(BuffAddr));
		if (InstancePtr->AddrWidth > 32)
 100570c:	e590074c 	ldr	r0, [r0, #1868]	; 0x74c
	*LocalAddr = Value;
 1005710:	e5831018 	str	r1, [r3, #24]
 1005714:	e3500020 	cmp	r0, #32
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
					XAXIDMA_BUFFLEN_OFFSET, Length);

	}

	return XST_SUCCESS;
 1005718:	e3a00000 	mov	r0, #0
 100571c:	c3a01000 	movgt	r1, #0
 1005720:	c583101c 	strgt	r1, [r3, #28]
	return *(volatile u32 *) Addr;
 1005724:	e5931000 	ldr	r1, [r3]
		XAxiDma_WriteReg(InstancePtr->TxBdRing.ChanBase,
 1005728:	e3811001 	orr	r1, r1, #1
	*LocalAddr = Value;
 100572c:	e5831000 	str	r1, [r3]
 1005730:	e5832028 	str	r2, [r3, #40]	; 0x28
 1005734:	e12fff1e 	bx	lr
	else if(Direction == XAXIDMA_DEVICE_TO_DMA){
 1005738:	e3530001 	cmp	r3, #1
 100573c:	0a000001 	beq	1005748 <XAxiDma_SimpleTransfer+0xb8>
	return XST_SUCCESS;
 1005740:	e1a0000c 	mov	r0, ip
 1005744:	e12fff1e 	bx	lr
		if ((Length < 1) ||
 1005748:	e3520000 	cmp	r2, #0
 100574c:	0a000007 	beq	1005770 <XAxiDma_SimpleTransfer+0xe0>
 1005750:	e590c09c 	ldr	ip, [r0, #156]	; 0x9c
 1005754:	e15c0002 	cmp	ip, r2
 1005758:	3a000004 	bcc	1005770 <XAxiDma_SimpleTransfer+0xe0>
		if (!InstancePtr->HasS2Mm) {
 100575c:	e590c008 	ldr	ip, [r0, #8]
 1005760:	e35c0000 	cmp	ip, #0
 1005764:	1a000003 	bne	1005778 <XAxiDma_SimpleTransfer+0xe8>
		return XST_FAILURE;
 1005768:	e3a00001 	mov	r0, #1
 100576c:	e12fff1e 	bx	lr
			return XST_INVALID_PARAM;
 1005770:	e3a0000f 	mov	r0, #15
 1005774:	e12fff1e 	bx	lr
		if(!(XAxiDma_ReadReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 1005778:	e590c080 	ldr	ip, [r0, #128]	; 0x80
{
 100577c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	return *(volatile u32 *) Addr;
 1005780:	e59ce004 	ldr	lr, [ip, #4]
		if(!(XAxiDma_ReadReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 1005784:	e31e0001 	tst	lr, #1
 1005788:	1a000003 	bne	100579c <XAxiDma_SimpleTransfer+0x10c>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 100578c:	e590e000 	ldr	lr, [r0]
 1005790:	e59ee034 	ldr	lr, [lr, #52]	; 0x34
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 1005794:	e31e0002 	tst	lr, #2
 1005798:	0a000014 	beq	10057f0 <XAxiDma_SimpleTransfer+0x160>
		if (!InstancePtr->MicroDmaMode) {
 100579c:	e5903748 	ldr	r3, [r0, #1864]	; 0x748
 10057a0:	e3530000 	cmp	r3, #0
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 10057a4:	05903094 	ldreq	r3, [r0, #148]	; 0x94
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 10057a8:	13003fff 	movwne	r3, #4095	; 0xfff
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 10057ac:	02433001 	subeq	r3, r3, #1
		if ((BuffAddr & WordBits)) {
 10057b0:	e1130001 	tst	r3, r1
 10057b4:	0a000002 	beq	10057c4 <XAxiDma_SimpleTransfer+0x134>
			if (!InstancePtr->RxBdRing[RingIndex].HasDRE) {
 10057b8:	e5903090 	ldr	r3, [r0, #144]	; 0x90
 10057bc:	e3530000 	cmp	r3, #0
 10057c0:	0a00000c 	beq	10057f8 <XAxiDma_SimpleTransfer+0x168>
		if (InstancePtr->AddrWidth > 32)
 10057c4:	e590374c 	ldr	r3, [r0, #1868]	; 0x74c
	return XST_SUCCESS;
 10057c8:	e3a00000 	mov	r0, #0
	*LocalAddr = Value;
 10057cc:	e58c1018 	str	r1, [ip, #24]
		if (InstancePtr->AddrWidth > 32)
 10057d0:	e3530020 	cmp	r3, #32
 10057d4:	c3a03000 	movgt	r3, #0
 10057d8:	c58c301c 	strgt	r3, [ip, #28]
	return *(volatile u32 *) Addr;
 10057dc:	e59c3000 	ldr	r3, [ip]
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 10057e0:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 10057e4:	e58c3000 	str	r3, [ip]
 10057e8:	e58c2028 	str	r2, [ip, #40]	; 0x28
 10057ec:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		return XST_FAILURE;
 10057f0:	e1a00003 	mov	r0, r3
 10057f4:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
			return XST_INVALID_PARAM;
 10057f8:	e3a0000f 	mov	r0, #15
}
 10057fc:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

01005800 <XAxiDma_LookupConfig>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].DeviceId == DeviceId) {
 1005800:	e306311c 	movw	r3, #24860	; 0x611c
 1005804:	e3403105 	movt	r3, #261	; 0x105
 1005808:	e5932000 	ldr	r2, [r3]
			break;
		}
	}

	return CfgPtr;
}
 100580c:	e1520000 	cmp	r2, r0
 1005810:	01a00003 	moveq	r0, r3
 1005814:	13a00000 	movne	r0, #0
 1005818:	e12fff1e 	bx	lr

0100581c <XAxiDma_LookupConfigBaseAddr>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].BaseAddr == Baseaddr) {
 100581c:	e306311c 	movw	r3, #24860	; 0x611c
 1005820:	e3403105 	movt	r3, #261	; 0x105
 1005824:	e5932004 	ldr	r2, [r3, #4]
			break;
		}
	}

	return CfgPtr;
}
 1005828:	e1520000 	cmp	r2, r0
 100582c:	01a00003 	moveq	r0, r3
 1005830:	13a00000 	movne	r0, #0
 1005834:	e12fff1e 	bx	lr

01005838 <XAxiDma_UpdateBdRingCDesc>:
	UINTPTR RegBase;
	UINTPTR BdPtr;
	int RingIndex = RingPtr->RingIndex;

	/* BD list has yet to be created for this channel */
	if (RingPtr->AllCnt == 0) {
 1005838:	e5902060 	ldr	r2, [r0, #96]	; 0x60
 100583c:	e3520000 	cmp	r2, #0
 1005840:	0a000020 	beq	10058c8 <XAxiDma_UpdateBdRingCDesc+0x90>

		return XST_DMA_SG_NO_LIST;
	}

	/* Do nothing if already started */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1005844:	e5902008 	ldr	r2, [r0, #8]
 1005848:	e1a03000 	mov	r3, r0
 100584c:	e3520001 	cmp	r2, #1
 1005850:	0a00001a 	beq	10058c0 <XAxiDma_UpdateBdRingCDesc+0x88>
		 * transferring)
		 */
		return XST_SUCCESS;
	}

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1005854:	e590c000 	ldr	ip, [r0]
	return *(volatile u32 *) Addr;
 1005858:	e59c2004 	ldr	r2, [ip, #4]
 100585c:	e3120001 	tst	r2, #1
 1005860:	0a000016 	beq	10058c0 <XAxiDma_UpdateBdRingCDesc+0x88>
		RegBase = RingPtr->ChanBase;

		/* Put a valid BD pointer in the current BD pointer register
		 * So, the hardware is ready to go when tail BD pointer is updated
		 */
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 1005864:	e5901048 	ldr	r1, [r0, #72]	; 0x48
{
 1005868:	e92d4010 	push	{r4, lr}
	int RingIndex = RingPtr->RingIndex;
 100586c:	e5904064 	ldr	r4, [r0, #100]	; 0x64

		if (!XAxiDma_BdHwCompleted(BdPtr)) {
 1005870:	e591201c 	ldr	r2, [r1, #28]
 1005874:	e3520000 	cmp	r2, #0
 1005878:	ba000014 	blt	10058d0 <XAxiDma_UpdateBdRingCDesc+0x98>
			if (RingPtr->IsRxChannel) {
 100587c:	e590e024 	ldr	lr, [r0, #36]	; 0x24
 1005880:	e5900004 	ldr	r0, [r0, #4]
 1005884:	e5932020 	ldr	r2, [r3, #32]
 1005888:	e041100e 	sub	r1, r1, lr
 100588c:	e5933018 	ldr	r3, [r3, #24]
 1005890:	e3500000 	cmp	r0, #0
 1005894:	e0811002 	add	r1, r1, r2
 1005898:	e3c1103f 	bic	r1, r1, #63	; 0x3f
 100589c:	0a000019 	beq	1005908 <XAxiDma_UpdateBdRingCDesc+0xd0>
				if (!RingIndex) {
 10058a0:	e3540000 	cmp	r4, #0
 10058a4:	1a00002c 	bne	100595c <XAxiDma_UpdateBdRingCDesc+0x124>
					XAxiDma_WriteReg(RegBase,
							 XAXIDMA_CDESC_OFFSET,
							 (XAXIDMA_VIRT_TO_PHYS(BdPtr) & XAXIDMA_DESC_LSB_MASK));
					if (RingPtr->Addr_ext)
 10058a8:	e3530000 	cmp	r3, #0
	*LocalAddr = Value;
 10058ac:	e58c1008 	str	r1, [ip, #8]
 10058b0:	0a000027 	beq	1005954 <XAxiDma_UpdateBdRingCDesc+0x11c>
 10058b4:	e58c400c 	str	r4, [ip, #12]
			}
		}

	}

	return XST_SUCCESS;
 10058b8:	e1a00004 	mov	r0, r4
 10058bc:	e8bd8010 	pop	{r4, pc}
		return XST_SUCCESS;
 10058c0:	e3a00000 	mov	r0, #0
}
 10058c4:	e12fff1e 	bx	lr
		return XST_DMA_SG_NO_LIST;
 10058c8:	e300020b 	movw	r0, #523	; 0x20b
 10058cc:	e12fff1e 	bx	lr
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 10058d0:	e590e028 	ldr	lr, [r0, #40]	; 0x28
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 10058d4:	e1a02001 	mov	r2, r1
 10058d8:	ea000002 	b	10058e8 <XAxiDma_UpdateBdRingCDesc+0xb0>
				if (!XAxiDma_BdHwCompleted(BdPtr)) {
 10058dc:	e592001c 	ldr	r0, [r2, #28]
 10058e0:	e3500000 	cmp	r0, #0
 10058e4:	aa00000c 	bge	100591c <XAxiDma_UpdateBdRingCDesc+0xe4>
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 10058e8:	e15e0002 	cmp	lr, r2
 10058ec:	85930030 	ldrhi	r0, [r3, #48]	; 0x30
 10058f0:	95932024 	ldrls	r2, [r3, #36]	; 0x24
 10058f4:	80822000 	addhi	r2, r2, r0
				if ((UINTPTR)BdPtr == (UINTPTR) RingPtr->BdaRestart) {
 10058f8:	e1520001 	cmp	r2, r1
 10058fc:	1afffff6 	bne	10058dc <XAxiDma_UpdateBdRingCDesc+0xa4>
					return XST_DMA_ERROR;
 1005900:	e3a00009 	mov	r0, #9
}
 1005904:	e8bd8010 	pop	{r4, pc}
				if (RingPtr->Addr_ext)
 1005908:	e3530000 	cmp	r3, #0
 100590c:	e58c1008 	str	r1, [ip, #8]
 1005910:	0a00000f 	beq	1005954 <XAxiDma_UpdateBdRingCDesc+0x11c>
 1005914:	e58c000c 	str	r0, [ip, #12]
 1005918:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->IsRxChannel) {
 100591c:	e5931020 	ldr	r1, [r3, #32]
 1005920:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1005924:	e5930004 	ldr	r0, [r3, #4]
 1005928:	e5933018 	ldr	r3, [r3, #24]
 100592c:	e041100e 	sub	r1, r1, lr
 1005930:	e3500000 	cmp	r0, #0
 1005934:	e0812002 	add	r2, r1, r2
 1005938:	e3c2203f 	bic	r2, r2, #63	; 0x3f
 100593c:	0a000010 	beq	1005984 <XAxiDma_UpdateBdRingCDesc+0x14c>
						if (!RingIndex) {
 1005940:	e3540000 	cmp	r4, #0
 1005944:	1a000012 	bne	1005994 <XAxiDma_UpdateBdRingCDesc+0x15c>
							if (RingPtr->Addr_ext)
 1005948:	e3530000 	cmp	r3, #0
 100594c:	e58c2008 	str	r2, [ip, #8]
 1005950:	1affffd7 	bne	10058b4 <XAxiDma_UpdateBdRingCDesc+0x7c>
		return XST_SUCCESS;
 1005954:	e3a00000 	mov	r0, #0
 1005958:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->Addr_ext)
 100595c:	e3530000 	cmp	r3, #0
					XAxiDma_WriteReg(RegBase,
 1005960:	e2844001 	add	r4, r4, #1
 1005964:	e78c1284 	str	r1, [ip, r4, lsl #5]
 1005968:	e1a04284 	lsl	r4, r4, #5
					if (RingPtr->Addr_ext)
 100596c:	0afffff8 	beq	1005954 <XAxiDma_UpdateBdRingCDesc+0x11c>
								XAxiDma_WriteReg(RegBase,
 1005970:	e2444040 	sub	r4, r4, #64	; 0x40
 1005974:	e28cc044 	add	ip, ip, #68	; 0x44
 1005978:	e3a00000 	mov	r0, #0
 100597c:	e784000c 	str	r0, [r4, ip]
 1005980:	e8bd8010 	pop	{r4, pc}
						if (RingPtr->Addr_ext)
 1005984:	e3530000 	cmp	r3, #0
 1005988:	e58c2008 	str	r2, [ip, #8]
 100598c:	0afffff0 	beq	1005954 <XAxiDma_UpdateBdRingCDesc+0x11c>
 1005990:	eaffffdf 	b	1005914 <XAxiDma_UpdateBdRingCDesc+0xdc>
							if (RingPtr->Addr_ext)
 1005994:	e3530000 	cmp	r3, #0
							XAxiDma_WriteReg(RegBase,
 1005998:	e2844001 	add	r4, r4, #1
 100599c:	e78c2284 	str	r2, [ip, r4, lsl #5]
 10059a0:	e1a04284 	lsl	r4, r4, #5
							if (RingPtr->Addr_ext)
 10059a4:	0affffea 	beq	1005954 <XAxiDma_UpdateBdRingCDesc+0x11c>
 10059a8:	eafffff0 	b	1005970 <XAxiDma_UpdateBdRingCDesc+0x138>

010059ac <XAxiDma_BdRingCreate>:
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
u32 XAxiDma_BdRingCreate(XAxiDma_BdRing *RingPtr, UINTPTR PhysAddr,
			UINTPTR VirtAddr, u32 Alignment, int BdCount)
{
 10059ac:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10059b0:	e59d7028 	ldr	r7, [sp, #40]	; 0x28
	int i;
	UINTPTR BdVirtAddr;
	UINTPTR BdPhysAddr;

	if (BdCount <= 0) {
 10059b4:	e3570000 	cmp	r7, #0
 10059b8:	da00005c 	ble	1005b30 <XAxiDma_BdRingCreate+0x184>
	RingPtr->PreCnt = 0;
	RingPtr->PostCnt = 0;
	RingPtr->Cyclic = 0;

	/* Make sure Alignment parameter meets minimum requirements */
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 10059bc:	e353003f 	cmp	r3, #63	; 0x3f
	RingPtr->AllCnt = 0;
 10059c0:	e3a0c000 	mov	ip, #0
 10059c4:	e580c060 	str	ip, [r0, #96]	; 0x60
	RingPtr->FreeCnt = 0;
 10059c8:	e580c050 	str	ip, [r0, #80]	; 0x50
	RingPtr->HwCnt = 0;
 10059cc:	e580c058 	str	ip, [r0, #88]	; 0x58
	RingPtr->PreCnt = 0;
 10059d0:	e580c054 	str	ip, [r0, #84]	; 0x54
	RingPtr->PostCnt = 0;
 10059d4:	e580c05c 	str	ip, [r0, #92]	; 0x5c
	RingPtr->Cyclic = 0;
 10059d8:	e580c068 	str	ip, [r0, #104]	; 0x68
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 10059dc:	9a000053 	bls	1005b30 <XAxiDma_BdRingCreate+0x184>

		return XST_INVALID_PARAM;
	}

	/* Make sure Alignment is a power of 2 */
	if ((Alignment - 1) & Alignment) {
 10059e0:	e243c001 	sub	ip, r3, #1
 10059e4:	e11c0003 	tst	ip, r3
 10059e8:	1a000050 	bne	1005b30 <XAxiDma_BdRingCreate+0x184>

		return XST_INVALID_PARAM;
	}

	/* Make sure PhysAddr and VirtAddr are on same Alignment */
	if ((PhysAddr % Alignment) || (VirtAddr % Alignment)) {
 10059ec:	e1a08001 	mov	r8, r1
 10059f0:	e1a04000 	mov	r4, r0
 10059f4:	e1a01003 	mov	r1, r3
 10059f8:	e1a00008 	mov	r0, r8
 10059fc:	e1a05003 	mov	r5, r3
 1005a00:	e1a06002 	mov	r6, r2
 1005a04:	fa0017c8 	blx	100b92c <__aeabi_uidivmod>
 1005a08:	e3510000 	cmp	r1, #0
 1005a0c:	1a000047 	bne	1005b30 <XAxiDma_BdRingCreate+0x184>
 1005a10:	e1a01005 	mov	r1, r5
 1005a14:	e1a00006 	mov	r0, r6
 1005a18:	fa0017c3 	blx	100b92c <__aeabi_uidivmod>
 1005a1c:	e2519000 	subs	r9, r1, #0
 1005a20:	1a000042 	bne	1005b30 <XAxiDma_BdRingCreate+0x184>
		return XST_INVALID_PARAM;
	}

	/* Compute how many bytes will be between the start of adjacent BDs */
	RingPtr->Separation =
		(sizeof(XAxiDma_Bd) + (Alignment - 1)) & ~(Alignment - 1);
 1005a24:	e285203f 	add	r2, r5, #63	; 0x3f
 1005a28:	e2653000 	rsb	r3, r5, #0
 1005a2c:	e0025003 	and	r5, r2, r3

	/* Must make sure the ring doesn't span address 0x00000000. If it does,
	 * then the next/prev BD traversal macros will fail.
	 */
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1005a30:	e2463001 	sub	r3, r6, #1
 1005a34:	e0020795 	mul	r2, r5, r7
	RingPtr->Separation =
 1005a38:	e5845030 	str	r5, [r4, #48]	; 0x30
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1005a3c:	e0833002 	add	r3, r3, r2
 1005a40:	e1530006 	cmp	r3, r6

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: BD space cross "
			"0x0\r\n");

		return XST_DMA_SG_LIST_ERROR;
 1005a44:	3300920e 	movwcc	r9, #526	; 0x20e
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1005a48:	3a000039 	bcc	1005b34 <XAxiDma_BdRingCreate+0x188>
	 *  - Clear the entire space
	 *  - Setup each BD's next pointer with the physical address of the
	 *    next BD
	 *  - Put hardware information in each BD
	 */
	memset((void *) VirtAddr, 0, (RingPtr->Separation * BdCount));
 1005a4c:	e1a00006 	mov	r0, r6
 1005a50:	fa002132 	blx	100df20 <memset>

	BdVirtAddr = VirtAddr;
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 1005a54:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 1005a58:	e3570001 	cmp	r7, #1
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 1005a5c:	e083a008 	add	sl, r3, r8
	for (i = 1; i < BdCount; i++) {
 1005a60:	0a000035 	beq	1005b3c <XAxiDma_BdRingCreate+0x190>
 1005a64:	e1a05006 	mov	r5, r6
 1005a68:	e3a0b001 	mov	fp, #1
		/* Put hardware information in the BDs
		 */
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
				(u32)RingPtr->HasStsCntrlStrm);

		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005a6c:	e5941010 	ldr	r1, [r4, #16]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1005a70:	e3ca003f 	bic	r0, sl, #63	; 0x3f
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005a74:	e5943014 	ldr	r3, [r4, #20]
	for (i = 1; i < BdCount; i++) {
 1005a78:	e28bb001 	add	fp, fp, #1
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1005a7c:	e594200c 	ldr	r2, [r4, #12]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1005a80:	e8850201 	stm	r5, {r0, r9}
		    (((u32)(RingPtr->HasDRE)) << XAXIDMA_BD_HAS_DRE_SHIFT) |
		    RingPtr->DataWidth);

		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 1005a84:	e1a00005 	mov	r0, r5
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005a88:	e1833401 	orr	r3, r3, r1, lsl #8
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1005a8c:	e5852038 	str	r2, [r5, #56]	; 0x38
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 1005a90:	e3a01034 	mov	r1, #52	; 0x34
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005a94:	e585303c 	str	r3, [r5, #60]	; 0x3c
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 1005a98:	eb0012b9 	bl	100a584 <Xil_DCacheFlushRange>
		BdVirtAddr += RingPtr->Separation;
 1005a9c:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 1005aa0:	e157000b 	cmp	r7, fp
		BdVirtAddr += RingPtr->Separation;
 1005aa4:	e0855003 	add	r5, r5, r3
		BdPhysAddr += RingPtr->Separation;
 1005aa8:	e08aa003 	add	sl, sl, r3
	for (i = 1; i < BdCount; i++) {
 1005aac:	1affffee 	bne	1005a6c <XAxiDma_BdRingCreate+0xc0>
 1005ab0:	e1a0e005 	mov	lr, r5

	/* Setup the last BD's hardware information */
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
		(u32)RingPtr->HasStsCntrlStrm);

	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005ab4:	e5941010 	ldr	r1, [r4, #16]
	/* Setup and initialize pointers and counters */
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
	RingPtr->FirstBdAddr = VirtAddr;
	RingPtr->FirstBdPhysAddr = PhysAddr;
	RingPtr->LastBdAddr = BdVirtAddr;
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1005ab8:	e0853003 	add	r3, r5, r3
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005abc:	e5942014 	ldr	r2, [r4, #20]
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1005ac0:	e0433006 	sub	r3, r3, r6
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1005ac4:	e594000c 	ldr	r0, [r4, #12]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1005ac8:	e3c8c03f 	bic	ip, r8, #63	; 0x3f
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 1005acc:	e3a09000 	mov	r9, #0
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1005ad0:	e58ec000 	str	ip, [lr]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 1005ad4:	e5859004 	str	r9, [r5, #4]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005ad8:	e1822401 	orr	r2, r2, r1, lsl #8
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1005adc:	e3a01002 	mov	r1, #2
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1005ae0:	e5850038 	str	r0, [r5, #56]	; 0x38
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 1005ae4:	e3a00040 	mov	r0, #64	; 0x40
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005ae8:	e585203c 	str	r2, [r5, #60]	; 0x3c
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1005aec:	e584302c 	str	r3, [r4, #44]	; 0x2c
	RingPtr->FirstBdAddr = VirtAddr;
 1005af0:	e5846024 	str	r6, [r4, #36]	; 0x24
	RingPtr->FirstBdPhysAddr = PhysAddr;
 1005af4:	e5848020 	str	r8, [r4, #32]
	RingPtr->LastBdAddr = BdVirtAddr;
 1005af8:	e5845028 	str	r5, [r4, #40]	; 0x28
	RingPtr->AllCnt = BdCount;
 1005afc:	e5847060 	str	r7, [r4, #96]	; 0x60
	RingPtr->FreeCnt = BdCount;
 1005b00:	e5847050 	str	r7, [r4, #80]	; 0x50
	RingPtr->FreeHead = (XAxiDma_Bd *) VirtAddr;
 1005b04:	e5846034 	str	r6, [r4, #52]	; 0x34
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
 1005b08:	e5846038 	str	r6, [r4, #56]	; 0x38
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
 1005b0c:	e584603c 	str	r6, [r4, #60]	; 0x3c
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
 1005b10:	e5846040 	str	r6, [r4, #64]	; 0x40
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
 1005b14:	e5846044 	str	r6, [r4, #68]	; 0x44
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
 1005b18:	e5846048 	str	r6, [r4, #72]	; 0x48
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1005b1c:	e5841008 	str	r1, [r4, #8]
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 1005b20:	fa001cee 	blx	100cee0 <malloc>
 1005b24:	e584004c 	str	r0, [r4, #76]	; 0x4c

	return XST_SUCCESS;
}
 1005b28:	e1a00009 	mov	r0, r9
 1005b2c:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return XST_INVALID_PARAM;
 1005b30:	e3a0900f 	mov	r9, #15
}
 1005b34:	e1a00009 	mov	r0, r9
 1005b38:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (i = 1; i < BdCount; i++) {
 1005b3c:	e1a0e006 	mov	lr, r6
 1005b40:	e1a05006 	mov	r5, r6
 1005b44:	eaffffda 	b	1005ab4 <XAxiDma_BdRingCreate+0x108>

01005b48 <XAxiDma_BdRingClone>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingClone(XAxiDma_BdRing * RingPtr, XAxiDma_Bd * SrcBdPtr)
{
 1005b48:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1005b4c:	e24dd044 	sub	sp, sp, #68	; 0x44
	UINTPTR CurBd;
	u32 Save;
	XAxiDma_Bd TmpBd;

	/* Can't do this function if there isn't a ring */
	if (RingPtr->AllCnt == 0) {
 1005b50:	e5906060 	ldr	r6, [r0, #96]	; 0x60
 1005b54:	e3560000 	cmp	r6, #0

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: no bds\r\n");

		return XST_DMA_SG_NO_LIST;
 1005b58:	0300020b 	movweq	r0, #523	; 0x20b
	if (RingPtr->AllCnt == 0) {
 1005b5c:	0a000007 	beq	1005b80 <XAxiDma_BdRingClone+0x38>
	}

	/* Can't do this function with the channel running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1005b60:	e5903008 	ldr	r3, [r0, #8]
 1005b64:	e1a05000 	mov	r5, r0
 1005b68:	e3530001 	cmp	r3, #1
 1005b6c:	0a000034 	beq	1005c44 <XAxiDma_BdRingClone+0xfc>

		return XST_DEVICE_IS_STARTED;
	}

	/* Can't do this function with some of the BDs in use */
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 1005b70:	e5903050 	ldr	r3, [r0, #80]	; 0x50
 1005b74:	e1560003 	cmp	r6, r3

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: some bds already "
			"in use %d/%d\r\n",RingPtr->FreeCnt, RingPtr->AllCnt);

		return XST_DMA_SG_LIST_ERROR;
 1005b78:	1300020e 	movwne	r0, #526	; 0x20e
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 1005b7c:	0a000001 	beq	1005b88 <XAxiDma_BdRingClone+0x40>

		XAXIDMA_CACHE_FLUSH(CurBd);
	}

	return XST_SUCCESS;
}
 1005b80:	e28dd044 	add	sp, sp, #68	; 0x44
 1005b84:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	memcpy(&TmpBd, SrcBdPtr, sizeof(XAxiDma_Bd));
 1005b88:	e1a0c001 	mov	ip, r1
 1005b8c:	e1a0400d 	mov	r4, sp
 1005b90:	e2817040 	add	r7, r1, #64	; 0x40
 1005b94:	e59c0000 	ldr	r0, [ip]
 1005b98:	e28cc010 	add	ip, ip, #16
 1005b9c:	e51c100c 	ldr	r1, [ip, #-12]
 1005ba0:	e1a0e004 	mov	lr, r4
 1005ba4:	e51c2008 	ldr	r2, [ip, #-8]
 1005ba8:	e2844010 	add	r4, r4, #16
 1005bac:	e51c3004 	ldr	r3, [ip, #-4]
 1005bb0:	e15c0007 	cmp	ip, r7
 1005bb4:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
 1005bb8:	1afffff5 	bne	1005b94 <XAxiDma_BdRingClone+0x4c>
	Save = XAxiDma_BdRead(&TmpBd, XAXIDMA_BD_STS_OFFSET);
 1005bbc:	e59d301c 	ldr	r3, [sp, #28]
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1005bc0:	e3560000 	cmp	r6, #0
 1005bc4:	c3a06000 	movgt	r6, #0
 1005bc8:	c28d7038 	addgt	r7, sp, #56	; 0x38
 1005bcc:	e5954024 	ldr	r4, [r5, #36]	; 0x24
	Save &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1005bd0:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAxiDma_BdWrite(&TmpBd, XAXIDMA_BD_STS_OFFSET, Save);
 1005bd4:	e58d301c 	str	r3, [sp, #28]
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1005bd8:	da000016 	ble	1005c38 <XAxiDma_BdRingClone+0xf0>
		memcpy((void *)((UINTPTR)CurBd + XAXIDMA_BD_START_CLEAR),
 1005bdc:	e28d3008 	add	r3, sp, #8
 1005be0:	e2842008 	add	r2, r4, #8
 1005be4:	e593e000 	ldr	lr, [r3]
 1005be8:	e2833010 	add	r3, r3, #16
 1005bec:	e513c00c 	ldr	ip, [r3, #-12]
 1005bf0:	e2822010 	add	r2, r2, #16
 1005bf4:	e5130008 	ldr	r0, [r3, #-8]
 1005bf8:	e5131004 	ldr	r1, [r3, #-4]
 1005bfc:	e1530007 	cmp	r3, r7
 1005c00:	e502e010 	str	lr, [r2, #-16]
 1005c04:	e502c00c 	str	ip, [r2, #-12]
 1005c08:	e5020008 	str	r0, [r2, #-8]
 1005c0c:	e5021004 	str	r1, [r2, #-4]
 1005c10:	1afffff3 	bne	1005be4 <XAxiDma_BdRingClone+0x9c>
		XAXIDMA_CACHE_FLUSH(CurBd);
 1005c14:	e1a00004 	mov	r0, r4
 1005c18:	e3a01034 	mov	r1, #52	; 0x34
 1005c1c:	eb001258 	bl	100a584 <Xil_DCacheFlushRange>
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1005c20:	e5952060 	ldr	r2, [r5, #96]	; 0x60
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 1005c24:	e2866001 	add	r6, r6, #1
 1005c28:	e5953030 	ldr	r3, [r5, #48]	; 0x30
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1005c2c:	e1520006 	cmp	r2, r6
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 1005c30:	e0844003 	add	r4, r4, r3
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1005c34:	caffffe8 	bgt	1005bdc <XAxiDma_BdRingClone+0x94>
	return XST_SUCCESS;
 1005c38:	e3a00000 	mov	r0, #0
}
 1005c3c:	e28dd044 	add	sp, sp, #68	; 0x44
 1005c40:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		return XST_DEVICE_IS_STARTED;
 1005c44:	e3a00005 	mov	r0, #5
 1005c48:	eaffffcc 	b	1005b80 <XAxiDma_BdRingClone+0x38>

01005c4c <XAxiDma_StartBdRingHw>:
int XAxiDma_StartBdRingHw(XAxiDma_BdRing * RingPtr)
{
	UINTPTR RegBase;
	int RingIndex = RingPtr->RingIndex;

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1005c4c:	e5903000 	ldr	r3, [r0]
{
 1005c50:	e92d4070 	push	{r4, r5, r6, lr}
	int RingIndex = RingPtr->RingIndex;
 1005c54:	e5906064 	ldr	r6, [r0, #100]	; 0x64
	return *(volatile u32 *) Addr;
 1005c58:	e5932004 	ldr	r2, [r3, #4]
	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1005c5c:	e3120001 	tst	r2, #1
 1005c60:	15932000 	ldrne	r2, [r3]
		/* Start the hardware
		*/
		RegBase = RingPtr->ChanBase;
		XAxiDma_WriteReg(RegBase, XAXIDMA_CR_OFFSET,
 1005c64:	13822001 	orrne	r2, r2, #1
	*LocalAddr = Value;
 1005c68:	15832000 	strne	r2, [r3]
	return *(volatile u32 *) Addr;
 1005c6c:	e5933004 	ldr	r3, [r3, #4]
			XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET)
			| XAXIDMA_CR_RUNSTOP_MASK);
	}

	if (XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1005c70:	e2135001 	ands	r5, r3, #1
 1005c74:	1a000026 	bne	1005d14 <XAxiDma_StartBdRingHw+0xc8>
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;

		/* If there are unprocessed BDs then we want the channel to begin
		 * processing right away
		 */
		if (RingPtr->HwCnt > 0) {
 1005c78:	e5903058 	ldr	r3, [r0, #88]	; 0x58
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1005c7c:	e3a02001 	mov	r2, #1
 1005c80:	e5802008 	str	r2, [r0, #8]
		if (RingPtr->HwCnt > 0) {
 1005c84:	e3530000 	cmp	r3, #0
 1005c88:	da00001f 	ble	1005d0c <XAxiDma_StartBdRingHw+0xc0>

			XAXIDMA_CACHE_INVALIDATE(RingPtr->HwTail);
 1005c8c:	e1a04000 	mov	r4, r0
 1005c90:	e3a01034 	mov	r1, #52	; 0x34
 1005c94:	e5900040 	ldr	r0, [r0, #64]	; 0x40
 1005c98:	eb0011ec 	bl	100a450 <Xil_DCacheInvalidateRange>
			if (RingPtr->Cyclic) {
 1005c9c:	e5942068 	ldr	r2, [r4, #104]	; 0x68
 1005ca0:	e3520000 	cmp	r2, #0
 1005ca4:	1a00001c 	bne	1005d1c <XAxiDma_StartBdRingHw+0xd0>
							 XAXIDMA_TDESC_MSB_OFFSET,
							 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->CyclicBd)));
				return XST_SUCCESS;
			}

			if ((XAxiDma_BdRead(RingPtr->HwTail,
 1005ca8:	e5943040 	ldr	r3, [r4, #64]	; 0x40
 1005cac:	e593101c 	ldr	r1, [r3, #28]
 1005cb0:	e3510000 	cmp	r1, #0
 1005cb4:	ba000014 	blt	1005d0c <XAxiDma_StartBdRingHw+0xc0>
				    XAXIDMA_BD_STS_OFFSET) &
				XAXIDMA_BD_STS_COMPLETE_MASK) == 0) {
				if (RingPtr->IsRxChannel) {
 1005cb8:	e5941024 	ldr	r1, [r4, #36]	; 0x24
 1005cbc:	e5940004 	ldr	r0, [r4, #4]
 1005cc0:	e594c020 	ldr	ip, [r4, #32]
 1005cc4:	e0433001 	sub	r3, r3, r1
 1005cc8:	e594e018 	ldr	lr, [r4, #24]
 1005ccc:	e3500000 	cmp	r0, #0
 1005cd0:	e5941000 	ldr	r1, [r4]
 1005cd4:	e083300c 	add	r3, r3, ip
 1005cd8:	e3c3303f 	bic	r3, r3, #63	; 0x3f
 1005cdc:	0a000007 	beq	1005d00 <XAxiDma_StartBdRingHw+0xb4>
					if (!RingIndex) {
 1005ce0:	e3560000 	cmp	r6, #0
 1005ce4:	1a00001b 	bne	1005d58 <XAxiDma_StartBdRingHw+0x10c>
						XAxiDma_WriteReg(RingPtr->ChanBase,
							XAXIDMA_TDESC_OFFSET, (XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail) & XAXIDMA_DESC_LSB_MASK));
						if (RingPtr->Addr_ext)
 1005ce8:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 1005cec:	e5813010 	str	r3, [r1, #16]
 1005cf0:	0a000005 	beq	1005d0c <XAxiDma_StartBdRingHw+0xc0>
 1005cf4:	e5816014 	str	r6, [r1, #20]
								 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
				}
			}
		}

		return XST_SUCCESS;
 1005cf8:	e1a00006 	mov	r0, r6
 1005cfc:	e8bd8070 	pop	{r4, r5, r6, pc}
					if (RingPtr->Addr_ext)
 1005d00:	e35e0000 	cmp	lr, #0
 1005d04:	e5813010 	str	r3, [r1, #16]
 1005d08:	1a000010 	bne	1005d50 <XAxiDma_StartBdRingHw+0x104>
		return XST_SUCCESS;
 1005d0c:	e3a00000 	mov	r0, #0
 1005d10:	e8bd8070 	pop	{r4, r5, r6, pc}
	}

	return XST_DMA_ERROR;
 1005d14:	e3a00009 	mov	r0, #9
}
 1005d18:	e8bd8070 	pop	{r4, r5, r6, pc}
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1005d1c:	e594304c 	ldr	r3, [r4, #76]	; 0x4c
 1005d20:	e594c024 	ldr	ip, [r4, #36]	; 0x24
				if (RingPtr->Addr_ext)
 1005d24:	e5940018 	ldr	r0, [r4, #24]
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1005d28:	e5941020 	ldr	r1, [r4, #32]
 1005d2c:	e5942000 	ldr	r2, [r4]
 1005d30:	e043300c 	sub	r3, r3, ip
				if (RingPtr->Addr_ext)
 1005d34:	e3500000 	cmp	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1005d38:	e0833001 	add	r3, r3, r1
 1005d3c:	e5823010 	str	r3, [r2, #16]
				if (RingPtr->Addr_ext)
 1005d40:	0afffff1 	beq	1005d0c <XAxiDma_StartBdRingHw+0xc0>
 1005d44:	e5825014 	str	r5, [r2, #20]
				return XST_SUCCESS;
 1005d48:	e1a00005 	mov	r0, r5
 1005d4c:	e8bd8070 	pop	{r4, r5, r6, pc}
 1005d50:	e5810014 	str	r0, [r1, #20]
 1005d54:	e8bd8070 	pop	{r4, r5, r6, pc}
						XAxiDma_WriteReg(RingPtr->ChanBase,
 1005d58:	e2466001 	sub	r6, r6, #1
						if (RingPtr->Addr_ext)
 1005d5c:	e35e0000 	cmp	lr, #0
						XAxiDma_WriteReg(RingPtr->ChanBase,
 1005d60:	e0816286 	add	r6, r1, r6, lsl #5
 1005d64:	e5863048 	str	r3, [r6, #72]	; 0x48
						if (RingPtr->Addr_ext)
 1005d68:	0affffe7 	beq	1005d0c <XAxiDma_StartBdRingHw+0xc0>
 1005d6c:	e586204c 	str	r2, [r6, #76]	; 0x4c
		return XST_SUCCESS;
 1005d70:	e1a00002 	mov	r0, r2
 1005d74:	e8bd8070 	pop	{r4, r5, r6, pc}

01005d78 <XAxiDma_BdRingStart>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingStart(XAxiDma_BdRing * RingPtr)
{
 1005d78:	e92d4010 	push	{r4, lr}
 1005d7c:	e1a04000 	mov	r4, r0
	int Status;

	Status = XAxiDma_UpdateBdRingCDesc(RingPtr);
 1005d80:	ebfffeac 	bl	1005838 <XAxiDma_UpdateBdRingCDesc>
	if (Status != XST_SUCCESS) {
 1005d84:	e3500000 	cmp	r0, #0
 1005d88:	18bd8010 	popne	{r4, pc}
		 xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: "
			"Updating Current Descriptor Failed\n\r");
		return Status;
	}

	Status = XAxiDma_StartBdRingHw(RingPtr);
 1005d8c:	e1a00004 	mov	r0, r4
			"Starting Hardware Failed\n\r");
		return Status;
	}

	return XST_SUCCESS;
}
 1005d90:	e8bd4010 	pop	{r4, lr}
	Status = XAxiDma_StartBdRingHw(RingPtr);
 1005d94:	eaffffac 	b	1005c4c <XAxiDma_StartBdRingHw>

01005d98 <XAxiDma_BdRingSetCoalesce>:
	return *(volatile u32 *) Addr;
 1005d98:	e5900000 	ldr	r0, [r0]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	if (Counter != XAXIDMA_NO_CHANGE) {
 1005d9c:	e3710001 	cmn	r1, #1
 1005da0:	e5903000 	ldr	r3, [r0]
 1005da4:	0a000004 	beq	1005dbc <XAxiDma_BdRingSetCoalesce+0x24>
		if ((Counter == 0) || (Counter > 0xFF)) {
 1005da8:	e241c001 	sub	ip, r1, #1
 1005dac:	e35c00fe 	cmp	ip, #254	; 0xfe
 1005db0:	8a000009 	bhi	1005ddc <XAxiDma_BdRingSetCoalesce+0x44>
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingSetCoalesce: "
			"invalid  coalescing threshold %d", (int)Counter);
			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_COALESCE_MASK) |
 1005db4:	e3c338ff 	bic	r3, r3, #16711680	; 0xff0000
 1005db8:	e1833801 	orr	r3, r3, r1, lsl #16
			(Counter << XAXIDMA_COALESCE_SHIFT);
	}

	if (Timer != XAXIDMA_NO_CHANGE) {
 1005dbc:	e3720001 	cmn	r2, #1
 1005dc0:	0a000002 	beq	1005dd0 <XAxiDma_BdRingSetCoalesce+0x38>
		if (Timer > 0xFF) {
 1005dc4:	e35200ff 	cmp	r2, #255	; 0xff
 1005dc8:	8a000003 	bhi	1005ddc <XAxiDma_BdRingSetCoalesce+0x44>
			"invalid  delay counter %d", (int)Timer);

			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_DELAY_MASK) |
 1005dcc:	e7df3c12 	bfi	r3, r2, #24, #8
	*LocalAddr = Value;
 1005dd0:	e5803000 	str	r3, [r0]
			(Timer << XAXIDMA_DELAY_SHIFT);
	}

	XAxiDma_WriteReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET, Cr);

	return XST_SUCCESS;
 1005dd4:	e3a00000 	mov	r0, #0
 1005dd8:	e12fff1e 	bx	lr
			return XST_FAILURE;
 1005ddc:	e3a00001 	mov	r0, #1
}
 1005de0:	e12fff1e 	bx	lr

01005de4 <XAxiDma_BdRingGetCoalesce>:
	return *(volatile u32 *) Addr;
 1005de4:	e5903000 	ldr	r3, [r0]
 1005de8:	e5933000 	ldr	r3, [r3]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 1005dec:	e7e70853 	ubfx	r0, r3, #16, #8
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 1005df0:	e1a03c23 	lsr	r3, r3, #24
	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 1005df4:	e5810000 	str	r0, [r1]
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 1005df8:	e5823000 	str	r3, [r2]
}
 1005dfc:	e12fff1e 	bx	lr

01005e00 <XAxiDma_BdRingAlloc>:
 *
 *****************************************************************************/
int XAxiDma_BdRingAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd ** BdSetPtr)
{
	if (NumBd <= 0) {
 1005e00:	e3510000 	cmp	r1, #0
 1005e04:	da00001c 	ble	1005e7c <XAxiDma_BdRingAlloc+0x7c>

		return XST_INVALID_PARAM;
	}

	/* Enough free BDs available for the request? */
	if (RingPtr->FreeCnt < NumBd) {
 1005e08:	e590c050 	ldr	ip, [r0, #80]	; 0x50
 1005e0c:	e15c0001 	cmp	ip, r1
 1005e10:	ba000016 	blt	1005e70 <XAxiDma_BdRingAlloc+0x70>
		return XST_FAILURE;
	}

	/* Set the return argument and move FreeHead forward */
	*BdSetPtr = RingPtr->FreeHead;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1005e14:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->FreeCnt -= NumBd;
 1005e18:	e04cc001 	sub	ip, ip, r1
{
 1005e1c:	e92d4010 	push	{r4, lr}
	*BdSetPtr = RingPtr->FreeHead;
 1005e20:	e590e034 	ldr	lr, [r0, #52]	; 0x34
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1005e24:	e0030193 	mul	r3, r3, r1
 1005e28:	e5904028 	ldr	r4, [r0, #40]	; 0x28
	*BdSetPtr = RingPtr->FreeHead;
 1005e2c:	e582e000 	str	lr, [r2]
	RingPtr->FreeCnt -= NumBd;
 1005e30:	e580c050 	str	ip, [r0, #80]	; 0x50
	RingPtr->PreCnt += NumBd;

	return XST_SUCCESS;
 1005e34:	e3a0c000 	mov	ip, #0
 1005e38:	e093300e 	adds	r3, r3, lr
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1005e3c:	23a02001 	movcs	r2, #1
 1005e40:	33a02000 	movcc	r2, #0
 1005e44:	e1540003 	cmp	r4, r3
 1005e48:	33822001 	orrcc	r2, r2, #1
 1005e4c:	e3520000 	cmp	r2, #0
 1005e50:	1590202c 	ldrne	r2, [r0, #44]	; 0x2c
 1005e54:	10433002 	subne	r3, r3, r2
	RingPtr->PreCnt += NumBd;
 1005e58:	e5902054 	ldr	r2, [r0, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1005e5c:	e5803034 	str	r3, [r0, #52]	; 0x34
	RingPtr->PreCnt += NumBd;
 1005e60:	e0821001 	add	r1, r2, r1
 1005e64:	e5801054 	str	r1, [r0, #84]	; 0x54
}
 1005e68:	e1a0000c 	mov	r0, ip
 1005e6c:	e8bd8010 	pop	{r4, pc}
		return XST_FAILURE;
 1005e70:	e3a0c001 	mov	ip, #1
}
 1005e74:	e1a0000c 	mov	r0, ip
 1005e78:	e12fff1e 	bx	lr
		return XST_INVALID_PARAM;
 1005e7c:	e3a0c00f 	mov	ip, #15
}
 1005e80:	e1a0000c 	mov	r0, ip
 1005e84:	e12fff1e 	bx	lr

01005e88 <XAxiDma_BdRingUnAlloc>:
int XAxiDma_BdRingUnAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
	XAxiDma_Bd *TmpBd;

	if (NumBd <= 0) {
 1005e88:	e3510000 	cmp	r1, #0
 1005e8c:	da000027 	ble	1005f30 <XAxiDma_BdRingUnAlloc+0xa8>

		return XST_INVALID_PARAM;
	}

	/* Enough BDs in the preprocessing state for the request? */
	if (RingPtr->PreCnt < NumBd) {
 1005e90:	e590c054 	ldr	ip, [r0, #84]	; 0x54
 1005e94:	e1a03000 	mov	r3, r0
 1005e98:	e15c0001 	cmp	ip, r1
 1005e9c:	ba000021 	blt	1005f28 <XAxiDma_BdRingUnAlloc+0xa0>

	/* The last BD in the BD set must has the FreeHead as its next BD.
	 * Otherwise, this is not a valid operation.
	 */
	TmpBd = BdSetPtr;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, TmpBd, NumBd);
 1005ea0:	e5900030 	ldr	r0, [r0, #48]	; 0x30
{
 1005ea4:	e92d4010 	push	{r4, lr}
	XAXIDMA_RING_SEEKAHEAD(RingPtr, TmpBd, NumBd);
 1005ea8:	e5934028 	ldr	r4, [r3, #40]	; 0x28
 1005eac:	e0000190 	mul	r0, r0, r1
 1005eb0:	e0902002 	adds	r2, r0, r2
 1005eb4:	23a0e001 	movcs	lr, #1
 1005eb8:	33a0e000 	movcc	lr, #0
 1005ebc:	e1540002 	cmp	r4, r2
 1005ec0:	338ee001 	orrcc	lr, lr, #1
 1005ec4:	e35e0000 	cmp	lr, #0
 1005ec8:	1593e02c 	ldrne	lr, [r3, #44]	; 0x2c
 1005ecc:	1042200e 	subne	r2, r2, lr

	if (TmpBd != RingPtr->FreeHead) {
 1005ed0:	e593e034 	ldr	lr, [r3, #52]	; 0x34
 1005ed4:	e15e0002 	cmp	lr, r2
 1005ed8:	0a000001 	beq	1005ee4 <XAxiDma_BdRingUnAlloc+0x5c>
		return XST_FAILURE;
 1005edc:	e3a00001 	mov	r0, #1
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
	RingPtr->FreeCnt += NumBd;
	RingPtr->PreCnt -= NumBd;

	return XST_SUCCESS;
}
 1005ee0:	e8bd8010 	pop	{r4, pc}
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005ee4:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1005ee8:	e0522000 	subs	r2, r2, r0
 1005eec:	33a00001 	movcc	r0, #1
 1005ef0:	23a00000 	movcs	r0, #0
	RingPtr->PreCnt -= NumBd;
 1005ef4:	e04cc001 	sub	ip, ip, r1
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005ef8:	e15e0002 	cmp	lr, r2
 1005efc:	83800001 	orrhi	r0, r0, #1
	RingPtr->FreeCnt += NumBd;
 1005f00:	e593e050 	ldr	lr, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005f04:	e3500000 	cmp	r0, #0
	RingPtr->PreCnt -= NumBd;
 1005f08:	e583c054 	str	ip, [r3, #84]	; 0x54
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005f0c:	1593002c 	ldrne	r0, [r3, #44]	; 0x2c
	RingPtr->FreeCnt += NumBd;
 1005f10:	e08e1001 	add	r1, lr, r1
 1005f14:	e5831050 	str	r1, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005f18:	10822000 	addne	r2, r2, r0
	return XST_SUCCESS;
 1005f1c:	e3a00000 	mov	r0, #0
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005f20:	e5832034 	str	r2, [r3, #52]	; 0x34
	return XST_SUCCESS;
 1005f24:	e8bd8010 	pop	{r4, pc}
		return XST_FAILURE;
 1005f28:	e3a00001 	mov	r0, #1
}
 1005f2c:	e12fff1e 	bx	lr
		return XST_INVALID_PARAM;
 1005f30:	e3a0000f 	mov	r0, #15
 1005f34:	e12fff1e 	bx	lr

01005f38 <XAxiDma_BdRingToHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingToHw(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
 1005f38:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	int i;
	u32 BdCr;
	u32 BdSts;
	int RingIndex = RingPtr->RingIndex;

	if (NumBd < 0) {
 1005f3c:	e2516000 	subs	r6, r1, #0
{
 1005f40:	e24dd00c 	sub	sp, sp, #12

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingToHw: negative BD number "
			"%d\r\n", NumBd);

		return XST_INVALID_PARAM;
 1005f44:	b3a0000f 	movlt	r0, #15
	if (NumBd < 0) {
 1005f48:	ba000035 	blt	1006024 <XAxiDma_BdRingToHw+0xec>
	}

	/* If the commit set is empty, do nothing */
	if (NumBd == 0) {
 1005f4c:	0a00006c 	beq	1006104 <XAxiDma_BdRingToHw+0x1cc>
		return XST_SUCCESS;
	}

	/* Make sure we are in sync with XAxiDma_BdRingAlloc() */
	if ((RingPtr->PreCnt < NumBd) || (RingPtr->PreHead != BdSetPtr)) {
 1005f50:	e5903054 	ldr	r3, [r0, #84]	; 0x54
 1005f54:	e1a05000 	mov	r5, r0
 1005f58:	e1530006 	cmp	r3, r6
 1005f5c:	ba000032 	blt	100602c <XAxiDma_BdRingToHw+0xf4>
 1005f60:	e5903038 	ldr	r3, [r0, #56]	; 0x38
 1005f64:	e1530002 	cmp	r3, r2
 1005f68:	1a00002f 	bne	100602c <XAxiDma_BdRingToHw+0xf4>
	BdSts = XAxiDma_BdGetSts(CurBdPtr);

	/* In case of Tx channel, the first BD should have been marked
	 * as start-of-frame
	 */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1005f6c:	e5901004 	ldr	r1, [r0, #4]
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 1005f70:	e1a04002 	mov	r4, r2
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 1005f74:	e592301c 	ldr	r3, [r2, #28]
	int RingIndex = RingPtr->RingIndex;
 1005f78:	e5907064 	ldr	r7, [r0, #100]	; 0x64
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1005f7c:	e3510000 	cmp	r1, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 1005f80:	e5921018 	ldr	r1, [r2, #24]
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 1005f84:	e203333f 	and	r3, r3, #-67108864	; 0xfc000000
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1005f88:	0a000060 	beq	1006110 <XAxiDma_BdRingToHw+0x1d8>
		return XST_FAILURE;
	}

	/* Clear the completed status bit
	 */
	for (i = 0; i < NumBd - 1; i++) {
 1005f8c:	e2468001 	sub	r8, r6, #1
 1005f90:	e3580000 	cmp	r8, #0
 1005f94:	da00001e 	ble	1006014 <XAxiDma_BdRingToHw+0xdc>

		/* Make sure the length value in the BD is non-zero. */
		if (XAxiDma_BdGetLength(CurBdPtr,
 1005f98:	e595001c 	ldr	r0, [r5, #28]
 1005f9c:	e1110000 	tst	r1, r0
 1005fa0:	0a00001e 	beq	1006020 <XAxiDma_BdRingToHw+0xe8>
 1005fa4:	e3a09000 	mov	r9, #0
 1005fa8:	ea000002 	b	1005fb8 <XAxiDma_BdRingToHw+0x80>
 1005fac:	e595001c 	ldr	r0, [r5, #28]
 1005fb0:	e1110000 	tst	r1, r0
 1005fb4:	0a000019 	beq	1006020 <XAxiDma_BdRingToHw+0xe8>
			xdbg_printf(XDBG_DEBUG_ERROR, "0 length bd\r\n");

			return XST_FAILURE;
		}

		BdSts &=  ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1005fb8:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);

		/* Flush the current BD so DMA core could see the updates */
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1005fbc:	e1a00002 	mov	r0, r2
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1005fc0:	e584301c 	str	r3, [r4, #28]
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1005fc4:	e3a01034 	mov	r1, #52	; 0x34
 1005fc8:	eb00116d 	bl	100a584 <Xil_DCacheFlushRange>

		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1005fcc:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	for (i = 0; i < NumBd - 1; i++) {
 1005fd0:	e2899001 	add	r9, r9, #1
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1005fd4:	e1530004 	cmp	r3, r4
 1005fd8:	85953030 	ldrhi	r3, [r5, #48]	; 0x30
 1005fdc:	95954024 	ldrls	r4, [r5, #36]	; 0x24
 1005fe0:	80844003 	addhi	r4, r4, r3
	for (i = 0; i < NumBd - 1; i++) {
 1005fe4:	e1590008 	cmp	r9, r8
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1005fe8:	e1a02004 	mov	r2, r4
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 1005fec:	e5941018 	ldr	r1, [r4, #24]
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 1005ff0:	e594301c 	ldr	r3, [r4, #28]
	for (i = 0; i < NumBd - 1; i++) {
 1005ff4:	baffffec 	blt	1005fac <XAxiDma_BdRingToHw+0x74>
	}

	/* In case of Tx channel, the last BD should have EOF bit set */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) {
 1005ff8:	e5950004 	ldr	r0, [r5, #4]
 1005ffc:	e3500000 	cmp	r0, #0
 1006000:	1a000003 	bne	1006014 <XAxiDma_BdRingToHw+0xdc>
 1006004:	e3110301 	tst	r1, #67108864	; 0x4000000
 1006008:	0a000004 	beq	1006020 <XAxiDma_BdRingToHw+0xe8>
 100600c:	e5921018 	ldr	r1, [r2, #24]
 1006010:	e1a04002 	mov	r4, r2

		return XST_FAILURE;
	}

	/* Make sure the length value in the last BD is non-zero. */
	if (XAxiDma_BdGetLength(CurBdPtr,
 1006014:	e595001c 	ldr	r0, [r5, #28]
 1006018:	e1110000 	tst	r1, r0
 100601c:	1a000005 	bne	1006038 <XAxiDma_BdRingToHw+0x100>
		return XST_FAILURE;
 1006020:	e3a00001 	mov	r0, #1
								UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
			}
	}

	return XST_SUCCESS;
}
 1006024:	e28dd00c 	add	sp, sp, #12
 1006028:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		return XST_DMA_SG_LIST_ERROR;
 100602c:	e300020e 	movw	r0, #526	; 0x20e
}
 1006030:	e28dd00c 	add	sp, sp, #12
 1006034:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	BdSts &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1006038:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 100603c:	e3a01034 	mov	r1, #52	; 0x34
	XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1006040:	e584301c 	str	r3, [r4, #28]
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1006044:	e1a00002 	mov	r0, r2
 1006048:	e58d2004 	str	r2, [sp, #4]
 100604c:	eb00114c 	bl	100a584 <Xil_DCacheFlushRange>
	DATA_SYNC;
 1006050:	f57ff04f 	dsb	sy
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1006054:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 1006058:	e5950038 	ldr	r0, [r5, #56]	; 0x38
 100605c:	e595c028 	ldr	ip, [r5, #40]	; 0x28
 1006060:	e59d2004 	ldr	r2, [sp, #4]
 1006064:	e0030693 	mul	r3, r3, r6
	RingPtr->HwTail = CurBdPtr;
 1006068:	e5852040 	str	r2, [r5, #64]	; 0x40
 100606c:	e0933000 	adds	r3, r3, r0
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1006070:	e5950008 	ldr	r0, [r5, #8]
 1006074:	23a01001 	movcs	r1, #1
 1006078:	33a01000 	movcc	r1, #0
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 100607c:	e15c0003 	cmp	ip, r3
 1006080:	33811001 	orrcc	r1, r1, #1
 1006084:	e3510000 	cmp	r1, #0
 1006088:	1595102c 	ldrne	r1, [r5, #44]	; 0x2c
 100608c:	10433001 	subne	r3, r3, r1
	RingPtr->PreCnt -= NumBd;
 1006090:	e5951054 	ldr	r1, [r5, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1006094:	e5853038 	str	r3, [r5, #56]	; 0x38
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1006098:	e3500001 	cmp	r0, #1
	RingPtr->HwCnt += NumBd;
 100609c:	e5953058 	ldr	r3, [r5, #88]	; 0x58
	RingPtr->PreCnt -= NumBd;
 10060a0:	e0411006 	sub	r1, r1, r6
 10060a4:	e5851054 	str	r1, [r5, #84]	; 0x54
	RingPtr->HwCnt += NumBd;
 10060a8:	e0836006 	add	r6, r3, r6
 10060ac:	e5856058 	str	r6, [r5, #88]	; 0x58
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 10060b0:	1a000013 	bne	1006104 <XAxiDma_BdRingToHw+0x1cc>
			if (RingPtr->Cyclic) {
 10060b4:	e5951068 	ldr	r1, [r5, #104]	; 0x68
 10060b8:	e5952000 	ldr	r2, [r5]
 10060bc:	e5953020 	ldr	r3, [r5, #32]
 10060c0:	e3510000 	cmp	r1, #0
 10060c4:	e595c024 	ldr	ip, [r5, #36]	; 0x24
 10060c8:	e595e018 	ldr	lr, [r5, #24]
 10060cc:	1a000016 	bne	100612c <XAxiDma_BdRingToHw+0x1f4>
			if (RingPtr->IsRxChannel) {
 10060d0:	e5950004 	ldr	r0, [r5, #4]
 10060d4:	e043300c 	sub	r3, r3, ip
 10060d8:	e0834004 	add	r4, r3, r4
 10060dc:	e3c4403f 	bic	r4, r4, #63	; 0x3f
 10060e0:	e3500000 	cmp	r0, #0
 10060e4:	0a000019 	beq	1006150 <XAxiDma_BdRingToHw+0x218>
				if (!RingIndex) {
 10060e8:	e3570000 	cmp	r7, #0
 10060ec:	1a00001c 	bne	1006164 <XAxiDma_BdRingToHw+0x22c>
					if (RingPtr->Addr_ext)
 10060f0:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 10060f4:	e5824010 	str	r4, [r2, #16]
	return XST_SUCCESS;
 10060f8:	11a00007 	movne	r0, r7
 10060fc:	15827014 	strne	r7, [r2, #20]
					if (RingPtr->Addr_ext)
 1006100:	1affffc7 	bne	1006024 <XAxiDma_BdRingToHw+0xec>
		return XST_SUCCESS;
 1006104:	e3a00000 	mov	r0, #0
}
 1006108:	e28dd00c 	add	sp, sp, #12
 100610c:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1006110:	e3110302 	tst	r1, #134217728	; 0x8000000
 1006114:	0affffc1 	beq	1006020 <XAxiDma_BdRingToHw+0xe8>
	for (i = 0; i < NumBd - 1; i++) {
 1006118:	e2468001 	sub	r8, r6, #1
 100611c:	e3580000 	cmp	r8, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 1006120:	d2011303 	andle	r1, r1, #201326592	; 0xc000000
	for (i = 0; i < NumBd - 1; i++) {
 1006124:	caffff9b 	bgt	1005f98 <XAxiDma_BdRingToHw+0x60>
 1006128:	eaffffb5 	b	1006004 <XAxiDma_BdRingToHw+0xcc>
				XAxiDma_WriteReg(RingPtr->ChanBase,
 100612c:	e595104c 	ldr	r1, [r5, #76]	; 0x4c
				if (RingPtr->Addr_ext)
 1006130:	e35e0000 	cmp	lr, #0
 1006134:	13a00000 	movne	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1006138:	e041c00c 	sub	ip, r1, ip
 100613c:	e08c3003 	add	r3, ip, r3
 1006140:	e5823010 	str	r3, [r2, #16]
 1006144:	15820014 	strne	r0, [r2, #20]
				if (RingPtr->Addr_ext)
 1006148:	1affffb5 	bne	1006024 <XAxiDma_BdRingToHw+0xec>
 100614c:	eaffffec 	b	1006104 <XAxiDma_BdRingToHw+0x1cc>
				if (RingPtr->Addr_ext)
 1006150:	e35e0000 	cmp	lr, #0
 1006154:	e5824010 	str	r4, [r2, #16]
 1006158:	15820014 	strne	r0, [r2, #20]
 100615c:	1affffb0 	bne	1006024 <XAxiDma_BdRingToHw+0xec>
 1006160:	eaffffe7 	b	1006104 <XAxiDma_BdRingToHw+0x1cc>
					XAxiDma_WriteReg(RingPtr->ChanBase,
 1006164:	e2477001 	sub	r7, r7, #1
					if (RingPtr->Addr_ext)
 1006168:	e35e0000 	cmp	lr, #0
					XAxiDma_WriteReg(RingPtr->ChanBase,
 100616c:	e0822287 	add	r2, r2, r7, lsl #5
	return XST_SUCCESS;
 1006170:	11a00001 	movne	r0, r1
 1006174:	e5824048 	str	r4, [r2, #72]	; 0x48
 1006178:	1582104c 	strne	r1, [r2, #76]	; 0x4c
					if (RingPtr->Addr_ext)
 100617c:	1affffa8 	bne	1006024 <XAxiDma_BdRingToHw+0xec>
 1006180:	eaffffdf 	b	1006104 <XAxiDma_BdRingToHw+0x1cc>

01006184 <XAxiDma_BdRingFromHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingFromHw(XAxiDma_BdRing * RingPtr, int BdLimit,
			     XAxiDma_Bd ** BdSetPtr)
{
 1006184:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1006188:	e1a09002 	mov	r9, r2
	BdPartialCount = 0;
	BdSts = 0;
	BdCr = 0;

	/* If no BDs in work group, then there's nothing to search */
	if (RingPtr->HwCnt == 0) {
 100618c:	e5908058 	ldr	r8, [r0, #88]	; 0x58
 1006190:	e3580000 	cmp	r8, #0
 1006194:	0a00004c 	beq	10062cc <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}

	if (BdLimit > RingPtr->HwCnt) {
 1006198:	e1580001 	cmp	r8, r1
 100619c:	a1a08001 	movge	r8, r1
	 *    BD.
	 *  - RingPtr->HwTail is reached
	 *  - The number of requested BDs has been processed
	 */

	while (BdCount < BdLimit) {
 10061a0:	e3580000 	cmp	r8, #0
 10061a4:	da000048 	ble	10062cc <XAxiDma_BdRingFromHw+0x148>
	CurBdPtr = RingPtr->HwHead;
 10061a8:	e3a07000 	mov	r7, #0
 10061ac:	e1a05000 	mov	r5, r0
 10061b0:	e590403c 	ldr	r4, [r0, #60]	; 0x3c
 10061b4:	e1a06007 	mov	r6, r7
 10061b8:	ea00000f 	b	10061fc <XAxiDma_BdRingFromHw+0x78>
		 * For tx BDs, EOF bit is in the control word
		 * For rx BDs, EOF bit is in the status word
		 */
		if (((!(RingPtr->IsRxChannel) &&
		(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) ||
		((RingPtr->IsRxChannel) && (BdSts &
 10061bc:	e3130301 	tst	r3, #67108864	; 0x4000000
 10061c0:	0a00001b 	beq	1006234 <XAxiDma_BdRingFromHw+0xb0>
		}
		else {
			BdPartialCount++;
		}

		if (RingPtr->Cyclic) {
 10061c4:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount = 0;
 10061c8:	e3a07000 	mov	r7, #0
		if (RingPtr->Cyclic) {
 10061cc:	e3520000 	cmp	r2, #0
 10061d0:	1a00001b 	bne	1006244 <XAxiDma_BdRingFromHw+0xc0>
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
		}

		/* Reached the end of the work group */
		if (CurBdPtr == RingPtr->HwTail) {
 10061d4:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 10061d8:	e1530004 	cmp	r3, r4
 10061dc:	0a000020 	beq	1006264 <XAxiDma_BdRingFromHw+0xe0>
			break;
		}

		/* Move on to the next BD in work group */
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 10061e0:	e5953028 	ldr	r3, [r5, #40]	; 0x28
 10061e4:	e1540003 	cmp	r4, r3
 10061e8:	35953030 	ldrcc	r3, [r5, #48]	; 0x30
 10061ec:	25954024 	ldrcs	r4, [r5, #36]	; 0x24
 10061f0:	30844003 	addcc	r4, r4, r3
	while (BdCount < BdLimit) {
 10061f4:	e1580006 	cmp	r8, r6
 10061f8:	0a000019 	beq	1006264 <XAxiDma_BdRingFromHw+0xe0>
		XAXIDMA_CACHE_INVALIDATE(CurBdPtr);
 10061fc:	e3a01034 	mov	r1, #52	; 0x34
 1006200:	e1a00004 	mov	r0, r4
 1006204:	eb001091 	bl	100a450 <Xil_DCacheInvalidateRange>
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 1006208:	e594301c 	ldr	r3, [r4, #28]
 100620c:	e284001c 	add	r0, r4, #28
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 1006210:	e5941018 	ldr	r1, [r4, #24]
		if (!(BdSts & XAXIDMA_BD_STS_COMPLETE_MASK)) {
 1006214:	e3530000 	cmp	r3, #0
 1006218:	aa000011 	bge	1006264 <XAxiDma_BdRingFromHw+0xe0>
		if (((!(RingPtr->IsRxChannel) &&
 100621c:	e5952004 	ldr	r2, [r5, #4]
		BdCount++;
 1006220:	e2866001 	add	r6, r6, #1
		if (((!(RingPtr->IsRxChannel) &&
 1006224:	e3520000 	cmp	r2, #0
 1006228:	1affffe3 	bne	10061bc <XAxiDma_BdRingFromHw+0x38>
 100622c:	e3110301 	tst	r1, #67108864	; 0x4000000
 1006230:	1affffe3 	bne	10061c4 <XAxiDma_BdRingFromHw+0x40>
		if (RingPtr->Cyclic) {
 1006234:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount++;
 1006238:	e2877001 	add	r7, r7, #1
		if (RingPtr->Cyclic) {
 100623c:	e3520000 	cmp	r2, #0
 1006240:	0affffe3 	beq	10061d4 <XAxiDma_BdRingFromHw+0x50>
			BdSts = BdSts & ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1006244:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1006248:	e3a01034 	mov	r1, #52	; 0x34
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 100624c:	e5803000 	str	r3, [r0]
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1006250:	e1a00004 	mov	r0, r4
 1006254:	eb0010ca 	bl	100a584 <Xil_DCacheFlushRange>
		if (CurBdPtr == RingPtr->HwTail) {
 1006258:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 100625c:	e1530004 	cmp	r3, r4
 1006260:	1affffde 	bne	10061e0 <XAxiDma_BdRingFromHw+0x5c>
	BdCount -= BdPartialCount;

	/* If BdCount is non-zero then BDs were found to return. Set return
	 * parameters, update pointers and counters, return success
	 */
	if (BdCount) {
 1006264:	e0560007 	subs	r0, r6, r7
 1006268:	0a000017 	beq	10062cc <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = RingPtr->HwHead;
		if (!RingPtr->Cyclic) {
 100626c:	e5953068 	ldr	r3, [r5, #104]	; 0x68
		*BdSetPtr = RingPtr->HwHead;
 1006270:	e595203c 	ldr	r2, [r5, #60]	; 0x3c
		if (!RingPtr->Cyclic) {
 1006274:	e3530000 	cmp	r3, #0
		*BdSetPtr = RingPtr->HwHead;
 1006278:	e5892000 	str	r2, [r9]
		if (!RingPtr->Cyclic) {
 100627c:	1a000005 	bne	1006298 <XAxiDma_BdRingFromHw+0x114>
			RingPtr->HwCnt -= BdCount;
 1006280:	e5951058 	ldr	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 1006284:	e595305c 	ldr	r3, [r5, #92]	; 0x5c
			RingPtr->HwCnt -= BdCount;
 1006288:	e0411000 	sub	r1, r1, r0
			RingPtr->PostCnt += BdCount;
 100628c:	e0833000 	add	r3, r3, r0
			RingPtr->HwCnt -= BdCount;
 1006290:	e5851058 	str	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 1006294:	e585305c 	str	r3, [r5, #92]	; 0x5c
		}
		XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->HwHead, BdCount);
 1006298:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 100629c:	e5951028 	ldr	r1, [r5, #40]	; 0x28
 10062a0:	e0030093 	mul	r3, r3, r0
 10062a4:	e0933002 	adds	r3, r3, r2
 10062a8:	23a02001 	movcs	r2, #1
 10062ac:	33a02000 	movcc	r2, #0
 10062b0:	e1510003 	cmp	r1, r3
 10062b4:	33822001 	orrcc	r2, r2, #1
 10062b8:	e3520000 	cmp	r2, #0
 10062bc:	1595202c 	ldrne	r2, [r5, #44]	; 0x2c
 10062c0:	10433002 	subne	r3, r3, r2
 10062c4:	e585303c 	str	r3, [r5, #60]	; 0x3c
	else {
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}
}
 10062c8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		*BdSetPtr = (XAxiDma_Bd *)NULL;
 10062cc:	e3a00000 	mov	r0, #0
 10062d0:	e5890000 	str	r0, [r9]
		return 0;
 10062d4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

010062d8 <XAxiDma_BdRingFree>:
 *
 *****************************************************************************/
int XAxiDma_BdRingFree(XAxiDma_BdRing * RingPtr, int NumBd,
		      XAxiDma_Bd * BdSetPtr)
{
	if (NumBd < 0) {
 10062d8:	e3510000 	cmp	r1, #0
 10062dc:	ba000020 	blt	1006364 <XAxiDma_BdRingFree+0x8c>
		return XST_INVALID_PARAM;
	}

	/* If the BD Set to free is empty, do nothing
	 */
	if (NumBd == 0) {
 10062e0:	0a000019 	beq	100634c <XAxiDma_BdRingFree+0x74>
		return XST_SUCCESS;
	}

	/* Make sure we are in sync with XAxiDma_BdRingFromHw() */
	if ((RingPtr->PostCnt < NumBd) || (RingPtr->PostHead != BdSetPtr)) {
 10062e4:	e590c05c 	ldr	ip, [r0, #92]	; 0x5c
 10062e8:	e15c0001 	cmp	ip, r1
 10062ec:	ba000018 	blt	1006354 <XAxiDma_BdRingFree+0x7c>
{
 10062f0:	e92d4010 	push	{r4, lr}
	if ((RingPtr->PostCnt < NumBd) || (RingPtr->PostHead != BdSetPtr)) {
 10062f4:	e590e044 	ldr	lr, [r0, #68]	; 0x44
 10062f8:	e15e0002 	cmp	lr, r2
 10062fc:	1a000016 	bne	100635c <XAxiDma_BdRingFree+0x84>
	}

	/* Update pointers and counters */
	RingPtr->FreeCnt += NumBd;
	RingPtr->PostCnt -= NumBd;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1006300:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->PostCnt -= NumBd;
 1006304:	e04cc001 	sub	ip, ip, r1
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1006308:	e5904028 	ldr	r4, [r0, #40]	; 0x28
	RingPtr->PostCnt -= NumBd;
 100630c:	e580c05c 	str	ip, [r0, #92]	; 0x5c
	RingPtr->FreeCnt += NumBd;
 1006310:	e590c050 	ldr	ip, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1006314:	e0030193 	mul	r3, r3, r1
	RingPtr->FreeCnt += NumBd;
 1006318:	e08c1001 	add	r1, ip, r1
 100631c:	e5801050 	str	r1, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1006320:	e093300e 	adds	r3, r3, lr
 1006324:	23a02001 	movcs	r2, #1
 1006328:	33a02000 	movcc	r2, #0
 100632c:	e1540003 	cmp	r4, r3
 1006330:	33822001 	orrcc	r2, r2, #1
 1006334:	e3520000 	cmp	r2, #0
 1006338:	1590202c 	ldrne	r2, [r0, #44]	; 0x2c
 100633c:	10433002 	subne	r3, r3, r2
 1006340:	e5803044 	str	r3, [r0, #68]	; 0x44

	return XST_SUCCESS;
 1006344:	e3a00000 	mov	r0, #0
 1006348:	e8bd8010 	pop	{r4, pc}
		return XST_SUCCESS;
 100634c:	e1a00001 	mov	r0, r1
 1006350:	e12fff1e 	bx	lr
		return XST_DMA_SG_LIST_ERROR;
 1006354:	e300020e 	movw	r0, #526	; 0x20e
}
 1006358:	e12fff1e 	bx	lr
		return XST_DMA_SG_LIST_ERROR;
 100635c:	e300020e 	movw	r0, #526	; 0x20e
}
 1006360:	e8bd8010 	pop	{r4, pc}
		return XST_INVALID_PARAM;
 1006364:	e3a0000f 	mov	r0, #15
 1006368:	e12fff1e 	bx	lr

0100636c <XAxiDma_BdRingCheck>:
	u32 AddrV;
	u32 AddrP;
	int i;

	/* Is the list created */
	if (RingPtr->AllCnt == 0) {
 100636c:	e5903060 	ldr	r3, [r0, #96]	; 0x60
 1006370:	e3530000 	cmp	r3, #0
 1006374:	0a00004f 	beq	10064b8 <XAxiDma_BdRingCheck+0x14c>

		return XST_DMA_SG_NO_LIST;
	}

	/* Can't check if channel is running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1006378:	e5902008 	ldr	r2, [r0, #8]
 100637c:	e3520001 	cmp	r2, #1
 1006380:	0a00004e 	beq	10064c0 <XAxiDma_BdRingCheck+0x154>

		return XST_IS_STARTED;
	}

	/* RunState doesn't make sense */
	else if (RingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1006384:	e5902008 	ldr	r2, [r0, #8]
 1006388:	e3520002 	cmp	r2, #2
 100638c:	1a000047 	bne	10064b0 <XAxiDma_BdRingCheck+0x144>
{
 1006390:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal pointers point to correct memory space */
	AddrV = (UINTPTR) RingPtr->FreeHead;
 1006394:	e5901034 	ldr	r1, [r0, #52]	; 0x34
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1006398:	e5904024 	ldr	r4, [r0, #36]	; 0x24
 100639c:	e1540001 	cmp	r4, r1
 10063a0:	8a000040 	bhi	10064a8 <XAxiDma_BdRingCheck+0x13c>
 10063a4:	e5902028 	ldr	r2, [r0, #40]	; 0x28
 10063a8:	e1520001 	cmp	r2, r1
 10063ac:	3a00003d 	bcc	10064a8 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PreHead;
 10063b0:	e590c038 	ldr	ip, [r0, #56]	; 0x38
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 10063b4:	e154000c 	cmp	r4, ip
 10063b8:	93a01000 	movls	r1, #0
 10063bc:	83a01001 	movhi	r1, #1
 10063c0:	e152000c 	cmp	r2, ip
 10063c4:	33811001 	orrcc	r1, r1, #1
 10063c8:	e3510000 	cmp	r1, #0
 10063cc:	1a000035 	bne	10064a8 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwHead;
 10063d0:	e590c03c 	ldr	ip, [r0, #60]	; 0x3c
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 10063d4:	e152000c 	cmp	r2, ip
 10063d8:	23a01000 	movcs	r1, #0
 10063dc:	33a01001 	movcc	r1, #1
 10063e0:	e154000c 	cmp	r4, ip
 10063e4:	83811001 	orrhi	r1, r1, #1
 10063e8:	e3510000 	cmp	r1, #0
 10063ec:	1a00002d 	bne	10064a8 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwTail;
 10063f0:	e590c040 	ldr	ip, [r0, #64]	; 0x40
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 10063f4:	e152000c 	cmp	r2, ip
 10063f8:	23a01000 	movcs	r1, #0
 10063fc:	33a01001 	movcc	r1, #1
 1006400:	e154000c 	cmp	r4, ip
 1006404:	83811001 	orrhi	r1, r1, #1
 1006408:	e3510000 	cmp	r1, #0
 100640c:	1a000025 	bne	10064a8 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PostHead;
 1006410:	e5901044 	ldr	r1, [r0, #68]	; 0x44
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1006414:	e1520001 	cmp	r2, r1
 1006418:	23a02000 	movcs	r2, #0
 100641c:	33a02001 	movcc	r2, #1
 1006420:	e1540001 	cmp	r4, r1
 1006424:	83822001 	orrhi	r2, r2, #1
 1006428:	e3520000 	cmp	r2, #0
 100642c:	1a00001d 	bne	10064a8 <XAxiDma_BdRingCheck+0x13c>

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal counters add up */
	if ((RingPtr->HwCnt + RingPtr->PreCnt + RingPtr->FreeCnt +
 1006430:	e5902058 	ldr	r2, [r0, #88]	; 0x58
 1006434:	e590e054 	ldr	lr, [r0, #84]	; 0x54
 1006438:	e590c050 	ldr	ip, [r0, #80]	; 0x50
 100643c:	e590105c 	ldr	r1, [r0, #92]	; 0x5c
 1006440:	e082200e 	add	r2, r2, lr
 1006444:	e082200c 	add	r2, r2, ip
 1006448:	e0822001 	add	r2, r2, r1
 100644c:	e1530002 	cmp	r3, r2
 1006450:	1a000014 	bne	10064a8 <XAxiDma_BdRingCheck+0x13c>
		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify BDs are linked correctly */
	AddrV = RingPtr->FirstBdAddr;
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 1006454:	e5905020 	ldr	r5, [r0, #32]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1006458:	e3530001 	cmp	r3, #1
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 100645c:	e5903030 	ldr	r3, [r0, #48]	; 0x30
 1006460:	e1a07000 	mov	r7, r0
 1006464:	e0855003 	add	r5, r5, r3
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1006468:	da000016 	ble	10064c8 <XAxiDma_BdRingCheck+0x15c>
 100646c:	e3a06001 	mov	r6, #1
 1006470:	ea000005 	b	100648c <XAxiDma_BdRingCheck+0x120>
 1006474:	e5972060 	ldr	r2, [r7, #96]	; 0x60

			return XST_DMA_SG_LIST_ERROR;
		}

		/* Move on to next BD */
		AddrV += RingPtr->Separation;
 1006478:	e5973030 	ldr	r3, [r7, #48]	; 0x30
	for (i = 1; i < RingPtr->AllCnt; i++) {
 100647c:	e1520006 	cmp	r2, r6
		AddrV += RingPtr->Separation;
 1006480:	e0844003 	add	r4, r4, r3
		AddrP += RingPtr->Separation;
 1006484:	e0855003 	add	r5, r5, r3
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1006488:	da00000e 	ble	10064c8 <XAxiDma_BdRingCheck+0x15c>
		XAXIDMA_CACHE_INVALIDATE(AddrV);
 100648c:	e3a01034 	mov	r1, #52	; 0x34
 1006490:	e1a00004 	mov	r0, r4
 1006494:	eb000fed 	bl	100a450 <Xil_DCacheInvalidateRange>
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 1006498:	e5943000 	ldr	r3, [r4]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 100649c:	e2866001 	add	r6, r6, #1
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 10064a0:	e1530005 	cmp	r3, r5
 10064a4:	0afffff2 	beq	1006474 <XAxiDma_BdRingCheck+0x108>
		"ptr %x wrong, expect %x\r\n",
			(unsigned int)XAxiDma_BdRead(AddrV,
		          XAXIDMA_BD_NDESC_OFFSET),
			(unsigned int)RingPtr->FirstBdPhysAddr);

		return XST_DMA_SG_LIST_ERROR;
 10064a8:	e300020e 	movw	r0, #526	; 0x20e
 10064ac:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 10064b0:	e300020e 	movw	r0, #526	; 0x20e
	}

	/* No problems found */
	return XST_SUCCESS;
}
 10064b4:	e12fff1e 	bx	lr
		return XST_DMA_SG_NO_LIST;
 10064b8:	e300020b 	movw	r0, #523	; 0x20b
 10064bc:	e12fff1e 	bx	lr
		return XST_IS_STARTED;
 10064c0:	e3a00017 	mov	r0, #23
 10064c4:	e12fff1e 	bx	lr
	XAXIDMA_CACHE_INVALIDATE(AddrV);
 10064c8:	e3a01034 	mov	r1, #52	; 0x34
 10064cc:	e1a00004 	mov	r0, r4
 10064d0:	eb000fde 	bl	100a450 <Xil_DCacheInvalidateRange>
	if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) !=
 10064d4:	e5942000 	ldr	r2, [r4]
 10064d8:	e5973020 	ldr	r3, [r7, #32]
 10064dc:	e1520003 	cmp	r2, r3
 10064e0:	1afffff0 	bne	10064a8 <XAxiDma_BdRingCheck+0x13c>
	return XST_SUCCESS;
 10064e4:	e3a00000 	mov	r0, #0
}
 10064e8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

010064ec <XAxiDma_BdRingDumpRegs>:
 * @return	None
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
void XAxiDma_BdRingDumpRegs(XAxiDma_BdRing *RingPtr) {
 10064ec:	e1a03000 	mov	r3, r0
 10064f0:	e92d4070 	push	{r4, r5, r6, lr}
	UINTPTR RegBase = RingPtr->ChanBase;
 10064f4:	e5934000 	ldr	r4, [r3]
	int RingIndex = RingPtr->RingIndex;

	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 10064f8:	e3050d2c 	movw	r0, #23852	; 0x5d2c
 10064fc:	e3400105 	movt	r0, #261	; 0x105
	int RingIndex = RingPtr->RingIndex;
 1006500:	e5935064 	ldr	r5, [r3, #100]	; 0x64
	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 1006504:	e1a01004 	mov	r1, r4
 1006508:	eb0012b0 	bl	100afd0 <xil_printf>
	xil_printf("Control REG: %08x\r\n",
 100650c:	e3050d44 	movw	r0, #23876	; 0x5d44
	return *(volatile u32 *) Addr;
 1006510:	e5941000 	ldr	r1, [r4]
 1006514:	e3400105 	movt	r0, #261	; 0x105
 1006518:	eb0012ac 	bl	100afd0 <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET));
	xil_printf("Status REG: %08x\r\n",
 100651c:	e3050d58 	movw	r0, #23896	; 0x5d58
 1006520:	e5941004 	ldr	r1, [r4, #4]
 1006524:	e3400105 	movt	r0, #261	; 0x105
 1006528:	eb0012a8 	bl	100afd0 <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_SR_OFFSET));

	if (RingIndex) {
 100652c:	e3550000 	cmp	r5, #0
 1006530:	0a00000f 	beq	1006574 <XAxiDma_BdRingDumpRegs+0x88>
	xil_printf("Cur BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1006534:	e2855001 	add	r5, r5, #1
	xil_printf("Cur BD REG: %08x\r\n",
 1006538:	e3050d6c 	movw	r0, #23916	; 0x5d6c
 100653c:	e7941285 	ldr	r1, [r4, r5, lsl #5]
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1006540:	e1a05285 	lsl	r5, r5, #5
	xil_printf("Cur BD REG: %08x\r\n",
 1006544:	e3400105 	movt	r0, #261	; 0x105
 1006548:	eb0012a0 	bl	100afd0 <xil_printf>
		XAXIDMA_RX_CDESC0_OFFSET + ((RingIndex - 1) *
		XAXIDMA_RX_NDESC_OFFSET)));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 100654c:	e2455040 	sub	r5, r5, #64	; 0x40
 1006550:	e2844048 	add	r4, r4, #72	; 0x48
	xil_printf("Tail BD REG: %08x\r\n",
 1006554:	e3050d80 	movw	r0, #23936	; 0x5d80
 1006558:	e7951004 	ldr	r1, [r5, r4]
 100655c:	e3400105 	movt	r0, #261	; 0x105
 1006560:	eb00129a 	bl	100afd0 <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CDESC_OFFSET));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_TDESC_OFFSET));
	}

	xil_printf("\r\n");
 1006564:	e3050744 	movw	r0, #22340	; 0x5744
}
 1006568:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 100656c:	e3400105 	movt	r0, #261	; 0x105
 1006570:	ea001296 	b	100afd0 <xil_printf>
	xil_printf("Cur BD REG: %08x\r\n",
 1006574:	e3050d6c 	movw	r0, #23916	; 0x5d6c
 1006578:	e5941008 	ldr	r1, [r4, #8]
 100657c:	e3400105 	movt	r0, #261	; 0x105
 1006580:	eb001292 	bl	100afd0 <xil_printf>
	xil_printf("Tail BD REG: %08x\r\n",
 1006584:	e3050d80 	movw	r0, #23936	; 0x5d80
 1006588:	e5941010 	ldr	r1, [r4, #16]
 100658c:	e3400105 	movt	r0, #261	; 0x105
 1006590:	eb00128e 	bl	100afd0 <xil_printf>
	xil_printf("\r\n");
 1006594:	e3050744 	movw	r0, #22340	; 0x5744
}
 1006598:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 100659c:	e3400105 	movt	r0, #261	; 0x105
 10065a0:	ea00128a 	b	100afd0 <xil_printf>

010065a4 <StubErrCallBack>:
******************************************************************************/
static void StubErrCallBack(void *CallBackRef, u32 ErrorMask)
{
	(void) ((void *)CallBackRef);
	(void) ErrorMask;
	Xil_AssertVoidAlways();
 10065a4:	e3050d94 	movw	r0, #23956	; 0x5d94
{
 10065a8:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 10065ac:	e3a010a7 	mov	r1, #167	; 0xa7
 10065b0:	e3400105 	movt	r0, #261	; 0x105
 10065b4:	eb000f71 	bl	100a380 <Xil_Assert>
 10065b8:	e3063780 	movw	r3, #26496	; 0x6780
 10065bc:	e3a02001 	mov	r2, #1
 10065c0:	e3403106 	movt	r3, #262	; 0x106
 10065c4:	e5832000 	str	r2, [r3]
}
 10065c8:	e8bd8010 	pop	{r4, pc}

010065cc <XClk_Wiz_CfgInitialize>:
{
 10065cc:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10065d0:	e2504000 	subs	r4, r0, #0
 10065d4:	0a00001e 	beq	1006654 <XClk_Wiz_CfgInitialize+0x88>
 10065d8:	e3065780 	movw	r5, #26496	; 0x6780
	Xil_AssertNonvoid(CfgPtr != NULL);
 10065dc:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 10065e0:	e3405106 	movt	r5, #262	; 0x106
 10065e4:	e3a03000 	mov	r3, #0
 10065e8:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(CfgPtr != NULL);
 10065ec:	0a000021 	beq	1006678 <XClk_Wiz_CfgInitialize+0xac>
	Xil_AssertNonvoid((UINTPTR *)EffectiveAddr != NULL);
 10065f0:	e3520000 	cmp	r2, #0
 10065f4:	e1a06002 	mov	r6, r2
 10065f8:	0a00000d 	beq	1006634 <XClk_Wiz_CfgInitialize+0x68>
	InstancePtr->Config = *CfgPtr;
 10065fc:	e3a02058 	mov	r2, #88	; 0x58
 1006600:	eb001cce 	bl	100d940 <memcpy>
	InstancePtr->ClkOutOfRangeCallBack  = StubErrCallBack;
 1006604:	e30635a4 	movw	r3, #26020	; 0x65a4
	InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);
 1006608:	e3012111 	movw	r2, #4369	; 0x1111
	InstancePtr->ClkOutOfRangeCallBack  = StubErrCallBack;
 100660c:	e3403100 	movt	r3, #256	; 0x100
	InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);
 1006610:	e3412111 	movt	r2, #4369	; 0x1111
	InstancePtr->Config.BaseAddr = EffectiveAddr;
 1006614:	e5846004 	str	r6, [r4, #4]
	InstancePtr->ClkOutOfRangeCallBack  = StubErrCallBack;
 1006618:	e5843060 	str	r3, [r4, #96]	; 0x60
	InstancePtr->ClkGlitchCallBack      = StubErrCallBack;
 100661c:	e5843068 	str	r3, [r4, #104]	; 0x68
	InstancePtr->ClkStopCallBack        = StubErrCallBack;
 1006620:	e5843070 	str	r3, [r4, #112]	; 0x70
	InstancePtr->ErrorCallBack = StubErrCallBack;
 1006624:	e5843078 	str	r3, [r4, #120]	; 0x78
	InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);
 1006628:	e5842080 	str	r2, [r4, #128]	; 0x80
}
 100662c:	e3a00000 	mov	r0, #0
 1006630:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid((UINTPTR *)EffectiveAddr != NULL);
 1006634:	e3050d94 	movw	r0, #23956	; 0x5d94
 1006638:	e3a01065 	mov	r1, #101	; 0x65
 100663c:	e3400105 	movt	r0, #261	; 0x105
 1006640:	eb000f4e 	bl	100a380 <Xil_Assert>
 1006644:	e3a03001 	mov	r3, #1
}
 1006648:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid((UINTPTR *)EffectiveAddr != NULL);
 100664c:	e5853000 	str	r3, [r5]
}
 1006650:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006654:	e3050d94 	movw	r0, #23956	; 0x5d94
 1006658:	e3a01063 	mov	r1, #99	; 0x63
 100665c:	e3400105 	movt	r0, #261	; 0x105
 1006660:	eb000f46 	bl	100a380 <Xil_Assert>
 1006664:	e3063780 	movw	r3, #26496	; 0x6780
 1006668:	e3a02001 	mov	r2, #1
 100666c:	e3403106 	movt	r3, #262	; 0x106
 1006670:	e5832000 	str	r2, [r3]
 1006674:	eaffffec 	b	100662c <XClk_Wiz_CfgInitialize+0x60>
	Xil_AssertNonvoid(CfgPtr != NULL);
 1006678:	e3050d94 	movw	r0, #23956	; 0x5d94
 100667c:	e3a01064 	mov	r1, #100	; 0x64
 1006680:	e3400105 	movt	r0, #261	; 0x105
 1006684:	eb000f3d 	bl	100a380 <Xil_Assert>
 1006688:	e3a03001 	mov	r3, #1
 100668c:	e5853000 	str	r3, [r5]
 1006690:	eaffffe5 	b	100662c <XClk_Wiz_CfgInitialize+0x60>

01006694 <XClk_Wiz_GetInterruptSettings>:
	Xil_AssertVoid(InstancePtr != NULL);
 1006694:	e3500000 	cmp	r0, #0
 1006698:	0a00000b 	beq	10066cc <XClk_Wiz_GetInterruptSettings+0x38>
	InstancePtr->ClkWizIntrStatus = XCLK_WIZ_GET_BITFIELD_VALUE
 100669c:	e5902004 	ldr	r2, [r0, #4]
	Xil_AssertVoid(InstancePtr != NULL);
 10066a0:	e3063780 	movw	r3, #26496	; 0x6780
 10066a4:	e3403106 	movt	r3, #262	; 0x106
 10066a8:	e3a01000 	mov	r1, #0
 10066ac:	e5831000 	str	r1, [r3]
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 10066b0:	e592300c 	ldr	r3, [r2, #12]
*
****************************************************************************/
static inline u32 XCLK_WIZ_GET_BITFIELD_VALUE(UINTPTR BaseAddress,
		u32 RegisterOffset, u32 BitMask, u32 BitShift) {
	return ((XClk_Wiz_ReadReg((BaseAddress), (RegisterOffset)) \
		  & (BitMask)) >> (BitShift));
 10066b4:	e6ff3073 	uxth	r3, r3
	InstancePtr->ClkWizIntrStatus = XCLK_WIZ_GET_BITFIELD_VALUE
 10066b8:	e5803058 	str	r3, [r0, #88]	; 0x58
 10066bc:	e5923010 	ldr	r3, [r2, #16]
 10066c0:	e6ff3073 	uxth	r3, r3
	InstancePtr->ClkIntrEnable = XCLK_WIZ_GET_BITFIELD_VALUE
 10066c4:	e580305c 	str	r3, [r0, #92]	; 0x5c
 10066c8:	e12fff1e 	bx	lr
	Xil_AssertVoid(InstancePtr != NULL);
 10066cc:	e3050d94 	movw	r0, #23956	; 0x5d94
{
 10066d0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10066d4:	e3a01086 	mov	r1, #134	; 0x86
 10066d8:	e3400105 	movt	r0, #261	; 0x105
 10066dc:	eb000f27 	bl	100a380 <Xil_Assert>
 10066e0:	e3063780 	movw	r3, #26496	; 0x6780
 10066e4:	e3a02001 	mov	r2, #1
 10066e8:	e3403106 	movt	r3, #262	; 0x106
 10066ec:	e5832000 	str	r2, [r3]
}
 10066f0:	e8bd8010 	pop	{r4, pc}

010066f4 <XClk_Wiz_LookupConfig>:
	extern XClk_Wiz_Config XClk_Wiz_ConfigTable[];
	XClk_Wiz_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0; Index < XPAR_XCLK_WIZ_NUM_INSTANCES; Index++) {
		if (XClk_Wiz_ConfigTable[Index].DeviceId == DeviceId) {
 10066f4:	e30631c0 	movw	r3, #25024	; 0x61c0
 10066f8:	e3403105 	movt	r3, #261	; 0x105
 10066fc:	e5932000 	ldr	r2, [r3]
			break;
		}
	}

	return CfgPtr;
}
 1006700:	e1520000 	cmp	r2, r0
 1006704:	01a00003 	moveq	r0, r3
 1006708:	13a00000 	movne	r0, #0
 100670c:	e12fff1e 	bx	lr

01006710 <XDmaPs_Exec_DMAKILL>:
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1006710:	e5903d00 	ldr	r3, [r0, #3328]	; 0xd00
				unsigned int Thread)
{
	u32 DbgInst0;
	int WaitCount;

	DbgInst0 = XDmaPs_DBGINST0(0, 0x01, Channel, Thread);
 1006714:	e1a01401 	lsl	r1, r1, #8
 1006718:	e2011c07 	and	r1, r1, #1792	; 0x700

	/* wait while debug status is busy */
	WaitCount = 0;
	while ((XDmaPs_ReadReg(BaseAddr, XDMAPS_DBGSTATUS_OFFSET)
 100671c:	e3130001 	tst	r3, #1
	DbgInst0 = XDmaPs_DBGINST0(0, 0x01, Channel, Thread);
 1006720:	e1812002 	orr	r2, r1, r2
 1006724:	e3822801 	orr	r2, r2, #65536	; 0x10000
	while ((XDmaPs_ReadReg(BaseAddr, XDMAPS_DBGSTATUS_OFFSET)
 1006728:	0a00000a 	beq	1006758 <XDmaPs_Exec_DMAKILL+0x48>
 100672c:	e280cc0d 	add	ip, r0, #3328	; 0xd00
	WaitCount = 0;
 1006730:	e3a03000 	mov	r3, #0
 1006734:	ea000001 	b	1006740 <XDmaPs_Exec_DMAKILL+0x30>
	       & XDMAPS_DBGSTATUS_BUSY)
	       && (WaitCount < XDMAPS_MAX_WAIT))
 1006738:	e3530efa 	cmp	r3, #4000	; 0xfa0
 100673c:	0a00000b 	beq	1006770 <XDmaPs_Exec_DMAKILL+0x60>
 1006740:	e59c1000 	ldr	r1, [ip]
		WaitCount++;
 1006744:	e2833001 	add	r3, r3, #1
	while ((XDmaPs_ReadReg(BaseAddr, XDMAPS_DBGSTATUS_OFFSET)
 1006748:	e3110001 	tst	r1, #1
 100674c:	1afffff9 	bne	1006738 <XDmaPs_Exec_DMAKILL+0x28>

	if (WaitCount >= XDMAPS_MAX_WAIT) {
 1006750:	e3530efa 	cmp	r3, #4000	; 0xfa0
 1006754:	0a000005 	beq	1006770 <XDmaPs_Exec_DMAKILL+0x60>
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1006758:	e3a03000 	mov	r3, #0
 100675c:	e5802d08 	str	r2, [r0, #3336]	; 0xd08
 1006760:	e5803d0c 	str	r3, [r0, #3340]	; 0xd0c
 1006764:	e5803d04 	str	r3, [r0, #3332]	; 0xd04

	/* run the command in DbgInst0 and DbgInst1 */
	XDmaPs_WriteReg(BaseAddr, XDMAPS_DBGCMD_OFFSET, 0);

	return 0;
}
 1006768:	e1a00003 	mov	r0, r3
 100676c:	e12fff1e 	bx	lr
 1006770:	e1a01000 	mov	r1, r0
		xil_printf("PL330 device at %x debug status busy time out\n",
 1006774:	e3050da0 	movw	r0, #23968	; 0x5da0
{
 1006778:	e92d4010 	push	{r4, lr}
		xil_printf("PL330 device at %x debug status busy time out\n",
 100677c:	e3400105 	movt	r0, #261	; 0x105
 1006780:	eb001212 	bl	100afd0 <xil_printf>
		return -1;
 1006784:	e3e02000 	mvn	r2, #0
}
 1006788:	e1a00002 	mov	r0, r2
 100678c:	e8bd8010 	pop	{r4, pc}

01006790 <XDmaPs_BufPool_Free>:
*
*****************************************************************************/
static void XDmaPs_BufPool_Free(XDmaPs_ProgBuf *Pool, void *Buf)
{
	int Index;
	Xil_AssertVoid(Pool != NULL);
 1006790:	e3500000 	cmp	r0, #0
 1006794:	0a000011 	beq	10067e0 <XDmaPs_BufPool_Free+0x50>
 1006798:	e3063780 	movw	r3, #26496	; 0x6780

	for (Index = 0; Index < XDMAPS_MAX_CHAN_BUFS; Index++) {
		if (Pool[Index].Buf == Buf) {
 100679c:	e1510000 	cmp	r1, r0
	Xil_AssertVoid(Pool != NULL);
 10067a0:	e3403106 	movt	r3, #262	; 0x106
 10067a4:	e3a02000 	mov	r2, #0
 10067a8:	e5832000 	str	r2, [r3]
		if (Pool[Index].Buf == Buf) {
 10067ac:	0a000007 	beq	10067d0 <XDmaPs_BufPool_Free+0x40>
 10067b0:	e2803088 	add	r3, r0, #136	; 0x88
 10067b4:	e1510003 	cmp	r1, r3
 10067b8:	112fff1e 	bxne	lr
			if (Pool[Index].Allocated) {
 10067bc:	e590310c 	ldr	r3, [r0, #268]	; 0x10c
 10067c0:	e3530000 	cmp	r3, #0
				Pool[Index].Allocated = 0;
 10067c4:	13a03000 	movne	r3, #0
 10067c8:	1580310c 	strne	r3, [r0, #268]	; 0x10c
 10067cc:	e12fff1e 	bx	lr
			if (Pool[Index].Allocated) {
 10067d0:	e5913084 	ldr	r3, [r1, #132]	; 0x84
 10067d4:	e1530002 	cmp	r3, r2
				Pool[Index].Allocated = 0;
 10067d8:	15812084 	strne	r2, [r1, #132]	; 0x84
 10067dc:	eafffff3 	b	10067b0 <XDmaPs_BufPool_Free+0x20>
	Xil_AssertVoid(Pool != NULL);
 10067e0:	e3050dd0 	movw	r0, #24016	; 0x5dd0
{
 10067e4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(Pool != NULL);
 10067e8:	e3001705 	movw	r1, #1797	; 0x705
 10067ec:	e3400105 	movt	r0, #261	; 0x105
 10067f0:	eb000ee2 	bl	100a380 <Xil_Assert>
 10067f4:	e3063780 	movw	r3, #26496	; 0x6780
 10067f8:	e3a02001 	mov	r2, #1
 10067fc:	e3403106 	movt	r3, #262	; 0x106
 1006800:	e5832000 	str	r2, [r3]
			}
		}
	}
}
 1006804:	e8bd8010 	pop	{r4, pc}

01006808 <XDmaPs_DoneISR_n>:
*
* @note		None.
*
*****************************************************************************/
static void XDmaPs_DoneISR_n(XDmaPs *InstPtr, unsigned Channel)
{
 1006808:	e92d4070 	push	{r4, r5, r6, lr}
	void *DmaProgBuf;
	XDmaPs_ChannelData *ChanData;
	XDmaPs_Cmd *DmaCmd;
	//u32 Value;

	ChanData = InstPtr->Chans + Channel;
 100680c:	e2803018 	add	r3, r0, #24
 1006810:	e3a04f4b 	mov	r4, #300	; 0x12c

	/*Value = XDmaPs_ReadReg(InstPtr->Config.BaseAddress,
			XDMAPS_INTSTATUS_OFFSET);*/

	/* clear the interrupt status */
	XDmaPs_WriteReg(InstPtr->Config.BaseAddress,
 1006814:	e5902004 	ldr	r2, [r0, #4]
	ChanData = InstPtr->Chans + Channel;
 1006818:	e0243194 	mla	r4, r4, r1, r3
	XDmaPs_WriteReg(InstPtr->Config.BaseAddress,
 100681c:	e3a03001 	mov	r3, #1
 1006820:	e5940004 	ldr	r0, [r4, #4]

	/*Value = XDmaPs_ReadReg(InstPtr->Config.BaseAddress,
			XDMAPS_INTSTATUS_OFFSET);*/


	DmaCmd = ChanData->DmaCmdToHw;
 1006824:	e5945120 	ldr	r5, [r4, #288]	; 0x120
	XDmaPs_WriteReg(InstPtr->Config.BaseAddress,
 1006828:	e1a03013 	lsl	r3, r3, r0
	if (DmaCmd) {
 100682c:	e3550000 	cmp	r5, #0
 1006830:	e582302c 	str	r3, [r2, #44]	; 0x2c
 1006834:	08bd8070 	popeq	{r4, r5, r6, pc}
		if (!ChanData->HoldDmaProg) {
 1006838:	e5943128 	ldr	r3, [r4, #296]	; 0x128
 100683c:	e1a06001 	mov	r6, r1
 1006840:	e3530000 	cmp	r3, #0
 1006844:	1a000006 	bne	1006864 <XDmaPs_DoneISR_n+0x5c>
			DmaProgBuf = (void *)DmaCmd->GeneratedDmaProg;
 1006848:	e5951040 	ldr	r1, [r5, #64]	; 0x40
			if (DmaProgBuf)
 100684c:	e3510000 	cmp	r1, #0
 1006850:	0a000001 	beq	100685c <XDmaPs_DoneISR_n+0x54>
				XDmaPs_BufPool_Free(ChanData->ProgBufPool,
 1006854:	e2840008 	add	r0, r4, #8
 1006858:	ebffffcc 	bl	1006790 <XDmaPs_BufPool_Free>
						     DmaProgBuf);
			DmaCmd->GeneratedDmaProg = NULL;
 100685c:	e3a03000 	mov	r3, #0
 1006860:	e5853040 	str	r3, [r5, #64]	; 0x40

		DmaCmd->DmaStatus = 0;
		ChanData->DmaCmdToHw = NULL;
		ChanData->DmaCmdFromHw = DmaCmd;

		if (ChanData->DoneHandler)
 1006864:	e594e118 	ldr	lr, [r4, #280]	; 0x118
		DmaCmd->DmaStatus = 0;
 1006868:	e3a03000 	mov	r3, #0
 100686c:	e5853048 	str	r3, [r5, #72]	; 0x48
		ChanData->DmaCmdToHw = NULL;
 1006870:	e5843120 	str	r3, [r4, #288]	; 0x120
		if (ChanData->DoneHandler)
 1006874:	e15e0003 	cmp	lr, r3
		ChanData->DmaCmdFromHw = DmaCmd;
 1006878:	e5845124 	str	r5, [r4, #292]	; 0x124
		if (ChanData->DoneHandler)
 100687c:	08bd8070 	popeq	{r4, r5, r6, pc}
			ChanData->DoneHandler(Channel, DmaCmd,
 1006880:	e594211c 	ldr	r2, [r4, #284]	; 0x11c
 1006884:	e1a01005 	mov	r1, r5
 1006888:	e1a00006 	mov	r0, r6
 100688c:	e1a0300e 	mov	r3, lr
					      ChanData->DoneRef);
	}

}
 1006890:	e8bd4070 	pop	{r4, r5, r6, lr}
			ChanData->DoneHandler(Channel, DmaCmd,
 1006894:	e12fff13 	bx	r3

01006898 <XDmaPs_CfgInitialize>:
{
 1006898:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstPtr != NULL);
 100689c:	e2504000 	subs	r4, r0, #0
 10068a0:	0a000023 	beq	1006934 <XDmaPs_CfgInitialize+0x9c>
 10068a4:	e3065780 	movw	r5, #26496	; 0x6780
	Xil_AssertNonvoid(Config != NULL);
 10068a8:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstPtr != NULL);
 10068ac:	e3405106 	movt	r5, #262	; 0x106
 10068b0:	e3a03000 	mov	r3, #0
 10068b4:	e1a06001 	mov	r6, r1
 10068b8:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(Config != NULL);
 10068bc:	0a000025 	beq	1006958 <XDmaPs_CfgInitialize+0xc0>
	InstPtr->Config.DeviceId = Config->DeviceId;
 10068c0:	e1d110b0 	ldrh	r1, [r1]
	InstPtr->Config.BaseAddress = EffectiveAddr;
 10068c4:	e5842004 	str	r2, [r4, #4]
	return *(volatile u32 *) Addr;
 10068c8:	e5922e04 	ldr	r2, [r2, #3588]	; 0xe04
	InstPtr->Config.DeviceId = Config->DeviceId;
 10068cc:	e1c410b0 	strh	r1, [r4]
	CacheLength = CfgReg & XDMAPS_CR1_I_CACHE_LEN_MASK;
 10068d0:	e2022007 	and	r2, r2, #7
	if (CacheLength < 2 || CacheLength > 5)
 10068d4:	e2421002 	sub	r1, r2, #2
 10068d8:	e3510003 	cmp	r1, #3
 10068dc:	9a000011 	bls	1006928 <XDmaPs_CfgInitialize+0x90>
	InstPtr->CacheLength = CacheLength;
 10068e0:	e584300c 	str	r3, [r4, #12]
	memset(InstPtr->Chans, 0,
 10068e4:	e3a02e96 	mov	r2, #2400	; 0x960
 10068e8:	e3a01000 	mov	r1, #0
 10068ec:	e2840018 	add	r0, r4, #24
 10068f0:	fa001d8a 	blx	100df20 <memset>
		ChanData->DevId = Config->DeviceId;
 10068f4:	e1d610b0 	ldrh	r1, [r6]
 10068f8:	e1a02004 	mov	r2, r4
	for (Channel = 0; Channel < XDMAPS_CHANNELS_PER_DEV; Channel++) {
 10068fc:	e3a03000 	mov	r3, #0
		ChanData->ChanId = Channel;
 1006900:	e582301c 	str	r3, [r2, #28]
	for (Channel = 0; Channel < XDMAPS_CHANNELS_PER_DEV; Channel++) {
 1006904:	e2833001 	add	r3, r3, #1
 1006908:	e3530008 	cmp	r3, #8
		ChanData->DevId = Config->DeviceId;
 100690c:	e5821018 	str	r1, [r2, #24]
 1006910:	e2822f4b 	add	r2, r2, #300	; 0x12c
	for (Channel = 0; Channel < XDMAPS_CHANNELS_PER_DEV; Channel++) {
 1006914:	1afffff9 	bne	1006900 <XDmaPs_CfgInitialize+0x68>
	InstPtr->IsReady = 1;
 1006918:	e3a03001 	mov	r3, #1
 100691c:	e5843008 	str	r3, [r4, #8]
}
 1006920:	e3a00000 	mov	r0, #0
 1006924:	e8bd8070 	pop	{r4, r5, r6, pc}
		CacheLength = 1 << CacheLength;
 1006928:	e3a03001 	mov	r3, #1
 100692c:	e1a03213 	lsl	r3, r3, r2
 1006930:	eaffffea 	b	10068e0 <XDmaPs_CfgInitialize+0x48>
	Xil_AssertNonvoid(InstPtr != NULL);
 1006934:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 1006938:	e3a0109e 	mov	r1, #158	; 0x9e
 100693c:	e3400105 	movt	r0, #261	; 0x105
 1006940:	eb000e8e 	bl	100a380 <Xil_Assert>
 1006944:	e3063780 	movw	r3, #26496	; 0x6780
 1006948:	e3a02001 	mov	r2, #1
 100694c:	e3403106 	movt	r3, #262	; 0x106
 1006950:	e5832000 	str	r2, [r3]
 1006954:	eafffff1 	b	1006920 <XDmaPs_CfgInitialize+0x88>
	Xil_AssertNonvoid(Config != NULL);
 1006958:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 100695c:	e3a0109f 	mov	r1, #159	; 0x9f
 1006960:	e3400105 	movt	r0, #261	; 0x105
 1006964:	eb000e85 	bl	100a380 <Xil_Assert>
 1006968:	e3a03001 	mov	r3, #1
 100696c:	e5853000 	str	r3, [r5]
 1006970:	eaffffea 	b	1006920 <XDmaPs_CfgInitialize+0x88>

01006974 <XDmaPs_ResetManager>:
	Status = XDmaPs_Exec_DMAKILL(InstPtr->Config.BaseAddress,
 1006974:	e3a02000 	mov	r2, #0
 1006978:	e5900004 	ldr	r0, [r0, #4]
 100697c:	e1a01002 	mov	r1, r2
 1006980:	eaffff62 	b	1006710 <XDmaPs_Exec_DMAKILL>

01006984 <XDmaPs_ResetChannel>:
	Status = XDmaPs_Exec_DMAKILL(InstPtr->Config.BaseAddress,
 1006984:	e5900004 	ldr	r0, [r0, #4]
 1006988:	e3a02001 	mov	r2, #1
 100698c:	eaffff5f 	b	1006710 <XDmaPs_Exec_DMAKILL>

01006990 <XDmaPs_FaultISR>:
{
 1006990:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1006994:	e1a09000 	mov	r9, r0
	u32 BaseAddr = InstPtr->Config.BaseAddress;
 1006998:	e5908004 	ldr	r8, [r0, #4]
{
 100699c:	e24dd014 	sub	sp, sp, #20
 10069a0:	e5983030 	ldr	r3, [r8, #48]	; 0x30
 10069a4:	e5986034 	ldr	r6, [r8, #52]	; 0x34
	if (Fsm) {
 10069a8:	e3130001 	tst	r3, #1
	Fsc = XDmaPs_ReadReg(BaseAddr, XDMAPS_FSC_OFFSET) & 0xFF;
 10069ac:	e6ef6076 	uxtb	r6, r6
	if (Fsm) {
 10069b0:	1a000036 	bne	1006a90 <XDmaPs_FaultISR+0x100>
 10069b4:	e2883040 	add	r3, r8, #64	; 0x40
 10069b8:	e58d3004 	str	r3, [sp, #4]
 10069bc:	e2883f41 	add	r3, r8, #260	; 0x104
 10069c0:	e1a05009 	mov	r5, r9
{
 10069c4:	e3a04000 	mov	r4, #0
		if (Fsc & (0x01 << Chan)) {
 10069c8:	e3a07001 	mov	r7, #1
 10069cc:	e58d3008 	str	r3, [sp, #8]
 10069d0:	ea000003 	b	10069e4 <XDmaPs_FaultISR+0x54>
	     Chan++) {
 10069d4:	e2844001 	add	r4, r4, #1
 10069d8:	e2855f4b 	add	r5, r5, #300	; 0x12c
	for (Chan = 0;
 10069dc:	e3540008 	cmp	r4, #8
 10069e0:	0a000028 	beq	1006a88 <XDmaPs_FaultISR+0xf8>
		if (Fsc & (0x01 << Chan)) {
 10069e4:	e0163417 	ands	r3, r6, r7, lsl r4
 10069e8:	0afffff9 	beq	10069d4 <XDmaPs_FaultISR+0x44>
 10069ec:	e59d3004 	ldr	r3, [sp, #4]
			XDmaPs_Exec_DMAKILL(BaseAddr, Chan, 1);
 10069f0:	e3a02001 	mov	r2, #1
 10069f4:	e1a01004 	mov	r1, r4
 10069f8:	e1a00008 	mov	r0, r8
 10069fc:	e793b104 	ldr	fp, [r3, r4, lsl #2]
 1006a00:	e59d3008 	ldr	r3, [sp, #8]
 1006a04:	e793a184 	ldr	sl, [r3, r4, lsl #3]
 1006a08:	ebffff40 	bl	1006710 <XDmaPs_Exec_DMAKILL>
			DmaCmd = ChanData->DmaCmdToHw;
 1006a0c:	e5952138 	ldr	r2, [r5, #312]	; 0x138
			DmaCmd->DmaStatus = -1;
 1006a10:	e3e00000 	mvn	r0, #0
			ChanData->DmaCmdToHw = NULL;
 1006a14:	e3a01000 	mov	r1, #0
			DmaCmd->DmaStatus = -1;
 1006a18:	e5820048 	str	r0, [r2, #72]	; 0x48
			if (!ChanData->HoldDmaProg) {
 1006a1c:	e5950140 	ldr	r0, [r5, #320]	; 0x140
			DmaCmd->ChanFaultType = FaultType;
 1006a20:	e582b04c 	str	fp, [r2, #76]	; 0x4c
			DmaCmd->ChanFaultPCAddr = Pc;
 1006a24:	e582a050 	str	sl, [r2, #80]	; 0x50
			if (!ChanData->HoldDmaProg) {
 1006a28:	e1500001 	cmp	r0, r1
			ChanData->DmaCmdFromHw = DmaCmd;
 1006a2c:	e585213c 	str	r2, [r5, #316]	; 0x13c
			ChanData->DmaCmdToHw = NULL;
 1006a30:	e5851138 	str	r1, [r5, #312]	; 0x138
			if (!ChanData->HoldDmaProg) {
 1006a34:	1a000008 	bne	1006a5c <XDmaPs_FaultISR+0xcc>
				DmaProgBuf = (void *)DmaCmd->GeneratedDmaProg;
 1006a38:	e5921040 	ldr	r1, [r2, #64]	; 0x40
					XDmaPs_BufPool_Free(ChanData->ProgBufPool,
 1006a3c:	e2850020 	add	r0, r5, #32
				if (DmaProgBuf)
 1006a40:	e3510000 	cmp	r1, #0
 1006a44:	0a000002 	beq	1006a54 <XDmaPs_FaultISR+0xc4>
 1006a48:	e58d200c 	str	r2, [sp, #12]
					XDmaPs_BufPool_Free(ChanData->ProgBufPool,
 1006a4c:	ebffff4f 	bl	1006790 <XDmaPs_BufPool_Free>
 1006a50:	e59d200c 	ldr	r2, [sp, #12]
				DmaCmd->GeneratedDmaProg = NULL;
 1006a54:	e3a03000 	mov	r3, #0
 1006a58:	e5823040 	str	r3, [r2, #64]	; 0x40
			if (InstPtr->FaultHandler)
 1006a5c:	e5993010 	ldr	r3, [r9, #16]
				InstPtr->FaultHandler(Chan,
 1006a60:	e1a00004 	mov	r0, r4
 1006a64:	e1a01002 	mov	r1, r2
			if (InstPtr->FaultHandler)
 1006a68:	e3530000 	cmp	r3, #0
 1006a6c:	0affffd8 	beq	10069d4 <XDmaPs_FaultISR+0x44>
				InstPtr->FaultHandler(Chan,
 1006a70:	e5992014 	ldr	r2, [r9, #20]
	     Chan++) {
 1006a74:	e2844001 	add	r4, r4, #1
				InstPtr->FaultHandler(Chan,
 1006a78:	e12fff33 	blx	r3
	for (Chan = 0;
 1006a7c:	e3540008 	cmp	r4, #8
 1006a80:	e2855f4b 	add	r5, r5, #300	; 0x12c
 1006a84:	1affffd6 	bne	10069e4 <XDmaPs_FaultISR+0x54>
}
 1006a88:	e28dd014 	add	sp, sp, #20
 1006a8c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xil_printf("PL330 device %d fault with type: %x at Pc %x\n",
 1006a90:	e3050ddc 	movw	r0, #24028	; 0x5ddc
 1006a94:	e5982038 	ldr	r2, [r8, #56]	; 0x38
 1006a98:	e1d910b0 	ldrh	r1, [r9]
 1006a9c:	e3400105 	movt	r0, #261	; 0x105
 1006aa0:	e5983004 	ldr	r3, [r8, #4]
 1006aa4:	eb001149 	bl	100afd0 <xil_printf>
		XDmaPs_Exec_DMAKILL(BaseAddr, 0, 0);
 1006aa8:	e3a02000 	mov	r2, #0
 1006aac:	e1a00008 	mov	r0, r8
 1006ab0:	e1a01002 	mov	r1, r2
 1006ab4:	ebffff15 	bl	1006710 <XDmaPs_Exec_DMAKILL>
 1006ab8:	eaffffbd 	b	10069b4 <XDmaPs_FaultISR+0x24>

01006abc <XDmaPs_SetDoneHandler>:
{
 1006abc:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstPtr != NULL);
 1006ac0:	e2504000 	subs	r4, r0, #0
 1006ac4:	0a00000d 	beq	1006b00 <XDmaPs_SetDoneHandler+0x44>
 1006ac8:	e306c780 	movw	ip, #26496	; 0x6780
	if (Channel >= XDMAPS_CHANNELS_PER_DEV)
 1006acc:	e3510007 	cmp	r1, #7
	Xil_AssertNonvoid(InstPtr != NULL);
 1006ad0:	e340c106 	movt	ip, #262	; 0x106
 1006ad4:	e3a00000 	mov	r0, #0
 1006ad8:	e58c0000 	str	r0, [ip]
	if (Channel >= XDMAPS_CHANNELS_PER_DEV)
 1006adc:	8a000005 	bhi	1006af8 <XDmaPs_SetDoneHandler+0x3c>
	ChanData = InstPtr->Chans + Channel;
 1006ae0:	e284e018 	add	lr, r4, #24
 1006ae4:	e3a0cf4b 	mov	ip, #300	; 0x12c
 1006ae8:	e021e19c 	mla	r1, ip, r1, lr
	ChanData->DoneHandler = DoneHandler;
 1006aec:	e5812118 	str	r2, [r1, #280]	; 0x118
	ChanData->DoneRef = CallbackRef;
 1006af0:	e581311c 	str	r3, [r1, #284]	; 0x11c
	return 0;
 1006af4:	e8bd8010 	pop	{r4, pc}
		return XST_FAILURE;
 1006af8:	e3a00001 	mov	r0, #1
}
 1006afc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstPtr != NULL);
 1006b00:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 1006b04:	e3001167 	movw	r1, #359	; 0x167
 1006b08:	e3400105 	movt	r0, #261	; 0x105
 1006b0c:	eb000e1b 	bl	100a380 <Xil_Assert>
 1006b10:	e3063780 	movw	r3, #26496	; 0x6780
 1006b14:	e3a02001 	mov	r2, #1
 1006b18:	e3403106 	movt	r3, #262	; 0x106
 1006b1c:	e1a00004 	mov	r0, r4
 1006b20:	e5832000 	str	r2, [r3]
 1006b24:	e8bd8010 	pop	{r4, pc}

01006b28 <XDmaPs_SetFaultHandler>:
	Xil_AssertNonvoid(InstPtr != NULL);
 1006b28:	e3500000 	cmp	r0, #0
 1006b2c:	0a000007 	beq	1006b50 <XDmaPs_SetFaultHandler+0x28>
 1006b30:	e3063780 	movw	r3, #26496	; 0x6780
 1006b34:	e3a0c000 	mov	ip, #0
 1006b38:	e3403106 	movt	r3, #262	; 0x106
	InstPtr->FaultHandler = FaultHandler;
 1006b3c:	e5801010 	str	r1, [r0, #16]
	InstPtr->FaultRef = CallbackRef;
 1006b40:	e5802014 	str	r2, [r0, #20]
}
 1006b44:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstPtr != NULL);
 1006b48:	e583c000 	str	ip, [r3]
}
 1006b4c:	e12fff1e 	bx	lr
	Xil_AssertNonvoid(InstPtr != NULL);
 1006b50:	e3050dd0 	movw	r0, #24016	; 0x5dd0
{
 1006b54:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstPtr != NULL);
 1006b58:	e3001187 	movw	r1, #391	; 0x187
 1006b5c:	e3400105 	movt	r0, #261	; 0x105
 1006b60:	eb000e06 	bl	100a380 <Xil_Assert>
 1006b64:	e3063780 	movw	r3, #26496	; 0x6780
 1006b68:	e3a02001 	mov	r2, #1
 1006b6c:	e3403106 	movt	r3, #262	; 0x106
}
 1006b70:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstPtr != NULL);
 1006b74:	e5832000 	str	r2, [r3]
}
 1006b78:	e8bd8010 	pop	{r4, pc}

01006b7c <XDmaPs_Instr_DMARMB>:
	*DmaProg = 0x12;
 1006b7c:	e3a03012 	mov	r3, #18
 1006b80:	e5c03000 	strb	r3, [r0]
}
 1006b84:	e3a00001 	mov	r0, #1
 1006b88:	e12fff1e 	bx	lr

01006b8c <XDmaPs_Instr_DMAWMB>:
	*DmaProg = 0x13;
 1006b8c:	e3a03013 	mov	r3, #19
 1006b90:	e5c03000 	strb	r3, [r0]
}
 1006b94:	e3a00001 	mov	r0, #1
 1006b98:	e12fff1e 	bx	lr

01006b9c <XDmaPs_ToCCRValue>:
		XDmaPs_ToEndianSwapSizeBits(ChanCtrl->EndianSwapSize);
 1006b9c:	e5903000 	ldr	r3, [r0]
{
 1006ba0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1006ba4:	e3530020 	cmp	r3, #32
		XDmaPs_ToEndianSwapSizeBits(ChanCtrl->EndianSwapSize);
 1006ba8:	03a05202 	moveq	r5, #536870912	; 0x20000000
 1006bac:	0a000006 	beq	1006bcc <XDmaPs_ToCCRValue+0x30>
 1006bb0:	9a000059 	bls	1006d1c <XDmaPs_ToCCRValue+0x180>
 1006bb4:	e3530040 	cmp	r3, #64	; 0x40
 1006bb8:	03a05203 	moveq	r5, #805306368	; 0x30000000
 1006bbc:	0a000002 	beq	1006bcc <XDmaPs_ToCCRValue+0x30>
 1006bc0:	e3530080 	cmp	r3, #128	; 0x80
 1006bc4:	03a05101 	moveq	r5, #1073741824	; 0x40000000
 1006bc8:	13a05000 	movne	r5, #0
		XDmaPs_ToBurstSizeBits(ChanCtrl->DstBurstSize);
 1006bcc:	e5903010 	ldr	r3, [r0, #16]
	switch (BurstSize) {
 1006bd0:	e3530010 	cmp	r3, #16
 1006bd4:	0a000056 	beq	1006d34 <XDmaPs_ToCCRValue+0x198>
 1006bd8:	9a00003b 	bls	1006ccc <XDmaPs_ToCCRValue+0x130>
 1006bdc:	e3530040 	cmp	r3, #64	; 0x40
		XDmaPs_ToBurstSizeBits(ChanCtrl->DstBurstSize);
 1006be0:	03a04803 	moveq	r4, #196608	; 0x30000
 1006be4:	0a000005 	beq	1006c00 <XDmaPs_ToCCRValue+0x64>
 1006be8:	e3530080 	cmp	r3, #128	; 0x80
 1006bec:	03a0490e 	moveq	r4, #229376	; 0x38000
 1006bf0:	0a000002 	beq	1006c00 <XDmaPs_ToCCRValue+0x64>
 1006bf4:	e3530020 	cmp	r3, #32
 1006bf8:	03a0490a 	moveq	r4, #163840	; 0x28000
 1006bfc:	13a04000 	movne	r4, #0
	unsigned dst_cache_ctrl = (ChanCtrl->DstCacheCtrl & 0x03)
 1006c00:	e5902004 	ldr	r2, [r0, #4]
		XDmaPs_ToBurstSizeBits(ChanCtrl->SrcBurstSize);
 1006c04:	e5901024 	ldr	r1, [r0, #36]	; 0x24
	unsigned dst_burst_len = (ChanCtrl->DstBurstLen - 1) & 0x0F;
 1006c08:	e590600c 	ldr	r6, [r0, #12]
	unsigned dst_cache_ctrl = (ChanCtrl->DstCacheCtrl & 0x03)
 1006c0c:	e202c003 	and	ip, r2, #3
	unsigned dst_prot_ctrl = ChanCtrl->DstProtCtrl & 0x07;
 1006c10:	e5908008 	ldr	r8, [r0, #8]
		| ((ChanCtrl->DstCacheCtrl & 0x08) >> 1);
 1006c14:	e1a020a2 	lsr	r2, r2, #1
 1006c18:	e3510010 	cmp	r1, #16
	unsigned dst_burst_len = (ChanCtrl->DstBurstLen - 1) & 0x0F;
 1006c1c:	e2466001 	sub	r6, r6, #1
	unsigned dst_inc_bit = ChanCtrl->DstInc & 1;
 1006c20:	e590e014 	ldr	lr, [r0, #20]
		| ((ChanCtrl->DstCacheCtrl & 0x08) >> 1);
 1006c24:	e2023004 	and	r3, r2, #4
	unsigned dst_cache_ctrl = (ChanCtrl->DstCacheCtrl & 0x03)
 1006c28:	e183c00c 	orr	ip, r3, ip
	switch (BurstSize) {
 1006c2c:	0a000042 	beq	1006d3c <XDmaPs_ToCCRValue+0x1a0>
 1006c30:	8a00002f 	bhi	1006cf4 <XDmaPs_ToCCRValue+0x158>
 1006c34:	e3510004 	cmp	r1, #4
 1006c38:	0a000004 	beq	1006c50 <XDmaPs_ToCCRValue+0xb4>
 1006c3c:	e3510008 	cmp	r1, #8
		XDmaPs_ToBurstSizeBits(ChanCtrl->SrcBurstSize);
 1006c40:	03a01006 	moveq	r1, #6
 1006c44:	0a000001 	beq	1006c50 <XDmaPs_ToCCRValue+0xb4>
 1006c48:	e3510002 	cmp	r1, #2
 1006c4c:	13a01000 	movne	r1, #0
		| (src_prot_ctrl << 8)
 1006c50:	e590701c 	ldr	r7, [r0, #28]
		| (dst_inc_bit << 14)
 1006c54:	e1a0270e 	lsl	r2, lr, #14
	unsigned src_burst_len = (ChanCtrl->SrcBurstLen - 1) & 0x0F;
 1006c58:	e590e020 	ldr	lr, [r0, #32]
		| (dst_prot_ctrl << 22)
 1006c5c:	e1a03b08 	lsl	r3, r8, #22
	unsigned src_inc_bit = ChanCtrl->SrcInc & 1;
 1006c60:	e5908028 	ldr	r8, [r0, #40]	; 0x28
		| (dst_inc_bit << 14)
 1006c64:	e2022901 	and	r2, r2, #16384	; 0x4000
	unsigned src_cache_ctrl = (ChanCtrl->SrcCacheCtrl & 0x03)
 1006c68:	e5900018 	ldr	r0, [r0, #24]
		| (dst_prot_ctrl << 22)
 1006c6c:	e2033507 	and	r3, r3, #29360128	; 0x1c00000
		| (src_prot_ctrl << 8)
 1006c70:	e1a07407 	lsl	r7, r7, #8
	unsigned src_burst_len = (ChanCtrl->SrcBurstLen - 1) & 0x0F;
 1006c74:	e24ee001 	sub	lr, lr, #1
	u32 ccr_value = (es << 28)
 1006c78:	e1832002 	orr	r2, r3, r2
		| (src_burst_len << 4)
 1006c7c:	e1a0e20e 	lsl	lr, lr, #4
		| (dst_burst_len << 18)
 1006c80:	e1a03906 	lsl	r3, r6, #18
	unsigned src_inc_bit = ChanCtrl->SrcInc & 1;
 1006c84:	e2088001 	and	r8, r8, #1
	u32 ccr_value = (es << 28)
 1006c88:	e1822008 	orr	r2, r2, r8
		| (src_burst_len << 4)
 1006c8c:	e6efe07e 	uxtb	lr, lr
		| (src_prot_ctrl << 8)
 1006c90:	e2077c07 	and	r7, r7, #1792	; 0x700
	u32 ccr_value = (es << 28)
 1006c94:	e1822007 	orr	r2, r2, r7
		| (dst_burst_len << 18)
 1006c98:	e203370f 	and	r3, r3, #3932160	; 0x3c0000
	u32 ccr_value = (es << 28)
 1006c9c:	e1823003 	orr	r3, r2, r3
		| ((ChanCtrl->SrcCacheCtrl & 0x08) >> 1);
 1006ca0:	e1a020a0 	lsr	r2, r0, #1
	u32 ccr_value = (es << 28)
 1006ca4:	e183300e 	orr	r3, r3, lr
 1006ca8:	e1833c8c 	orr	r3, r3, ip, lsl #25
		| ((ChanCtrl->SrcCacheCtrl & 0x08) >> 1);
 1006cac:	e2022004 	and	r2, r2, #4
	unsigned src_cache_ctrl = (ChanCtrl->SrcCacheCtrl & 0x03)
 1006cb0:	e2000003 	and	r0, r0, #3
 1006cb4:	e1820000 	orr	r0, r2, r0
	u32 ccr_value = (es << 28)
 1006cb8:	e1833580 	orr	r3, r3, r0, lsl #11
 1006cbc:	e1833005 	orr	r3, r3, r5
 1006cc0:	e1833004 	orr	r3, r3, r4
}
 1006cc4:	e1830001 	orr	r0, r3, r1
 1006cc8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1006ccc:	e3530004 	cmp	r3, #4
		XDmaPs_ToBurstSizeBits(ChanCtrl->DstBurstSize);
 1006cd0:	03a04801 	moveq	r4, #65536	; 0x10000
 1006cd4:	0affffc9 	beq	1006c00 <XDmaPs_ToCCRValue+0x64>
 1006cd8:	e3530008 	cmp	r3, #8
 1006cdc:	03a04906 	moveq	r4, #98304	; 0x18000
 1006ce0:	0affffc6 	beq	1006c00 <XDmaPs_ToCCRValue+0x64>
 1006ce4:	e3530002 	cmp	r3, #2
 1006ce8:	03a04902 	moveq	r4, #32768	; 0x8000
 1006cec:	13a04000 	movne	r4, #0
 1006cf0:	eaffffc2 	b	1006c00 <XDmaPs_ToCCRValue+0x64>
 1006cf4:	e3510040 	cmp	r1, #64	; 0x40
		XDmaPs_ToBurstSizeBits(ChanCtrl->SrcBurstSize);
 1006cf8:	03a0100c 	moveq	r1, #12
 1006cfc:	0affffd3 	beq	1006c50 <XDmaPs_ToCCRValue+0xb4>
 1006d00:	e3510080 	cmp	r1, #128	; 0x80
 1006d04:	03a0100e 	moveq	r1, #14
 1006d08:	0affffd0 	beq	1006c50 <XDmaPs_ToCCRValue+0xb4>
 1006d0c:	e3510020 	cmp	r1, #32
 1006d10:	03a0100a 	moveq	r1, #10
 1006d14:	13a01000 	movne	r1, #0
 1006d18:	eaffffcc 	b	1006c50 <XDmaPs_ToCCRValue+0xb4>
		XDmaPs_ToEndianSwapSizeBits(ChanCtrl->EndianSwapSize);
 1006d1c:	e3530010 	cmp	r3, #16
		XDmaPs_ToBurstSizeBits(ChanCtrl->DstBurstSize);
 1006d20:	e5903010 	ldr	r3, [r0, #16]
		XDmaPs_ToEndianSwapSizeBits(ChanCtrl->EndianSwapSize);
 1006d24:	03a05201 	moveq	r5, #268435456	; 0x10000000
 1006d28:	13a05000 	movne	r5, #0
	switch (BurstSize) {
 1006d2c:	e3530010 	cmp	r3, #16
 1006d30:	1affffa8 	bne	1006bd8 <XDmaPs_ToCCRValue+0x3c>
		XDmaPs_ToBurstSizeBits(ChanCtrl->DstBurstSize);
 1006d34:	e3a04802 	mov	r4, #131072	; 0x20000
 1006d38:	eaffffb0 	b	1006c00 <XDmaPs_ToCCRValue+0x64>
		XDmaPs_ToBurstSizeBits(ChanCtrl->SrcBurstSize);
 1006d3c:	e3a01008 	mov	r1, #8
 1006d40:	eaffffc2 	b	1006c50 <XDmaPs_ToCCRValue+0xb4>

01006d44 <XDmaPs_ConstructSingleLoop>:
{
 1006d44:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
	if (CacheLength > 0) {
 1006d48:	e2516000 	subs	r6, r1, #0
{
 1006d4c:	e1a05002 	mov	r5, r2
	*(DmaProg + 1) = (u8)(LoopIterations - 1);
 1006d50:	e2433001 	sub	r3, r3, #1
	*DmaProg = (u8)(0x20 | ((Lc & 1) << 1));
 1006d54:	e3a02020 	mov	r2, #32
	DmaProgBuf += XDmaPs_Instr_DMALP(DmaProgBuf, 0, LoopCount);
 1006d58:	e2854002 	add	r4, r5, #2
	*(DmaProg + 1) = (u8)(LoopIterations - 1);
 1006d5c:	e5c53001 	strb	r3, [r5, #1]
	*DmaProg = (u8)(0x20 | ((Lc & 1) << 1));
 1006d60:	e5c52000 	strb	r2, [r5]
	if (CacheLength > 0) {
 1006d64:	da000013 	ble	1006db8 <XDmaPs_ConstructSingleLoop+0x74>
		CacheStartOffset = DmaProgBuf - DmaProgStart;
 1006d68:	e0447000 	sub	r7, r4, r0
		if (CacheStartOffset / CacheLength
 1006d6c:	e1a00007 	mov	r0, r7
 1006d70:	fa001399 	blx	100bbdc <__aeabi_idivmod>
 1006d74:	e1a09000 	mov	r9, r0
 1006d78:	e1a08001 	mov	r8, r1
		    != CacheEndOffset / CacheLength) {
 1006d7c:	e2870003 	add	r0, r7, #3
 1006d80:	e1a01006 	mov	r1, r6
 1006d84:	fa0012ef 	blx	100b948 <__divsi3>
		if (CacheStartOffset / CacheLength
 1006d88:	e1590000 	cmp	r9, r0
 1006d8c:	0a000009 	beq	1006db8 <XDmaPs_ConstructSingleLoop+0x74>
			while (NumNops--) {
 1006d90:	e0566008 	subs	r6, r6, r8
 1006d94:	0a000007 	beq	1006db8 <XDmaPs_ConstructSingleLoop+0x74>
 1006d98:	e2862002 	add	r2, r6, #2
	DmaProgBuf += XDmaPs_Instr_DMALP(DmaProgBuf, 0, LoopCount);
 1006d9c:	e1a03004 	mov	r3, r4
 1006da0:	e0852002 	add	r2, r5, r2
	*DmaProg = 0x18;
 1006da4:	e3a00018 	mov	r0, #24
 1006da8:	e4c30001 	strb	r0, [r3], #1
			while (NumNops--) {
 1006dac:	e1530002 	cmp	r3, r2
 1006db0:	1afffffc 	bne	1006da8 <XDmaPs_ConstructSingleLoop+0x64>
 1006db4:	e0844006 	add	r4, r4, r6
	*DmaProg = 0x04;
 1006db8:	e3a00004 	mov	r0, #4
	*DmaProg = 0x08;
 1006dbc:	e3a01008 	mov	r1, #8
	*DmaProg = 0x38 | ((Lc & 1) << 2);
 1006dc0:	e3a02038 	mov	r2, #56	; 0x38
	*(DmaProg + 1) = (u8)(DmaProg - BodyStart);
 1006dc4:	e3a03002 	mov	r3, #2
	*DmaProg = 0x04;
 1006dc8:	e5c40000 	strb	r0, [r4]
	DmaProgBuf += XDmaPs_Instr_DMALPEND(DmaProgBuf,
 1006dcc:	e0840000 	add	r0, r4, r0
	*DmaProg = 0x08;
 1006dd0:	e5c41001 	strb	r1, [r4, #1]
}
 1006dd4:	e0400005 	sub	r0, r0, r5
	*DmaProg = 0x38 | ((Lc & 1) << 2);
 1006dd8:	e5c42002 	strb	r2, [r4, #2]
	*(DmaProg + 1) = (u8)(DmaProg - BodyStart);
 1006ddc:	e5c43003 	strb	r3, [r4, #3]
}
 1006de0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01006de4 <XDmaPs_ConstructNestedLoop>:
{
 1006de4:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
	if (CacheLength > 0) {
 1006de8:	e2516000 	subs	r6, r1, #0
{
 1006dec:	e1a04002 	mov	r4, r2
	*(DmaProg + 1) = (u8)(LoopIterations - 1);
 1006df0:	e2433001 	sub	r3, r3, #1
	*DmaProg = (u8)(0x20 | ((Lc & 1) << 1));
 1006df4:	e3a02022 	mov	r2, #34	; 0x22
	DmaProgBuf += XDmaPs_Instr_DMALP(DmaProgBuf, 1, LoopCountOuter);
 1006df8:	e2845002 	add	r5, r4, #2
	*(DmaProg + 1) = (u8)(LoopIterations - 1);
 1006dfc:	e5c43001 	strb	r3, [r4, #1]
	*DmaProg = (u8)(0x20 | ((Lc & 1) << 1));
 1006e00:	e5c42000 	strb	r2, [r4]
	if (CacheLength > 0) {
 1006e04:	da000016 	ble	1006e64 <XDmaPs_ConstructNestedLoop+0x80>
		if (CacheLength < 8) {
 1006e08:	e3560007 	cmp	r6, #7
 1006e0c:	da00002c 	ble	1006ec4 <XDmaPs_ConstructNestedLoop+0xe0>
		CacheStartOffset = DmaProgBuf - DmaProgStart;
 1006e10:	e0457000 	sub	r7, r5, r0
		if (CacheStartOffset / CacheLength
 1006e14:	e1a00007 	mov	r0, r7
 1006e18:	fa00136f 	blx	100bbdc <__aeabi_idivmod>
 1006e1c:	e1a09000 	mov	r9, r0
 1006e20:	e1a08001 	mov	r8, r1
		    != CacheEndOffset / CacheLength) {
 1006e24:	e2870007 	add	r0, r7, #7
 1006e28:	e1a01006 	mov	r1, r6
 1006e2c:	fa0012c5 	blx	100b948 <__divsi3>
		if (CacheStartOffset / CacheLength
 1006e30:	e1590000 	cmp	r9, r0
 1006e34:	0a00000a 	beq	1006e64 <XDmaPs_ConstructNestedLoop+0x80>
			while (NumNops--) {
 1006e38:	e0561008 	subs	r1, r6, r8
 1006e3c:	0a000008 	beq	1006e64 <XDmaPs_ConstructNestedLoop+0x80>
 1006e40:	e2812002 	add	r2, r1, #2
	DmaProgBuf += XDmaPs_Instr_DMALP(DmaProgBuf, 1, LoopCountOuter);
 1006e44:	e1a03005 	mov	r3, r5
 1006e48:	e0842002 	add	r2, r4, r2
	*DmaProg = 0x18;
 1006e4c:	e3a00018 	mov	r0, #24
 1006e50:	e4c30001 	strb	r0, [r3], #1
			while (NumNops--) {
 1006e54:	e1530002 	cmp	r3, r2
 1006e58:	1afffffc 	bne	1006e50 <XDmaPs_ConstructNestedLoop+0x6c>
 1006e5c:	e0851001 	add	r1, r5, r1
 1006e60:	ea000000 	b	1006e68 <XDmaPs_ConstructNestedLoop+0x84>
	DmaProgBuf += XDmaPs_Instr_DMALP(DmaProgBuf, 1, LoopCountOuter);
 1006e64:	e1a01005 	mov	r1, r5
	*(DmaProg + 1) = (u8)(LoopIterations - 1);
 1006e68:	e59d3020 	ldr	r3, [sp, #32]
	*DmaProg = (u8)(0x20 | ((Lc & 1) << 1));
 1006e6c:	e3a02020 	mov	r2, #32
 1006e70:	e5c12000 	strb	r2, [r1]
	*DmaProg = 0x08;
 1006e74:	e3a02008 	mov	r2, #8
 1006e78:	e5c12003 	strb	r2, [r1, #3]
	*DmaProg = 0x04;
 1006e7c:	e3a0c004 	mov	ip, #4
	*(DmaProg + 1) = (u8)(LoopIterations - 1);
 1006e80:	e2433001 	sub	r3, r3, #1
	*DmaProg = 0x38 | ((Lc & 1) << 2);
 1006e84:	e3a00038 	mov	r0, #56	; 0x38
	*(DmaProg + 1) = (u8)(LoopIterations - 1);
 1006e88:	e5c13001 	strb	r3, [r1, #1]
	DmaProgBuf += XDmaPs_Instr_DMALP(DmaProgBuf, 0, LoopCountInner);
 1006e8c:	e2812002 	add	r2, r1, #2
	*DmaProg = 0x38 | ((Lc & 1) << 2);
 1006e90:	e1a03001 	mov	r3, r1
	*DmaProg = 0x04;
 1006e94:	e5c1c002 	strb	ip, [r1, #2]
	*DmaProg = 0x38 | ((Lc & 1) << 2);
 1006e98:	e5e30004 	strb	r0, [r3, #4]!
 1006e9c:	e3a0c03c 	mov	ip, #60	; 0x3c
	*(DmaProg + 1) = (u8)(DmaProg - BodyStart);
 1006ea0:	e0432002 	sub	r2, r3, r2
	*DmaProg = 0x38 | ((Lc & 1) << 2);
 1006ea4:	e1a03001 	mov	r3, r1
	DmaProgBuf += XDmaPs_Instr_DMALPEND(DmaProgBuf,
 1006ea8:	e2810008 	add	r0, r1, #8
	*(DmaProg + 1) = (u8)(DmaProg - BodyStart);
 1006eac:	e5c12005 	strb	r2, [r1, #5]
	*DmaProg = 0x38 | ((Lc & 1) << 2);
 1006eb0:	e5e3c006 	strb	ip, [r3, #6]!
	*(DmaProg + 1) = (u8)(DmaProg - BodyStart);
 1006eb4:	e0433005 	sub	r3, r3, r5
	return DmaProgBuf - DmaProgLoopStart;
 1006eb8:	e0400004 	sub	r0, r0, r4
	*(DmaProg + 1) = (u8)(DmaProg - BodyStart);
 1006ebc:	e5c13007 	strb	r3, [r1, #7]
}
 1006ec0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
				XDmaPs_ConstructSingleLoop(DmaProgStart,
 1006ec4:	e59d3020 	ldr	r3, [sp, #32]
 1006ec8:	e1a02005 	mov	r2, r5
 1006ecc:	ebffff9c 	bl	1006d44 <XDmaPs_ConstructSingleLoop>
	*DmaProg = 0x38 | ((Lc & 1) << 2);
 1006ed0:	e3a0203c 	mov	r2, #60	; 0x3c
			DmaProgBuf +=
 1006ed4:	e0853000 	add	r3, r5, r0
	*DmaProg = 0x38 | ((Lc & 1) << 2);
 1006ed8:	e7c52000 	strb	r2, [r5, r0]
			DmaProgBuf +=
 1006edc:	e2832002 	add	r2, r3, #2
	*(DmaProg + 1) = (u8)(DmaProg - BodyStart);
 1006ee0:	e5c30001 	strb	r0, [r3, #1]
			return DmaProgBuf - DmaProgLoopStart;
 1006ee4:	e0420004 	sub	r0, r2, r4
 1006ee8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01006eec <XDmaPs_GenDmaProg>:
{
 1006eec:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	Xil_AssertNonvoid(InstPtr != NULL);
 1006ef0:	e2507000 	subs	r7, r0, #0
{
 1006ef4:	e24dd054 	sub	sp, sp, #84	; 0x54
	Xil_AssertNonvoid(InstPtr != NULL);
 1006ef8:	0a00007b 	beq	10070ec <XDmaPs_GenDmaProg+0x200>
 1006efc:	e3068780 	movw	r8, #26496	; 0x6780
	Xil_AssertNonvoid(Cmd != NULL);
 1006f00:	e3520000 	cmp	r2, #0
	Xil_AssertNonvoid(InstPtr != NULL);
 1006f04:	e3408106 	movt	r8, #262	; 0x106
 1006f08:	e3a03000 	mov	r3, #0
 1006f0c:	e1a04002 	mov	r4, r2
 1006f10:	e5883000 	str	r3, [r8]
	Xil_AssertNonvoid(Cmd != NULL);
 1006f14:	0a00007e 	beq	1007114 <XDmaPs_GenDmaProg+0x228>
	if (Channel > XDMAPS_CHANNELS_PER_DEV)
 1006f18:	e3510008 	cmp	r1, #8
 1006f1c:	e1a06001 	mov	r6, r1
 1006f20:	8a000007 	bhi	1006f44 <XDmaPs_GenDmaProg+0x58>
	if (ChanCtrl->SrcBurstSize * ChanCtrl->SrcBurstLen
 1006f24:	e5921024 	ldr	r1, [r2, #36]	; 0x24
	    != ChanCtrl->DstBurstSize * ChanCtrl->DstBurstLen) {
 1006f28:	e5945010 	ldr	r5, [r4, #16]
	if (ChanCtrl->SrcBurstSize * ChanCtrl->SrcBurstLen
 1006f2c:	e5922020 	ldr	r2, [r2, #32]
	    != ChanCtrl->DstBurstSize * ChanCtrl->DstBurstLen) {
 1006f30:	e594300c 	ldr	r3, [r4, #12]
	if (ChanCtrl->SrcBurstSize * ChanCtrl->SrcBurstLen
 1006f34:	e0020192 	mul	r2, r2, r1
	    != ChanCtrl->DstBurstSize * ChanCtrl->DstBurstLen) {
 1006f38:	e0030593 	mul	r3, r3, r5
	if (ChanCtrl->SrcBurstSize * ChanCtrl->SrcBurstLen
 1006f3c:	e1520003 	cmp	r2, r3
 1006f40:	0a000002 	beq	1006f50 <XDmaPs_GenDmaProg+0x64>
		return XST_FAILURE;
 1006f44:	e3a00001 	mov	r0, #1
}
 1006f48:	e28dd054 	add	sp, sp, #84	; 0x54
 1006f4c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!ChanCtrl->SrcInc && Cmd->BD.SrcAddr % ChanCtrl->SrcBurstSize) {
 1006f50:	e5943028 	ldr	r3, [r4, #40]	; 0x28
 1006f54:	e3530000 	cmp	r3, #0
 1006f58:	e58d300c 	str	r3, [sp, #12]
 1006f5c:	1a000003 	bne	1006f70 <XDmaPs_GenDmaProg+0x84>
 1006f60:	e594002c 	ldr	r0, [r4, #44]	; 0x2c
 1006f64:	fa001270 	blx	100b92c <__aeabi_uidivmod>
 1006f68:	e3510000 	cmp	r1, #0
 1006f6c:	1afffff4 	bne	1006f44 <XDmaPs_GenDmaProg+0x58>
	if (!ChanCtrl->DstInc && Cmd->BD.DstAddr % ChanCtrl->DstBurstSize) {
 1006f70:	e5943014 	ldr	r3, [r4, #20]
 1006f74:	e3530000 	cmp	r3, #0
 1006f78:	e58d3010 	str	r3, [sp, #16]
 1006f7c:	1a000004 	bne	1006f94 <XDmaPs_GenDmaProg+0xa8>
 1006f80:	e1a01005 	mov	r1, r5
 1006f84:	e5940030 	ldr	r0, [r4, #48]	; 0x30
 1006f88:	fa001267 	blx	100b92c <__aeabi_uidivmod>
 1006f8c:	e3510000 	cmp	r1, #0
 1006f90:	1affffeb 	bne	1006f44 <XDmaPs_GenDmaProg+0x58>
	ChanData = InstPtr->Chans + Channel;
 1006f94:	e3a03f4b 	mov	r3, #300	; 0x12c
 1006f98:	e2875018 	add	r5, r7, #24
 1006f9c:	e0255693 	mla	r5, r3, r6, r5
	Xil_AssertNonvoid(Pool != NULL);
 1006fa0:	e2953008 	adds	r3, r5, #8
 1006fa4:	e58d3018 	str	r3, [sp, #24]
 1006fa8:	0a000143 	beq	10074bc <XDmaPs_GenDmaProg+0x5d0>
		if (!Pool[Index].Allocated) {
 1006fac:	e595308c 	ldr	r3, [r5, #140]	; 0x8c
 1006fb0:	e3530000 	cmp	r3, #0
 1006fb4:	0a00013e 	beq	10074b4 <XDmaPs_GenDmaProg+0x5c8>
 1006fb8:	e5953114 	ldr	r3, [r5, #276]	; 0x114
 1006fbc:	e3530000 	cmp	r3, #0
 1006fc0:	02855090 	addeq	r5, r5, #144	; 0x90
 1006fc4:	1affffde 	bne	1006f44 <XDmaPs_GenDmaProg+0x58>
				       InstPtr->CacheLength);
 1006fc8:	e597000c 	ldr	r0, [r7, #12]
	Mem2MemByteCC.EndianSwapSize = 0;
 1006fcc:	e30c9040 	movw	r9, #49216	; 0xc040
	u32 SrcAddr = Cmd->BD.SrcAddr;
 1006fd0:	e594802c 	ldr	r8, [r4, #44]	; 0x2c
	Mem2MemByteCC.EndianSwapSize = 0;
 1006fd4:	e3409105 	movt	r9, #261	; 0x105
	u32 DstAddr = Cmd->BD.DstAddr;
 1006fd8:	e5943030 	ldr	r3, [r4, #48]	; 0x30
			Pool[Index].Allocated = 1;
 1006fdc:	e3a02001 	mov	r2, #1
	Mem2MemByteCC.EndianSwapSize = 0;
 1006fe0:	e3a01000 	mov	r1, #0
				       InstPtr->CacheLength);
 1006fe4:	e58d0014 	str	r0, [sp, #20]
	*(Dst + 2) = *(Src + 2);
 1006fe8:	e7e7c858 	ubfx	ip, r8, #16, #8
	Mem2MemByteCC.SrcInc = 1;
 1006fec:	e5892028 	str	r2, [r9, #40]	; 0x28
	*(Dst + 1) = *(Src + 1);
 1006ff0:	e7e70453 	ubfx	r0, r3, #8, #8
	Mem2MemByteCC.DstProtCtrl = 0;
 1006ff4:	e5891008 	str	r1, [r9, #8]
	Mem2MemByteCC.SrcCacheCtrl = 0;
 1006ff8:	e5891018 	str	r1, [r9, #24]
	*(Dst + 3) = *(Src + 3);
 1006ffc:	e7e77c58 	ubfx	r7, r8, #24, #8
	Mem2MemByteCC.SrcProtCtrl = 0;
 1007000:	e589101c 	str	r1, [r9, #28]
	*(Dst + 1) = *(Src + 1);
 1007004:	e7e7e458 	ubfx	lr, r8, #8, #8
	Mem2MemByteCC.DstBurstLen = 1;
 1007008:	e589200c 	str	r2, [r9, #12]
	DmaProgBuf += XDmaPs_Instr_DMAMOV(DmaProgBuf,
 100700c:	e285b00c 	add	fp, r5, #12
	Mem2MemByteCC.DstBurstSize = 1;
 1007010:	e5892010 	str	r2, [r9, #16]
	Mem2MemByteCC.DstInc = 1;
 1007014:	e5892014 	str	r2, [r9, #20]
	Mem2MemByteCC.SrcBurstLen = 1;
 1007018:	e5892020 	str	r2, [r9, #32]
	Mem2MemByteCC.SrcBurstSize = 1;
 100701c:	e5892024 	str	r2, [r9, #36]	; 0x24
	unsigned long DmaLength = Cmd->BD.Length;
 1007020:	e594a034 	ldr	sl, [r4, #52]	; 0x34
	Mem2MemByteCC.DstCacheCtrl = 0;
 1007024:	e5891004 	str	r1, [r9, #4]
	Mem2MemByteCC.EndianSwapSize = 0;
 1007028:	e5891000 	str	r1, [r9]
			Pool[Index].Allocated = 1;
 100702c:	e5852084 	str	r2, [r5, #132]	; 0x84
	*(Dst + 2) = *(Src + 2);
 1007030:	e7e72853 	ubfx	r2, r3, #16, #8
	Cmd->GeneratedDmaProg = Buf;
 1007034:	e5845040 	str	r5, [r4, #64]	; 0x40
	*(DmaProg + 1) = Rd & 0x7;
 1007038:	e5c51001 	strb	r1, [r5, #1]
	*(Dst + 3) = *(Src + 3);
 100703c:	e7e71c53 	ubfx	r1, r3, #24, #8
	*(Dst + 2) = *(Src + 2);
 1007040:	e5c5c004 	strb	ip, [r5, #4]
	*DmaProg = 0xBC;
 1007044:	e3e0c043 	mvn	ip, #67	; 0x43
	*(Dst + 1) = *(Src + 1);
 1007048:	e5c50009 	strb	r0, [r5, #9]
	*(DmaProg + 1) = Rd & 0x7;
 100704c:	e3a00002 	mov	r0, #2
	*(Dst + 3) = *(Src + 3);
 1007050:	e5c57005 	strb	r7, [r5, #5]
	ChanCtrl = &Cmd->ChanCtrl;
 1007054:	e1a07004 	mov	r7, r4
	*Dst = *Src;
 1007058:	e5c58002 	strb	r8, [r5, #2]
 100705c:	e5c53008 	strb	r3, [r5, #8]
	*(Dst + 1) = *(Src + 1);
 1007060:	e5c5e003 	strb	lr, [r5, #3]
	*(Dst + 2) = *(Src + 2);
 1007064:	e5c5200a 	strb	r2, [r5, #10]
	*(Dst + 3) = *(Src + 3);
 1007068:	e5c5100b 	strb	r1, [r5, #11]
	*DmaProg = 0xBC;
 100706c:	e5c5c000 	strb	ip, [r5]
 1007070:	e5c5c006 	strb	ip, [r5, #6]
	*(DmaProg + 1) = Rd & 0x7;
 1007074:	e5c50007 	strb	r0, [r5, #7]
	if (ChanCtrl->SrcInc)
 1007078:	e5942028 	ldr	r2, [r4, #40]	; 0x28
 100707c:	e3520000 	cmp	r2, #0
 1007080:	0a00002b 	beq	1007134 <XDmaPs_GenDmaProg+0x248>
		SrcUnaligned = SrcAddr % ChanCtrl->SrcBurstSize;
 1007084:	e5941024 	ldr	r1, [r4, #36]	; 0x24
 1007088:	e1a00008 	mov	r0, r8
 100708c:	e58d301c 	str	r3, [sp, #28]
 1007090:	fa001225 	blx	100b92c <__aeabi_uidivmod>
 1007094:	e59d3010 	ldr	r3, [sp, #16]
	if (ChanCtrl->DstInc)
 1007098:	e5940014 	ldr	r0, [r4, #20]
 100709c:	e2932000 	adds	r2, r3, #0
 10070a0:	e59d301c 	ldr	r3, [sp, #28]
 10070a4:	13a02001 	movne	r2, #1
 10070a8:	e3510000 	cmp	r1, #0
 10070ac:	11a01002 	movne	r1, r2
 10070b0:	03a01000 	moveq	r1, #0
 10070b4:	e3500000 	cmp	r0, #0
 10070b8:	0a0000a4 	beq	1007350 <XDmaPs_GenDmaProg+0x464>
	if ((SrcUnaligned && DstInc) || (DstUnaligned && SrcInc)) {
 10070bc:	e3510000 	cmp	r1, #0
		DstUnaligned = DstAddr % ChanCtrl->DstBurstSize;
 10070c0:	e5941010 	ldr	r1, [r4, #16]
	if ((SrcUnaligned && DstInc) || (DstUnaligned && SrcInc)) {
 10070c4:	1a000026 	bne	1007164 <XDmaPs_GenDmaProg+0x278>
		DstUnaligned = DstAddr % ChanCtrl->DstBurstSize;
 10070c8:	e1a00003 	mov	r0, r3
 10070cc:	e58d301c 	str	r3, [sp, #28]
 10070d0:	fa001215 	blx	100b92c <__aeabi_uidivmod>
	if ((SrcUnaligned && DstInc) || (DstUnaligned && SrcInc)) {
 10070d4:	e59d300c 	ldr	r3, [sp, #12]
 10070d8:	e3510000 	cmp	r1, #0
 10070dc:	13530000 	cmpne	r3, #0
 10070e0:	e59d301c 	ldr	r3, [sp, #28]
 10070e4:	1a00001e 	bne	1007164 <XDmaPs_GenDmaProg+0x278>
 10070e8:	ea000022 	b	1007178 <XDmaPs_GenDmaProg+0x28c>
	Xil_AssertNonvoid(InstPtr != NULL);
 10070ec:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 10070f0:	e300153b 	movw	r1, #1339	; 0x53b
 10070f4:	e3400105 	movt	r0, #261	; 0x105
 10070f8:	eb000ca0 	bl	100a380 <Xil_Assert>
 10070fc:	e3063780 	movw	r3, #26496	; 0x6780
 1007100:	e3a02001 	mov	r2, #1
 1007104:	e3403106 	movt	r3, #262	; 0x106
 1007108:	e1a00007 	mov	r0, r7
 100710c:	e5832000 	str	r2, [r3]
 1007110:	eaffff8c 	b	1006f48 <XDmaPs_GenDmaProg+0x5c>
	Xil_AssertNonvoid(Cmd != NULL);
 1007114:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 1007118:	e300153c 	movw	r1, #1340	; 0x53c
 100711c:	e3400105 	movt	r0, #261	; 0x105
 1007120:	eb000c96 	bl	100a380 <Xil_Assert>
 1007124:	e3a03001 	mov	r3, #1
 1007128:	e1a00004 	mov	r0, r4
 100712c:	e5883000 	str	r3, [r8]
 1007130:	eaffff84 	b	1006f48 <XDmaPs_GenDmaProg+0x5c>
	if (ChanCtrl->DstInc)
 1007134:	e5942014 	ldr	r2, [r4, #20]
 1007138:	e3520000 	cmp	r2, #0
 100713c:	0a00000f 	beq	1007180 <XDmaPs_GenDmaProg+0x294>
		DstUnaligned = DstAddr % ChanCtrl->DstBurstSize;
 1007140:	e1a00003 	mov	r0, r3
 1007144:	e5941010 	ldr	r1, [r4, #16]
 1007148:	e58d301c 	str	r3, [sp, #28]
 100714c:	fa0011f6 	blx	100b92c <__aeabi_uidivmod>
	if ((SrcUnaligned && DstInc) || (DstUnaligned && SrcInc)) {
 1007150:	e59d300c 	ldr	r3, [sp, #12]
 1007154:	e3510000 	cmp	r1, #0
 1007158:	13530000 	cmpne	r3, #0
 100715c:	e59d301c 	ldr	r3, [sp, #28]
 1007160:	0a000006 	beq	1007180 <XDmaPs_GenDmaProg+0x294>
	if (ChanCtrl->SrcInc) {
 1007164:	e5992028 	ldr	r2, [r9, #40]	; 0x28
		ChanCtrl = &Mem2MemByteCC;
 1007168:	e30c7040 	movw	r7, #49216	; 0xc040
 100716c:	e3407105 	movt	r7, #261	; 0x105
	if (ChanCtrl->SrcInc) {
 1007170:	e3520000 	cmp	r2, #0
 1007174:	0a000001 	beq	1007180 <XDmaPs_GenDmaProg+0x294>
		MemBurstSize = ChanCtrl->SrcBurstSize;
 1007178:	e5979024 	ldr	r9, [r7, #36]	; 0x24
		MemAddr = SrcAddr;
 100717c:	ea000005 	b	1007198 <XDmaPs_GenDmaProg+0x2ac>
	} else if (ChanCtrl->DstInc) {
 1007180:	e5972014 	ldr	r2, [r7, #20]
 1007184:	e3520000 	cmp	r2, #0
	unsigned int MemBurstSize = 1;
 1007188:	03a09001 	moveq	r9, #1
	} else if (ChanCtrl->DstInc) {
 100718c:	0a000027 	beq	1007230 <XDmaPs_GenDmaProg+0x344>
		MemBurstSize = ChanCtrl->DstBurstSize;
 1007190:	e5979010 	ldr	r9, [r7, #16]
		MemAddr = DstAddr;
 1007194:	e1a08003 	mov	r8, r3
	Unaligned = MemAddr % MemBurstSize;
 1007198:	e1a00008 	mov	r0, r8
 100719c:	e1a01009 	mov	r1, r9
 10071a0:	fa0011e1 	blx	100b92c <__aeabi_uidivmod>
	if (Unaligned) {
 10071a4:	e3510000 	cmp	r1, #0
 10071a8:	0a000020 	beq	1007230 <XDmaPs_GenDmaProg+0x344>
			| ((DstInc & 1) << 14);
 10071ac:	e59d3010 	ldr	r3, [sp, #16]
	*DmaProg = 0xBC;
 10071b0:	e3e0c043 	mvn	ip, #67	; 0x43
 10071b4:	e5c5c00c 	strb	ip, [r5, #12]
		for (Index = 0; Index < UnalignedCount; Index++) {
 10071b8:	e0590001 	subs	r0, r9, r1
		DmaProgBuf += XDmaPs_Instr_DMAMOV(DmaProgBuf,
 10071bc:	e285b012 	add	fp, r5, #18
			| ((DstInc & 1) << 14);
 10071c0:	e1a02703 	lsl	r2, r3, #14
			| (SrcInc & 1)
 10071c4:	e59d300c 	ldr	r3, [sp, #12]
			| ((DstInc & 1) << 14);
 10071c8:	e2022901 	and	r2, r2, #16384	; 0x4000
			| (SrcInc & 1)
 10071cc:	e2033001 	and	r3, r3, #1
		CCRValue = XDMAPS_CCR_SINGLE_BYTE
 10071d0:	e1823003 	orr	r3, r2, r3
	*(Dst + 1) = *(Src + 1);
 10071d4:	e7e7c453 	ubfx	ip, r3, #8, #8
	*(Dst + 2) = *(Src + 2);
 10071d8:	e7e72853 	ubfx	r2, r3, #16, #8
	*Dst = *Src;
 10071dc:	e5c5300e 	strb	r3, [r5, #14]
	*(Dst + 3) = *(Src + 3);
 10071e0:	e7e73c53 	ubfx	r3, r3, #24, #8
	*(Dst + 1) = *(Src + 1);
 10071e4:	e5c5c00f 	strb	ip, [r5, #15]
	*(DmaProg + 1) = Rd & 0x7;
 10071e8:	e3a0c001 	mov	ip, #1
	*(Dst + 2) = *(Src + 2);
 10071ec:	e5c52010 	strb	r2, [r5, #16]
		DmaProgBuf += XDmaPs_Instr_DMAMOV(DmaProgBuf,
 10071f0:	e1a0200b 	mov	r2, fp
	*(Dst + 3) = *(Src + 3);
 10071f4:	e5c53011 	strb	r3, [r5, #17]
	*(DmaProg + 1) = Rd & 0x7;
 10071f8:	e5c5c00d 	strb	ip, [r5, #13]
		for (Index = 0; Index < UnalignedCount; Index++) {
 10071fc:	0a000009 	beq	1007228 <XDmaPs_GenDmaProg+0x33c>
 1007200:	e3a03000 	mov	r3, #0
 1007204:	e2858013 	add	r8, r5, #19
	*DmaProg = 0x04;
 1007208:	e3a0e004 	mov	lr, #4
	*DmaProg = 0x08;
 100720c:	e3a0c008 	mov	ip, #8
	*DmaProg = 0x04;
 1007210:	e7c2e083 	strb	lr, [r2, r3, lsl #1]
	*DmaProg = 0x08;
 1007214:	e7c8c083 	strb	ip, [r8, r3, lsl #1]
		for (Index = 0; Index < UnalignedCount; Index++) {
 1007218:	e2833001 	add	r3, r3, #1
 100721c:	e1500003 	cmp	r0, r3
 1007220:	1afffffa 	bne	1007210 <XDmaPs_GenDmaProg+0x324>
 1007224:	e082b080 	add	fp, r2, r0, lsl #1
		DmaLength -= UnalignedCount;
 1007228:	e0411009 	sub	r1, r1, r9
 100722c:	e08aa001 	add	sl, sl, r1
	CCRValue = XDmaPs_ToCCRValue(ChanCtrl);
 1007230:	e1a00007 	mov	r0, r7
	DmaProgBuf += XDmaPs_Instr_DMAMOV(DmaProgBuf,
 1007234:	e28b8006 	add	r8, fp, #6
	CCRValue = XDmaPs_ToCCRValue(ChanCtrl);
 1007238:	ebfffe57 	bl	1006b9c <XDmaPs_ToCCRValue>
 100723c:	e1a03000 	mov	r3, r0
	*DmaProg = 0xBC;
 1007240:	e1a0000a 	mov	r0, sl
	*(Dst + 1) = *(Src + 1);
 1007244:	e7e72453 	ubfx	r2, r3, #8, #8
	*Dst = *Src;
 1007248:	e5cb3002 	strb	r3, [fp, #2]
	*(Dst + 1) = *(Src + 1);
 100724c:	e5cb2003 	strb	r2, [fp, #3]
	*(Dst + 2) = *(Src + 2);
 1007250:	e7e72853 	ubfx	r2, r3, #16, #8
	*(Dst + 3) = *(Src + 3);
 1007254:	e7e73c53 	ubfx	r3, r3, #24, #8
	*(Dst + 2) = *(Src + 2);
 1007258:	e5cb2004 	strb	r2, [fp, #4]
	*(Dst + 3) = *(Src + 3);
 100725c:	e5cb3005 	strb	r3, [fp, #5]
	*DmaProg = 0xBC;
 1007260:	e3e02043 	mvn	r2, #67	; 0x43
	*(DmaProg + 1) = Rd & 0x7;
 1007264:	e3a03001 	mov	r3, #1
	*DmaProg = 0xBC;
 1007268:	e5cb2000 	strb	r2, [fp]
	*(DmaProg + 1) = Rd & 0x7;
 100726c:	e5cb3001 	strb	r3, [fp, #1]
	BurstBytes = ChanCtrl->SrcBurstSize * ChanCtrl->SrcBurstLen;
 1007270:	e5973024 	ldr	r3, [r7, #36]	; 0x24
 1007274:	e5971020 	ldr	r1, [r7, #32]
 1007278:	e0010391 	mul	r1, r1, r3
 100727c:	fa0011aa 	blx	100b92c <__aeabi_uidivmod>
	if (LoopCount > 256) {
 1007280:	e3500c01 	cmp	r0, #256	; 0x100
 1007284:	e1a0a001 	mov	sl, r1
	LoopCount = DmaLength / BurstBytes;
 1007288:	e1a03000 	mov	r3, r0
	if (LoopCount > 256) {
 100728c:	9a00000f 	bls	10072d0 <XDmaPs_GenDmaProg+0x3e4>
		if (LoopCount1 > 256) {
 1007290:	e3a020ff 	mov	r2, #255	; 0xff
 1007294:	e3402001 	movt	r2, #1
 1007298:	e1500002 	cmp	r0, r2
 100729c:	8a000068 	bhi	1007444 <XDmaPs_GenDmaProg+0x558>
		if (LoopCount1 > 1)
 10072a0:	e3500c02 	cmp	r0, #512	; 0x200
		LoopResidue = LoopCount % 256;
 10072a4:	e6efb070 	uxtb	fp, r0
		if (LoopCount1 > 1)
 10072a8:	3a000079 	bcc	1007494 <XDmaPs_GenDmaProg+0x5a8>
				XDmaPs_ConstructNestedLoop(DmaProgStart,
 10072ac:	e3a02c01 	mov	r2, #256	; 0x100
 10072b0:	e1a03420 	lsr	r3, r0, #8
 10072b4:	e58d2000 	str	r2, [sp]
 10072b8:	e1a00005 	mov	r0, r5
 10072bc:	e1a02008 	mov	r2, r8
 10072c0:	e59d1014 	ldr	r1, [sp, #20]
 10072c4:	ebfffec6 	bl	1006de4 <XDmaPs_ConstructNestedLoop>
		LoopCount = LoopResidue;
 10072c8:	e1a0300b 	mov	r3, fp
			DmaProgBuf +=
 10072cc:	e0888000 	add	r8, r8, r0
	if (LoopCount > 0) {
 10072d0:	e3530000 	cmp	r3, #0
 10072d4:	1a000068 	bne	100747c <XDmaPs_GenDmaProg+0x590>
	if (TailBytes) {
 10072d8:	e35a0000 	cmp	sl, #0
 10072dc:	0a000008 	beq	1007304 <XDmaPs_GenDmaProg+0x418>
		TailBytes = TailBytes % MemBurstSize;
 10072e0:	e1a01009 	mov	r1, r9
 10072e4:	e1a0000a 	mov	r0, sl
 10072e8:	fa00118f 	blx	100b92c <__aeabi_uidivmod>
		if (TailWords) {
 10072ec:	e15a0009 	cmp	sl, r9
 10072f0:	e58d001c 	str	r0, [sp, #28]
 10072f4:	e1a0b001 	mov	fp, r1
 10072f8:	2a000030 	bcs	10073c0 <XDmaPs_GenDmaProg+0x4d4>
		if (TailBytes) {
 10072fc:	e35b0000 	cmp	fp, #0
 1007300:	1a000015 	bne	100735c <XDmaPs_GenDmaProg+0x470>
	*(DmaProg + 1) = (u8)(EventNumber << 3);
 1007304:	e1a06186 	lsl	r6, r6, #3
	DmaProgBuf += XDmaPs_Instr_DMAEND(DmaProgBuf);
 1007308:	e2889004 	add	r9, r8, #4
	DmaProgBytes = DmaProgBuf - DmaProgStart;
 100730c:	e0499005 	sub	r9, r9, r5
	*DmaProg = 0x0;
 1007310:	e3a07000 	mov	r7, #0
	*DmaProg = 0x13;
 1007314:	e3a02013 	mov	r2, #19
	*DmaProg = 0x34;
 1007318:	e3a03034 	mov	r3, #52	; 0x34
	Xil_DCacheFlushRange((u32)DmaProgStart, DmaProgBytes);
 100731c:	e1a00005 	mov	r0, r5
	*(DmaProg + 1) = (u8)(EventNumber << 3);
 1007320:	e5c86002 	strb	r6, [r8, #2]
	Xil_DCacheFlushRange((u32)DmaProgStart, DmaProgBytes);
 1007324:	e1a01009 	mov	r1, r9
	*DmaProg = 0x13;
 1007328:	e5c82000 	strb	r2, [r8]
	*DmaProg = 0x34;
 100732c:	e5c83001 	strb	r3, [r8, #1]
	*DmaProg = 0x0;
 1007330:	e5c87003 	strb	r7, [r8, #3]
	Xil_DCacheFlushRange((u32)DmaProgStart, DmaProgBytes);
 1007334:	eb000c92 	bl	100a584 <Xil_DCacheFlushRange>
	if (ProgLen <= 0) {
 1007338:	e1590007 	cmp	r9, r7
	Cmd->GeneratedDmaProgLength = ProgLen;
 100733c:	e5849044 	str	r9, [r4, #68]	; 0x44
	return XST_SUCCESS;
 1007340:	c1a00007 	movgt	r0, r7
	if (ProgLen <= 0) {
 1007344:	da000044 	ble	100745c <XDmaPs_GenDmaProg+0x570>
}
 1007348:	e28dd054 	add	sp, sp, #84	; 0x54
 100734c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((SrcUnaligned && DstInc) || (DstUnaligned && SrcInc)) {
 1007350:	e3510000 	cmp	r1, #0
 1007354:	1affff82 	bne	1007164 <XDmaPs_GenDmaProg+0x278>
 1007358:	eaffff86 	b	1007178 <XDmaPs_GenDmaProg+0x28c>
				| ((DstInc & 1) << 14);
 100735c:	e59d3010 	ldr	r3, [sp, #16]
	*DmaProg = 0xBC;
 1007360:	e3e0c043 	mvn	ip, #67	; 0x43
			DmaProgBuf +=
 1007364:	e2887006 	add	r7, r8, #6
	*DmaProg = 0xBC;
 1007368:	e5c8c000 	strb	ip, [r8]
				XDmaPs_ConstructSingleLoop(DmaProgStart,
 100736c:	e59d1014 	ldr	r1, [sp, #20]
				| ((DstInc & 1) << 14);
 1007370:	e1a02703 	lsl	r2, r3, #14
				| (SrcInc & 1)
 1007374:	e59d300c 	ldr	r3, [sp, #12]
				| ((DstInc & 1) << 14);
 1007378:	e2022901 	and	r2, r2, #16384	; 0x4000
				| (SrcInc & 1)
 100737c:	e2030001 	and	r0, r3, #1
				XDmaPs_ConstructSingleLoop(DmaProgStart,
 1007380:	e1a0300b 	mov	r3, fp
			CCRValue = XDMAPS_CCR_SINGLE_BYTE
 1007384:	e1822000 	orr	r2, r2, r0
	*(Dst + 1) = *(Src + 1);
 1007388:	e7e70452 	ubfx	r0, r2, #8, #8
	*Dst = *Src;
 100738c:	e5c82002 	strb	r2, [r8, #2]
	*(Dst + 1) = *(Src + 1);
 1007390:	e5c80003 	strb	r0, [r8, #3]
	*(Dst + 2) = *(Src + 2);
 1007394:	e7e70852 	ubfx	r0, r2, #16, #8
 1007398:	e5c80004 	strb	r0, [r8, #4]
	*(Dst + 3) = *(Src + 3);
 100739c:	e7e72c52 	ubfx	r2, r2, #24, #8
	*(DmaProg + 1) = Rd & 0x7;
 10073a0:	e3a00001 	mov	r0, #1
	*(Dst + 3) = *(Src + 3);
 10073a4:	e5c82005 	strb	r2, [r8, #5]
	*(DmaProg + 1) = Rd & 0x7;
 10073a8:	e5c80001 	strb	r0, [r8, #1]
				XDmaPs_ConstructSingleLoop(DmaProgStart,
 10073ac:	e1a02007 	mov	r2, r7
 10073b0:	e1a00005 	mov	r0, r5
 10073b4:	ebfffe62 	bl	1006d44 <XDmaPs_ConstructSingleLoop>
			DmaProgBuf +=
 10073b8:	e0878000 	add	r8, r7, r0
 10073bc:	eaffffd0 	b	1007304 <XDmaPs_GenDmaProg+0x418>
			WordChanCtrl = *ChanCtrl;
 10073c0:	e1a0e007 	mov	lr, r7
 10073c4:	e28dc024 	add	ip, sp, #36	; 0x24
 10073c8:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
			WordChanCtrl.SrcBurstLen = 1;
 10073cc:	e3a0a001 	mov	sl, #1
			DmaProgBuf +=
 10073d0:	e2887006 	add	r7, r8, #6
			WordChanCtrl = *ChanCtrl;
 10073d4:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
			WordChanCtrl.DstBurstLen = 1;
 10073d8:	e58da030 	str	sl, [sp, #48]	; 0x30
			WordChanCtrl = *ChanCtrl;
 10073dc:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
 10073e0:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
			WordChanCtrl.DstBurstSize = MemBurstSize;
 10073e4:	e58d9034 	str	r9, [sp, #52]	; 0x34
			WordChanCtrl = *ChanCtrl;
 10073e8:	e89e0007 	ldm	lr, {r0, r1, r2}
 10073ec:	e88c0007 	stm	ip, {r0, r1, r2}
			CCRValue = XDmaPs_ToCCRValue(&WordChanCtrl);
 10073f0:	e28d0024 	add	r0, sp, #36	; 0x24
			WordChanCtrl.SrcBurstSize = MemBurstSize;
 10073f4:	e58d9048 	str	r9, [sp, #72]	; 0x48
			WordChanCtrl.SrcBurstLen = 1;
 10073f8:	e58da044 	str	sl, [sp, #68]	; 0x44
			CCRValue = XDmaPs_ToCCRValue(&WordChanCtrl);
 10073fc:	ebfffde6 	bl	1006b9c <XDmaPs_ToCCRValue>
	*DmaProg = 0xBC;
 1007400:	e3e0c043 	mvn	ip, #67	; 0x43
	*(Dst + 1) = *(Src + 1);
 1007404:	e7e72450 	ubfx	r2, r0, #8, #8
	*(Dst + 2) = *(Src + 2);
 1007408:	e7e71850 	ubfx	r1, r0, #16, #8
	*(Dst + 3) = *(Src + 3);
 100740c:	e7e7ec50 	ubfx	lr, r0, #24, #8
	*Dst = *Src;
 1007410:	e5c80002 	strb	r0, [r8, #2]
				XDmaPs_ConstructSingleLoop(DmaProgStart,
 1007414:	e1a00005 	mov	r0, r5
	*(Dst + 1) = *(Src + 1);
 1007418:	e5c82003 	strb	r2, [r8, #3]
				XDmaPs_ConstructSingleLoop(DmaProgStart,
 100741c:	e1a02007 	mov	r2, r7
	*(Dst + 2) = *(Src + 2);
 1007420:	e5c81004 	strb	r1, [r8, #4]
	*(DmaProg + 1) = Rd & 0x7;
 1007424:	e5c8a001 	strb	sl, [r8, #1]
	*(Dst + 3) = *(Src + 3);
 1007428:	e5c8e005 	strb	lr, [r8, #5]
	*DmaProg = 0xBC;
 100742c:	e5c8c000 	strb	ip, [r8]
				XDmaPs_ConstructSingleLoop(DmaProgStart,
 1007430:	e59d301c 	ldr	r3, [sp, #28]
 1007434:	e59d1014 	ldr	r1, [sp, #20]
 1007438:	ebfffe41 	bl	1006d44 <XDmaPs_ConstructSingleLoop>
			DmaProgBuf +=
 100743c:	e0878000 	add	r8, r7, r0
 1007440:	eaffffad 	b	10072fc <XDmaPs_GenDmaProg+0x410>
			xil_printf("DMA operation cannot fit in a 2-level "
 1007444:	e3050e0c 	movw	r0, #24076	; 0x5e0c
 1007448:	e1a01006 	mov	r1, r6
 100744c:	e3400105 	movt	r0, #261	; 0x105
 1007450:	eb000ede 	bl	100afd0 <xil_printf>
	Cmd->GeneratedDmaProgLength = ProgLen;
 1007454:	e3a03000 	mov	r3, #0
 1007458:	e5843044 	str	r3, [r4, #68]	; 0x44
		XDmaPs_BufPool_Free(ChanData->ProgBufPool, Buf);
 100745c:	e59d0018 	ldr	r0, [sp, #24]
 1007460:	e1a01005 	mov	r1, r5
 1007464:	ebfffcc9 	bl	1006790 <XDmaPs_BufPool_Free>
		Cmd->GeneratedDmaProgLength = 0;
 1007468:	e3a03000 	mov	r3, #0
		return XST_FAILURE;
 100746c:	e3a00001 	mov	r0, #1
		Cmd->GeneratedDmaProgLength = 0;
 1007470:	e5843044 	str	r3, [r4, #68]	; 0x44
		Cmd->GeneratedDmaProg = NULL;
 1007474:	e5843040 	str	r3, [r4, #64]	; 0x40
		return XST_FAILURE;
 1007478:	eafffeb2 	b	1006f48 <XDmaPs_GenDmaProg+0x5c>
		DmaProgBuf += XDmaPs_ConstructSingleLoop(DmaProgStart,
 100747c:	e1a02008 	mov	r2, r8
 1007480:	e59d1014 	ldr	r1, [sp, #20]
 1007484:	e1a00005 	mov	r0, r5
 1007488:	ebfffe2d 	bl	1006d44 <XDmaPs_ConstructSingleLoop>
 100748c:	e0888000 	add	r8, r8, r0
 1007490:	eaffff90 	b	10072d8 <XDmaPs_GenDmaProg+0x3ec>
				XDmaPs_ConstructSingleLoop(DmaProgStart,
 1007494:	e3a03c01 	mov	r3, #256	; 0x100
 1007498:	e1a02008 	mov	r2, r8
 100749c:	e59d1014 	ldr	r1, [sp, #20]
 10074a0:	e1a00005 	mov	r0, r5
 10074a4:	ebfffe26 	bl	1006d44 <XDmaPs_ConstructSingleLoop>
		LoopCount = LoopResidue;
 10074a8:	e1a0300b 	mov	r3, fp
			DmaProgBuf +=
 10074ac:	e0888000 	add	r8, r8, r0
 10074b0:	eaffff86 	b	10072d0 <XDmaPs_GenDmaProg+0x3e4>
		if (!Pool[Index].Allocated) {
 10074b4:	e59d5018 	ldr	r5, [sp, #24]
 10074b8:	eafffec2 	b	1006fc8 <XDmaPs_GenDmaProg+0xdc>
	Xil_AssertNonvoid(Pool != NULL);
 10074bc:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 10074c0:	e300161a 	movw	r1, #1562	; 0x61a
 10074c4:	e3400105 	movt	r0, #261	; 0x105
 10074c8:	eb000bac 	bl	100a380 <Xil_Assert>
 10074cc:	e3a00001 	mov	r0, #1
 10074d0:	e5880000 	str	r0, [r8]
	if (Buf == NULL) {
 10074d4:	eafffe9b 	b	1006f48 <XDmaPs_GenDmaProg+0x5c>

010074d8 <XDmaPs_FreeDmaProg>:
{
 10074d8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	Xil_AssertNonvoid(InstPtr != NULL);
 10074dc:	e2507000 	subs	r7, r0, #0
 10074e0:	0a000018 	beq	1007548 <XDmaPs_FreeDmaProg+0x70>
 10074e4:	e3064780 	movw	r4, #26496	; 0x6780
	Xil_AssertNonvoid(Cmd != NULL);
 10074e8:	e3520000 	cmp	r2, #0
	Xil_AssertNonvoid(InstPtr != NULL);
 10074ec:	e3404106 	movt	r4, #262	; 0x106
 10074f0:	e3a06000 	mov	r6, #0
 10074f4:	e1a05002 	mov	r5, r2
 10074f8:	e5846000 	str	r6, [r4]
	Xil_AssertNonvoid(Cmd != NULL);
 10074fc:	0a00001b 	beq	1007570 <XDmaPs_FreeDmaProg+0x98>
	if (Channel > XDMAPS_CHANNELS_PER_DEV)
 1007500:	e3510008 	cmp	r1, #8
 1007504:	e1a00001 	mov	r0, r1
 1007508:	8a00000c 	bhi	1007540 <XDmaPs_FreeDmaProg+0x68>
	Buf = (void *)Cmd->GeneratedDmaProg;
 100750c:	e5921040 	ldr	r1, [r2, #64]	; 0x40
	if (Buf) {
 1007510:	e3510000 	cmp	r1, #0
 1007514:	0a000007 	beq	1007538 <XDmaPs_FreeDmaProg+0x60>
	ChanData = InstPtr->Chans + Channel;
 1007518:	e3a03f4b 	mov	r3, #300	; 0x12c
 100751c:	e0207093 	mla	r0, r3, r0, r7
		XDmaPs_BufPool_Free(ChanData->ProgBufPool, Buf);
 1007520:	e2800020 	add	r0, r0, #32
 1007524:	ebfffc99 	bl	1006790 <XDmaPs_BufPool_Free>
		Cmd->GeneratedDmaProg = 0;
 1007528:	e5856040 	str	r6, [r5, #64]	; 0x40
	return XST_SUCCESS;
 100752c:	e1a00006 	mov	r0, r6
		Cmd->GeneratedDmaProgLength = 0;
 1007530:	e5856044 	str	r6, [r5, #68]	; 0x44
 1007534:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	return XST_SUCCESS;
 1007538:	e1a00001 	mov	r0, r1
}
 100753c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		return XST_FAILURE;
 1007540:	e3a00001 	mov	r0, #1
 1007544:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertNonvoid(InstPtr != NULL);
 1007548:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 100754c:	e3001586 	movw	r1, #1414	; 0x586
 1007550:	e3400105 	movt	r0, #261	; 0x105
 1007554:	eb000b89 	bl	100a380 <Xil_Assert>
 1007558:	e3063780 	movw	r3, #26496	; 0x6780
 100755c:	e3a02001 	mov	r2, #1
 1007560:	e3403106 	movt	r3, #262	; 0x106
 1007564:	e1a00007 	mov	r0, r7
 1007568:	e5832000 	str	r2, [r3]
 100756c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertNonvoid(Cmd != NULL);
 1007570:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 1007574:	e3001587 	movw	r1, #1415	; 0x587
 1007578:	e3400105 	movt	r0, #261	; 0x105
 100757c:	eb000b7f 	bl	100a380 <Xil_Assert>
 1007580:	e3a03001 	mov	r3, #1
 1007584:	e1a00005 	mov	r0, r5
 1007588:	e5843000 	str	r3, [r4]
 100758c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01007590 <XDmaPs_Start>:
{
 1007590:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	Xil_AssertNonvoid(InstPtr != NULL);
 1007594:	e2506000 	subs	r6, r0, #0
{
 1007598:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertNonvoid(InstPtr != NULL);
 100759c:	0a000064 	beq	1007734 <XDmaPs_Start+0x1a4>
	Xil_AssertNonvoid(Cmd != NULL);
 10075a0:	e3520000 	cmp	r2, #0
	Xil_AssertNonvoid(InstPtr != NULL);
 10075a4:	e3067780 	movw	r7, #26496	; 0x6780
 10075a8:	e1a04002 	mov	r4, r2
 10075ac:	e3407106 	movt	r7, #262	; 0x106
 10075b0:	e3a02000 	mov	r2, #0
 10075b4:	e5872000 	str	r2, [r7]
	Xil_AssertNonvoid(Cmd != NULL);
 10075b8:	0a000067 	beq	100775c <XDmaPs_Start+0x1cc>
	if (Channel > XDMAPS_CHANNELS_PER_DEV)
 10075bc:	e3510008 	cmp	r1, #8
	Cmd->DmaStatus = XST_FAILURE;
 10075c0:	e3a02001 	mov	r2, #1
 10075c4:	e1a05001 	mov	r5, r1
 10075c8:	e5842048 	str	r2, [r4, #72]	; 0x48
	if (Channel > XDMAPS_CHANNELS_PER_DEV)
 10075cc:	8a000004 	bhi	10075e4 <XDmaPs_Start+0x54>
	return InstPtr->Chans[Channel].DmaCmdToHw != NULL;
 10075d0:	e3a02f4b 	mov	r2, #300	; 0x12c
 10075d4:	e0226192 	mla	r2, r2, r1, r6
	if (XDmaPs_IsActive(InstPtr, Channel))
 10075d8:	e5922138 	ldr	r2, [r2, #312]	; 0x138
 10075dc:	e3520000 	cmp	r2, #0
 10075e0:	1a000050 	bne	1007728 <XDmaPs_Start+0x198>
	if (!Cmd->UserDmaProg && !Cmd->GeneratedDmaProg) {
 10075e4:	e5942038 	ldr	r2, [r4, #56]	; 0x38
 10075e8:	e3520000 	cmp	r2, #0
 10075ec:	0a000039 	beq	10076d8 <XDmaPs_Start+0x148>
	InstPtr->Chans[Channel].HoldDmaProg = HoldDmaProg;
 10075f0:	e3a01f4b 	mov	r1, #300	; 0x12c
 10075f4:	e0216591 	mla	r1, r1, r5, r6
 10075f8:	e5813140 	str	r3, [r1, #320]	; 0x140
		Inten = XDmaPs_ReadReg(InstPtr->Config.BaseAddress,
 10075fc:	e5961004 	ldr	r1, [r6, #4]
		DmaProg = (u32)Cmd->GeneratedDmaProg;
 1007600:	e1a07002 	mov	r7, r2
		Inten |= 0x01 << Channel; /* set the correpsonding bit */
 1007604:	e3a0c001 	mov	ip, #1
		if (Cmd->ChanCtrl.SrcInc) {
 1007608:	e5940028 	ldr	r0, [r4, #40]	; 0x28
		InstPtr->Chans[Channel].DmaCmdToHw = Cmd;
 100760c:	e3a03f4b 	mov	r3, #300	; 0x12c
 1007610:	e5912020 	ldr	r2, [r1, #32]
 1007614:	e0236593 	mla	r3, r3, r5, r6
		if (Cmd->ChanCtrl.SrcInc) {
 1007618:	e3500000 	cmp	r0, #0
		Inten |= 0x01 << Channel; /* set the correpsonding bit */
 100761c:	e182251c 	orr	r2, r2, ip, lsl r5
	*LocalAddr = Value;
 1007620:	e5812020 	str	r2, [r1, #32]
		Inten = XDmaPs_ReadReg(InstPtr->Config.BaseAddress,
 1007624:	e5962004 	ldr	r2, [r6, #4]
	return *(volatile u32 *) Addr;
 1007628:	e5922020 	ldr	r2, [r2, #32]
		InstPtr->Chans[Channel].DmaCmdToHw = Cmd;
 100762c:	e5834138 	str	r4, [r3, #312]	; 0x138
		if (Cmd->ChanCtrl.SrcInc) {
 1007630:	1a000038 	bne	1007718 <XDmaPs_Start+0x188>
		if (Cmd->ChanCtrl.DstInc) {
 1007634:	e5943014 	ldr	r3, [r4, #20]
 1007638:	e3530000 	cmp	r3, #0
 100763c:	1a000032 	bne	100770c <XDmaPs_Start+0x17c>
		Status = XDmaPs_Exec_DMAGO(InstPtr->Config.BaseAddress,
 1007640:	e5961004 	ldr	r1, [r6, #4]
	DbgInst0 = XDmaPs_DBGINST0(*(DmaGoProg + 1), *DmaGoProg, 0, 0);
 1007644:	e2055007 	and	r5, r5, #7
 1007648:	e1a05c05 	lsl	r5, r5, #24
 100764c:	e5913d00 	ldr	r3, [r1, #3328]	; 0xd00
 1007650:	e385560a 	orr	r5, r5, #10485760	; 0xa00000
	while ((XDmaPs_ReadReg(BaseAddr, XDMAPS_DBGSTATUS_OFFSET)
 1007654:	e2810c0d 	add	r0, r1, #3328	; 0xd00
 1007658:	e3130001 	tst	r3, #1
 100765c:	0a000009 	beq	1007688 <XDmaPs_Start+0xf8>
	WaitCount = 0;
 1007660:	e3a03000 	mov	r3, #0
 1007664:	ea000001 	b	1007670 <XDmaPs_Start+0xe0>
	       && (WaitCount < XDMAPS_MAX_WAIT)) {
 1007668:	e3530efa 	cmp	r3, #4000	; 0xfa0
 100766c:	0a000053 	beq	10077c0 <XDmaPs_Start+0x230>
 1007670:	e5902000 	ldr	r2, [r0]
		WaitCount++;
 1007674:	e2833001 	add	r3, r3, #1
	while ((XDmaPs_ReadReg(BaseAddr, XDMAPS_DBGSTATUS_OFFSET)
 1007678:	e3120001 	tst	r2, #1
 100767c:	1afffff9 	bne	1007668 <XDmaPs_Start+0xd8>
	if (WaitCount >= XDMAPS_MAX_WAIT) {
 1007680:	e3530efa 	cmp	r3, #4000	; 0xfa0
 1007684:	0a00004d 	beq	10077c0 <XDmaPs_Start+0x230>
	*LocalAddr = Value;
 1007688:	e5815d08 	str	r5, [r1, #3336]	; 0xd08
 100768c:	e5817d0c 	str	r7, [r1, #3340]	; 0xd0c
	return *(volatile u32 *) Addr;
 1007690:	e5913000 	ldr	r3, [r1]
	while ((XDmaPs_ReadReg(BaseAddr,
 1007694:	e313000f 	tst	r3, #15
 1007698:	0a00000a 	beq	10076c8 <XDmaPs_Start+0x138>
	WaitCount = 0;
 100769c:	e3a03000 	mov	r3, #0
	       && WaitCount <= XDMAPS_MAX_WAIT) {
 10076a0:	e3000fa1 	movw	r0, #4001	; 0xfa1
 10076a4:	ea000001 	b	10076b0 <XDmaPs_Start+0x120>
 10076a8:	e1530000 	cmp	r3, r0
 10076ac:	0a000043 	beq	10077c0 <XDmaPs_Start+0x230>
 10076b0:	e5912000 	ldr	r2, [r1]
		WaitCount++;
 10076b4:	e2833001 	add	r3, r3, #1
	while ((XDmaPs_ReadReg(BaseAddr,
 10076b8:	e312000f 	tst	r2, #15
 10076bc:	1afffff9 	bne	10076a8 <XDmaPs_Start+0x118>
	if (WaitCount >= XDMAPS_MAX_WAIT) {
 10076c0:	e3530efa 	cmp	r3, #4000	; 0xfa0
 10076c4:	aa00003d 	bge	10077c0 <XDmaPs_Start+0x230>
	*LocalAddr = Value;
 10076c8:	e3a00000 	mov	r0, #0
 10076cc:	e5810d04 	str	r0, [r1, #3332]	; 0xd04
}
 10076d0:	e28dd00c 	add	sp, sp, #12
 10076d4:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	if (!Cmd->UserDmaProg && !Cmd->GeneratedDmaProg) {
 10076d8:	e5942040 	ldr	r2, [r4, #64]	; 0x40
 10076dc:	e3520000 	cmp	r2, #0
 10076e0:	0a000025 	beq	100777c <XDmaPs_Start+0x1ec>
	InstPtr->Chans[Channel].HoldDmaProg = HoldDmaProg;
 10076e4:	e3a01f4b 	mov	r1, #300	; 0x12c
 10076e8:	e0216591 	mla	r1, r1, r5, r6
 10076ec:	e5813140 	str	r3, [r1, #320]	; 0x140
	else if (Cmd->GeneratedDmaProg)
 10076f0:	e3520000 	cmp	r2, #0
 10076f4:	1affffc0 	bne	10075fc <XDmaPs_Start+0x6c>
		InstPtr->Chans[Channel].DmaCmdToHw = NULL;
 10076f8:	e3a03f4b 	mov	r3, #300	; 0x12c
		Status = XST_FAILURE;
 10076fc:	e3a00001 	mov	r0, #1
		InstPtr->Chans[Channel].DmaCmdToHw = NULL;
 1007700:	e0256593 	mla	r5, r3, r5, r6
 1007704:	e5852138 	str	r2, [r5, #312]	; 0x138
		Status = XST_FAILURE;
 1007708:	eafffff0 	b	10076d0 <XDmaPs_Start+0x140>
			Xil_DCacheInvalidateRange(Cmd->BD.DstAddr,
 100770c:	e1c403d0 	ldrd	r0, [r4, #48]	; 0x30
 1007710:	eb000b4e 	bl	100a450 <Xil_DCacheInvalidateRange>
 1007714:	eaffffc9 	b	1007640 <XDmaPs_Start+0xb0>
			Xil_DCacheFlushRange(Cmd->BD.SrcAddr, Cmd->BD.Length);
 1007718:	e5941034 	ldr	r1, [r4, #52]	; 0x34
 100771c:	e594002c 	ldr	r0, [r4, #44]	; 0x2c
 1007720:	eb000b97 	bl	100a584 <Xil_DCacheFlushRange>
 1007724:	eaffffc2 	b	1007634 <XDmaPs_Start+0xa4>
		return XST_DEVICE_BUSY;
 1007728:	e3a00015 	mov	r0, #21
}
 100772c:	e28dd00c 	add	sp, sp, #12
 1007730:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertNonvoid(InstPtr != NULL);
 1007734:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 1007738:	e30015b9 	movw	r1, #1465	; 0x5b9
 100773c:	e3400105 	movt	r0, #261	; 0x105
 1007740:	eb000b0e 	bl	100a380 <Xil_Assert>
 1007744:	e3063780 	movw	r3, #26496	; 0x6780
 1007748:	e3a02001 	mov	r2, #1
 100774c:	e3403106 	movt	r3, #262	; 0x106
 1007750:	e1a00006 	mov	r0, r6
 1007754:	e5832000 	str	r2, [r3]
 1007758:	eaffffdc 	b	10076d0 <XDmaPs_Start+0x140>
	Xil_AssertNonvoid(Cmd != NULL);
 100775c:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 1007760:	e30015ba 	movw	r1, #1466	; 0x5ba
 1007764:	e3400105 	movt	r0, #261	; 0x105
 1007768:	eb000b04 	bl	100a380 <Xil_Assert>
 100776c:	e3a03001 	mov	r3, #1
 1007770:	e1a00004 	mov	r0, r4
 1007774:	e5873000 	str	r3, [r7]
 1007778:	eaffffd4 	b	10076d0 <XDmaPs_Start+0x140>
		Status = XDmaPs_GenDmaProg(InstPtr, Channel, Cmd);
 100777c:	e1a02004 	mov	r2, r4
 1007780:	e1a01005 	mov	r1, r5
 1007784:	e1a00006 	mov	r0, r6
 1007788:	e58d3004 	str	r3, [sp, #4]
 100778c:	ebfffdd6 	bl	1006eec <XDmaPs_GenDmaProg>
		if (Status)
 1007790:	e3500000 	cmp	r0, #0
			return XST_FAILURE;
 1007794:	13a00001 	movne	r0, #1
		if (Status)
 1007798:	1affffcc 	bne	10076d0 <XDmaPs_Start+0x140>
 100779c:	e5942038 	ldr	r2, [r4, #56]	; 0x38
	InstPtr->Chans[Channel].HoldDmaProg = HoldDmaProg;
 10077a0:	e3a01f4b 	mov	r1, #300	; 0x12c
 10077a4:	e0216591 	mla	r1, r1, r5, r6
 10077a8:	e59d3004 	ldr	r3, [sp, #4]
	if (Cmd->UserDmaProg)
 10077ac:	e3520000 	cmp	r2, #0
	InstPtr->Chans[Channel].HoldDmaProg = HoldDmaProg;
 10077b0:	e5813140 	str	r3, [r1, #320]	; 0x140
	if (Cmd->UserDmaProg)
 10077b4:	1affff90 	bne	10075fc <XDmaPs_Start+0x6c>
 10077b8:	e5942040 	ldr	r2, [r4, #64]	; 0x40
 10077bc:	eaffffcb 	b	10076f0 <XDmaPs_Start+0x160>
		xil_printf("PL330 device at %x debug status busy time out\r\n",
 10077c0:	e3050e8c 	movw	r0, #24204	; 0x5e8c
 10077c4:	e3400105 	movt	r0, #261	; 0x105
 10077c8:	eb000e00 	bl	100afd0 <xil_printf>
		return -1;
 10077cc:	e3e00000 	mvn	r0, #0
 10077d0:	eaffffbe 	b	10076d0 <XDmaPs_Start+0x140>

010077d4 <XDmaPs_IsActive>:
{
 10077d4:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstPtr != NULL);
 10077d8:	e2504000 	subs	r4, r0, #0
 10077dc:	0a00000b 	beq	1007810 <XDmaPs_IsActive+0x3c>
 10077e0:	e3063780 	movw	r3, #26496	; 0x6780
	if (Channel > XDMAPS_CHANNELS_PER_DEV)
 10077e4:	e3510008 	cmp	r1, #8
	Xil_AssertNonvoid(InstPtr != NULL);
 10077e8:	e3403106 	movt	r3, #262	; 0x106
 10077ec:	e3a00000 	mov	r0, #0
 10077f0:	e5830000 	str	r0, [r3]
	if (Channel > XDMAPS_CHANNELS_PER_DEV)
 10077f4:	88bd8010 	pophi	{r4, pc}
	return InstPtr->Chans[Channel].DmaCmdToHw != NULL;
 10077f8:	e3a00f4b 	mov	r0, #300	; 0x12c
 10077fc:	e0214190 	mla	r1, r0, r1, r4
 1007800:	e5910138 	ldr	r0, [r1, #312]	; 0x138
 1007804:	e2900000 	adds	r0, r0, #0
 1007808:	13a00001 	movne	r0, #1
}
 100780c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstPtr != NULL);
 1007810:	e3050dd0 	movw	r0, #24016	; 0x5dd0
 1007814:	e30015ff 	movw	r1, #1535	; 0x5ff
 1007818:	e3400105 	movt	r0, #261	; 0x105
 100781c:	eb000ad7 	bl	100a380 <Xil_Assert>
 1007820:	e3063780 	movw	r3, #26496	; 0x6780
 1007824:	e3a02001 	mov	r2, #1
 1007828:	e3403106 	movt	r3, #262	; 0x106
 100782c:	e1a00004 	mov	r0, r4
 1007830:	e5832000 	str	r2, [r3]
 1007834:	e8bd8010 	pop	{r4, pc}

01007838 <XDmaPs_DoneISR_0>:
	XDmaPs_DoneISR_n(InstPtr, 0);
 1007838:	e3a01000 	mov	r1, #0
 100783c:	eafffbf1 	b	1006808 <XDmaPs_DoneISR_n>

01007840 <XDmaPs_DoneISR_1>:
	XDmaPs_DoneISR_n(InstPtr, 1);
 1007840:	e3a01001 	mov	r1, #1
 1007844:	eafffbef 	b	1006808 <XDmaPs_DoneISR_n>

01007848 <XDmaPs_DoneISR_2>:
	XDmaPs_DoneISR_n(InstPtr, 2);
 1007848:	e3a01002 	mov	r1, #2
 100784c:	eafffbed 	b	1006808 <XDmaPs_DoneISR_n>

01007850 <XDmaPs_DoneISR_3>:
	XDmaPs_DoneISR_n(InstPtr, 3);
 1007850:	e3a01003 	mov	r1, #3
 1007854:	eafffbeb 	b	1006808 <XDmaPs_DoneISR_n>

01007858 <XDmaPs_DoneISR_4>:
	XDmaPs_DoneISR_n(InstPtr, 4);
 1007858:	e3a01004 	mov	r1, #4
 100785c:	eafffbe9 	b	1006808 <XDmaPs_DoneISR_n>

01007860 <XDmaPs_DoneISR_5>:
	XDmaPs_DoneISR_n(InstPtr, 5);
 1007860:	e3a01005 	mov	r1, #5
 1007864:	eafffbe7 	b	1006808 <XDmaPs_DoneISR_n>

01007868 <XDmaPs_DoneISR_6>:
	XDmaPs_DoneISR_n(InstPtr, 6);
 1007868:	e3a01006 	mov	r1, #6
 100786c:	eafffbe5 	b	1006808 <XDmaPs_DoneISR_n>

01007870 <XDmaPs_DoneISR_7>:
	XDmaPs_DoneISR_n(InstPtr, 7);
 1007870:	e3a01007 	mov	r1, #7
 1007874:	eafffbe3 	b	1006808 <XDmaPs_DoneISR_n>

01007878 <XDmaPs_Print_DmaProg>:
* @note		None.
*
*****************************************************************************/
 void XDmaPs_Print_DmaProg(XDmaPs_Cmd *Cmd)
{
	if (Cmd->GeneratedDmaProg && Cmd->GeneratedDmaProgLength) {
 1007878:	e5903040 	ldr	r3, [r0, #64]	; 0x40
{
 100787c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1007880:	e1a05000 	mov	r5, r0
	if (Cmd->GeneratedDmaProg && Cmd->GeneratedDmaProgLength) {
 1007884:	e3530000 	cmp	r3, #0
 1007888:	0a000002 	beq	1007898 <XDmaPs_Print_DmaProg+0x20>
 100788c:	e5901044 	ldr	r1, [r0, #68]	; 0x44
 1007890:	e3510000 	cmp	r1, #0
 1007894:	1a000019 	bne	1007900 <XDmaPs_Print_DmaProg+0x88>
			   Cmd->GeneratedDmaProgLength);
		XDmaPs_Print_DmaProgBuf((char *)Cmd->GeneratedDmaProg,
					 Cmd->GeneratedDmaProgLength);
	}

	if (Cmd->UserDmaProg && Cmd->UserDmaProgLength) {
 1007898:	e5953038 	ldr	r3, [r5, #56]	; 0x38
 100789c:	e3530000 	cmp	r3, #0
 10078a0:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 10078a4:	e595103c 	ldr	r1, [r5, #60]	; 0x3c
 10078a8:	e3510000 	cmp	r1, #0
 10078ac:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
		xil_printf("User defined DMA program (%d):\r\n",
 10078b0:	e3050ee8 	movw	r0, #24296	; 0x5ee8
 10078b4:	e3400105 	movt	r0, #261	; 0x105
 10078b8:	eb000dc4 	bl	100afd0 <xil_printf>
			   Cmd->UserDmaProgLength);
		XDmaPs_Print_DmaProgBuf((char *)Cmd->UserDmaProg,
 10078bc:	e595303c 	ldr	r3, [r5, #60]	; 0x3c
 10078c0:	e5956038 	ldr	r6, [r5, #56]	; 0x38
	for (Index = 0; Index < Length; Index++)
 10078c4:	e3530000 	cmp	r3, #0
 10078c8:	d8bd81f0 	pople	{r4, r5, r6, r7, r8, pc}
 10078cc:	e0865003 	add	r5, r6, r3
		xil_printf("[%x] %x\r\n", Index, Buf[Index]);
 10078d0:	e3057edc 	movw	r7, #24284	; 0x5edc
 10078d4:	e2464001 	sub	r4, r6, #1
 10078d8:	e2455001 	sub	r5, r5, #1
 10078dc:	e3407105 	movt	r7, #261	; 0x105
 10078e0:	e2666001 	rsb	r6, r6, #1
 10078e4:	e0861004 	add	r1, r6, r4
 10078e8:	e5f42001 	ldrb	r2, [r4, #1]!
 10078ec:	e1a00007 	mov	r0, r7
 10078f0:	eb000db6 	bl	100afd0 <xil_printf>
	for (Index = 0; Index < Length; Index++)
 10078f4:	e1540005 	cmp	r4, r5
 10078f8:	1afffff9 	bne	10078e4 <XDmaPs_Print_DmaProg+0x6c>
 10078fc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xil_printf("Generated DMA program (%d):\r\n",
 1007900:	e3050ebc 	movw	r0, #24252	; 0x5ebc
 1007904:	e3400105 	movt	r0, #261	; 0x105
 1007908:	eb000db0 	bl	100afd0 <xil_printf>
		XDmaPs_Print_DmaProgBuf((char *)Cmd->GeneratedDmaProg,
 100790c:	e5956044 	ldr	r6, [r5, #68]	; 0x44
 1007910:	e5957040 	ldr	r7, [r5, #64]	; 0x40
	for (Index = 0; Index < Length; Index++)
 1007914:	e3560000 	cmp	r6, #0
 1007918:	daffffde 	ble	1007898 <XDmaPs_Print_DmaProg+0x20>
 100791c:	e0876006 	add	r6, r7, r6
		xil_printf("[%x] %x\r\n", Index, Buf[Index]);
 1007920:	e3058edc 	movw	r8, #24284	; 0x5edc
 1007924:	e2474001 	sub	r4, r7, #1
 1007928:	e2466001 	sub	r6, r6, #1
 100792c:	e3408105 	movt	r8, #261	; 0x105
 1007930:	e2677001 	rsb	r7, r7, #1
 1007934:	e0871004 	add	r1, r7, r4
 1007938:	e5f42001 	ldrb	r2, [r4, #1]!
 100793c:	e1a00008 	mov	r0, r8
 1007940:	eb000da2 	bl	100afd0 <xil_printf>
	for (Index = 0; Index < Length; Index++)
 1007944:	e1540006 	cmp	r4, r6
 1007948:	1afffff9 	bne	1007934 <XDmaPs_Print_DmaProg+0xbc>
 100794c:	eaffffd1 	b	1007898 <XDmaPs_Print_DmaProg+0x20>

01007950 <XDmaPs_LookupConfig>:
	XDmaPs_Config *CfgPtr = NULL;

	int i;

	for (i = 0; i < XPAR_XDMAPS_NUM_INSTANCES; i++) {
		if (XDmaPs_ConfigTable[i].DeviceId == DeviceId) {
 1007950:	e3063160 	movw	r3, #24928	; 0x6160
 1007954:	e3403105 	movt	r3, #261	; 0x105
 1007958:	e1d320b0 	ldrh	r2, [r3]
 100795c:	e1520000 	cmp	r2, r0
 1007960:	0a000004 	beq	1007978 <XDmaPs_LookupConfig+0x28>
 1007964:	e1f320b8 	ldrh	r2, [r3, #8]!
 1007968:	e1520000 	cmp	r2, r0
 100796c:	01a00003 	moveq	r0, r3
 1007970:	13a00000 	movne	r0, #0
 1007974:	e12fff1e 	bx	lr
 1007978:	e1a00003 	mov	r0, r3
			break;
		}
	}

	return CfgPtr;
}
 100797c:	e12fff1e 	bx	lr

01007980 <XGpioPs_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XGpioPs_CfgInitialize(XGpioPs *InstancePtr, const XGpioPs_Config *ConfigPtr,
				u32 EffectiveAddr)
{
 1007980:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status = XST_SUCCESS;
	u8 i;
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007984:	e2504000 	subs	r4, r0, #0
 1007988:	0a00004b 	beq	1007abc <XGpioPs_CfgInitialize+0x13c>
 100798c:	e3065780 	movw	r5, #26496	; 0x6780
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1007990:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007994:	e3405106 	movt	r5, #262	; 0x106
 1007998:	e3a03000 	mov	r3, #0
 100799c:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 10079a0:	0a00004e 	beq	1007ae0 <XGpioPs_CfgInitialize+0x160>
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 10079a4:	e3520000 	cmp	r2, #0
 10079a8:	0a00002d 	beq	1007a64 <XGpioPs_CfgInitialize+0xe4>
	 * Set some default values for instance data, don't indicate the device
	 * is ready to use until everything has been initialized successfully.
	 */
	InstancePtr->IsReady = 0U;
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 10079ac:	e1d100b0 	ldrh	r0, [r1]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 10079b0:	e3091420 	movw	r1, #37920	; 0x9420
 10079b4:	e3401100 	movt	r1, #256	; 0x100
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
 10079b8:	e1c420f4 	strd	r2, [r4, #4]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 10079bc:	e584100c 	str	r1, [r4, #12]
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 10079c0:	e1c400b0 	strh	r0, [r4]
	InstancePtr->Platform = XGetPlatform_Info();
 10079c4:	eb000cf2 	bl	100ad94 <XGetPlatform_Info>

	/* Initialize the Bank data based on platform */
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 10079c8:	e3500001 	cmp	r0, #1
	InstancePtr->Platform = XGetPlatform_Info();
 10079cc:	e5840014 	str	r0, [r4, #20]
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 10079d0:	0a00002b 	beq	1007a84 <XGpioPs_CfgInitialize+0x104>
		 *	142 - 173, Bank 5
		 */
		InstancePtr->MaxPinNum = (u32)174;
		InstancePtr->MaxBanks = (u8)6;
	}
        else if (InstancePtr->Platform == (u32)XPLAT_VERSAL)
 10079d4:	e3500006 	cmp	r0, #6
 10079d8:	0a00002e 	beq	1007a98 <XGpioPs_CfgInitialize+0x118>
		 *	0 - 31,  Bank 0
		 *	32 - 53, Bank 1
		 *	54 - 85, Bank 2
		 *	86 - 117, Bank 3
		 */
		InstancePtr->MaxPinNum = (u32)118;
 10079dc:	e3a02076 	mov	r2, #118	; 0x76
		InstancePtr->MaxBanks = (u8)4;
 10079e0:	e3a03004 	mov	r3, #4
		InstancePtr->MaxPinNum = (u32)118;
 10079e4:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)4;
 10079e8:	e5c4301c 	strb	r3, [r4, #28]
{
 10079ec:	e3a02000 	mov	r2, #0
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 10079f0:	e3e0c000 	mvn	ip, #0
 10079f4:	e1a03002 	mov	r3, r2
 10079f8:	ea000008 	b	1007a20 <XGpioPs_CfgInitialize+0xa0>

                       }
                }
                else
                {
		XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10079fc:	e5941004 	ldr	r1, [r4, #4]
 1007a00:	e2811f85 	add	r1, r1, #532	; 0x214
 1007a04:	e781c303 	str	ip, [r1, r3, lsl #6]
 1007a08:	e2822001 	add	r2, r2, #1
	for (i=(u8)0U;i<InstancePtr->MaxBanks;i++) {
 1007a0c:	e5d4101c 	ldrb	r1, [r4, #28]
 1007a10:	e6ef3072 	uxtb	r3, r2
 1007a14:	e1510003 	cmp	r1, r3
 1007a18:	9a00000c 	bls	1007a50 <XGpioPs_CfgInitialize+0xd0>
 1007a1c:	e5940014 	ldr	r0, [r4, #20]
                if (InstancePtr->Platform == XPLAT_VERSAL){
 1007a20:	e3500006 	cmp	r0, #6
 1007a24:	1afffff4 	bne	10079fc <XGpioPs_CfgInitialize+0x7c>
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 1007a28:	e5941020 	ldr	r1, [r4, #32]
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 1007a2c:	e2430001 	sub	r0, r3, #1
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 1007a30:	e3510000 	cmp	r1, #0
 1007a34:	1a000002 	bne	1007a44 <XGpioPs_CfgInitialize+0xc4>
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 1007a38:	e3500001 	cmp	r0, #1
 1007a3c:	8affffee 	bhi	10079fc <XGpioPs_CfgInitialize+0x7c>
 1007a40:	eafffff0 	b	1007a08 <XGpioPs_CfgInitialize+0x88>
                                if(i==(u32)XGPIOPS_TWO)
 1007a44:	e3530002 	cmp	r3, #2
 1007a48:	1affffeb 	bne	10079fc <XGpioPs_CfgInitialize+0x7c>
 1007a4c:	eaffffed 	b	1007a08 <XGpioPs_CfgInitialize+0x88>
					  XGPIOPS_INTDIS_OFFSET, 0xFFFFFFFFU);
                }
	}

	/* Indicate the component is now ready to use. */
	InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1007a50:	e3013111 	movw	r3, #4369	; 0x1111
 1007a54:	e3413111 	movt	r3, #4369	; 0x1111
 1007a58:	e5843008 	str	r3, [r4, #8]

	return Status;
}
 1007a5c:	e3a00000 	mov	r0, #0
 1007a60:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 1007a64:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007a68:	e3a01068 	mov	r1, #104	; 0x68
 1007a6c:	e3400105 	movt	r0, #261	; 0x105
 1007a70:	eb000a42 	bl	100a380 <Xil_Assert>
 1007a74:	e3a03001 	mov	r3, #1
}
 1007a78:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 1007a7c:	e5853000 	str	r3, [r5]
}
 1007a80:	e8bd8070 	pop	{r4, r5, r6, pc}
		InstancePtr->MaxPinNum = (u32)174;
 1007a84:	e3a020ae 	mov	r2, #174	; 0xae
		InstancePtr->MaxBanks = (u8)6;
 1007a88:	e3a03006 	mov	r3, #6
		InstancePtr->MaxPinNum = (u32)174;
 1007a8c:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)6;
 1007a90:	e5c4301c 	strb	r3, [r4, #28]
 1007a94:	eaffffd4 	b	10079ec <XGpioPs_CfgInitialize+0x6c>
                if(InstancePtr->PmcGpio == (u32)FALSE)
 1007a98:	e5943020 	ldr	r3, [r4, #32]
 1007a9c:	e3530000 	cmp	r3, #0
                        InstancePtr->MaxPinNum = (u32)58;
 1007aa0:	03a0203a 	moveq	r2, #58	; 0x3a
                        InstancePtr->MaxBanks = (u8)4;
 1007aa4:	03a03004 	moveq	r3, #4
                        InstancePtr->MaxPinNum = (u32)116;
 1007aa8:	13a02074 	movne	r2, #116	; 0x74
                        InstancePtr->MaxBanks = (u8)5;
 1007aac:	13a03005 	movne	r3, #5
                        InstancePtr->MaxPinNum = (u32)116;
 1007ab0:	e5842018 	str	r2, [r4, #24]
                        InstancePtr->MaxBanks = (u8)5;
 1007ab4:	e5c4301c 	strb	r3, [r4, #28]
 1007ab8:	eaffffcb 	b	10079ec <XGpioPs_CfgInitialize+0x6c>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007abc:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007ac0:	e3a01066 	mov	r1, #102	; 0x66
 1007ac4:	e3400105 	movt	r0, #261	; 0x105
 1007ac8:	eb000a2c 	bl	100a380 <Xil_Assert>
 1007acc:	e3063780 	movw	r3, #26496	; 0x6780
 1007ad0:	e3a02001 	mov	r2, #1
 1007ad4:	e3403106 	movt	r3, #262	; 0x106
 1007ad8:	e5832000 	str	r2, [r3]
 1007adc:	eaffffde 	b	1007a5c <XGpioPs_CfgInitialize+0xdc>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1007ae0:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007ae4:	e3a01067 	mov	r1, #103	; 0x67
 1007ae8:	e3400105 	movt	r0, #261	; 0x105
 1007aec:	eb000a23 	bl	100a380 <Xil_Assert>
 1007af0:	e3a03001 	mov	r3, #1
 1007af4:	e5853000 	str	r3, [r5]
 1007af8:	eaffffd7 	b	1007a5c <XGpioPs_CfgInitialize+0xdc>

01007afc <XGpioPs_Read>:
* @note		This function is used for reading the state of all the GPIO pins
*		of specified bank.
*
*****************************************************************************/
u32 XGpioPs_Read(const XGpioPs *InstancePtr, u8 Bank)
{
 1007afc:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007b00:	e2506000 	subs	r6, r0, #0
 1007b04:	0a00001f 	beq	1007b88 <XGpioPs_Read+0x8c>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007b08:	e5962008 	ldr	r2, [r6, #8]
 1007b0c:	e3013111 	movw	r3, #4369	; 0x1111
 1007b10:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007b14:	e3065780 	movw	r5, #26496	; 0x6780
 1007b18:	e3405106 	movt	r5, #262	; 0x106
 1007b1c:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007b20:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007b24:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007b28:	1a000006 	bne	1007b48 <XGpioPs_Read+0x4c>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1007b2c:	e5d6301c 	ldrb	r3, [r6, #28]
 1007b30:	e1530001 	cmp	r3, r1
 1007b34:	9a00000b 	bls	1007b68 <XGpioPs_Read+0x6c>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007b38:	e5963004 	ldr	r3, [r6, #4]
 1007b3c:	e2811018 	add	r1, r1, #24
	return *(volatile u32 *) Addr;
 1007b40:	e7930101 	ldr	r0, [r3, r1, lsl #2]
 1007b44:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007b48:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007b4c:	e3a010e0 	mov	r1, #224	; 0xe0
 1007b50:	e3400105 	movt	r0, #261	; 0x105
 1007b54:	eb000a09 	bl	100a380 <Xil_Assert>
 1007b58:	e3a03001 	mov	r3, #1
 1007b5c:	e1a00004 	mov	r0, r4
 1007b60:	e5853000 	str	r3, [r5]
 1007b64:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1007b68:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007b6c:	e3a010e1 	mov	r1, #225	; 0xe1
 1007b70:	e3400105 	movt	r0, #261	; 0x105
 1007b74:	eb000a01 	bl	100a380 <Xil_Assert>
 1007b78:	e3a03001 	mov	r3, #1
 1007b7c:	e1a00004 	mov	r0, r4
 1007b80:	e5853000 	str	r3, [r5]
				 ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
				 XGPIOPS_DATA_RO_OFFSET);
}
 1007b84:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007b88:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007b8c:	e3a010df 	mov	r1, #223	; 0xdf
 1007b90:	e3400105 	movt	r0, #261	; 0x105
 1007b94:	eb0009f9 	bl	100a380 <Xil_Assert>
 1007b98:	e3063780 	movw	r3, #26496	; 0x6780
 1007b9c:	e3a02001 	mov	r2, #1
 1007ba0:	e3403106 	movt	r3, #262	; 0x106
 1007ba4:	e1a00006 	mov	r0, r6
 1007ba8:	e5832000 	str	r2, [r3]
 1007bac:	e8bd8070 	pop	{r4, r5, r6, pc}

01007bb0 <XGpioPs_Write>:
*		the bank. The previous state of the pins is not maintained.
*
*****************************************************************************/
void XGpioPs_Write(const XGpioPs *InstancePtr, u8 Bank, u32 Data)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1007bb0:	e3500000 	cmp	r0, #0
{
 1007bb4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1007bb8:	0a00001d 	beq	1007c34 <XGpioPs_Write+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007bbc:	e590c008 	ldr	ip, [r0, #8]
 1007bc0:	e3013111 	movw	r3, #4369	; 0x1111
 1007bc4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1007bc8:	e3064780 	movw	r4, #26496	; 0x6780
 1007bcc:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007bd0:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1007bd4:	e3a03000 	mov	r3, #0
 1007bd8:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007bdc:	1a000006 	bne	1007bfc <XGpioPs_Write+0x4c>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007be0:	e5d0301c 	ldrb	r3, [r0, #28]
 1007be4:	e1530001 	cmp	r3, r1
 1007be8:	9a00000a 	bls	1007c18 <XGpioPs_Write+0x68>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1007bec:	e5903004 	ldr	r3, [r0, #4]
 1007bf0:	e2811010 	add	r1, r1, #16
	*LocalAddr = Value;
 1007bf4:	e7832101 	str	r2, [r3, r1, lsl #2]
 1007bf8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007bfc:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007c00:	e3001127 	movw	r1, #295	; 0x127
 1007c04:	e3400105 	movt	r0, #261	; 0x105
 1007c08:	eb0009dc 	bl	100a380 <Xil_Assert>
 1007c0c:	e3a03001 	mov	r3, #1
 1007c10:	e5843000 	str	r3, [r4]
 1007c14:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007c18:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007c1c:	e3a01f4a 	mov	r1, #296	; 0x128
 1007c20:	e3400105 	movt	r0, #261	; 0x105
 1007c24:	eb0009d5 	bl	100a380 <Xil_Assert>
 1007c28:	e3a03001 	mov	r3, #1
 1007c2c:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
			  XGPIOPS_DATA_OFFSET, Data);
}
 1007c30:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007c34:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007c38:	e3001126 	movw	r1, #294	; 0x126
 1007c3c:	e3400105 	movt	r0, #261	; 0x105
 1007c40:	eb0009ce 	bl	100a380 <Xil_Assert>
 1007c44:	e3063780 	movw	r3, #26496	; 0x6780
 1007c48:	e3a02001 	mov	r2, #1
 1007c4c:	e3403106 	movt	r3, #262	; 0x106
 1007c50:	e5832000 	str	r2, [r3]
 1007c54:	e8bd8010 	pop	{r4, pc}

01007c58 <XGpioPs_SetDirection>:
*		not maintained.
*
*****************************************************************************/
void XGpioPs_SetDirection(const XGpioPs *InstancePtr, u8 Bank, u32 Direction)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1007c58:	e3500000 	cmp	r0, #0
{
 1007c5c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1007c60:	0a00001e 	beq	1007ce0 <XGpioPs_SetDirection+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007c64:	e590c008 	ldr	ip, [r0, #8]
 1007c68:	e3013111 	movw	r3, #4369	; 0x1111
 1007c6c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1007c70:	e3064780 	movw	r4, #26496	; 0x6780
 1007c74:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007c78:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1007c7c:	e3a03000 	mov	r3, #0
 1007c80:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007c84:	1a000007 	bne	1007ca8 <XGpioPs_SetDirection+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007c88:	e5d0301c 	ldrb	r3, [r0, #28]
 1007c8c:	e1530001 	cmp	r3, r1
 1007c90:	9a00000b 	bls	1007cc4 <XGpioPs_SetDirection+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1007c94:	e5900004 	ldr	r0, [r0, #4]
 1007c98:	e3a03f81 	mov	r3, #516	; 0x204
 1007c9c:	e0831301 	add	r1, r3, r1, lsl #6
 1007ca0:	e7812000 	str	r2, [r1, r0]
 1007ca4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007ca8:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007cac:	e3001186 	movw	r1, #390	; 0x186
 1007cb0:	e3400105 	movt	r0, #261	; 0x105
 1007cb4:	eb0009b1 	bl	100a380 <Xil_Assert>
 1007cb8:	e3a03001 	mov	r3, #1
 1007cbc:	e5843000 	str	r3, [r4]
 1007cc0:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007cc4:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007cc8:	e3001187 	movw	r1, #391	; 0x187
 1007ccc:	e3400105 	movt	r0, #261	; 0x105
 1007cd0:	eb0009aa 	bl	100a380 <Xil_Assert>
 1007cd4:	e3a03001 	mov	r3, #1
 1007cd8:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_DIRM_OFFSET, Direction);
}
 1007cdc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007ce0:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007ce4:	e3001185 	movw	r1, #389	; 0x185
 1007ce8:	e3400105 	movt	r0, #261	; 0x105
 1007cec:	eb0009a3 	bl	100a380 <Xil_Assert>
 1007cf0:	e3063780 	movw	r3, #26496	; 0x6780
 1007cf4:	e3a02001 	mov	r2, #1
 1007cf8:	e3403106 	movt	r3, #262	; 0x106
 1007cfc:	e5832000 	str	r2, [r3]
 1007d00:	e8bd8010 	pop	{r4, pc}

01007d04 <XGpioPs_GetDirection>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetDirection(const XGpioPs *InstancePtr, u8 Bank)
{
 1007d04:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007d08:	e2506000 	subs	r6, r0, #0
 1007d0c:	0a000020 	beq	1007d94 <XGpioPs_GetDirection+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007d10:	e5962008 	ldr	r2, [r6, #8]
 1007d14:	e3013111 	movw	r3, #4369	; 0x1111
 1007d18:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007d1c:	e3065780 	movw	r5, #26496	; 0x6780
 1007d20:	e3405106 	movt	r5, #262	; 0x106
 1007d24:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007d28:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007d2c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007d30:	1a000007 	bne	1007d54 <XGpioPs_GetDirection+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1007d34:	e5d6301c 	ldrb	r3, [r6, #28]
 1007d38:	e1530001 	cmp	r3, r1
 1007d3c:	9a00000c 	bls	1007d74 <XGpioPs_GetDirection+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007d40:	e5962004 	ldr	r2, [r6, #4]
 1007d44:	e3a03f81 	mov	r3, #516	; 0x204
 1007d48:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1007d4c:	e7910002 	ldr	r0, [r1, r2]
 1007d50:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007d54:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007d58:	e30011d5 	movw	r1, #469	; 0x1d5
 1007d5c:	e3400105 	movt	r0, #261	; 0x105
 1007d60:	eb000986 	bl	100a380 <Xil_Assert>
 1007d64:	e3a03001 	mov	r3, #1
 1007d68:	e1a00004 	mov	r0, r4
 1007d6c:	e5853000 	str	r3, [r5]
 1007d70:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1007d74:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007d78:	e30011d6 	movw	r1, #470	; 0x1d6
 1007d7c:	e3400105 	movt	r0, #261	; 0x105
 1007d80:	eb00097e 	bl	100a380 <Xil_Assert>
 1007d84:	e3a03001 	mov	r3, #1
 1007d88:	e1a00004 	mov	r0, r4
 1007d8c:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_DIRM_OFFSET);
}
 1007d90:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007d94:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007d98:	e3a01f75 	mov	r1, #468	; 0x1d4
 1007d9c:	e3400105 	movt	r0, #261	; 0x105
 1007da0:	eb000976 	bl	100a380 <Xil_Assert>
 1007da4:	e3063780 	movw	r3, #26496	; 0x6780
 1007da8:	e3a02001 	mov	r2, #1
 1007dac:	e3403106 	movt	r3, #262	; 0x106
 1007db0:	e1a00006 	mov	r0, r6
 1007db4:	e5832000 	str	r2, [r3]
 1007db8:	e8bd8070 	pop	{r4, r5, r6, pc}

01007dbc <XGpioPs_SetOutputEnable>:
*		Enables is not maintained.
*
*****************************************************************************/
void XGpioPs_SetOutputEnable(const XGpioPs *InstancePtr, u8 Bank, u32 OpEnable)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1007dbc:	e3500000 	cmp	r0, #0
{
 1007dc0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1007dc4:	0a00001e 	beq	1007e44 <XGpioPs_SetOutputEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007dc8:	e590c008 	ldr	ip, [r0, #8]
 1007dcc:	e3013111 	movw	r3, #4369	; 0x1111
 1007dd0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1007dd4:	e3064780 	movw	r4, #26496	; 0x6780
 1007dd8:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007ddc:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1007de0:	e3a03000 	mov	r3, #0
 1007de4:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007de8:	1a000007 	bne	1007e0c <XGpioPs_SetOutputEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007dec:	e5d0301c 	ldrb	r3, [r0, #28]
 1007df0:	e1530001 	cmp	r3, r1
 1007df4:	9a00000b 	bls	1007e28 <XGpioPs_SetOutputEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1007df8:	e5900004 	ldr	r0, [r0, #4]
 1007dfc:	e3a03f82 	mov	r3, #520	; 0x208
 1007e00:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1007e04:	e7812000 	str	r2, [r1, r0]
 1007e08:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007e0c:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007e10:	e3a01e22 	mov	r1, #544	; 0x220
 1007e14:	e3400105 	movt	r0, #261	; 0x105
 1007e18:	eb000958 	bl	100a380 <Xil_Assert>
 1007e1c:	e3a03001 	mov	r3, #1
 1007e20:	e5843000 	str	r3, [r4]
 1007e24:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007e28:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007e2c:	e3001221 	movw	r1, #545	; 0x221
 1007e30:	e3400105 	movt	r0, #261	; 0x105
 1007e34:	eb000951 	bl	100a380 <Xil_Assert>
 1007e38:	e3a03001 	mov	r3, #1
 1007e3c:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_OUTEN_OFFSET, OpEnable);
}
 1007e40:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007e44:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007e48:	e300121f 	movw	r1, #543	; 0x21f
 1007e4c:	e3400105 	movt	r0, #261	; 0x105
 1007e50:	eb00094a 	bl	100a380 <Xil_Assert>
 1007e54:	e3063780 	movw	r3, #26496	; 0x6780
 1007e58:	e3a02001 	mov	r2, #1
 1007e5c:	e3403106 	movt	r3, #262	; 0x106
 1007e60:	e5832000 	str	r2, [r3]
 1007e64:	e8bd8010 	pop	{r4, pc}

01007e68 <XGpioPs_GetOutputEnable>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetOutputEnable(const XGpioPs *InstancePtr, u8 Bank)
{
 1007e68:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007e6c:	e2506000 	subs	r6, r0, #0
 1007e70:	0a000020 	beq	1007ef8 <XGpioPs_GetOutputEnable+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007e74:	e5962008 	ldr	r2, [r6, #8]
 1007e78:	e3013111 	movw	r3, #4369	; 0x1111
 1007e7c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007e80:	e3065780 	movw	r5, #26496	; 0x6780
 1007e84:	e3405106 	movt	r5, #262	; 0x106
 1007e88:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007e8c:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007e90:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007e94:	1a000007 	bne	1007eb8 <XGpioPs_GetOutputEnable+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1007e98:	e5d6301c 	ldrb	r3, [r6, #28]
 1007e9c:	e1530001 	cmp	r3, r1
 1007ea0:	9a00000c 	bls	1007ed8 <XGpioPs_GetOutputEnable+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007ea4:	e5962004 	ldr	r2, [r6, #4]
 1007ea8:	e3a03f82 	mov	r3, #520	; 0x208
 1007eac:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1007eb0:	e7910002 	ldr	r0, [r1, r2]
 1007eb4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007eb8:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007ebc:	e3a01f9d 	mov	r1, #628	; 0x274
 1007ec0:	e3400105 	movt	r0, #261	; 0x105
 1007ec4:	eb00092d 	bl	100a380 <Xil_Assert>
 1007ec8:	e3a03001 	mov	r3, #1
 1007ecc:	e1a00004 	mov	r0, r4
 1007ed0:	e5853000 	str	r3, [r5]
 1007ed4:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1007ed8:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007edc:	e3001275 	movw	r1, #629	; 0x275
 1007ee0:	e3400105 	movt	r0, #261	; 0x105
 1007ee4:	eb000925 	bl	100a380 <Xil_Assert>
 1007ee8:	e3a03001 	mov	r3, #1
 1007eec:	e1a00004 	mov	r0, r4
 1007ef0:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_OUTEN_OFFSET);
}
 1007ef4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007ef8:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1007efc:	e3001273 	movw	r1, #627	; 0x273
 1007f00:	e3400105 	movt	r0, #261	; 0x105
 1007f04:	eb00091d 	bl	100a380 <Xil_Assert>
 1007f08:	e3063780 	movw	r3, #26496	; 0x6780
 1007f0c:	e3a02001 	mov	r2, #1
 1007f10:	e3403106 	movt	r3, #262	; 0x106
 1007f14:	e1a00006 	mov	r0, r6
 1007f18:	e5832000 	str	r2, [r3]
 1007f1c:	e8bd8070 	pop	{r4, r5, r6, pc}

01007f20 <XGpioPs_GetBankPin>:
#ifdef versal
void XGpioPs_GetBankPin(const XGpioPs *InstancePtr,u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#else
void XGpioPs_GetBankPin(u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#endif
{
 1007f20:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	u32 XGpioPsPinTable[6] = {0};
 1007f24:	e3a05000 	mov	r5, #0
{
 1007f28:	e24dd01c 	sub	sp, sp, #28
 1007f2c:	e1a04000 	mov	r4, r0
 1007f30:	e1a06001 	mov	r6, r1
 1007f34:	e1a07002 	mov	r7, r2
	u32 XGpioPsPinTable[6] = {0};
 1007f38:	e58d5004 	str	r5, [sp, #4]
 1007f3c:	e58d5000 	str	r5, [sp]
 1007f40:	e58d5008 	str	r5, [sp, #8]
 1007f44:	e58d500c 	str	r5, [sp, #12]
 1007f48:	e58d5010 	str	r5, [sp, #16]
 1007f4c:	e58d5014 	str	r5, [sp, #20]
#ifdef versal
        u8 i=(u8)0;
#endif
	u32 Platform = XGetPlatform_Info();
 1007f50:	eb000b8f 	bl	100ad94 <XGetPlatform_Info>

	if (Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1007f54:	e3500001 	cmp	r0, #1
 1007f58:	0a000022 	beq	1007fe8 <XGpioPs_GetBankPin+0xc8>
                }

        }
#endif
        else {
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 1007f5c:	e3a0201f 	mov	r2, #31
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 1007f60:	e3a03035 	mov	r3, #53	; 0x35
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */

		*BankNumber = 0U;
		while (*BankNumber < XGPIOPS_FOUR) {
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1007f64:	e354001f 	cmp	r4, #31
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 1007f68:	e58d2000 	str	r2, [sp]
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 1007f6c:	e58d3004 	str	r3, [sp, #4]
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
 1007f70:	e3a02055 	mov	r2, #85	; 0x55
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */
 1007f74:	e3a03075 	mov	r3, #117	; 0x75
 1007f78:	e1cd20f8 	strd	r2, [sp, #8]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1007f7c:	9a000034 	bls	1008054 <XGpioPs_GetBankPin+0x134>
 1007f80:	e3540035 	cmp	r4, #53	; 0x35
				break;
			}
			(*BankNumber)++;
 1007f84:	e3a03001 	mov	r3, #1
 1007f88:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1007f8c:	9a000013 	bls	1007fe0 <XGpioPs_GetBankPin+0xc0>
 1007f90:	e3540055 	cmp	r4, #85	; 0x55
			(*BankNumber)++;
 1007f94:	e3a03002 	mov	r3, #2
 1007f98:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1007f9c:	9a00000f 	bls	1007fe0 <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 1007fa0:	e3a03003 	mov	r3, #3
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1007fa4:	e3540075 	cmp	r4, #117	; 0x75
			(*BankNumber)++;
 1007fa8:	e5c63000 	strb	r3, [r6]
 1007fac:	83a03004 	movhi	r3, #4
 1007fb0:	85c63000 	strbhi	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1007fb4:	9a000009 	bls	1007fe0 <XGpioPs_GetBankPin+0xc0>
        }
#endif

        else {
		*PinNumberInBank = (u8)((u32)PinNumber %
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 1007fb8:	e28d2018 	add	r2, sp, #24
		*PinNumberInBank = (u8)((u32)PinNumber %
 1007fbc:	e1a00004 	mov	r0, r4
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 1007fc0:	e0823103 	add	r3, r2, r3, lsl #2
 1007fc4:	e513101c 	ldr	r1, [r3, #-28]	; 0xffffffe4
		*PinNumberInBank = (u8)((u32)PinNumber %
 1007fc8:	e2811001 	add	r1, r1, #1
 1007fcc:	fa000e56 	blx	100b92c <__aeabi_uidivmod>
 1007fd0:	e6ef4071 	uxtb	r4, r1
 1007fd4:	e5c74000 	strb	r4, [r7]
        }
}
 1007fd8:	e28dd01c 	add	sp, sp, #28
 1007fdc:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1007fe0:	e5d63000 	ldrb	r3, [r6]
 1007fe4:	eafffff3 	b	1007fb8 <XGpioPs_GetBankPin+0x98>
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1007fe8:	e3540019 	cmp	r4, #25
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 1007fec:	e3a01019 	mov	r1, #25
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 1007ff0:	e3a0304d 	mov	r3, #77	; 0x4d
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 1007ff4:	e3a02033 	mov	r2, #51	; 0x33
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 1007ff8:	e58d1000 	str	r1, [sp]
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 1007ffc:	e3a0c06d 	mov	ip, #109	; 0x6d
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 1008000:	e3a0108d 	mov	r1, #141	; 0x8d
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 1008004:	e58d3008 	str	r3, [sp, #8]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 1008008:	e3a030ad 	mov	r3, #173	; 0xad
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 100800c:	e58d1010 	str	r1, [sp, #16]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 1008010:	e58d3014 	str	r3, [sp, #20]
 1008014:	828d1008 	addhi	r1, sp, #8
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 1008018:	e58d2004 	str	r2, [sp, #4]
			(*BankNumber)++;
 100801c:	83a03002 	movhi	r3, #2
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 1008020:	e58dc00c 	str	ip, [sp, #12]
			(*BankNumber)++;
 1008024:	85c60000 	strbhi	r0, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1008028:	8a000001 	bhi	1008034 <XGpioPs_GetBankPin+0x114>
 100802c:	ea000008 	b	1008054 <XGpioPs_GetBankPin+0x134>
 1008030:	e4912004 	ldr	r2, [r1], #4
 1008034:	e1540002 	cmp	r4, r2
 1008038:	9affffe8 	bls	1007fe0 <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 100803c:	e5c63000 	strb	r3, [r6]
 1008040:	e2833001 	add	r3, r3, #1
		while (*BankNumber < XGPIOPS_SIX) {
 1008044:	e3530007 	cmp	r3, #7
 1008048:	1afffff8 	bne	1008030 <XGpioPs_GetBankPin+0x110>
 100804c:	e3a03006 	mov	r3, #6
 1008050:	eaffffd8 	b	1007fb8 <XGpioPs_GetBankPin+0x98>
		*BankNumber = 0U;
 1008054:	e5c65000 	strb	r5, [r6]
	if (*BankNumber == (u8)0) {
 1008058:	eaffffdd 	b	1007fd4 <XGpioPs_GetBankPin+0xb4>

0100805c <XGpioPs_ReadPin>:
{
 100805c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008060:	e2506000 	subs	r6, r0, #0
{
 1008064:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008068:	0a00002a 	beq	1008118 <XGpioPs_ReadPin+0xbc>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100806c:	e5962008 	ldr	r2, [r6, #8]
 1008070:	e3013111 	movw	r3, #4369	; 0x1111
 1008074:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008078:	e3065780 	movw	r5, #26496	; 0x6780
 100807c:	e3405106 	movt	r5, #262	; 0x106
 1008080:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008084:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008088:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100808c:	1a000018 	bne	10080f4 <XGpioPs_ReadPin+0x98>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1008090:	e5963018 	ldr	r3, [r6, #24]
 1008094:	e1530001 	cmp	r3, r1
 1008098:	9a00000c 	bls	10080d0 <XGpioPs_ReadPin+0x74>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 100809c:	e6ef0071 	uxtb	r0, r1
 10080a0:	e28d2007 	add	r2, sp, #7
 10080a4:	e28d1006 	add	r1, sp, #6
 10080a8:	ebffff9c 	bl	1007f20 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10080ac:	e5dd3006 	ldrb	r3, [sp, #6]
 10080b0:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 10080b4:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10080b8:	e2833018 	add	r3, r3, #24
 10080bc:	e7920103 	ldr	r0, [r2, r3, lsl #2]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 10080c0:	e1a04430 	lsr	r4, r0, r4
 10080c4:	e2040001 	and	r0, r4, #1
}
 10080c8:	e28dd008 	add	sp, sp, #8
 10080cc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10080d0:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 10080d4:	e3001106 	movw	r1, #262	; 0x106
 10080d8:	e3400105 	movt	r0, #261	; 0x105
 10080dc:	eb0008a7 	bl	100a380 <Xil_Assert>
 10080e0:	e3a03001 	mov	r3, #1
 10080e4:	e1a00004 	mov	r0, r4
 10080e8:	e5853000 	str	r3, [r5]
}
 10080ec:	e28dd008 	add	sp, sp, #8
 10080f0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10080f4:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 10080f8:	e3001105 	movw	r1, #261	; 0x105
 10080fc:	e3400105 	movt	r0, #261	; 0x105
 1008100:	eb00089e 	bl	100a380 <Xil_Assert>
 1008104:	e3a03001 	mov	r3, #1
 1008108:	e1a00004 	mov	r0, r4
 100810c:	e5853000 	str	r3, [r5]
}
 1008110:	e28dd008 	add	sp, sp, #8
 1008114:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008118:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 100811c:	e3a01f41 	mov	r1, #260	; 0x104
 1008120:	e3400105 	movt	r0, #261	; 0x105
 1008124:	eb000895 	bl	100a380 <Xil_Assert>
 1008128:	e3063780 	movw	r3, #26496	; 0x6780
 100812c:	e3a02001 	mov	r2, #1
 1008130:	e3403106 	movt	r3, #262	; 0x106
 1008134:	e1a00006 	mov	r0, r6
 1008138:	e5832000 	str	r2, [r3]
 100813c:	eaffffe1 	b	10080c8 <XGpioPs_ReadPin+0x6c>

01008140 <XGpioPs_WritePin>:
{
 1008140:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008144:	e2505000 	subs	r5, r0, #0
{
 1008148:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 100814c:	0a000032 	beq	100821c <XGpioPs_WritePin+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008150:	e5953008 	ldr	r3, [r5, #8]
 1008154:	e1a07002 	mov	r7, r2
 1008158:	e3012111 	movw	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100815c:	e3064780 	movw	r4, #26496	; 0x6780
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008160:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008164:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008168:	e1530002 	cmp	r3, r2
	Xil_AssertVoid(InstancePtr != NULL);
 100816c:	e3a06000 	mov	r6, #0
 1008170:	e5846000 	str	r6, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008174:	1a000020 	bne	10081fc <XGpioPs_WritePin+0xbc>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1008178:	e5953018 	ldr	r3, [r5, #24]
 100817c:	e1530001 	cmp	r3, r1
 1008180:	9a000015 	bls	10081dc <XGpioPs_WritePin+0x9c>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1008184:	e6ef0071 	uxtb	r0, r1
 1008188:	e28d2007 	add	r2, sp, #7
 100818c:	e28d1006 	add	r1, sp, #6
 1008190:	ebffff62 	bl	1007f20 <XGpioPs_GetBankPin>
	if (PinNumber > 15U) {
 1008194:	e5dd3007 	ldrb	r3, [sp, #7]
 1008198:	e353000f 	cmp	r3, #15
		PinNumber -= (u8)16;
 100819c:	82433010 	subhi	r3, r3, #16
		RegOffset = XGPIOPS_DATA_MSW_OFFSET;
 10081a0:	83a06004 	movhi	r6, #4
		PinNumber -= (u8)16;
 10081a4:	86ef3073 	uxtbhi	r3, r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10081a8:	e5952004 	ldr	r2, [r5, #4]
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 10081ac:	e3a01000 	mov	r1, #0
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10081b0:	e5dd0006 	ldrb	r0, [sp, #6]
	DataVar &= (u32)0x01;
 10081b4:	e2077001 	and	r7, r7, #1
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 10081b8:	e34f1fff 	movt	r1, #65535	; 0xffff
 10081bc:	e3a0c001 	mov	ip, #1
 10081c0:	e1811317 	orr	r1, r1, r7, lsl r3
 10081c4:	e2833010 	add	r3, r3, #16
 10081c8:	e1c1331c 	bic	r3, r1, ip, lsl r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10081cc:	e0822180 	add	r2, r2, r0, lsl #3
	*LocalAddr = Value;
 10081d0:	e7823006 	str	r3, [r2, r6]
}
 10081d4:	e28dd00c 	add	sp, sp, #12
 10081d8:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10081dc:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 10081e0:	e3001151 	movw	r1, #337	; 0x151
 10081e4:	e3400105 	movt	r0, #261	; 0x105
 10081e8:	eb000864 	bl	100a380 <Xil_Assert>
 10081ec:	e3a03001 	mov	r3, #1
 10081f0:	e5843000 	str	r3, [r4]
}
 10081f4:	e28dd00c 	add	sp, sp, #12
 10081f8:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10081fc:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008200:	e3a01e15 	mov	r1, #336	; 0x150
 1008204:	e3400105 	movt	r0, #261	; 0x105
 1008208:	eb00085c 	bl	100a380 <Xil_Assert>
 100820c:	e3a03001 	mov	r3, #1
 1008210:	e5843000 	str	r3, [r4]
}
 1008214:	e28dd00c 	add	sp, sp, #12
 1008218:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100821c:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008220:	e300114f 	movw	r1, #335	; 0x14f
 1008224:	e3400105 	movt	r0, #261	; 0x105
 1008228:	eb000854 	bl	100a380 <Xil_Assert>
 100822c:	e3063780 	movw	r3, #26496	; 0x6780
 1008230:	e3a02001 	mov	r2, #1
 1008234:	e3403106 	movt	r3, #262	; 0x106
 1008238:	e5832000 	str	r2, [r3]
 100823c:	eaffffec 	b	10081f4 <XGpioPs_WritePin+0xb4>

01008240 <XGpioPs_SetDirectionPin>:
{
 1008240:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008244:	e2505000 	subs	r5, r0, #0
{
 1008248:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 100824c:	0a00003b 	beq	1008340 <XGpioPs_SetDirectionPin+0x100>
 1008250:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008254:	e5952008 	ldr	r2, [r5, #8]
 1008258:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100825c:	e3064780 	movw	r4, #26496	; 0x6780
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008260:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008264:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008268:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 100826c:	e3a03000 	mov	r3, #0
 1008270:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008274:	1a000015 	bne	10082d0 <XGpioPs_SetDirectionPin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1008278:	e5953018 	ldr	r3, [r5, #24]
 100827c:	e1530001 	cmp	r3, r1
 1008280:	9a000026 	bls	1008320 <XGpioPs_SetDirectionPin+0xe0>
	Xil_AssertVoid(Direction <= (u32)1);
 1008284:	e3560001 	cmp	r6, #1
 1008288:	8a000018 	bhi	10082f0 <XGpioPs_SetDirectionPin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 100828c:	e6ef0071 	uxtb	r0, r1
 1008290:	e28d2007 	add	r2, sp, #7
 1008294:	e28d1006 	add	r1, sp, #6
 1008298:	ebffff20 	bl	1007f20 <XGpioPs_GetBankPin>
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 100829c:	e5dd2006 	ldrb	r2, [sp, #6]
 10082a0:	e3a03f81 	mov	r3, #516	; 0x204
 10082a4:	e5951004 	ldr	r1, [r5, #4]
	if (Direction!=(u32)0) { /*  Output Direction */
 10082a8:	e3560000 	cmp	r6, #0
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10082ac:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 10082b0:	e7932001 	ldr	r2, [r3, r1]
	if (Direction!=(u32)0) { /*  Output Direction */
 10082b4:	1a000015 	bne	1008310 <XGpioPs_SetDirectionPin+0xd0>
		DirModeReg &= ~ ((u32)1 << (u32)PinNumber);
 10082b8:	e5dd0007 	ldrb	r0, [sp, #7]
 10082bc:	e3a0c001 	mov	ip, #1
 10082c0:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 10082c4:	e7832001 	str	r2, [r3, r1]
}
 10082c8:	e28dd008 	add	sp, sp, #8
 10082cc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10082d0:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 10082d4:	e30011aa 	movw	r1, #426	; 0x1aa
 10082d8:	e3400105 	movt	r0, #261	; 0x105
 10082dc:	eb000827 	bl	100a380 <Xil_Assert>
 10082e0:	e3a03001 	mov	r3, #1
 10082e4:	e5843000 	str	r3, [r4]
}
 10082e8:	e28dd008 	add	sp, sp, #8
 10082ec:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Direction <= (u32)1);
 10082f0:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 10082f4:	e3a01f6b 	mov	r1, #428	; 0x1ac
 10082f8:	e3400105 	movt	r0, #261	; 0x105
 10082fc:	eb00081f 	bl	100a380 <Xil_Assert>
 1008300:	e3a03001 	mov	r3, #1
 1008304:	e5843000 	str	r3, [r4]
}
 1008308:	e28dd008 	add	sp, sp, #8
 100830c:	e8bd8070 	pop	{r4, r5, r6, pc}
		DirModeReg |= ((u32)1 << (u32)PinNumber);
 1008310:	e5dd0007 	ldrb	r0, [sp, #7]
 1008314:	e3a0c001 	mov	ip, #1
 1008318:	e182201c 	orr	r2, r2, ip, lsl r0
 100831c:	eaffffe8 	b	10082c4 <XGpioPs_SetDirectionPin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1008320:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008324:	e30011ab 	movw	r1, #427	; 0x1ab
 1008328:	e3400105 	movt	r0, #261	; 0x105
 100832c:	eb000813 	bl	100a380 <Xil_Assert>
 1008330:	e3a03001 	mov	r3, #1
 1008334:	e5843000 	str	r3, [r4]
}
 1008338:	e28dd008 	add	sp, sp, #8
 100833c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008340:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008344:	e30011a9 	movw	r1, #425	; 0x1a9
 1008348:	e3400105 	movt	r0, #261	; 0x105
 100834c:	eb00080b 	bl	100a380 <Xil_Assert>
 1008350:	e3063780 	movw	r3, #26496	; 0x6780
 1008354:	e3a02001 	mov	r2, #1
 1008358:	e3403106 	movt	r3, #262	; 0x106
 100835c:	e5832000 	str	r2, [r3]
 1008360:	eaffffe0 	b	10082e8 <XGpioPs_SetDirectionPin+0xa8>

01008364 <XGpioPs_GetDirectionPin>:
{
 1008364:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008368:	e2506000 	subs	r6, r0, #0
{
 100836c:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008370:	0a00002b 	beq	1008424 <XGpioPs_GetDirectionPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008374:	e5962008 	ldr	r2, [r6, #8]
 1008378:	e3013111 	movw	r3, #4369	; 0x1111
 100837c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008380:	e3065780 	movw	r5, #26496	; 0x6780
 1008384:	e3405106 	movt	r5, #262	; 0x106
 1008388:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100838c:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008390:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008394:	1a000019 	bne	1008400 <XGpioPs_GetDirectionPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1008398:	e5963018 	ldr	r3, [r6, #24]
 100839c:	e1530001 	cmp	r3, r1
 10083a0:	9a00000d 	bls	10083dc <XGpioPs_GetDirectionPin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10083a4:	e6ef0071 	uxtb	r0, r1
 10083a8:	e28d2007 	add	r2, sp, #7
 10083ac:	e28d1006 	add	r1, sp, #6
 10083b0:	ebfffeda 	bl	1007f20 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10083b4:	e5dd1006 	ldrb	r1, [sp, #6]
 10083b8:	e3a03f81 	mov	r3, #516	; 0x204
 10083bc:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 10083c0:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10083c4:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 10083c8:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 10083cc:	e1a04430 	lsr	r4, r0, r4
 10083d0:	e2040001 	and	r0, r4, #1
}
 10083d4:	e28dd008 	add	sp, sp, #8
 10083d8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10083dc:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 10083e0:	e3a01f7f 	mov	r1, #508	; 0x1fc
 10083e4:	e3400105 	movt	r0, #261	; 0x105
 10083e8:	eb0007e4 	bl	100a380 <Xil_Assert>
 10083ec:	e3a03001 	mov	r3, #1
 10083f0:	e1a00004 	mov	r0, r4
 10083f4:	e5853000 	str	r3, [r5]
}
 10083f8:	e28dd008 	add	sp, sp, #8
 10083fc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008400:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008404:	e30011fb 	movw	r1, #507	; 0x1fb
 1008408:	e3400105 	movt	r0, #261	; 0x105
 100840c:	eb0007db 	bl	100a380 <Xil_Assert>
 1008410:	e3a03001 	mov	r3, #1
 1008414:	e1a00004 	mov	r0, r4
 1008418:	e5853000 	str	r3, [r5]
}
 100841c:	e28dd008 	add	sp, sp, #8
 1008420:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008424:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008428:	e30011fa 	movw	r1, #506	; 0x1fa
 100842c:	e3400105 	movt	r0, #261	; 0x105
 1008430:	eb0007d2 	bl	100a380 <Xil_Assert>
 1008434:	e3063780 	movw	r3, #26496	; 0x6780
 1008438:	e3a02001 	mov	r2, #1
 100843c:	e3403106 	movt	r3, #262	; 0x106
 1008440:	e1a00006 	mov	r0, r6
 1008444:	e5832000 	str	r2, [r3]
 1008448:	eaffffe1 	b	10083d4 <XGpioPs_GetDirectionPin+0x70>

0100844c <XGpioPs_SetOutputEnablePin>:
{
 100844c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008450:	e2505000 	subs	r5, r0, #0
{
 1008454:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1008458:	0a00003b 	beq	100854c <XGpioPs_SetOutputEnablePin+0x100>
 100845c:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008460:	e5952008 	ldr	r2, [r5, #8]
 1008464:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008468:	e3064780 	movw	r4, #26496	; 0x6780
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100846c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008470:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008474:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1008478:	e3a03000 	mov	r3, #0
 100847c:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008480:	1a000015 	bne	10084dc <XGpioPs_SetOutputEnablePin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1008484:	e5953018 	ldr	r3, [r5, #24]
 1008488:	e1530001 	cmp	r3, r1
 100848c:	9a000026 	bls	100852c <XGpioPs_SetOutputEnablePin+0xe0>
	Xil_AssertVoid(OpEnable <= (u32)1);
 1008490:	e3560001 	cmp	r6, #1
 1008494:	8a000018 	bhi	10084fc <XGpioPs_SetOutputEnablePin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1008498:	e6ef0071 	uxtb	r0, r1
 100849c:	e28d2007 	add	r2, sp, #7
 10084a0:	e28d1006 	add	r1, sp, #6
 10084a4:	ebfffe9d 	bl	1007f20 <XGpioPs_GetBankPin>
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10084a8:	e5dd2006 	ldrb	r2, [sp, #6]
 10084ac:	e3a03f82 	mov	r3, #520	; 0x208
 10084b0:	e5951004 	ldr	r1, [r5, #4]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 10084b4:	e3560000 	cmp	r6, #0
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10084b8:	e0833302 	add	r3, r3, r2, lsl #6
 10084bc:	e7932001 	ldr	r2, [r3, r1]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 10084c0:	1a000015 	bne	100851c <XGpioPs_SetOutputEnablePin+0xd0>
		OpEnableReg &= ~ ((u32)1 << (u32)PinNumber);
 10084c4:	e5dd0007 	ldrb	r0, [sp, #7]
 10084c8:	e3a0c001 	mov	ip, #1
 10084cc:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 10084d0:	e7832001 	str	r2, [r3, r1]
}
 10084d4:	e28dd008 	add	sp, sp, #8
 10084d8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10084dc:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 10084e0:	e3a01f92 	mov	r1, #584	; 0x248
 10084e4:	e3400105 	movt	r0, #261	; 0x105
 10084e8:	eb0007a4 	bl	100a380 <Xil_Assert>
 10084ec:	e3a03001 	mov	r3, #1
 10084f0:	e5843000 	str	r3, [r4]
}
 10084f4:	e28dd008 	add	sp, sp, #8
 10084f8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(OpEnable <= (u32)1);
 10084fc:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008500:	e300124a 	movw	r1, #586	; 0x24a
 1008504:	e3400105 	movt	r0, #261	; 0x105
 1008508:	eb00079c 	bl	100a380 <Xil_Assert>
 100850c:	e3a03001 	mov	r3, #1
 1008510:	e5843000 	str	r3, [r4]
}
 1008514:	e28dd008 	add	sp, sp, #8
 1008518:	e8bd8070 	pop	{r4, r5, r6, pc}
		OpEnableReg |= ((u32)1 << (u32)PinNumber);
 100851c:	e5dd0007 	ldrb	r0, [sp, #7]
 1008520:	e3a0c001 	mov	ip, #1
 1008524:	e182201c 	orr	r2, r2, ip, lsl r0
 1008528:	eaffffe8 	b	10084d0 <XGpioPs_SetOutputEnablePin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 100852c:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008530:	e3001249 	movw	r1, #585	; 0x249
 1008534:	e3400105 	movt	r0, #261	; 0x105
 1008538:	eb000790 	bl	100a380 <Xil_Assert>
 100853c:	e3a03001 	mov	r3, #1
 1008540:	e5843000 	str	r3, [r4]
}
 1008544:	e28dd008 	add	sp, sp, #8
 1008548:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100854c:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008550:	e3001247 	movw	r1, #583	; 0x247
 1008554:	e3400105 	movt	r0, #261	; 0x105
 1008558:	eb000788 	bl	100a380 <Xil_Assert>
 100855c:	e3063780 	movw	r3, #26496	; 0x6780
 1008560:	e3a02001 	mov	r2, #1
 1008564:	e3403106 	movt	r3, #262	; 0x106
 1008568:	e5832000 	str	r2, [r3]
 100856c:	eaffffe0 	b	10084f4 <XGpioPs_SetOutputEnablePin+0xa8>

01008570 <XGpioPs_GetOutputEnablePin>:
{
 1008570:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008574:	e2506000 	subs	r6, r0, #0
{
 1008578:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 100857c:	0a00002b 	beq	1008630 <XGpioPs_GetOutputEnablePin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008580:	e5962008 	ldr	r2, [r6, #8]
 1008584:	e3013111 	movw	r3, #4369	; 0x1111
 1008588:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100858c:	e3065780 	movw	r5, #26496	; 0x6780
 1008590:	e3405106 	movt	r5, #262	; 0x106
 1008594:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008598:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100859c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10085a0:	1a000019 	bne	100860c <XGpioPs_GetOutputEnablePin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10085a4:	e5963018 	ldr	r3, [r6, #24]
 10085a8:	e1530001 	cmp	r3, r1
 10085ac:	9a00000d 	bls	10085e8 <XGpioPs_GetOutputEnablePin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10085b0:	e6ef0071 	uxtb	r0, r1
 10085b4:	e28d2007 	add	r2, sp, #7
 10085b8:	e28d1006 	add	r1, sp, #6
 10085bc:	ebfffe57 	bl	1007f20 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10085c0:	e5dd1006 	ldrb	r1, [sp, #6]
 10085c4:	e3a03f82 	mov	r3, #520	; 0x208
 10085c8:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 10085cc:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10085d0:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 10085d4:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 10085d8:	e1a04430 	lsr	r4, r0, r4
 10085dc:	e2040001 	and	r0, r4, #1
}
 10085e0:	e28dd008 	add	sp, sp, #8
 10085e4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10085e8:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 10085ec:	e300129b 	movw	r1, #667	; 0x29b
 10085f0:	e3400105 	movt	r0, #261	; 0x105
 10085f4:	eb000761 	bl	100a380 <Xil_Assert>
 10085f8:	e3a03001 	mov	r3, #1
 10085fc:	e1a00004 	mov	r0, r4
 1008600:	e5853000 	str	r3, [r5]
}
 1008604:	e28dd008 	add	sp, sp, #8
 1008608:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100860c:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008610:	e300129a 	movw	r1, #666	; 0x29a
 1008614:	e3400105 	movt	r0, #261	; 0x105
 1008618:	eb000758 	bl	100a380 <Xil_Assert>
 100861c:	e3a03001 	mov	r3, #1
 1008620:	e1a00004 	mov	r0, r4
 1008624:	e5853000 	str	r3, [r5]
}
 1008628:	e28dd008 	add	sp, sp, #8
 100862c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008630:	e3050f0c 	movw	r0, #24332	; 0x5f0c
 1008634:	e3001299 	movw	r1, #665	; 0x299
 1008638:	e3400105 	movt	r0, #261	; 0x105
 100863c:	eb00074f 	bl	100a380 <Xil_Assert>
 1008640:	e3063780 	movw	r3, #26496	; 0x6780
 1008644:	e3a02001 	mov	r2, #1
 1008648:	e3403106 	movt	r3, #262	; 0x106
 100864c:	e1a00006 	mov	r0, r6
 1008650:	e5832000 	str	r2, [r3]
 1008654:	eaffffe1 	b	10085e0 <XGpioPs_GetOutputEnablePin+0x70>

01008658 <XGpioPs_LookupConfig>:
{
	XGpioPs_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_XGPIOPS_NUM_INSTANCES; Index++) {
		if (XGpioPs_ConfigTable[Index].DeviceId == DeviceId) {
 1008658:	e3063170 	movw	r3, #24944	; 0x6170
 100865c:	e3403105 	movt	r3, #261	; 0x105
 1008660:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XGpioPs_Config *)CfgPtr;
}
 1008664:	e1520000 	cmp	r2, r0
 1008668:	01a00003 	moveq	r0, r3
 100866c:	13a00000 	movne	r0, #0
 1008670:	e12fff1e 	bx	lr

01008674 <XGpioPs_IntrEnable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1008674:	e3500000 	cmp	r0, #0
{
 1008678:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100867c:	0a00001e 	beq	10086fc <XGpioPs_IntrEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008680:	e590c008 	ldr	ip, [r0, #8]
 1008684:	e3013111 	movw	r3, #4369	; 0x1111
 1008688:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100868c:	e3064780 	movw	r4, #26496	; 0x6780
 1008690:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008694:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1008698:	e3a03000 	mov	r3, #0
 100869c:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10086a0:	1a000007 	bne	10086c4 <XGpioPs_IntrEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10086a4:	e5d0301c 	ldrb	r3, [r0, #28]
 10086a8:	e1530001 	cmp	r3, r1
 10086ac:	9a00000b 	bls	10086e0 <XGpioPs_IntrEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10086b0:	e5900004 	ldr	r0, [r0, #4]
 10086b4:	e3a03e21 	mov	r3, #528	; 0x210
 10086b8:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 10086bc:	e7812000 	str	r2, [r1, r0]
 10086c0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10086c4:	e3050f18 	movw	r0, #24344	; 0x5f18
 10086c8:	e3a01063 	mov	r1, #99	; 0x63
 10086cc:	e3400105 	movt	r0, #261	; 0x105
 10086d0:	eb00072a 	bl	100a380 <Xil_Assert>
 10086d4:	e3a03001 	mov	r3, #1
 10086d8:	e5843000 	str	r3, [r4]
 10086dc:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10086e0:	e3050f18 	movw	r0, #24344	; 0x5f18
 10086e4:	e3a01064 	mov	r1, #100	; 0x64
 10086e8:	e3400105 	movt	r0, #261	; 0x105
 10086ec:	eb000723 	bl	100a380 <Xil_Assert>
 10086f0:	e3a03001 	mov	r3, #1
 10086f4:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, Mask);
}
 10086f8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10086fc:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008700:	e3a01062 	mov	r1, #98	; 0x62
 1008704:	e3400105 	movt	r0, #261	; 0x105
 1008708:	eb00071c 	bl	100a380 <Xil_Assert>
 100870c:	e3063780 	movw	r3, #26496	; 0x6780
 1008710:	e3a02001 	mov	r2, #1
 1008714:	e3403106 	movt	r3, #262	; 0x106
 1008718:	e5832000 	str	r2, [r3]
 100871c:	e8bd8010 	pop	{r4, pc}

01008720 <XGpioPs_IntrEnablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1008720:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 1008724:	e2505000 	subs	r5, r0, #0
{
 1008728:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 100872c:	0a000029 	beq	10087d8 <XGpioPs_IntrEnablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008730:	e5950008 	ldr	r0, [r5, #8]
 1008734:	e3013111 	movw	r3, #4369	; 0x1111
 1008738:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100873c:	e3064780 	movw	r4, #26496	; 0x6780
 1008740:	e3404106 	movt	r4, #262	; 0x106
 1008744:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008748:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 100874c:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008750:	1a000018 	bne	10087b8 <XGpioPs_IntrEnablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1008754:	e5953018 	ldr	r3, [r5, #24]
 1008758:	e1530001 	cmp	r3, r1
 100875c:	9a00000d 	bls	1008798 <XGpioPs_IntrEnablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1008760:	e6ef0071 	uxtb	r0, r1
 1008764:	e28d2007 	add	r2, sp, #7
 1008768:	e28d1006 	add	r1, sp, #6
 100876c:	ebfffdeb 	bl	1007f20 <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 1008770:	e5ddc007 	ldrb	ip, [sp, #7]
 1008774:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008778:	e5dd0006 	ldrb	r0, [sp, #6]
 100877c:	e3a03e21 	mov	r3, #528	; 0x210
 1008780:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 1008784:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008788:	e0833300 	add	r3, r3, r0, lsl #6
 100878c:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, IntrReg);
}
 1008790:	e28dd00c 	add	sp, sp, #12
 1008794:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1008798:	e3050f18 	movw	r0, #24344	; 0x5f18
 100879c:	e3a01088 	mov	r1, #136	; 0x88
 10087a0:	e3400105 	movt	r0, #261	; 0x105
 10087a4:	eb0006f5 	bl	100a380 <Xil_Assert>
 10087a8:	e3a03001 	mov	r3, #1
 10087ac:	e5843000 	str	r3, [r4]
}
 10087b0:	e28dd00c 	add	sp, sp, #12
 10087b4:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10087b8:	e3050f18 	movw	r0, #24344	; 0x5f18
 10087bc:	e3a01087 	mov	r1, #135	; 0x87
 10087c0:	e3400105 	movt	r0, #261	; 0x105
 10087c4:	eb0006ed 	bl	100a380 <Xil_Assert>
 10087c8:	e3a03001 	mov	r3, #1
 10087cc:	e5843000 	str	r3, [r4]
}
 10087d0:	e28dd00c 	add	sp, sp, #12
 10087d4:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10087d8:	e3050f18 	movw	r0, #24344	; 0x5f18
 10087dc:	e3a01086 	mov	r1, #134	; 0x86
 10087e0:	e3400105 	movt	r0, #261	; 0x105
 10087e4:	eb0006e5 	bl	100a380 <Xil_Assert>
 10087e8:	e3063780 	movw	r3, #26496	; 0x6780
 10087ec:	e3a02001 	mov	r2, #1
 10087f0:	e3403106 	movt	r3, #262	; 0x106
 10087f4:	e5832000 	str	r2, [r3]
 10087f8:	eaffffe4 	b	1008790 <XGpioPs_IntrEnablePin+0x70>

010087fc <XGpioPs_IntrDisable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 10087fc:	e3500000 	cmp	r0, #0
{
 1008800:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008804:	0a00001e 	beq	1008884 <XGpioPs_IntrDisable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008808:	e590c008 	ldr	ip, [r0, #8]
 100880c:	e3013111 	movw	r3, #4369	; 0x1111
 1008810:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008814:	e3064780 	movw	r4, #26496	; 0x6780
 1008818:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100881c:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1008820:	e3a03000 	mov	r3, #0
 1008824:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008828:	1a000007 	bne	100884c <XGpioPs_IntrDisable+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 100882c:	e5d0301c 	ldrb	r3, [r0, #28]
 1008830:	e1530001 	cmp	r3, r1
 1008834:	9a00000b 	bls	1008868 <XGpioPs_IntrDisable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008838:	e5900004 	ldr	r0, [r0, #4]
 100883c:	e3a03f85 	mov	r3, #532	; 0x214
 1008840:	e0831301 	add	r1, r3, r1, lsl #6
 1008844:	e7812000 	str	r2, [r1, r0]
 1008848:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100884c:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008850:	e3a010ac 	mov	r1, #172	; 0xac
 1008854:	e3400105 	movt	r0, #261	; 0x105
 1008858:	eb0006c8 	bl	100a380 <Xil_Assert>
 100885c:	e3a03001 	mov	r3, #1
 1008860:	e5843000 	str	r3, [r4]
 1008864:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1008868:	e3050f18 	movw	r0, #24344	; 0x5f18
 100886c:	e3a010ad 	mov	r1, #173	; 0xad
 1008870:	e3400105 	movt	r0, #261	; 0x105
 1008874:	eb0006c1 	bl	100a380 <Xil_Assert>
 1008878:	e3a03001 	mov	r3, #1
 100887c:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, Mask);
}
 1008880:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008884:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008888:	e3a010ab 	mov	r1, #171	; 0xab
 100888c:	e3400105 	movt	r0, #261	; 0x105
 1008890:	eb0006ba 	bl	100a380 <Xil_Assert>
 1008894:	e3063780 	movw	r3, #26496	; 0x6780
 1008898:	e3a02001 	mov	r2, #1
 100889c:	e3403106 	movt	r3, #262	; 0x106
 10088a0:	e5832000 	str	r2, [r3]
 10088a4:	e8bd8010 	pop	{r4, pc}

010088a8 <XGpioPs_IntrDisablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 10088a8:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 10088ac:	e2505000 	subs	r5, r0, #0
{
 10088b0:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 10088b4:	0a000029 	beq	1008960 <XGpioPs_IntrDisablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10088b8:	e5950008 	ldr	r0, [r5, #8]
 10088bc:	e3013111 	movw	r3, #4369	; 0x1111
 10088c0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10088c4:	e3064780 	movw	r4, #26496	; 0x6780
 10088c8:	e3404106 	movt	r4, #262	; 0x106
 10088cc:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10088d0:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10088d4:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10088d8:	1a000018 	bne	1008940 <XGpioPs_IntrDisablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10088dc:	e5953018 	ldr	r3, [r5, #24]
 10088e0:	e1530001 	cmp	r3, r1
 10088e4:	9a00000d 	bls	1008920 <XGpioPs_IntrDisablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10088e8:	e6ef0071 	uxtb	r0, r1
 10088ec:	e28d2007 	add	r2, sp, #7
 10088f0:	e28d1006 	add	r1, sp, #6
 10088f4:	ebfffd89 	bl	1007f20 <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 10088f8:	e5ddc007 	ldrb	ip, [sp, #7]
 10088fc:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008900:	e5dd0006 	ldrb	r0, [sp, #6]
 1008904:	e3a03f85 	mov	r3, #532	; 0x214
 1008908:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 100890c:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008910:	e0833300 	add	r3, r3, r0, lsl #6
 1008914:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, IntrReg);
}
 1008918:	e28dd00c 	add	sp, sp, #12
 100891c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1008920:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008924:	e3a010d1 	mov	r1, #209	; 0xd1
 1008928:	e3400105 	movt	r0, #261	; 0x105
 100892c:	eb000693 	bl	100a380 <Xil_Assert>
 1008930:	e3a03001 	mov	r3, #1
 1008934:	e5843000 	str	r3, [r4]
}
 1008938:	e28dd00c 	add	sp, sp, #12
 100893c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008940:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008944:	e3a010d0 	mov	r1, #208	; 0xd0
 1008948:	e3400105 	movt	r0, #261	; 0x105
 100894c:	eb00068b 	bl	100a380 <Xil_Assert>
 1008950:	e3a03001 	mov	r3, #1
 1008954:	e5843000 	str	r3, [r4]
}
 1008958:	e28dd00c 	add	sp, sp, #12
 100895c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008960:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008964:	e3a010cf 	mov	r1, #207	; 0xcf
 1008968:	e3400105 	movt	r0, #261	; 0x105
 100896c:	eb000683 	bl	100a380 <Xil_Assert>
 1008970:	e3063780 	movw	r3, #26496	; 0x6780
 1008974:	e3a02001 	mov	r2, #1
 1008978:	e3403106 	movt	r3, #262	; 0x106
 100897c:	e5832000 	str	r2, [r3]
 1008980:	eaffffe4 	b	1008918 <XGpioPs_IntrDisablePin+0x70>

01008984 <XGpioPs_IntrGetEnabled>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabled(const XGpioPs *InstancePtr, u8 Bank)
{
 1008984:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrMask;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1008988:	e2506000 	subs	r6, r0, #0
 100898c:	0a000021 	beq	1008a18 <XGpioPs_IntrGetEnabled+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008990:	e5962008 	ldr	r2, [r6, #8]
 1008994:	e3013111 	movw	r3, #4369	; 0x1111
 1008998:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100899c:	e3065780 	movw	r5, #26496	; 0x6780
 10089a0:	e3405106 	movt	r5, #262	; 0x106
 10089a4:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10089a8:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10089ac:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10089b0:	1a000008 	bne	10089d8 <XGpioPs_IntrGetEnabled+0x54>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10089b4:	e5d6301c 	ldrb	r3, [r6, #28]
 10089b8:	e1530001 	cmp	r3, r1
 10089bc:	9a00000d 	bls	10089f8 <XGpioPs_IntrGetEnabled+0x74>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	IntrMask = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10089c0:	e5962004 	ldr	r2, [r6, #4]
 10089c4:	e3a03f83 	mov	r3, #524	; 0x20c
 10089c8:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 10089cc:	e7914002 	ldr	r4, [r1, r2]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);
	return (~IntrMask);
 10089d0:	e1e00004 	mvn	r0, r4
 10089d4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10089d8:	e3050f18 	movw	r0, #24344	; 0x5f18
 10089dc:	e3a010f6 	mov	r1, #246	; 0xf6
 10089e0:	e3400105 	movt	r0, #261	; 0x105
 10089e4:	eb000665 	bl	100a380 <Xil_Assert>
 10089e8:	e3a03001 	mov	r3, #1
 10089ec:	e1a00004 	mov	r0, r4
 10089f0:	e5853000 	str	r3, [r5]
 10089f4:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10089f8:	e3050f18 	movw	r0, #24344	; 0x5f18
 10089fc:	e3a010f7 	mov	r1, #247	; 0xf7
 1008a00:	e3400105 	movt	r0, #261	; 0x105
 1008a04:	eb00065d 	bl	100a380 <Xil_Assert>
 1008a08:	e3a03001 	mov	r3, #1
 1008a0c:	e1a00004 	mov	r0, r4
 1008a10:	e5853000 	str	r3, [r5]
}
 1008a14:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008a18:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008a1c:	e3a010f5 	mov	r1, #245	; 0xf5
 1008a20:	e3400105 	movt	r0, #261	; 0x105
 1008a24:	eb000655 	bl	100a380 <Xil_Assert>
 1008a28:	e3063780 	movw	r3, #26496	; 0x6780
 1008a2c:	e3a02001 	mov	r2, #1
 1008a30:	e3403106 	movt	r3, #262	; 0x106
 1008a34:	e1a00006 	mov	r0, r6
 1008a38:	e5832000 	str	r2, [r3]
 1008a3c:	e8bd8070 	pop	{r4, r5, r6, pc}

01008a40 <XGpioPs_IntrGetEnabledPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabledPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1008a40:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1008a44:	e2506000 	subs	r6, r0, #0
{
 1008a48:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008a4c:	0a00002b 	beq	1008b00 <XGpioPs_IntrGetEnabledPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008a50:	e5962008 	ldr	r2, [r6, #8]
 1008a54:	e3013111 	movw	r3, #4369	; 0x1111
 1008a58:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008a5c:	e3065780 	movw	r5, #26496	; 0x6780
 1008a60:	e3405106 	movt	r5, #262	; 0x106
 1008a64:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008a68:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008a6c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008a70:	1a000019 	bne	1008adc <XGpioPs_IntrGetEnabledPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1008a74:	e5963018 	ldr	r3, [r6, #24]
 1008a78:	e1530001 	cmp	r3, r1
 1008a7c:	9a00000d 	bls	1008ab8 <XGpioPs_IntrGetEnabledPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1008a80:	e6ef0071 	uxtb	r0, r1
 1008a84:	e28d2007 	add	r2, sp, #7
 1008a88:	e28d1006 	add	r1, sp, #6
 1008a8c:	ebfffd23 	bl	1007f20 <XGpioPs_GetBankPin>
#endif

	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008a90:	e5dd1006 	ldrb	r1, [sp, #6]
 1008a94:	e3a03f83 	mov	r3, #524	; 0x20c
 1008a98:	e5962004 	ldr	r2, [r6, #4]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 1008a9c:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008aa0:	e0833301 	add	r3, r3, r1, lsl #6
 1008aa4:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 1008aa8:	e1e04430 	mvn	r4, r0, lsr r4
 1008aac:	e2040001 	and	r0, r4, #1
}
 1008ab0:	e28dd008 	add	sp, sp, #8
 1008ab4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1008ab8:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008abc:	e300111f 	movw	r1, #287	; 0x11f
 1008ac0:	e3400105 	movt	r0, #261	; 0x105
 1008ac4:	eb00062d 	bl	100a380 <Xil_Assert>
 1008ac8:	e3a03001 	mov	r3, #1
 1008acc:	e1a00004 	mov	r0, r4
 1008ad0:	e5853000 	str	r3, [r5]
}
 1008ad4:	e28dd008 	add	sp, sp, #8
 1008ad8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008adc:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008ae0:	e300111e 	movw	r1, #286	; 0x11e
 1008ae4:	e3400105 	movt	r0, #261	; 0x105
 1008ae8:	eb000624 	bl	100a380 <Xil_Assert>
 1008aec:	e3a03001 	mov	r3, #1
 1008af0:	e1a00004 	mov	r0, r4
 1008af4:	e5853000 	str	r3, [r5]
}
 1008af8:	e28dd008 	add	sp, sp, #8
 1008afc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008b00:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008b04:	e300111d 	movw	r1, #285	; 0x11d
 1008b08:	e3400105 	movt	r0, #261	; 0x105
 1008b0c:	eb00061b 	bl	100a380 <Xil_Assert>
 1008b10:	e3063780 	movw	r3, #26496	; 0x6780
 1008b14:	e3a02001 	mov	r2, #1
 1008b18:	e3403106 	movt	r3, #262	; 0x106
 1008b1c:	e1a00006 	mov	r0, r6
 1008b20:	e5832000 	str	r2, [r3]
 1008b24:	eaffffe1 	b	1008ab0 <XGpioPs_IntrGetEnabledPin+0x70>

01008b28 <XGpioPs_IntrGetStatus>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatus(const XGpioPs *InstancePtr, u8 Bank)
{
 1008b28:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008b2c:	e2506000 	subs	r6, r0, #0
 1008b30:	0a000020 	beq	1008bb8 <XGpioPs_IntrGetStatus+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008b34:	e5962008 	ldr	r2, [r6, #8]
 1008b38:	e3013111 	movw	r3, #4369	; 0x1111
 1008b3c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008b40:	e3065780 	movw	r5, #26496	; 0x6780
 1008b44:	e3405106 	movt	r5, #262	; 0x106
 1008b48:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008b4c:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008b50:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008b54:	1a000007 	bne	1008b78 <XGpioPs_IntrGetStatus+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1008b58:	e5d6301c 	ldrb	r3, [r6, #28]
 1008b5c:	e1530001 	cmp	r3, r1
 1008b60:	9a00000c 	bls	1008b98 <XGpioPs_IntrGetStatus+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008b64:	e5962004 	ldr	r2, [r6, #4]
 1008b68:	e3a03f86 	mov	r3, #536	; 0x218
 1008b6c:	e0831301 	add	r1, r3, r1, lsl #6
 1008b70:	e7910002 	ldr	r0, [r1, r2]
 1008b74:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008b78:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008b7c:	e3a01d05 	mov	r1, #320	; 0x140
 1008b80:	e3400105 	movt	r0, #261	; 0x105
 1008b84:	eb0005fd 	bl	100a380 <Xil_Assert>
 1008b88:	e3a03001 	mov	r3, #1
 1008b8c:	e1a00004 	mov	r0, r4
 1008b90:	e5853000 	str	r3, [r5]
 1008b94:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1008b98:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008b9c:	e3001141 	movw	r1, #321	; 0x141
 1008ba0:	e3400105 	movt	r0, #261	; 0x105
 1008ba4:	eb0005f5 	bl	100a380 <Xil_Assert>
 1008ba8:	e3a03001 	mov	r3, #1
 1008bac:	e1a00004 	mov	r0, r4
 1008bb0:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_INTSTS_OFFSET);
}
 1008bb4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008bb8:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008bbc:	e300113f 	movw	r1, #319	; 0x13f
 1008bc0:	e3400105 	movt	r0, #261	; 0x105
 1008bc4:	eb0005ed 	bl	100a380 <Xil_Assert>
 1008bc8:	e3063780 	movw	r3, #26496	; 0x6780
 1008bcc:	e3a02001 	mov	r2, #1
 1008bd0:	e3403106 	movt	r3, #262	; 0x106
 1008bd4:	e1a00006 	mov	r0, r6
 1008bd8:	e5832000 	str	r2, [r3]
 1008bdc:	e8bd8070 	pop	{r4, r5, r6, pc}

01008be0 <XGpioPs_IntrGetStatusPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatusPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1008be0:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1008be4:	e2506000 	subs	r6, r0, #0
{
 1008be8:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008bec:	0a00002b 	beq	1008ca0 <XGpioPs_IntrGetStatusPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008bf0:	e5962008 	ldr	r2, [r6, #8]
 1008bf4:	e3013111 	movw	r3, #4369	; 0x1111
 1008bf8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008bfc:	e3065780 	movw	r5, #26496	; 0x6780
 1008c00:	e3405106 	movt	r5, #262	; 0x106
 1008c04:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008c08:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008c0c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008c10:	1a000019 	bne	1008c7c <XGpioPs_IntrGetStatusPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1008c14:	e5963018 	ldr	r3, [r6, #24]
 1008c18:	e1530001 	cmp	r3, r1
 1008c1c:	9a00000d 	bls	1008c58 <XGpioPs_IntrGetStatusPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1008c20:	e6ef0071 	uxtb	r0, r1
 1008c24:	e28d2007 	add	r2, sp, #7
 1008c28:	e28d1006 	add	r1, sp, #6
 1008c2c:	ebfffcbb 	bl	1007f20 <XGpioPs_GetBankPin>
#endif

	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008c30:	e5dd1006 	ldrb	r1, [sp, #6]
 1008c34:	e3a03f86 	mov	r3, #536	; 0x218
 1008c38:	e5962004 	ldr	r2, [r6, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 1008c3c:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008c40:	e0833301 	add	r3, r3, r1, lsl #6
 1008c44:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 1008c48:	e1a04430 	lsr	r4, r0, r4
 1008c4c:	e2040001 	and	r0, r4, #1
}
 1008c50:	e28dd008 	add	sp, sp, #8
 1008c54:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1008c58:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008c5c:	e3a01f5a 	mov	r1, #360	; 0x168
 1008c60:	e3400105 	movt	r0, #261	; 0x105
 1008c64:	eb0005c5 	bl	100a380 <Xil_Assert>
 1008c68:	e3a03001 	mov	r3, #1
 1008c6c:	e1a00004 	mov	r0, r4
 1008c70:	e5853000 	str	r3, [r5]
}
 1008c74:	e28dd008 	add	sp, sp, #8
 1008c78:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008c7c:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008c80:	e3001167 	movw	r1, #359	; 0x167
 1008c84:	e3400105 	movt	r0, #261	; 0x105
 1008c88:	eb0005bc 	bl	100a380 <Xil_Assert>
 1008c8c:	e3a03001 	mov	r3, #1
 1008c90:	e1a00004 	mov	r0, r4
 1008c94:	e5853000 	str	r3, [r5]
}
 1008c98:	e28dd008 	add	sp, sp, #8
 1008c9c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008ca0:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008ca4:	e3001166 	movw	r1, #358	; 0x166
 1008ca8:	e3400105 	movt	r0, #261	; 0x105
 1008cac:	eb0005b3 	bl	100a380 <Xil_Assert>
 1008cb0:	e3063780 	movw	r3, #26496	; 0x6780
 1008cb4:	e3a02001 	mov	r2, #1
 1008cb8:	e3403106 	movt	r3, #262	; 0x106
 1008cbc:	e1a00006 	mov	r0, r6
 1008cc0:	e5832000 	str	r2, [r3]
 1008cc4:	eaffffe1 	b	1008c50 <XGpioPs_IntrGetStatusPin+0x70>

01008cc8 <XGpioPs_IntrClear>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClear(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1008cc8:	e3500000 	cmp	r0, #0
{
 1008ccc:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008cd0:	0a00001e 	beq	1008d50 <XGpioPs_IntrClear+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008cd4:	e590c008 	ldr	ip, [r0, #8]
 1008cd8:	e3013111 	movw	r3, #4369	; 0x1111
 1008cdc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008ce0:	e3064780 	movw	r4, #26496	; 0x6780
 1008ce4:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008ce8:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1008cec:	e3a03000 	mov	r3, #0
 1008cf0:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008cf4:	1a000007 	bne	1008d18 <XGpioPs_IntrClear+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1008cf8:	e5d0301c 	ldrb	r3, [r0, #28]
 1008cfc:	e1530001 	cmp	r3, r1
 1008d00:	9a00000b 	bls	1008d34 <XGpioPs_IntrClear+0x6c>
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	/* Clear the currently pending interrupts. */
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008d04:	e5900004 	ldr	r0, [r0, #4]
 1008d08:	e3a03f86 	mov	r3, #536	; 0x218
 1008d0c:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1008d10:	e7812000 	str	r2, [r1, r0]
 1008d14:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008d18:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008d1c:	e3a01f63 	mov	r1, #396	; 0x18c
 1008d20:	e3400105 	movt	r0, #261	; 0x105
 1008d24:	eb000595 	bl	100a380 <Xil_Assert>
 1008d28:	e3a03001 	mov	r3, #1
 1008d2c:	e5843000 	str	r3, [r4]
 1008d30:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1008d34:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008d38:	e300118d 	movw	r1, #397	; 0x18d
 1008d3c:	e3400105 	movt	r0, #261	; 0x105
 1008d40:	eb00058e 	bl	100a380 <Xil_Assert>
 1008d44:	e3a03001 	mov	r3, #1
 1008d48:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, Mask);
}
 1008d4c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008d50:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008d54:	e300118b 	movw	r1, #395	; 0x18b
 1008d58:	e3400105 	movt	r0, #261	; 0x105
 1008d5c:	eb000587 	bl	100a380 <Xil_Assert>
 1008d60:	e3063780 	movw	r3, #26496	; 0x6780
 1008d64:	e3a02001 	mov	r2, #1
 1008d68:	e3403106 	movt	r3, #262	; 0x106
 1008d6c:	e5832000 	str	r2, [r3]
 1008d70:	e8bd8010 	pop	{r4, pc}

01008d74 <XGpioPs_IntrClearPin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClearPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1008d74:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 1008d78:	e2505000 	subs	r5, r0, #0
{
 1008d7c:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 1008d80:	0a00002a 	beq	1008e30 <XGpioPs_IntrClearPin+0xbc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008d84:	e5950008 	ldr	r0, [r5, #8]
 1008d88:	e3013111 	movw	r3, #4369	; 0x1111
 1008d8c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008d90:	e3064780 	movw	r4, #26496	; 0x6780
 1008d94:	e3404106 	movt	r4, #262	; 0x106
 1008d98:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008d9c:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1008da0:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008da4:	1a000019 	bne	1008e10 <XGpioPs_IntrClearPin+0x9c>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1008da8:	e5953018 	ldr	r3, [r5, #24]
 1008dac:	e1530001 	cmp	r3, r1
 1008db0:	9a00000e 	bls	1008df0 <XGpioPs_IntrClearPin+0x7c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1008db4:	e6ef0071 	uxtb	r0, r1
 1008db8:	e28d2007 	add	r2, sp, #7
 1008dbc:	e28d1006 	add	r1, sp, #6
 1008dc0:	ebfffc56 	bl	1007f20 <XGpioPs_GetBankPin>
#endif

	/* Clear the specified pending interrupts. */
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008dc4:	e5dd2006 	ldrb	r2, [sp, #6]
 1008dc8:	e3a03f86 	mov	r3, #536	; 0x218
 1008dcc:	e5951004 	ldr	r1, [r5, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	IntrReg &= ((u32)1 << PinNumber);
 1008dd0:	e3a0c001 	mov	ip, #1
 1008dd4:	e5dd0007 	ldrb	r0, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008dd8:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 1008ddc:	e7932001 	ldr	r2, [r3, r1]
	IntrReg &= ((u32)1 << PinNumber);
 1008de0:	e002201c 	and	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1008de4:	e7832001 	str	r2, [r3, r1]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, IntrReg);
}
 1008de8:	e28dd00c 	add	sp, sp, #12
 1008dec:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1008df0:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008df4:	e30011b1 	movw	r1, #433	; 0x1b1
 1008df8:	e3400105 	movt	r0, #261	; 0x105
 1008dfc:	eb00055f 	bl	100a380 <Xil_Assert>
 1008e00:	e3a03001 	mov	r3, #1
 1008e04:	e5843000 	str	r3, [r4]
}
 1008e08:	e28dd00c 	add	sp, sp, #12
 1008e0c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008e10:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008e14:	e3a01e1b 	mov	r1, #432	; 0x1b0
 1008e18:	e3400105 	movt	r0, #261	; 0x105
 1008e1c:	eb000557 	bl	100a380 <Xil_Assert>
 1008e20:	e3a03001 	mov	r3, #1
 1008e24:	e5843000 	str	r3, [r4]
}
 1008e28:	e28dd00c 	add	sp, sp, #12
 1008e2c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008e30:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008e34:	e30011af 	movw	r1, #431	; 0x1af
 1008e38:	e3400105 	movt	r0, #261	; 0x105
 1008e3c:	eb00054f 	bl	100a380 <Xil_Assert>
 1008e40:	e3063780 	movw	r3, #26496	; 0x6780
 1008e44:	e3a02001 	mov	r2, #1
 1008e48:	e3403106 	movt	r3, #262	; 0x106
 1008e4c:	e5832000 	str	r2, [r3]
 1008e50:	eaffffe4 	b	1008de8 <XGpioPs_IntrClearPin+0x74>

01008e54 <XGpioPs_SetIntrType>:
*
*****************************************************************************/
void XGpioPs_SetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 IntrType,
			  u32 IntrPolarity, u32 IntrOnAny)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1008e54:	e3500000 	cmp	r0, #0
{
 1008e58:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008e5c:	0a000025 	beq	1008ef8 <XGpioPs_SetIntrType+0xa4>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008e60:	e590e008 	ldr	lr, [r0, #8]
 1008e64:	e301c111 	movw	ip, #4369	; 0x1111
 1008e68:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008e6c:	e3064780 	movw	r4, #26496	; 0x6780
 1008e70:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008e74:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1008e78:	e3a0c000 	mov	ip, #0
 1008e7c:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008e80:	1a00000e 	bne	1008ec0 <XGpioPs_SetIntrType+0x6c>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1008e84:	e5d0c01c 	ldrb	ip, [r0, #28]
 1008e88:	e15c0001 	cmp	ip, r1
 1008e8c:	9a000012 	bls	1008edc <XGpioPs_SetIntrType+0x88>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008e90:	e1a01301 	lsl	r1, r1, #6
 1008e94:	e590e004 	ldr	lr, [r0, #4]
 1008e98:	e2814f87 	add	r4, r1, #540	; 0x21c
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTTYPE_OFFSET, IntrType);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008e9c:	e281ce22 	add	ip, r1, #544	; 0x220
 1008ea0:	e784200e 	str	r2, [r4, lr]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTPOL_OFFSET, IntrPolarity);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008ea4:	e2811f89 	add	r1, r1, #548	; 0x224
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008ea8:	e5902004 	ldr	r2, [r0, #4]
 1008eac:	e78c3002 	str	r3, [ip, r2]
 1008eb0:	e59d2008 	ldr	r2, [sp, #8]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1008eb4:	e5903004 	ldr	r3, [r0, #4]
 1008eb8:	e7812003 	str	r2, [r1, r3]
 1008ebc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008ec0:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008ec4:	e30011e5 	movw	r1, #485	; 0x1e5
 1008ec8:	e3400105 	movt	r0, #261	; 0x105
 1008ecc:	eb00052b 	bl	100a380 <Xil_Assert>
 1008ed0:	e3a03001 	mov	r3, #1
 1008ed4:	e5843000 	str	r3, [r4]
 1008ed8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1008edc:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008ee0:	e30011e6 	movw	r1, #486	; 0x1e6
 1008ee4:	e3400105 	movt	r0, #261	; 0x105
 1008ee8:	eb000524 	bl	100a380 <Xil_Assert>
 1008eec:	e3a03001 	mov	r3, #1
 1008ef0:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAny);
}
 1008ef4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008ef8:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008efc:	e3a01f79 	mov	r1, #484	; 0x1e4
 1008f00:	e3400105 	movt	r0, #261	; 0x105
 1008f04:	eb00051d 	bl	100a380 <Xil_Assert>
 1008f08:	e3063780 	movw	r3, #26496	; 0x6780
 1008f0c:	e3a02001 	mov	r2, #1
 1008f10:	e3403106 	movt	r3, #262	; 0x106
 1008f14:	e5832000 	str	r2, [r3]
 1008f18:	e8bd8010 	pop	{r4, pc}

01008f1c <XGpioPs_GetIntrType>:
*****************************************************************************/
void XGpioPs_GetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 *IntrType,
			  u32 *IntrPolarity, u32 *IntrOnAny)

{
	Xil_AssertVoid(InstancePtr != NULL);
 1008f1c:	e3500000 	cmp	r0, #0
{
 1008f20:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008f24:	0a000028 	beq	1008fcc <XGpioPs_GetIntrType+0xb0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008f28:	e590e008 	ldr	lr, [r0, #8]
 1008f2c:	e301c111 	movw	ip, #4369	; 0x1111
 1008f30:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008f34:	e3064780 	movw	r4, #26496	; 0x6780
 1008f38:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008f3c:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1008f40:	e3a0c000 	mov	ip, #0
 1008f44:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008f48:	1a000011 	bne	1008f94 <XGpioPs_GetIntrType+0x78>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1008f4c:	e5d0c01c 	ldrb	ip, [r0, #28]
 1008f50:	e15c0001 	cmp	ip, r1
 1008f54:	9a000015 	bls	1008fb0 <XGpioPs_GetIntrType+0x94>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008f58:	e590e004 	ldr	lr, [r0, #4]
 1008f5c:	e1a01301 	lsl	r1, r1, #6
 1008f60:	e2814f87 	add	r4, r1, #540	; 0x21c
				     ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				     XGPIOPS_INTTYPE_OFFSET);

	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008f64:	e281ce22 	add	ip, r1, #544	; 0x220
	return *(volatile u32 *) Addr;
 1008f68:	e794e00e 	ldr	lr, [r4, lr]
					 ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					 XGPIOPS_INTPOL_OFFSET);

	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008f6c:	e2811f89 	add	r1, r1, #548	; 0x224
	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008f70:	e582e000 	str	lr, [r2]
	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008f74:	e5902004 	ldr	r2, [r0, #4]
 1008f78:	e79c2002 	ldr	r2, [ip, r2]
 1008f7c:	e5832000 	str	r2, [r3]
	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1008f80:	e5903004 	ldr	r3, [r0, #4]
 1008f84:	e59d2008 	ldr	r2, [sp, #8]
 1008f88:	e7913003 	ldr	r3, [r1, r3]
 1008f8c:	e5823000 	str	r3, [r2]
 1008f90:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008f94:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008f98:	e3001219 	movw	r1, #537	; 0x219
 1008f9c:	e3400105 	movt	r0, #261	; 0x105
 1008fa0:	eb0004f6 	bl	100a380 <Xil_Assert>
 1008fa4:	e3a03001 	mov	r3, #1
 1008fa8:	e5843000 	str	r3, [r4]
 1008fac:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1008fb0:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008fb4:	e300121a 	movw	r1, #538	; 0x21a
 1008fb8:	e3400105 	movt	r0, #261	; 0x105
 1008fbc:	eb0004ef 	bl	100a380 <Xil_Assert>
 1008fc0:	e3a03001 	mov	r3, #1
 1008fc4:	e5843000 	str	r3, [r4]
				      ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				      XGPIOPS_INTANY_OFFSET);
}
 1008fc8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008fcc:	e3050f18 	movw	r0, #24344	; 0x5f18
 1008fd0:	e3a01f86 	mov	r1, #536	; 0x218
 1008fd4:	e3400105 	movt	r0, #261	; 0x105
 1008fd8:	eb0004e8 	bl	100a380 <Xil_Assert>
 1008fdc:	e3063780 	movw	r3, #26496	; 0x6780
 1008fe0:	e3a02001 	mov	r2, #1
 1008fe4:	e3403106 	movt	r3, #262	; 0x106
 1008fe8:	e5832000 	str	r2, [r3]
 1008fec:	e8bd8010 	pop	{r4, pc}

01008ff0 <XGpioPs_SetIntrTypePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_SetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin, u8 IrqType)
{
 1008ff0:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrPolReg;
	u32 IntrOnAnyReg;
	u8 Bank;
	u8 PinNumber;

	Xil_AssertVoid(InstancePtr != NULL);
 1008ff4:	e2505000 	subs	r5, r0, #0
{
 1008ff8:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1008ffc:	0a000055 	beq	1009158 <XGpioPs_SetIntrTypePin+0x168>
 1009000:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009004:	e5952008 	ldr	r2, [r5, #8]
 1009008:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100900c:	e3064780 	movw	r4, #26496	; 0x6780
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009010:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1009014:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009018:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 100901c:	e3a03000 	mov	r3, #0
 1009020:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009024:	1a000019 	bne	1009090 <XGpioPs_SetIntrTypePin+0xa0>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1009028:	e5953018 	ldr	r3, [r5, #24]
 100902c:	e1530001 	cmp	r3, r1
 1009030:	9a00001e 	bls	10090b0 <XGpioPs_SetIntrTypePin+0xc0>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 1009034:	e3560004 	cmp	r6, #4
 1009038:	8a00003e 	bhi	1009138 <XGpioPs_SetIntrTypePin+0x148>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 100903c:	e6ef0071 	uxtb	r0, r1
 1009040:	e28d2007 	add	r2, sp, #7
 1009044:	e28d1006 	add	r1, sp, #6
 1009048:	ebfffbb4 	bl	1007f20 <XGpioPs_GetBankPin>
#endif

	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 100904c:	e5dd3006 	ldrb	r3, [sp, #6]

	IntrOnAnyReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
					((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					XGPIOPS_INTANY_OFFSET);

	switch (IrqType) {
 1009050:	e2466001 	sub	r6, r6, #1
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1009054:	e5952004 	ldr	r2, [r5, #4]
		case XGPIOPS_IRQ_TYPE_LEVEL_HIGH:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
			break;
		case XGPIOPS_IRQ_TYPE_LEVEL_LOW:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1009058:	e3a0e001 	mov	lr, #1
 100905c:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1009060:	e1a03303 	lsl	r3, r3, #6
 1009064:	e0832002 	add	r2, r3, r2
 1009068:	e592121c 	ldr	r1, [r2, #540]	; 0x21c
 100906c:	e5920220 	ldr	r0, [r2, #544]	; 0x220
 1009070:	e592c224 	ldr	ip, [r2, #548]	; 0x224
	switch (IrqType) {
 1009074:	e3560003 	cmp	r6, #3
 1009078:	979ff106 	ldrls	pc, [pc, r6, lsl #2]
 100907c:	ea00003e 	b	100917c <XGpioPs_SetIntrTypePin+0x18c>
 1009080:	01009110 	.word	0x01009110
 1009084:	01009100 	.word	0x01009100
 1009088:	010090d0 	.word	0x010090d0
 100908c:	01009128 	.word	0x01009128
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009090:	e3050f18 	movw	r0, #24344	; 0x5f18
 1009094:	e3001249 	movw	r1, #585	; 0x249
 1009098:	e3400105 	movt	r0, #261	; 0x105
 100909c:	eb0004b7 	bl	100a380 <Xil_Assert>
 10090a0:	e3a03001 	mov	r3, #1
 10090a4:	e5843000 	str	r3, [r4]
			  XGPIOPS_INTPOL_OFFSET, IntrPolReg);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAnyReg);
}
 10090a8:	e28dd008 	add	sp, sp, #8
 10090ac:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10090b0:	e3050f18 	movw	r0, #24344	; 0x5f18
 10090b4:	e300124a 	movw	r1, #586	; 0x24a
 10090b8:	e3400105 	movt	r0, #261	; 0x105
 10090bc:	eb0004af 	bl	100a380 <Xil_Assert>
 10090c0:	e3a03001 	mov	r3, #1
 10090c4:	e5843000 	str	r3, [r4]
}
 10090c8:	e28dd008 	add	sp, sp, #8
 10090cc:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 10090d0:	e1a0e41e 	lsl	lr, lr, r4
 10090d4:	e1c1100e 	bic	r1, r1, lr
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 10090d8:	e180000e 	orr	r0, r0, lr
	*LocalAddr = Value;
 10090dc:	e582121c 	str	r1, [r2, #540]	; 0x21c
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10090e0:	e2831e22 	add	r1, r3, #544	; 0x220
 10090e4:	e5952004 	ldr	r2, [r5, #4]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10090e8:	e2833f89 	add	r3, r3, #548	; 0x224
 10090ec:	e7810002 	str	r0, [r1, r2]
 10090f0:	e5952004 	ldr	r2, [r5, #4]
 10090f4:	e783c002 	str	ip, [r3, r2]
}
 10090f8:	e28dd008 	add	sp, sp, #8
 10090fc:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1009100:	e1a0e41e 	lsl	lr, lr, r4
 1009104:	e18e1001 	orr	r1, lr, r1
			IntrOnAnyReg |= ((u32)1 << (u32)PinNumber);
 1009108:	e18cc00e 	orr	ip, ip, lr
			break;
 100910c:	eafffff2 	b	10090dc <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1009110:	e1a0e41e 	lsl	lr, lr, r4
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1009114:	e1e0400e 	mvn	r4, lr
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1009118:	e18e1001 	orr	r1, lr, r1
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 100911c:	e0000004 	and	r0, r0, r4
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 1009120:	e00cc004 	and	ip, ip, r4
			break;
 1009124:	eaffffec 	b	10090dc <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1009128:	e1e0e41e 	mvn	lr, lr, lsl r4
 100912c:	e001100e 	and	r1, r1, lr
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1009130:	e000000e 	and	r0, r0, lr
			break;
 1009134:	eaffffe8 	b	10090dc <XGpioPs_SetIntrTypePin+0xec>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 1009138:	e3050f18 	movw	r0, #24344	; 0x5f18
 100913c:	e300124b 	movw	r1, #587	; 0x24b
 1009140:	e3400105 	movt	r0, #261	; 0x105
 1009144:	eb00048d 	bl	100a380 <Xil_Assert>
 1009148:	e3a03001 	mov	r3, #1
 100914c:	e5843000 	str	r3, [r4]
}
 1009150:	e28dd008 	add	sp, sp, #8
 1009154:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1009158:	e3050f18 	movw	r0, #24344	; 0x5f18
 100915c:	e3a01f92 	mov	r1, #584	; 0x248
 1009160:	e3400105 	movt	r0, #261	; 0x105
 1009164:	eb000485 	bl	100a380 <Xil_Assert>
 1009168:	e3063780 	movw	r3, #26496	; 0x6780
 100916c:	e3a02001 	mov	r2, #1
 1009170:	e3403106 	movt	r3, #262	; 0x106
 1009174:	e5832000 	str	r2, [r3]
 1009178:	eaffffca 	b	10090a8 <XGpioPs_SetIntrTypePin+0xb8>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 100917c:	e1a0e41e 	lsl	lr, lr, r4
 1009180:	e18e1001 	orr	r1, lr, r1
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 1009184:	e180000e 	orr	r0, r0, lr
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 1009188:	e1ccc00e 	bic	ip, ip, lr
			break;
 100918c:	eaffffd2 	b	10090dc <XGpioPs_SetIntrTypePin+0xec>

01009190 <XGpioPs_GetIntrTypePin>:
* @note		Use XGPIOPS_IRQ_TYPE_* defined in xgpiops.h for the IRQ type
*		returned by this function.
*
*****************************************************************************/
u8 XGpioPs_GetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1009190:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrOnAny;
	u8 Bank;
	u8 PinNumber;
	u8 IrqType;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1009194:	e2506000 	subs	r6, r0, #0
{
 1009198:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 100919c:	0a000034 	beq	1009274 <XGpioPs_GetIntrTypePin+0xe4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10091a0:	e5962008 	ldr	r2, [r6, #8]
 10091a4:	e3013111 	movw	r3, #4369	; 0x1111
 10091a8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10091ac:	e3065780 	movw	r5, #26496	; 0x6780
 10091b0:	e3405106 	movt	r5, #262	; 0x106
 10091b4:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10091b8:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10091bc:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10091c0:	1a00001e 	bne	1009240 <XGpioPs_GetIntrTypePin+0xb0>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10091c4:	e5963018 	ldr	r3, [r6, #24]
 10091c8:	e1530001 	cmp	r3, r1
 10091cc:	9a000012 	bls	100921c <XGpioPs_GetIntrTypePin+0x8c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10091d0:	e6ef0071 	uxtb	r0, r1
 10091d4:	e28d2007 	add	r2, sp, #7
 10091d8:	e28d1006 	add	r1, sp, #6
 10091dc:	ebfffb4f 	bl	1007f20 <XGpioPs_GetBankPin>
#endif

	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10091e0:	e5dd2006 	ldrb	r2, [sp, #6]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 10091e4:	e3a00001 	mov	r0, #1
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10091e8:	e5963004 	ldr	r3, [r6, #4]
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 10091ec:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10091f0:	e0833302 	add	r3, r3, r2, lsl #6
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 10091f4:	e1a04410 	lsl	r4, r0, r4
	return *(volatile u32 *) Addr;
 10091f8:	e593221c 	ldr	r2, [r3, #540]	; 0x21c

	if (IntrType == ((u32)1 << PinNumber)) {
 10091fc:	e1d42002 	bics	r2, r4, r2
 1009200:	0a000011 	beq	100924c <XGpioPs_GetIntrTypePin+0xbc>
 1009204:	e5933220 	ldr	r3, [r3, #544]	; 0x220

		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTPOL_OFFSET) & ((u32)1 << PinNumber);

		if (IntrPol == ((u32)1 << PinNumber)) {
 1009208:	e1d43003 	bics	r3, r4, r3
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_HIGH;
		} else {
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_LOW;
 100920c:	03a00003 	moveq	r0, #3
 1009210:	13a00004 	movne	r0, #4
		}
	}

	return IrqType;
}
 1009214:	e28dd008 	add	sp, sp, #8
 1009218:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 100921c:	e3050f18 	movw	r0, #24344	; 0x5f18
 1009220:	e30012a3 	movw	r1, #675	; 0x2a3
 1009224:	e3400105 	movt	r0, #261	; 0x105
 1009228:	eb000454 	bl	100a380 <Xil_Assert>
 100922c:	e3a03001 	mov	r3, #1
 1009230:	e1a00004 	mov	r0, r4
 1009234:	e5853000 	str	r3, [r5]
}
 1009238:	e28dd008 	add	sp, sp, #8
 100923c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009240:	e3050f18 	movw	r0, #24344	; 0x5f18
 1009244:	e30012a2 	movw	r1, #674	; 0x2a2
 1009248:	eafffff5 	b	1009224 <XGpioPs_GetIntrTypePin+0x94>
 100924c:	e5932224 	ldr	r2, [r3, #548]	; 0x224
 1009250:	e5930220 	ldr	r0, [r3, #544]	; 0x220
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 1009254:	e1d43002 	bics	r3, r4, r2
		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1009258:	e0000004 	and	r0, r0, r4
			IrqType = XGPIOPS_IRQ_TYPE_EDGE_BOTH;
 100925c:	03a00002 	moveq	r0, #2
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 1009260:	0affffeb 	beq	1009214 <XGpioPs_GetIntrTypePin+0x84>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009264:	e0540000 	subs	r0, r4, r0
 1009268:	13a00001 	movne	r0, #1
}
 100926c:	e28dd008 	add	sp, sp, #8
 1009270:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009274:	e3050f18 	movw	r0, #24344	; 0x5f18
 1009278:	e30012a1 	movw	r1, #673	; 0x2a1
 100927c:	e3400105 	movt	r0, #261	; 0x105
 1009280:	eb00043e 	bl	100a380 <Xil_Assert>
 1009284:	e3063780 	movw	r3, #26496	; 0x6780
 1009288:	e3a02001 	mov	r2, #1
 100928c:	e3403106 	movt	r3, #262	; 0x106
 1009290:	e1a00006 	mov	r0, r6
 1009294:	e5832000 	str	r2, [r3]
 1009298:	eaffffdd 	b	1009214 <XGpioPs_GetIntrTypePin+0x84>

0100929c <XGpioPs_SetCallbackHandler>:
*
******************************************************************************/
void XGpioPs_SetCallbackHandler(XGpioPs *InstancePtr, void *CallBackRef,
				 XGpioPs_Handler FuncPointer)
{
	Xil_AssertVoid(InstancePtr != NULL);
 100929c:	e3500000 	cmp	r0, #0
{
 10092a0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10092a4:	0a000014 	beq	10092fc <XGpioPs_SetCallbackHandler+0x60>
 10092a8:	e3064780 	movw	r4, #26496	; 0x6780
	Xil_AssertVoid(FuncPointer != NULL);
 10092ac:	e3520000 	cmp	r2, #0
	Xil_AssertVoid(InstancePtr != NULL);
 10092b0:	e3404106 	movt	r4, #262	; 0x106
 10092b4:	e3a03000 	mov	r3, #0
 10092b8:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(FuncPointer != NULL);
 10092bc:	0a000017 	beq	1009320 <XGpioPs_SetCallbackHandler+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10092c0:	e590c008 	ldr	ip, [r0, #8]
 10092c4:	e3013111 	movw	r3, #4369	; 0x1111
 10092c8:	e3413111 	movt	r3, #4369	; 0x1111
 10092cc:	e15c0003 	cmp	ip, r3
 10092d0:	1a000002 	bne	10092e0 <XGpioPs_SetCallbackHandler+0x44>

	InstancePtr->Handler = FuncPointer;
 10092d4:	e580200c 	str	r2, [r0, #12]
	InstancePtr->CallBackRef = CallBackRef;
 10092d8:	e5801010 	str	r1, [r0, #16]
 10092dc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10092e0:	e3050f18 	movw	r0, #24344	; 0x5f18
 10092e4:	e30012ea 	movw	r1, #746	; 0x2ea
 10092e8:	e3400105 	movt	r0, #261	; 0x105
 10092ec:	eb000423 	bl	100a380 <Xil_Assert>
 10092f0:	e3a03001 	mov	r3, #1
 10092f4:	e5843000 	str	r3, [r4]
}
 10092f8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10092fc:	e3050f18 	movw	r0, #24344	; 0x5f18
 1009300:	e3a01fba 	mov	r1, #744	; 0x2e8
 1009304:	e3400105 	movt	r0, #261	; 0x105
 1009308:	eb00041c 	bl	100a380 <Xil_Assert>
 100930c:	e3063780 	movw	r3, #26496	; 0x6780
 1009310:	e3a02001 	mov	r2, #1
 1009314:	e3403106 	movt	r3, #262	; 0x106
 1009318:	e5832000 	str	r2, [r3]
 100931c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(FuncPointer != NULL);
 1009320:	e3050f18 	movw	r0, #24344	; 0x5f18
 1009324:	e30012e9 	movw	r1, #745	; 0x2e9
 1009328:	e3400105 	movt	r0, #261	; 0x105
 100932c:	eb000413 	bl	100a380 <Xil_Assert>
 1009330:	e3a03001 	mov	r3, #1
 1009334:	e5843000 	str	r3, [r4]
 1009338:	e8bd8010 	pop	{r4, pc}

0100933c <XGpioPs_IntrHandler>:
* @note		This function does not save and restore the processor context
*		such that the user must provide this processing.
*
******************************************************************************/
void XGpioPs_IntrHandler(const XGpioPs *InstancePtr)
{
 100933c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	u8 Bank;
	u32 IntrStatus;
	u32 IntrEnabled;

	Xil_AssertVoid(InstancePtr != NULL);
 1009340:	e2506000 	subs	r6, r0, #0
 1009344:	0a00002c 	beq	10093fc <XGpioPs_IntrHandler+0xc0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009348:	e5962008 	ldr	r2, [r6, #8]
 100934c:	e3013111 	movw	r3, #4369	; 0x1111
 1009350:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1009354:	e3064780 	movw	r4, #26496	; 0x6780
 1009358:	e3404106 	movt	r4, #262	; 0x106
 100935c:	e3a07000 	mov	r7, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009360:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1009364:	e5847000 	str	r7, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009368:	1a00001c 	bne	10093e0 <XGpioPs_IntrHandler+0xa4>

	for (Bank = 0U; Bank < InstancePtr->MaxBanks; Bank++) {
 100936c:	e5d6301c 	ldrb	r3, [r6, #28]
 1009370:	e1530007 	cmp	r3, r7
 1009374:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 1009378:	e1a04007 	mov	r4, r7
 100937c:	ea000003 	b	1009390 <XGpioPs_IntrHandler+0x54>
 1009380:	e5d6301c 	ldrb	r3, [r6, #28]
 1009384:	e6ef4077 	uxtb	r4, r7
 1009388:	e1530004 	cmp	r3, r4
 100938c:	98bd81f0 	popls	{r4, r5, r6, r7, r8, pc}
			if((Bank == XGPIOPS_ONE) || (Bank == XGPIOPS_TWO)) {
				continue;
			}
		}
#endif
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 1009390:	e1a01004 	mov	r1, r4
 1009394:	e1a00006 	mov	r0, r6
 1009398:	ebfffde2 	bl	1008b28 <XGpioPs_IntrGetStatus>
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 100939c:	e1a01004 	mov	r1, r4
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 10093a0:	e1a05000 	mov	r5, r0
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 10093a4:	e1a00006 	mov	r0, r6
 10093a8:	e2877001 	add	r7, r7, #1
 10093ac:	ebfffd74 	bl	1008984 <XGpioPs_IntrGetEnabled>
		if ((IntrStatus & IntrEnabled) != (u32)0) {
 10093b0:	e0155000 	ands	r5, r5, r0
 10093b4:	0afffff1 	beq	1009380 <XGpioPs_IntrHandler+0x44>
			XGpioPs_IntrClear(InstancePtr, Bank,
 10093b8:	e1a02005 	mov	r2, r5
 10093bc:	e1a01004 	mov	r1, r4
 10093c0:	e1a00006 	mov	r0, r6
 10093c4:	ebfffe3f 	bl	1008cc8 <XGpioPs_IntrClear>
					(IntrStatus & IntrEnabled));
			InstancePtr->Handler(InstancePtr->
 10093c8:	e1a02005 	mov	r2, r5
 10093cc:	e1a01004 	mov	r1, r4
 10093d0:	e596300c 	ldr	r3, [r6, #12]
 10093d4:	e5960010 	ldr	r0, [r6, #16]
 10093d8:	e12fff33 	blx	r3
 10093dc:	eaffffe7 	b	1009380 <XGpioPs_IntrHandler+0x44>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10093e0:	e3050f18 	movw	r0, #24344	; 0x5f18
 10093e4:	e3a01fc2 	mov	r1, #776	; 0x308
 10093e8:	e3400105 	movt	r0, #261	; 0x105
 10093ec:	eb0003e3 	bl	100a380 <Xil_Assert>
 10093f0:	e3a03001 	mov	r3, #1
 10093f4:	e5843000 	str	r3, [r4]
 10093f8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10093fc:	e3050f18 	movw	r0, #24344	; 0x5f18
 1009400:	e3001307 	movw	r1, #775	; 0x307
 1009404:	e3400105 	movt	r0, #261	; 0x105
 1009408:	eb0003dc 	bl	100a380 <Xil_Assert>
 100940c:	e3063780 	movw	r3, #26496	; 0x6780
 1009410:	e3a02001 	mov	r2, #1
 1009414:	e3403106 	movt	r3, #262	; 0x106
 1009418:	e5832000 	str	r2, [r3]
 100941c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01009420 <StubHandler>:
{
	(void) CallBackRef;
	(void) Bank;
	(void) Status;

	Xil_AssertVoidAlways();
 1009420:	e3050f18 	movw	r0, #24344	; 0x5f18
{
 1009424:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 1009428:	e3001337 	movw	r1, #823	; 0x337
 100942c:	e3400105 	movt	r0, #261	; 0x105
 1009430:	eb0003d2 	bl	100a380 <Xil_Assert>
 1009434:	e3063780 	movw	r3, #26496	; 0x6780
 1009438:	e3a02001 	mov	r2, #1
 100943c:	e3403106 	movt	r3, #262	; 0x106
 1009440:	e5832000 	str	r2, [r3]
}
 1009444:	e8bd8010 	pop	{r4, pc}

01009448 <XScuGic_InterruptHandler>:
*
* @note		None.
*
******************************************************************************/
void XScuGic_InterruptHandler(XScuGic *InstancePtr)
{
 1009448:	e92d4070 	push	{r4, r5, r6, lr}
#endif
	    XScuGic_VectorTableEntry *TablePtr;

	    /* Assert that the pointer to the instance is valid
	     */
	    Xil_AssertVoid(InstancePtr != NULL);
 100944c:	e2505000 	subs	r5, r0, #0
 1009450:	0a000011 	beq	100949c <XScuGic_InterruptHandler+0x54>
	     * clear the interrupt in the GIC.
	     */
#if defined (GICv3)
	    InterruptID = XScuGic_get_IntID();
#else
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 1009454:	e5953000 	ldr	r3, [r5]
	    Xil_AssertVoid(InstancePtr != NULL);
 1009458:	e3062780 	movw	r2, #26496	; 0x6780
 100945c:	e3402106 	movt	r2, #262	; 0x106
 1009460:	e3a01000 	mov	r1, #0
 1009464:	e5821000 	str	r1, [r2]
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 1009468:	e5932004 	ldr	r2, [r3, #4]
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 100946c:	e592400c 	ldr	r4, [r2, #12]
	    InterruptID = IntIDFull & XSCUGIC_ACK_INTID_MASK;
 1009470:	e7e91054 	ubfx	r1, r4, #0, #10
#endif
	    if (XSCUGIC_MAX_NUM_INTR_INPUTS <= InterruptID) {
 1009474:	e351005e 	cmp	r1, #94	; 0x5e
 1009478:	8a000005 	bhi	1009494 <XScuGic_InterruptHandler+0x4c>
	     * based on the IRQSource. A software trigger is cleared by
	     *.the ACK.
	     */
	    TablePtr = &(InstancePtr->Config->HandlerTable[InterruptID]);
		if (TablePtr != NULL) {
			TablePtr->Handler(TablePtr->CallBackRef);
 100947c:	e0833181 	add	r3, r3, r1, lsl #3
 1009480:	e593200c 	ldr	r2, [r3, #12]
 1009484:	e5930010 	ldr	r0, [r3, #16]
 1009488:	e12fff32 	blx	r2
 100948c:	e5953000 	ldr	r3, [r5]
 1009490:	e5932004 	ldr	r2, [r3, #4]
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1009494:	e5824010 	str	r4, [r2, #16]
#endif
	    /*
	     * Return from the interrupt. Change security domains
	     * could happen here.
	     */
}
 1009498:	e8bd8070 	pop	{r4, r5, r6, pc}
	    Xil_AssertVoid(InstancePtr != NULL);
 100949c:	e3050f28 	movw	r0, #24360	; 0x5f28
 10094a0:	e3a0107d 	mov	r1, #125	; 0x7d
 10094a4:	e3400105 	movt	r0, #261	; 0x105
 10094a8:	eb0003b4 	bl	100a380 <Xil_Assert>
 10094ac:	e3063780 	movw	r3, #26496	; 0x6780
 10094b0:	e3a02001 	mov	r2, #1
 10094b4:	e3403106 	movt	r3, #262	; 0x106
 10094b8:	e5832000 	str	r2, [r3]
 10094bc:	e8bd8070 	pop	{r4, r5, r6, pc}

010094c0 <StubHandler>:
static void StubHandler(void *CallBackRef)
{
	/*
	 * verify that the inputs are valid
	 */
	Xil_AssertVoid(CallBackRef != NULL);
 10094c0:	e3500000 	cmp	r0, #0
 10094c4:	0a000007 	beq	10094e8 <StubHandler+0x28>

	/*
	 * Indicate another unhandled interrupt for stats
	 */
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 10094c8:	e5903008 	ldr	r3, [r0, #8]
	Xil_AssertVoid(CallBackRef != NULL);
 10094cc:	e3062780 	movw	r2, #26496	; 0x6780
 10094d0:	e3402106 	movt	r2, #262	; 0x106
 10094d4:	e3a01000 	mov	r1, #0
 10094d8:	e5821000 	str	r1, [r2]
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 10094dc:	e2833001 	add	r3, r3, #1
 10094e0:	e5803008 	str	r3, [r0, #8]
 10094e4:	e12fff1e 	bx	lr
	Xil_AssertVoid(CallBackRef != NULL);
 10094e8:	e3050f38 	movw	r0, #24376	; 0x5f38
{
 10094ec:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CallBackRef != NULL);
 10094f0:	e30012e5 	movw	r1, #741	; 0x2e5
 10094f4:	e3400105 	movt	r0, #261	; 0x105
 10094f8:	eb0003a0 	bl	100a380 <Xil_Assert>
 10094fc:	e3063780 	movw	r3, #26496	; 0x6780
 1009500:	e3a02001 	mov	r2, #1
 1009504:	e3403106 	movt	r3, #262	; 0x106
 1009508:	e5832000 	str	r2, [r3]
}
 100950c:	e8bd8010 	pop	{r4, pc}

01009510 <XScuGic_Connect>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009510:	e3500000 	cmp	r0, #0
{
 1009514:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009518:	0a000021 	beq	10095a4 <XScuGic_Connect+0x94>
 100951c:	e3064780 	movw	r4, #26496	; 0x6780
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009520:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009524:	e3404106 	movt	r4, #262	; 0x106
 1009528:	e3a0c000 	mov	ip, #0
 100952c:	e584c000 	str	ip, [r4]
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009530:	8a000013 	bhi	1009584 <XScuGic_Connect+0x74>
	Xil_AssertNonvoid(Handler != NULL);
 1009534:	e3520000 	cmp	r2, #0
 1009538:	0a000022 	beq	10095c8 <XScuGic_Connect+0xb8>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100953c:	e590e004 	ldr	lr, [r0, #4]
 1009540:	e301c111 	movw	ip, #4369	; 0x1111
 1009544:	e341c111 	movt	ip, #4369	; 0x1111
 1009548:	e15e000c 	cmp	lr, ip
 100954c:	1a000004 	bne	1009564 <XScuGic_Connect+0x54>
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)Handler;
 1009550:	e5900000 	ldr	r0, [r0]
 1009554:	e0801181 	add	r1, r0, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = CallBackRef;
 1009558:	e1c120fc 	strd	r2, [r1, #12]
}
 100955c:	e3a00000 	mov	r0, #0
 1009560:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009564:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009568:	e30011e1 	movw	r1, #481	; 0x1e1
 100956c:	e3400105 	movt	r0, #261	; 0x105
 1009570:	eb000382 	bl	100a380 <Xil_Assert>
 1009574:	e3a03001 	mov	r3, #1
}
 1009578:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100957c:	e5843000 	str	r3, [r4]
}
 1009580:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009584:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009588:	e30011df 	movw	r1, #479	; 0x1df
 100958c:	e3400105 	movt	r0, #261	; 0x105
 1009590:	eb00037a 	bl	100a380 <Xil_Assert>
 1009594:	e3a03001 	mov	r3, #1
}
 1009598:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 100959c:	e5843000 	str	r3, [r4]
}
 10095a0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10095a4:	e3050f38 	movw	r0, #24376	; 0x5f38
 10095a8:	e30011de 	movw	r1, #478	; 0x1de
 10095ac:	e3400105 	movt	r0, #261	; 0x105
 10095b0:	eb000372 	bl	100a380 <Xil_Assert>
 10095b4:	e3063780 	movw	r3, #26496	; 0x6780
 10095b8:	e3a02001 	mov	r2, #1
 10095bc:	e3403106 	movt	r3, #262	; 0x106
 10095c0:	e5832000 	str	r2, [r3]
 10095c4:	eaffffe4 	b	100955c <XScuGic_Connect+0x4c>
	Xil_AssertNonvoid(Handler != NULL);
 10095c8:	e3050f38 	movw	r0, #24376	; 0x5f38
 10095cc:	e3a01e1e 	mov	r1, #480	; 0x1e0
 10095d0:	e3400105 	movt	r0, #261	; 0x105
 10095d4:	eb000369 	bl	100a380 <Xil_Assert>
 10095d8:	e3a03001 	mov	r3, #1
 10095dc:	e5843000 	str	r3, [r4]
 10095e0:	eaffffdd 	b	100955c <XScuGic_Connect+0x4c>

010095e4 <XScuGic_Disconnect>:
	Xil_AssertVoid(InstancePtr != NULL);
 10095e4:	e3500000 	cmp	r0, #0
{
 10095e8:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10095ec:	0a000026 	beq	100968c <XScuGic_Disconnect+0xa8>
 10095f0:	e3064780 	movw	r4, #26496	; 0x6780
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10095f4:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 10095f8:	e3404106 	movt	r4, #262	; 0x106
 10095fc:	e3a03000 	mov	r3, #0
 1009600:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009604:	8a000019 	bhi	1009670 <XScuGic_Disconnect+0x8c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009608:	e5902004 	ldr	r2, [r0, #4]
 100960c:	e3013111 	movw	r3, #4369	; 0x1111
 1009610:	e3413111 	movt	r3, #4369	; 0x1111
 1009614:	e1520003 	cmp	r2, r3
 1009618:	1a00000d 	bne	1009654 <XScuGic_Disconnect+0x70>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 100961c:	e5903000 	ldr	r3, [r0]
	Mask = 0x00000001U << (Int_Id % 32U);
 1009620:	e201201f 	and	r2, r1, #31
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1009624:	e1a0c2a1 	lsr	ip, r1, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1009628:	e3a0e001 	mov	lr, #1
 100962c:	e1a0e21e 	lsl	lr, lr, r2
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 1009630:	e30924c0 	movw	r2, #38080	; 0x94c0
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1009634:	e5934008 	ldr	r4, [r3, #8]
 1009638:	e28cc060 	add	ip, ip, #96	; 0x60
 100963c:	e0831181 	add	r1, r3, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 1009640:	e3402100 	movt	r2, #256	; 0x100
 1009644:	e784e10c 	str	lr, [r4, ip, lsl #2]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 1009648:	e5810010 	str	r0, [r1, #16]
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 100964c:	e581200c 	str	r2, [r1, #12]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 1009650:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009654:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009658:	e3001206 	movw	r1, #518	; 0x206
 100965c:	e3400105 	movt	r0, #261	; 0x105
 1009660:	eb000346 	bl	100a380 <Xil_Assert>
 1009664:	e3a03001 	mov	r3, #1
 1009668:	e5843000 	str	r3, [r4]
}
 100966c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009670:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009674:	e3001205 	movw	r1, #517	; 0x205
 1009678:	e3400105 	movt	r0, #261	; 0x105
 100967c:	eb00033f 	bl	100a380 <Xil_Assert>
 1009680:	e3a03001 	mov	r3, #1
 1009684:	e5843000 	str	r3, [r4]
 1009688:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100968c:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009690:	e3a01f81 	mov	r1, #516	; 0x204
 1009694:	e3400105 	movt	r0, #261	; 0x105
 1009698:	eb000338 	bl	100a380 <Xil_Assert>
 100969c:	e3063780 	movw	r3, #26496	; 0x6780
 10096a0:	e3a02001 	mov	r2, #1
 10096a4:	e3403106 	movt	r3, #262	; 0x106
 10096a8:	e5832000 	str	r2, [r3]
 10096ac:	e8bd8010 	pop	{r4, pc}

010096b0 <XScuGic_SoftwareIntr>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 10096b0:	e3500000 	cmp	r0, #0
{
 10096b4:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10096b8:	0a000025 	beq	1009754 <XScuGic_SoftwareIntr+0xa4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10096bc:	e590c004 	ldr	ip, [r0, #4]
 10096c0:	e3013111 	movw	r3, #4369	; 0x1111
 10096c4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10096c8:	e3064780 	movw	r4, #26496	; 0x6780
 10096cc:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10096d0:	e15c0003 	cmp	ip, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10096d4:	e3a03000 	mov	r3, #0
 10096d8:	e5843000 	str	r3, [r4]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10096dc:	1a00000c 	bne	1009714 <XScuGic_SoftwareIntr+0x64>
	Xil_AssertNonvoid(Int_Id <= 15U);
 10096e0:	e351000f 	cmp	r1, #15
 10096e4:	8a000012 	bhi	1009734 <XScuGic_SoftwareIntr+0x84>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 10096e8:	e35200ff 	cmp	r2, #255	; 0xff
 10096ec:	8a000021 	bhi	1009778 <XScuGic_SoftwareIntr+0xc8>
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 10096f0:	e5900000 	ldr	r0, [r0]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 10096f4:	e1811802 	orr	r1, r1, r2, lsl #16
 10096f8:	e3a0300f 	mov	r3, #15
 10096fc:	e34030ff 	movt	r3, #255	; 0xff
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 1009700:	e5902008 	ldr	r2, [r0, #8]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 1009704:	e0033001 	and	r3, r3, r1
 1009708:	e5823f00 	str	r3, [r2, #3840]	; 0xf00
}
 100970c:	e3a00000 	mov	r0, #0
 1009710:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009714:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009718:	e30012b3 	movw	r1, #691	; 0x2b3
 100971c:	e3400105 	movt	r0, #261	; 0x105
 1009720:	eb000316 	bl	100a380 <Xil_Assert>
 1009724:	e3a03001 	mov	r3, #1
}
 1009728:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100972c:	e5843000 	str	r3, [r4]
}
 1009730:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id <= 15U);
 1009734:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009738:	e3a01fad 	mov	r1, #692	; 0x2b4
 100973c:	e3400105 	movt	r0, #261	; 0x105
 1009740:	eb00030e 	bl	100a380 <Xil_Assert>
 1009744:	e3a03001 	mov	r3, #1
}
 1009748:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id <= 15U);
 100974c:	e5843000 	str	r3, [r4]
}
 1009750:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009754:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009758:	e30012b2 	movw	r1, #690	; 0x2b2
 100975c:	e3400105 	movt	r0, #261	; 0x105
 1009760:	eb000306 	bl	100a380 <Xil_Assert>
 1009764:	e3063780 	movw	r3, #26496	; 0x6780
 1009768:	e3a02001 	mov	r2, #1
 100976c:	e3403106 	movt	r3, #262	; 0x106
 1009770:	e5832000 	str	r2, [r3]
 1009774:	eaffffe4 	b	100970c <XScuGic_SoftwareIntr+0x5c>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 1009778:	e3050f38 	movw	r0, #24376	; 0x5f38
 100977c:	e30012b5 	movw	r1, #693	; 0x2b5
 1009780:	e3400105 	movt	r0, #261	; 0x105
 1009784:	eb0002fd 	bl	100a380 <Xil_Assert>
 1009788:	e3a03001 	mov	r3, #1
 100978c:	e5843000 	str	r3, [r4]
 1009790:	eaffffdd 	b	100970c <XScuGic_SoftwareIntr+0x5c>

01009794 <XScuGic_SetPriorityTriggerType>:
	u32 Index;
#endif
	u8 LocalPriority;
	LocalPriority = Priority;

	Xil_AssertVoid(InstancePtr != NULL);
 1009794:	e3500000 	cmp	r0, #0
{
 1009798:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100979c:	0a000033 	beq	1009870 <XScuGic_SetPriorityTriggerType+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10097a0:	e590e004 	ldr	lr, [r0, #4]
 10097a4:	e301c111 	movw	ip, #4369	; 0x1111
 10097a8:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10097ac:	e3064780 	movw	r4, #26496	; 0x6780
 10097b0:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10097b4:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 10097b8:	e3a0c000 	mov	ip, #0
 10097bc:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10097c0:	1a00001c 	bne	1009838 <XScuGic_SetPriorityTriggerType+0xa4>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10097c4:	e351005e 	cmp	r1, #94	; 0x5e
 10097c8:	8a000021 	bhi	1009854 <XScuGic_SetPriorityTriggerType+0xc0>
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 10097cc:	e3530003 	cmp	r3, #3
 10097d0:	8a00002f 	bhi	1009894 <XScuGic_SetPriorityTriggerType+0x100>
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 10097d4:	e35200f8 	cmp	r2, #248	; 0xf8
 10097d8:	8a000034 	bhi	10098b0 <XScuGic_SetPriorityTriggerType+0x11c>
#endif

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10097dc:	e5905000 	ldr	r5, [r0]
 10097e0:	e3c1e003 	bic	lr, r1, #3
	LocalPriority = LocalPriority & (u8)XSCUGIC_INTR_PRIO_MASK;
	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 10097e4:	e2010003 	and	r0, r1, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10097e8:	e28eeb01 	add	lr, lr, #1024	; 0x400
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 10097ec:	e1a04180 	lsl	r4, r0, #3
 10097f0:	e3a080ff 	mov	r8, #255	; 0xff
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10097f4:	e5956008 	ldr	r6, [r5, #8]
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 10097f8:	e20220f8 	and	r2, r2, #248	; 0xf8
				RegValue);

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10097fc:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1009800:	e201100f 	and	r1, r1, #15
 1009804:	e1a01081 	lsl	r1, r1, #1
 1009808:	e3a07003 	mov	r7, #3
	return *(volatile u32 *) Addr;
 100980c:	e79e0006 	ldr	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009810:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 1009814:	e1c00418 	bic	r0, r0, r8, lsl r4
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 1009818:	e1800412 	orr	r0, r0, r2, lsl r4
	*LocalAddr = Value;
 100981c:	e78e0006 	str	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009820:	e5950008 	ldr	r0, [r5, #8]
	return *(volatile u32 *) Addr;
 1009824:	e790210c 	ldr	r2, [r0, ip, lsl #2]
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1009828:	e1c22117 	bic	r2, r2, r7, lsl r1
	RegValue |= (u32)Trigger << ((Int_Id%16U)*2U);
 100982c:	e1821113 	orr	r1, r2, r3, lsl r1
	*LocalAddr = Value;
 1009830:	e780110c 	str	r1, [r0, ip, lsl #2]
 1009834:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009838:	e3050f38 	movw	r0, #24376	; 0x5f38
 100983c:	e3001312 	movw	r1, #786	; 0x312
 1009840:	e3400105 	movt	r0, #261	; 0x105
 1009844:	eb0002cd 	bl	100a380 <Xil_Assert>
 1009848:	e3a03001 	mov	r3, #1
 100984c:	e5843000 	str	r3, [r4]
 1009850:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009854:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009858:	e3001313 	movw	r1, #787	; 0x313
 100985c:	e3400105 	movt	r0, #261	; 0x105
 1009860:	eb0002c6 	bl	100a380 <Xil_Assert>
 1009864:	e3a03001 	mov	r3, #1
 1009868:	e5843000 	str	r3, [r4]
 100986c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1009870:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009874:	e3001311 	movw	r1, #785	; 0x311
 1009878:	e3400105 	movt	r0, #261	; 0x105
 100987c:	eb0002bf 	bl	100a380 <Xil_Assert>
 1009880:	e3063780 	movw	r3, #26496	; 0x6780
 1009884:	e3a02001 	mov	r2, #1
 1009888:	e3403106 	movt	r3, #262	; 0x106
 100988c:	e5832000 	str	r2, [r3]
 1009890:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 1009894:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009898:	e3a01fc5 	mov	r1, #788	; 0x314
 100989c:	e3400105 	movt	r0, #261	; 0x105
 10098a0:	eb0002b6 	bl	100a380 <Xil_Assert>
 10098a4:	e3a03001 	mov	r3, #1
 10098a8:	e5843000 	str	r3, [r4]
 10098ac:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 10098b0:	e3050f38 	movw	r0, #24376	; 0x5f38
 10098b4:	e3001315 	movw	r1, #789	; 0x315
 10098b8:	e3400105 	movt	r0, #261	; 0x105
 10098bc:	eb0002af 	bl	100a380 <Xil_Assert>
 10098c0:	e3a03001 	mov	r3, #1
 10098c4:	e5843000 	str	r3, [r4]
	 * Write the value back to the register.
	 */
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_INT_CFG_OFFSET_CALC(Int_Id),
				RegValue);

}
 10098c8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

010098cc <XScuGic_GetPriorityTriggerType>:
void XScuGic_GetPriorityTriggerType(XScuGic *InstancePtr, u32 Int_Id,
					u8 *Priority, u8 *Trigger)
{
	u32 RegValue;

	Xil_AssertVoid(InstancePtr != NULL);
 10098cc:	e3500000 	cmp	r0, #0
{
 10098d0:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10098d4:	0a000030 	beq	100999c <XScuGic_GetPriorityTriggerType+0xd0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10098d8:	e590e004 	ldr	lr, [r0, #4]
 10098dc:	e301c111 	movw	ip, #4369	; 0x1111
 10098e0:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10098e4:	e3064780 	movw	r4, #26496	; 0x6780
 10098e8:	e3404106 	movt	r4, #262	; 0x106
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10098ec:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 10098f0:	e3a0c000 	mov	ip, #0
 10098f4:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10098f8:	1a000019 	bne	1009964 <XScuGic_GetPriorityTriggerType+0x98>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10098fc:	e351005e 	cmp	r1, #94	; 0x5e
 1009900:	8a00001e 	bhi	1009980 <XScuGic_GetPriorityTriggerType+0xb4>
	Xil_AssertVoid(Priority != NULL);
 1009904:	e3520000 	cmp	r2, #0
 1009908:	0a00002c 	beq	10099c0 <XScuGic_GetPriorityTriggerType+0xf4>
	Xil_AssertVoid(Trigger != NULL);
 100990c:	e3530000 	cmp	r3, #0
 1009910:	0a000031 	beq	10099dc <XScuGic_GetPriorityTriggerType+0x110>

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009914:	e590c000 	ldr	ip, [r0]

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 1009918:	e201e003 	and	lr, r1, #3
 100991c:	e1a0418e 	lsl	r4, lr, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009920:	e3c15003 	bic	r5, r1, #3
 1009924:	e2855b01 	add	r5, r5, #1024	; 0x400
 1009928:	e59ce008 	ldr	lr, [ip, #8]
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100992c:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1009930:	e201100f 	and	r1, r1, #15
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009934:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1009938:	e1a01081 	lsl	r1, r1, #1
	return *(volatile u32 *) Addr;
 100993c:	e795e00e 	ldr	lr, [r5, lr]
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 1009940:	e1a0e43e 	lsr	lr, lr, r4
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);
 1009944:	e5c2e000 	strb	lr, [r2]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009948:	e5902000 	ldr	r2, [r0]
 100994c:	e5922008 	ldr	r2, [r2, #8]
 1009950:	e792210c 	ldr	r2, [r2, ip, lsl #2]
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1009954:	e1a01132 	lsr	r1, r2, r1

	*Trigger = (u8)(RegValue & XSCUGIC_INT_CFG_MASK);
 1009958:	e2011003 	and	r1, r1, #3
 100995c:	e5c31000 	strb	r1, [r3]
 1009960:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009964:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009968:	e3001367 	movw	r1, #871	; 0x367
 100996c:	e3400105 	movt	r0, #261	; 0x105
 1009970:	eb000282 	bl	100a380 <Xil_Assert>
 1009974:	e3a03001 	mov	r3, #1
 1009978:	e5843000 	str	r3, [r4]
 100997c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009980:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009984:	e3a01fda 	mov	r1, #872	; 0x368
 1009988:	e3400105 	movt	r0, #261	; 0x105
 100998c:	eb00027b 	bl	100a380 <Xil_Assert>
 1009990:	e3a03001 	mov	r3, #1
 1009994:	e5843000 	str	r3, [r4]
 1009998:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100999c:	e3050f38 	movw	r0, #24376	; 0x5f38
 10099a0:	e3001366 	movw	r1, #870	; 0x366
 10099a4:	e3400105 	movt	r0, #261	; 0x105
 10099a8:	eb000274 	bl	100a380 <Xil_Assert>
 10099ac:	e3063780 	movw	r3, #26496	; 0x6780
 10099b0:	e3a02001 	mov	r2, #1
 10099b4:	e3403106 	movt	r3, #262	; 0x106
 10099b8:	e5832000 	str	r2, [r3]
 10099bc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Priority != NULL);
 10099c0:	e3050f38 	movw	r0, #24376	; 0x5f38
 10099c4:	e3001369 	movw	r1, #873	; 0x369
 10099c8:	e3400105 	movt	r0, #261	; 0x105
 10099cc:	eb00026b 	bl	100a380 <Xil_Assert>
 10099d0:	e3a03001 	mov	r3, #1
 10099d4:	e5843000 	str	r3, [r4]
 10099d8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Trigger != NULL);
 10099dc:	e3050f38 	movw	r0, #24376	; 0x5f38
 10099e0:	e300136a 	movw	r1, #874	; 0x36a
 10099e4:	e3400105 	movt	r0, #261	; 0x105
 10099e8:	eb000264 	bl	100a380 <Xil_Assert>
 10099ec:	e3a03001 	mov	r3, #1
 10099f0:	e5843000 	str	r3, [r4]
}
 10099f4:	e8bd8070 	pop	{r4, r5, r6, pc}

010099f8 <XScuGic_InterruptMaptoCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 10099f8:	e3500000 	cmp	r0, #0
{
 10099fc:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1009a00:	0a000010 	beq	1009a48 <XScuGic_InterruptMaptoCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009a04:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1009a08:	e306c780 	movw	ip, #26496	; 0x6780
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009a0c:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 1009a10:	e340c106 	movt	ip, #262	; 0x106
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009a14:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 1009a18:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009a1c:	e593e008 	ldr	lr, [r3, #8]
			XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 1009a20:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 1009a24:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 1009a28:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 1009a2c:	e2022003 	and	r2, r2, #3
 1009a30:	e790100e 	ldr	r1, [r0, lr]

	RegValue |= (Cpu_Id) << (Offset*8U);
 1009a34:	e1a02182 	lsl	r2, r2, #3
 1009a38:	e6ef3073 	uxtb	r3, r3
 1009a3c:	e1813213 	orr	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 1009a40:	e780300e 	str	r3, [r0, lr]
 1009a44:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1009a48:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009a4c:	e30013a5 	movw	r1, #933	; 0x3a5
 1009a50:	e3400105 	movt	r0, #261	; 0x105
 1009a54:	eb000249 	bl	100a380 <Xil_Assert>
 1009a58:	e3063780 	movw	r3, #26496	; 0x6780
 1009a5c:	e3a02001 	mov	r2, #1
 1009a60:	e3403106 	movt	r3, #262	; 0x106
 1009a64:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
					XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
					RegValue);
#endif
}
 1009a68:	e8bd8010 	pop	{r4, pc}

01009a6c <XScuGic_Enable>:
{
 1009a6c:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 1009a70:	e30c306c 	movw	r3, #49260	; 0xc06c
	Xil_AssertVoid(InstancePtr != NULL);
 1009a74:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 1009a78:	e3403105 	movt	r3, #261	; 0x105
{
 1009a7c:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 1009a80:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1009a84:	0a000024 	beq	1009b1c <XScuGic_Enable+0xb0>
 1009a88:	e3065780 	movw	r5, #26496	; 0x6780
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009a8c:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1009a90:	e3405106 	movt	r5, #262	; 0x106
 1009a94:	e3a03000 	mov	r3, #0
 1009a98:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009a9c:	8a000017 	bhi	1009b00 <XScuGic_Enable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009aa0:	e5962004 	ldr	r2, [r6, #4]
 1009aa4:	e3013111 	movw	r3, #4369	; 0x1111
 1009aa8:	e3413111 	movt	r3, #4369	; 0x1111
 1009aac:	e1520003 	cmp	r2, r3
 1009ab0:	1a00000b 	bne	1009ae4 <XScuGic_Enable+0x78>
	XScuGic_InterruptMaptoCpu(InstancePtr, Cpu_Id, Int_Id);
 1009ab4:	e1a02004 	mov	r2, r4
 1009ab8:	e6ef1071 	uxtb	r1, r1
 1009abc:	ebffffcd 	bl	10099f8 <XScuGic_InterruptMaptoCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1009ac0:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 1009ac4:	e204101f 	and	r1, r4, #31
 1009ac8:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1009acc:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1009ad0:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1009ad4:	e5922008 	ldr	r2, [r2, #8]
 1009ad8:	e2844040 	add	r4, r4, #64	; 0x40
 1009adc:	e7823104 	str	r3, [r2, r4, lsl #2]
 1009ae0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009ae4:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009ae8:	e300123d 	movw	r1, #573	; 0x23d
 1009aec:	e3400105 	movt	r0, #261	; 0x105
 1009af0:	eb000222 	bl	100a380 <Xil_Assert>
 1009af4:	e3a03001 	mov	r3, #1
 1009af8:	e5853000 	str	r3, [r5]
}
 1009afc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009b00:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009b04:	e3a01f8f 	mov	r1, #572	; 0x23c
 1009b08:	e3400105 	movt	r0, #261	; 0x105
 1009b0c:	eb00021b 	bl	100a380 <Xil_Assert>
 1009b10:	e3a03001 	mov	r3, #1
 1009b14:	e5853000 	str	r3, [r5]
 1009b18:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1009b1c:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009b20:	e300123b 	movw	r1, #571	; 0x23b
 1009b24:	e3400105 	movt	r0, #261	; 0x105
 1009b28:	eb000214 	bl	100a380 <Xil_Assert>
 1009b2c:	e3063780 	movw	r3, #26496	; 0x6780
 1009b30:	e3a02001 	mov	r2, #1
 1009b34:	e3403106 	movt	r3, #262	; 0x106
 1009b38:	e5832000 	str	r2, [r3]
 1009b3c:	e8bd8070 	pop	{r4, r5, r6, pc}

01009b40 <XScuGic_InterruptUnmapFromCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 1009b40:	e3500000 	cmp	r0, #0
{
 1009b44:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1009b48:	0a000010 	beq	1009b90 <XScuGic_InterruptUnmapFromCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009b4c:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1009b50:	e306c780 	movw	ip, #26496	; 0x6780
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009b54:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 1009b58:	e340c106 	movt	ip, #262	; 0x106
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009b5c:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 1009b60:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1009b64:	e593e008 	ldr	lr, [r3, #8]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 1009b68:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 1009b6c:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 1009b70:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 1009b74:	e2022003 	and	r2, r2, #3
	return *(volatile u32 *) Addr;
 1009b78:	e790100e 	ldr	r1, [r0, lr]

	RegValue &= ~(Cpu_Id << (Offset*8U));
 1009b7c:	e1a02182 	lsl	r2, r2, #3
 1009b80:	e6ef3073 	uxtb	r3, r3
 1009b84:	e1c13213 	bic	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 1009b88:	e780300e 	str	r3, [r0, lr]
 1009b8c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1009b90:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009b94:	e30013d1 	movw	r1, #977	; 0x3d1
 1009b98:	e3400105 	movt	r0, #261	; 0x105
 1009b9c:	eb0001f7 	bl	100a380 <Xil_Assert>
 1009ba0:	e3063780 	movw	r3, #26496	; 0x6780
 1009ba4:	e3a02001 	mov	r2, #1
 1009ba8:	e3403106 	movt	r3, #262	; 0x106
 1009bac:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
			RegValue);
#endif
}
 1009bb0:	e8bd8010 	pop	{r4, pc}

01009bb4 <XScuGic_Disable>:
{
 1009bb4:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 1009bb8:	e30c306c 	movw	r3, #49260	; 0xc06c
	Xil_AssertVoid(InstancePtr != NULL);
 1009bbc:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 1009bc0:	e3403105 	movt	r3, #261	; 0x105
{
 1009bc4:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 1009bc8:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1009bcc:	0a000024 	beq	1009c64 <XScuGic_Disable+0xb0>
 1009bd0:	e3065780 	movw	r5, #26496	; 0x6780
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009bd4:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1009bd8:	e3405106 	movt	r5, #262	; 0x106
 1009bdc:	e3a03000 	mov	r3, #0
 1009be0:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009be4:	8a000017 	bhi	1009c48 <XScuGic_Disable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009be8:	e5962004 	ldr	r2, [r6, #4]
 1009bec:	e3013111 	movw	r3, #4369	; 0x1111
 1009bf0:	e3413111 	movt	r3, #4369	; 0x1111
 1009bf4:	e1520003 	cmp	r2, r3
 1009bf8:	1a00000b 	bne	1009c2c <XScuGic_Disable+0x78>
	XScuGic_InterruptUnmapFromCpu(InstancePtr, Cpu_Id, Int_Id);
 1009bfc:	e1a02004 	mov	r2, r4
 1009c00:	e6ef1071 	uxtb	r1, r1
 1009c04:	ebffffcd 	bl	1009b40 <XScuGic_InterruptUnmapFromCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1009c08:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 1009c0c:	e204101f 	and	r1, r4, #31
 1009c10:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1009c14:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1009c18:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1009c1c:	e5922008 	ldr	r2, [r2, #8]
 1009c20:	e2844060 	add	r4, r4, #96	; 0x60
 1009c24:	e7823104 	str	r3, [r2, r4, lsl #2]
 1009c28:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1009c2c:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009c30:	e3a01f9e 	mov	r1, #632	; 0x278
 1009c34:	e3400105 	movt	r0, #261	; 0x105
 1009c38:	eb0001d0 	bl	100a380 <Xil_Assert>
 1009c3c:	e3a03001 	mov	r3, #1
 1009c40:	e5853000 	str	r3, [r5]
}
 1009c44:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1009c48:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009c4c:	e3001277 	movw	r1, #631	; 0x277
 1009c50:	e3400105 	movt	r0, #261	; 0x105
 1009c54:	eb0001c9 	bl	100a380 <Xil_Assert>
 1009c58:	e3a03001 	mov	r3, #1
 1009c5c:	e5853000 	str	r3, [r5]
 1009c60:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1009c64:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009c68:	e3001276 	movw	r1, #630	; 0x276
 1009c6c:	e3400105 	movt	r0, #261	; 0x105
 1009c70:	eb0001c2 	bl	100a380 <Xil_Assert>
 1009c74:	e3063780 	movw	r3, #26496	; 0x6780
 1009c78:	e3a02001 	mov	r2, #1
 1009c7c:	e3403106 	movt	r3, #262	; 0x106
 1009c80:	e5832000 	str	r2, [r3]
 1009c84:	e8bd8070 	pop	{r4, r5, r6, pc}

01009c88 <XScuGic_UnmapAllInterruptsFromCpu>:
{
	u32 Int_Id;
	u32 Target_Cpu;
	u32 LocalCpuID = (1U << Cpu_Id);

	Xil_AssertVoid(InstancePtr != NULL);
 1009c88:	e3500000 	cmp	r0, #0
{
 1009c8c:	e92d4010 	push	{r4, lr}
	u32 LocalCpuID = (1U << Cpu_Id);
 1009c90:	e3a04001 	mov	r4, #1
 1009c94:	e1a01114 	lsl	r1, r4, r1
	Xil_AssertVoid(InstancePtr != NULL);
 1009c98:	0a000011 	beq	1009ce4 <XScuGic_UnmapAllInterruptsFromCpu+0x5c>

	LocalCpuID |= LocalCpuID << 8U;
 1009c9c:	e1811401 	orr	r1, r1, r1, lsl #8
	Xil_AssertVoid(InstancePtr != NULL);
 1009ca0:	e3063780 	movw	r3, #26496	; 0x6780
 1009ca4:	e3403106 	movt	r3, #262	; 0x106
	LocalCpuID |= LocalCpuID << 16U;

	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 1009ca8:	e590c000 	ldr	ip, [r0]
	LocalCpuID |= LocalCpuID << 16U;
 1009cac:	e1811801 	orr	r1, r1, r1, lsl #16
	Xil_AssertVoid(InstancePtr != NULL);
 1009cb0:	e3a02000 	mov	r2, #0
 1009cb4:	e5832000 	str	r2, [r3]
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009cb8:	e3a03020 	mov	r3, #32
 1009cbc:	e1e00001 	mvn	r0, r1
		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 1009cc0:	e59c2008 	ldr	r2, [ip, #8]
 1009cc4:	e2822b02 	add	r2, r2, #2048	; 0x800
	return *(volatile u32 *) Addr;
 1009cc8:	e7921003 	ldr	r1, [r2, r3]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));
		/* Remove LocalCpuID from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 1009ccc:	e0011000 	and	r1, r1, r0
	*LocalAddr = Value;
 1009cd0:	e7821003 	str	r1, [r2, r3]
			Int_Id = Int_Id+4U) {
 1009cd4:	e2833004 	add	r3, r3, #4
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009cd8:	e3530060 	cmp	r3, #96	; 0x60
 1009cdc:	1afffff7 	bne	1009cc0 <XScuGic_UnmapAllInterruptsFromCpu+0x38>
 1009ce0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1009ce4:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009ce8:	e30013f1 	movw	r1, #1009	; 0x3f1
 1009cec:	e3400105 	movt	r0, #261	; 0x105
 1009cf0:	eb0001a2 	bl	100a380 <Xil_Assert>
 1009cf4:	e3063780 	movw	r3, #26496	; 0x6780
 1009cf8:	e3403106 	movt	r3, #262	; 0x106
 1009cfc:	e5834000 	str	r4, [r3]
 1009d00:	e8bd8010 	pop	{r4, pc}

01009d04 <XScuGic_Stop>:
{
	u32 Int_Id;
	u32 RegValue;
	u32 Target_Cpu;
	u32 DistDisable = 1; /* Track distributor status*/
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1009d04:	e30c306c 	movw	r3, #49260	; 0xc06c

	Xil_AssertVoid(InstancePtr != NULL);
 1009d08:	e3500000 	cmp	r0, #0
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1009d0c:	e3403105 	movt	r3, #261	; 0x105
{
 1009d10:	e92d4070 	push	{r4, r5, r6, lr}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1009d14:	e593e000 	ldr	lr, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1009d18:	0a000027 	beq	1009dbc <XScuGic_Stop+0xb8>
 1009d1c:	e3063780 	movw	r3, #26496	; 0x6780
 1009d20:	e3a02000 	mov	r2, #0

	/* If distributor is already disabled, no need to do anything */
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1009d24:	e5904000 	ldr	r4, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1009d28:	e3403106 	movt	r3, #262	; 0x106
 1009d2c:	e5832000 	str	r2, [r3]
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1009d30:	e5941008 	ldr	r1, [r4, #8]
	return *(volatile u32 *) Addr;
 1009d34:	e5913000 	ldr	r3, [r1]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 1009d38:	e3130001 	tst	r3, #1
 1009d3c:	08bd8070 	popeq	{r4, r5, r6, pc}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1009d40:	e3a0c001 	mov	ip, #1
	/*
	 * Check if the interrupt are targeted to current cpu only or not.
	 * Also remove current cpu from interrupt target register for all
	 * interrupts.
	 */
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009d44:	e3a02020 	mov	r2, #32
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1009d48:	e1a0ee1c 	lsl	lr, ip, lr
	LocalCpuID |= LocalCpuID << 8U;
 1009d4c:	e18ee40e 	orr	lr, lr, lr, lsl #8
	LocalCpuID |= LocalCpuID << 16U;
 1009d50:	e18ee80e 	orr	lr, lr, lr, lsl #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009d54:	e1e0500e 	mvn	r5, lr
 1009d58:	ea000000 	b	1009d60 <XScuGic_Stop+0x5c>
 1009d5c:	e5941008 	ldr	r1, [r4, #8]
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 1009d60:	e2820b02 	add	r0, r2, #2048	; 0x800
			Int_Id = Int_Id+4U) {
 1009d64:	e2822004 	add	r2, r2, #4
 1009d68:	e7903001 	ldr	r3, [r0, r1]
		if ((Target_Cpu != LocalCpuID) && (Target_Cpu != 0)) {
			/*
			 * If any other CPU is also programmed to target
			 * register, GIC distributor can not be disabled.
			 */
			DistDisable = 0;
 1009d6c:	e15e0003 	cmp	lr, r3
 1009d70:	13530000 	cmpne	r3, #0
		}

		/* Remove current CPU from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 1009d74:	e0033005 	and	r3, r3, r5
			DistDisable = 0;
 1009d78:	13a0c000 	movne	ip, #0
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009d7c:	e3520060 	cmp	r2, #96	; 0x60
	*LocalAddr = Value;
 1009d80:	e7803001 	str	r3, [r0, r1]
 1009d84:	1afffff4 	bne	1009d5c <XScuGic_Stop+0x58>

	/*
	 * If GIC distributor is safe to be disabled, disable all the interrupt
	 * and then disable distributor.
	 */
	if (DistDisable == 1) {
 1009d88:	e35c0001 	cmp	ip, #1
 1009d8c:	18bd8070 	popne	{r4, r5, r6, pc}
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
				Int_Id = Int_Id+32U) {
			/*
			 * Disable all the interrupts
			 */
			XScuGic_DistWriteReg(InstancePtr,
 1009d90:	e5941008 	ldr	r1, [r4, #8]
 1009d94:	e3e03000 	mvn	r3, #0
 1009d98:	e3a02000 	mov	r2, #0
 1009d9c:	e5813180 	str	r3, [r1, #384]	; 0x180
 1009da0:	e5941008 	ldr	r1, [r4, #8]
 1009da4:	e5813184 	str	r3, [r1, #388]	; 0x184
 1009da8:	e5941008 	ldr	r1, [r4, #8]
 1009dac:	e5813188 	str	r3, [r1, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1009db0:	e5943008 	ldr	r3, [r4, #8]
	*LocalAddr = Value;
 1009db4:	e5832000 	str	r2, [r3]
							Int_Id),
			0xFFFFFFFFU);
		}
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET, 0U);
	}
}
 1009db8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1009dbc:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009dc0:	e3001419 	movw	r1, #1049	; 0x419
 1009dc4:	e3400105 	movt	r0, #261	; 0x105
 1009dc8:	eb00016c 	bl	100a380 <Xil_Assert>
 1009dcc:	e3063780 	movw	r3, #26496	; 0x6780
 1009dd0:	e3a02001 	mov	r2, #1
 1009dd4:	e3403106 	movt	r3, #262	; 0x106
 1009dd8:	e5832000 	str	r2, [r3]
 1009ddc:	e8bd8070 	pop	{r4, r5, r6, pc}

01009de0 <XScuGic_CfgInitialize>:
{
 1009de0:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009de4:	e2504000 	subs	r4, r0, #0
 1009de8:	0a000049 	beq	1009f14 <XScuGic_CfgInitialize+0x134>
 1009dec:	e3065780 	movw	r5, #26496	; 0x6780
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1009df0:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009df4:	e3405106 	movt	r5, #262	; 0x106
 1009df8:	e3a02000 	mov	r2, #0
 1009dfc:	e5852000 	str	r2, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1009e00:	0a00004c 	beq	1009f38 <XScuGic_CfgInitialize+0x158>
	if(InstancePtr->IsReady != XIL_COMPONENT_IS_READY) {
 1009e04:	e5940004 	ldr	r0, [r4, #4]
 1009e08:	e3013111 	movw	r3, #4369	; 0x1111
 1009e0c:	e3413111 	movt	r3, #4369	; 0x1111
 1009e10:	e1500003 	cmp	r0, r3
 1009e14:	0a00001e 	beq	1009e94 <XScuGic_CfgInitialize+0xb4>
						= (Xil_InterruptHandler)StubHandler;
 1009e18:	e309c4c0 	movw	ip, #38080	; 0x94c0
 1009e1c:	e1a03001 	mov	r3, r1
 1009e20:	e340c100 	movt	ip, #256	; 0x100
 1009e24:	e2810fbe 	add	r0, r1, #760	; 0x2f8
		InstancePtr->IsReady = 0U;
 1009e28:	e5842004 	str	r2, [r4, #4]
		InstancePtr->Config = ConfigPtr;
 1009e2c:	e5841000 	str	r1, [r4]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 1009e30:	e593200c 	ldr	r2, [r3, #12]
 1009e34:	e2833008 	add	r3, r3, #8
			InstancePtr->Config->HandlerTable[Int_Id].CallBackRef =
 1009e38:	e5834008 	str	r4, [r3, #8]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 1009e3c:	e3520000 	cmp	r2, #0
						= (Xil_InterruptHandler)StubHandler;
 1009e40:	0583c004 	streq	ip, [r3, #4]
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009e44:	e1500003 	cmp	r0, r3
 1009e48:	1afffff8 	bne	1009e30 <XScuGic_CfgInitialize+0x50>
		XScuGic_Stop(InstancePtr);
 1009e4c:	e1a00004 	mov	r0, r4
 1009e50:	ebffffab 	bl	1009d04 <XScuGic_Stop>
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1009e54:	e5941000 	ldr	r1, [r4]
	Xil_AssertVoid(InstancePtr != NULL);
 1009e58:	e3a03000 	mov	r3, #0
 1009e5c:	e5853000 	str	r3, [r5]
	return *(volatile u32 *) Addr;
 1009e60:	e5910008 	ldr	r0, [r1, #8]
 1009e64:	e5903000 	ldr	r3, [r0]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 1009e68:	e2133001 	ands	r3, r3, #1
 1009e6c:	0a00000a 	beq	1009e9c <XScuGic_CfgInitialize+0xbc>
	XScuGic_CPUWriteReg(InstancePtr, XSCUGIC_CPU_PRIOR_OFFSET, 0xF0U);
 1009e70:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 1009e74:	e3a0c0f0 	mov	ip, #240	; 0xf0
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1009e78:	e3013111 	movw	r3, #4369	; 0x1111
 1009e7c:	e3a00007 	mov	r0, #7
 1009e80:	e3413111 	movt	r3, #4369	; 0x1111
 1009e84:	e582c004 	str	ip, [r2, #4]
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1009e88:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 1009e8c:	e5820000 	str	r0, [r2]
 1009e90:	e5843004 	str	r3, [r4, #4]
}
 1009e94:	e3a00000 	mov	r0, #0
 1009e98:	e8bd8070 	pop	{r4, r5, r6, pc}
 1009e9c:	e1a0c003 	mov	ip, r3
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009ea0:	e3a02020 	mov	r2, #32
 1009ea4:	e5803000 	str	r3, [r0]
		XScuGic_DistWriteReg(InstancePtr,
 1009ea8:	e1a03222 	lsr	r3, r2, #4
 1009eac:	e5910008 	ldr	r0, [r1, #8]
			Int_Id = Int_Id+16U) {
 1009eb0:	e2822010 	add	r2, r2, #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009eb4:	e3520060 	cmp	r2, #96	; 0x60
		XScuGic_DistWriteReg(InstancePtr,
 1009eb8:	e2833c03 	add	r3, r3, #768	; 0x300
 1009ebc:	e780c103 	str	ip, [r0, r3, lsl #2]
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009ec0:	1afffff8 	bne	1009ea8 <XScuGic_CfgInitialize+0xc8>
 1009ec4:	e30a00a0 	movw	r0, #41120	; 0xa0a0
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009ec8:	e3a03000 	mov	r3, #0
 1009ecc:	e34a00a0 	movt	r0, #41120	; 0xa0a0
		XScuGic_DistWriteReg(InstancePtr,
 1009ed0:	e5912008 	ldr	r2, [r1, #8]
 1009ed4:	e2822b01 	add	r2, r2, #1024	; 0x400
 1009ed8:	e7820003 	str	r0, [r2, r3]
			Int_Id = Int_Id+4U) {
 1009edc:	e2833004 	add	r3, r3, #4
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1009ee0:	e3530060 	cmp	r3, #96	; 0x60
 1009ee4:	1afffff9 	bne	1009ed0 <XScuGic_CfgInitialize+0xf0>
		XScuGic_DistWriteReg(InstancePtr,
 1009ee8:	e5910008 	ldr	r0, [r1, #8]
 1009eec:	e3e03000 	mvn	r3, #0
 1009ef0:	e3a02001 	mov	r2, #1
 1009ef4:	e5803180 	str	r3, [r0, #384]	; 0x180
 1009ef8:	e5910008 	ldr	r0, [r1, #8]
 1009efc:	e5803184 	str	r3, [r0, #388]	; 0x184
 1009f00:	e5910008 	ldr	r0, [r1, #8]
 1009f04:	e5803188 	str	r3, [r0, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1009f08:	e5913008 	ldr	r3, [r1, #8]
	*LocalAddr = Value;
 1009f0c:	e5832000 	str	r2, [r3]
 1009f10:	eaffffd6 	b	1009e70 <XScuGic_CfgInitialize+0x90>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009f14:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009f18:	e3001181 	movw	r1, #385	; 0x181
 1009f1c:	e3400105 	movt	r0, #261	; 0x105
 1009f20:	eb000116 	bl	100a380 <Xil_Assert>
 1009f24:	e3063780 	movw	r3, #26496	; 0x6780
 1009f28:	e3a02001 	mov	r2, #1
 1009f2c:	e3403106 	movt	r3, #262	; 0x106
 1009f30:	e5832000 	str	r2, [r3]
 1009f34:	eaffffd6 	b	1009e94 <XScuGic_CfgInitialize+0xb4>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1009f38:	e3050f38 	movw	r0, #24376	; 0x5f38
 1009f3c:	e3001182 	movw	r1, #386	; 0x182
 1009f40:	e3400105 	movt	r0, #261	; 0x105
 1009f44:	eb00010d 	bl	100a380 <Xil_Assert>
 1009f48:	e3a03001 	mov	r3, #1
 1009f4c:	e5853000 	str	r3, [r5]
 1009f50:	eaffffcf 	b	1009e94 <XScuGic_CfgInitialize+0xb4>

01009f54 <XScuGic_SetCpuID>:
* @note		None
*
*****************************************************************************/
void XScuGic_SetCpuID(u32 CpuCoreId)
{
	Xil_AssertVoid(CpuCoreId <= 1U);
 1009f54:	e3500001 	cmp	r0, #1
 1009f58:	8a000007 	bhi	1009f7c <XScuGic_SetCpuID+0x28>
 1009f5c:	e3062780 	movw	r2, #26496	; 0x6780

	CpuId = CpuCoreId;
 1009f60:	e30c306c 	movw	r3, #49260	; 0xc06c
	Xil_AssertVoid(CpuCoreId <= 1U);
 1009f64:	e3402106 	movt	r2, #262	; 0x106
 1009f68:	e3a01000 	mov	r1, #0
	CpuId = CpuCoreId;
 1009f6c:	e3403105 	movt	r3, #261	; 0x105
	Xil_AssertVoid(CpuCoreId <= 1U);
 1009f70:	e5821000 	str	r1, [r2]
	CpuId = CpuCoreId;
 1009f74:	e5830000 	str	r0, [r3]
 1009f78:	e12fff1e 	bx	lr
	Xil_AssertVoid(CpuCoreId <= 1U);
 1009f7c:	e3050f38 	movw	r0, #24376	; 0x5f38
{
 1009f80:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CpuCoreId <= 1U);
 1009f84:	e300145d 	movw	r1, #1117	; 0x45d
 1009f88:	e3400105 	movt	r0, #261	; 0x105
 1009f8c:	eb0000fb 	bl	100a380 <Xil_Assert>
 1009f90:	e3063780 	movw	r3, #26496	; 0x6780
 1009f94:	e3a02001 	mov	r2, #1
 1009f98:	e3403106 	movt	r3, #262	; 0x106
 1009f9c:	e5832000 	str	r2, [r3]
}
 1009fa0:	e8bd8010 	pop	{r4, pc}

01009fa4 <XScuGic_GetCpuID>:
* @note        None.
*
*****************************************************************************/
u32 XScuGic_GetCpuID(void)
{
	return CpuId;
 1009fa4:	e30c306c 	movw	r3, #49260	; 0xc06c
 1009fa8:	e3403105 	movt	r3, #261	; 0x105
}
 1009fac:	e5930000 	ldr	r0, [r3]
 1009fb0:	e12fff1e 	bx	lr

01009fb4 <XScuGic_LookupConfig>:
{
	XScuGic_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_SCUGIC_NUM_INSTANCES; Index++) {
		if (XScuGic_ConfigTable[Index].DeviceId == DeviceId) {
 1009fb4:	e3063218 	movw	r3, #25112	; 0x6218
 1009fb8:	e3403105 	movt	r3, #261	; 0x105
 1009fbc:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuGic_Config *)CfgPtr;
}
 1009fc0:	e1520000 	cmp	r2, r0
 1009fc4:	01a00003 	moveq	r0, r3
 1009fc8:	13a00000 	movne	r0, #0
 1009fcc:	e12fff1e 	bx	lr

01009fd0 <XScuTimer_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XScuTimer_CfgInitialize(XScuTimer *InstancePtr,
			 XScuTimer_Config *ConfigPtr, u32 EffectiveAddress)
{
 1009fd0:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status;
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009fd4:	e2505000 	subs	r5, r0, #0
 1009fd8:	0a000016 	beq	100a038 <XScuTimer_CfgInitialize+0x68>
 1009fdc:	e3066780 	movw	r6, #26496	; 0x6780
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1009fe0:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1009fe4:	e3406106 	movt	r6, #262	; 0x106
 1009fe8:	e3a03000 	mov	r3, #0
 1009fec:	e1a04001 	mov	r4, r1
 1009ff0:	e5863000 	str	r3, [r6]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1009ff4:	0a000019 	beq	100a060 <XScuTimer_CfgInitialize+0x90>
	 * If the device is started, disallow the initialize and return a
	 * status indicating it is started. This allows the user to stop the
	 * device and reinitialize, but prevents a user from inadvertently
	 * initializing.
	 */
	if (InstancePtr->IsStarted != XIL_COMPONENT_IS_STARTED) {
 1009ff8:	e595000c 	ldr	r0, [r5, #12]
 1009ffc:	e3021222 	movw	r1, #8738	; 0x2222
 100a000:	e3421222 	movt	r1, #8738	; 0x2222
 100a004:	e1500001 	cmp	r0, r1
 100a008:	0a000008 	beq	100a030 <XScuTimer_CfgInitialize+0x60>
		/*
		 * Copy configuration into the instance structure.
		 */
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 100a00c:	e1d4c0b0 	ldrh	ip, [r4]
		InstancePtr->IsStarted = (u32)0;

		/*
		 * Indicate the instance is ready to use, successfully initialized.
		 */
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 100a010:	e3011111 	movw	r1, #4369	; 0x1111
 100a014:	e3411111 	movt	r1, #4369	; 0x1111

		Status =(s32)XST_SUCCESS;
 100a018:	e1a00003 	mov	r0, r3
		InstancePtr->Config.BaseAddr = EffectiveAddress;
 100a01c:	e5852004 	str	r2, [r5, #4]
		InstancePtr->IsStarted = (u32)0;
 100a020:	e585300c 	str	r3, [r5, #12]
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 100a024:	e1c5c0b0 	strh	ip, [r5]
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 100a028:	e5851008 	str	r1, [r5, #8]
	}
	else {
		Status = (s32)XST_DEVICE_IS_STARTED;
	}
	return Status;
}
 100a02c:	e8bd8070 	pop	{r4, r5, r6, pc}
		Status = (s32)XST_DEVICE_IS_STARTED;
 100a030:	e3a00005 	mov	r0, #5
 100a034:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 100a038:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a03c:	e3a01054 	mov	r1, #84	; 0x54
 100a040:	e3400105 	movt	r0, #261	; 0x105
 100a044:	eb0000cd 	bl	100a380 <Xil_Assert>
 100a048:	e3063780 	movw	r3, #26496	; 0x6780
 100a04c:	e3a02001 	mov	r2, #1
 100a050:	e3403106 	movt	r3, #262	; 0x106
 100a054:	e1a00005 	mov	r0, r5
 100a058:	e5832000 	str	r2, [r3]
 100a05c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(ConfigPtr != NULL);
 100a060:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a064:	e3a01055 	mov	r1, #85	; 0x55
 100a068:	e3400105 	movt	r0, #261	; 0x105
 100a06c:	eb0000c3 	bl	100a380 <Xil_Assert>
 100a070:	e3a03001 	mov	r3, #1
 100a074:	e1a00004 	mov	r0, r4
 100a078:	e5863000 	str	r3, [r6]
 100a07c:	e8bd8070 	pop	{r4, r5, r6, pc}

0100a080 <XScuTimer_Start>:
******************************************************************************/
void XScuTimer_Start(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 100a080:	e3500000 	cmp	r0, #0
{
 100a084:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100a088:	0a000017 	beq	100a0ec <XScuTimer_Start+0x6c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a08c:	e5901008 	ldr	r1, [r0, #8]
 100a090:	e3013111 	movw	r3, #4369	; 0x1111
 100a094:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100a098:	e3064780 	movw	r4, #26496	; 0x6780
 100a09c:	e3404106 	movt	r4, #262	; 0x106
 100a0a0:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a0a4:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 100a0a8:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a0ac:	1a000007 	bne	100a0d0 <XScuTimer_Start+0x50>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 100a0b0:	e5901004 	ldr	r1, [r0, #4]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is started.
	 */
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 100a0b4:	e3022222 	movw	r2, #8738	; 0x2222
 100a0b8:	e3422222 	movt	r2, #8738	; 0x2222
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 100a0bc:	e5913008 	ldr	r3, [r1, #8]
	Register |= XSCUTIMER_CONTROL_ENABLE_MASK;
 100a0c0:	e3833001 	orr	r3, r3, #1
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 100a0c4:	e5813008 	str	r3, [r1, #8]
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 100a0c8:	e580200c 	str	r2, [r0, #12]
 100a0cc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a0d0:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a0d4:	e3a01089 	mov	r1, #137	; 0x89
 100a0d8:	e3400105 	movt	r0, #261	; 0x105
 100a0dc:	eb0000a7 	bl	100a380 <Xil_Assert>
 100a0e0:	e3a03001 	mov	r3, #1
 100a0e4:	e5843000 	str	r3, [r4]
}
 100a0e8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100a0ec:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a0f0:	e3a01088 	mov	r1, #136	; 0x88
 100a0f4:	e3400105 	movt	r0, #261	; 0x105
 100a0f8:	eb0000a0 	bl	100a380 <Xil_Assert>
 100a0fc:	e3063780 	movw	r3, #26496	; 0x6780
 100a100:	e3a02001 	mov	r2, #1
 100a104:	e3403106 	movt	r3, #262	; 0x106
 100a108:	e5832000 	str	r2, [r3]
 100a10c:	e8bd8010 	pop	{r4, pc}

0100a110 <XScuTimer_Stop>:
******************************************************************************/
void XScuTimer_Stop(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 100a110:	e3500000 	cmp	r0, #0
{
 100a114:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100a118:	0a000015 	beq	100a174 <XScuTimer_Stop+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a11c:	e5901008 	ldr	r1, [r0, #8]
 100a120:	e3013111 	movw	r3, #4369	; 0x1111
 100a124:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100a128:	e3064780 	movw	r4, #26496	; 0x6780
 100a12c:	e3404106 	movt	r4, #262	; 0x106
 100a130:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a134:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 100a138:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a13c:	1a000005 	bne	100a158 <XScuTimer_Stop+0x48>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 100a140:	e5901004 	ldr	r1, [r0, #4]
	return *(volatile u32 *) Addr;
 100a144:	e5913008 	ldr	r3, [r1, #8]
				  XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear the 'timer enable' bit in the register.
	 */
	Register &= (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 100a148:	e3c33001 	bic	r3, r3, #1
	*LocalAddr = Value;
 100a14c:	e5813008 	str	r3, [r1, #8]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is stopped.
	 */
	InstancePtr->IsStarted = (u32)0;
 100a150:	e580200c 	str	r2, [r0, #12]
 100a154:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a158:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a15c:	e3a010b3 	mov	r1, #179	; 0xb3
 100a160:	e3400105 	movt	r0, #261	; 0x105
 100a164:	eb000085 	bl	100a380 <Xil_Assert>
 100a168:	e3a03001 	mov	r3, #1
 100a16c:	e5843000 	str	r3, [r4]
}
 100a170:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100a174:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a178:	e3a010b2 	mov	r1, #178	; 0xb2
 100a17c:	e3400105 	movt	r0, #261	; 0x105
 100a180:	eb00007e 	bl	100a380 <Xil_Assert>
 100a184:	e3063780 	movw	r3, #26496	; 0x6780
 100a188:	e3a02001 	mov	r2, #1
 100a18c:	e3403106 	movt	r3, #262	; 0x106
 100a190:	e5832000 	str	r2, [r3]
 100a194:	e8bd8010 	pop	{r4, pc}

0100a198 <XScuTimer_SetPrescaler>:
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertVoid(InstancePtr != NULL);
 100a198:	e3500000 	cmp	r0, #0
{
 100a19c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100a1a0:	0a000015 	beq	100a1fc <XScuTimer_SetPrescaler+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a1a4:	e590e008 	ldr	lr, [r0, #8]
 100a1a8:	e3012111 	movw	r2, #4369	; 0x1111
 100a1ac:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100a1b0:	e3064780 	movw	r4, #26496	; 0x6780
 100a1b4:	e3404106 	movt	r4, #262	; 0x106
 100a1b8:	e3a0c000 	mov	ip, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a1bc:	e15e0002 	cmp	lr, r2
	Xil_AssertVoid(InstancePtr != NULL);
 100a1c0:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a1c4:	1a000005 	bne	100a1e0 <XScuTimer_SetPrescaler+0x48>
	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 100a1c8:	e5902004 	ldr	r2, [r0, #4]
	return *(volatile u32 *) Addr;
 100a1cc:	e5923008 	ldr	r3, [r2, #8]
					XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear all of the prescaler control bits in the register.
	 */
	ControlReg &= (u32)(~XSCUTIMER_CONTROL_PRESCALER_MASK);
 100a1d0:	e3c33cff 	bic	r3, r3, #65280	; 0xff00

	/*
	 * Set the prescaler value.
	 */
	ControlReg |= (((u32)PrescalerValue) << XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 100a1d4:	e1833401 	orr	r3, r3, r1, lsl #8
	*LocalAddr = Value;
 100a1d8:	e5823008 	str	r3, [r2, #8]
 100a1dc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a1e0:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a1e4:	e3a010e1 	mov	r1, #225	; 0xe1
 100a1e8:	e3400105 	movt	r0, #261	; 0x105
 100a1ec:	eb000063 	bl	100a380 <Xil_Assert>
 100a1f0:	e3a03001 	mov	r3, #1
 100a1f4:	e5843000 	str	r3, [r4]
	/*
	 * Write the register with the new values.
	 */
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
			  XSCUTIMER_CONTROL_OFFSET, ControlReg);
}
 100a1f8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100a1fc:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a200:	e3a010e0 	mov	r1, #224	; 0xe0
 100a204:	e3400105 	movt	r0, #261	; 0x105
 100a208:	eb00005c 	bl	100a380 <Xil_Assert>
 100a20c:	e3063780 	movw	r3, #26496	; 0x6780
 100a210:	e3a02001 	mov	r2, #1
 100a214:	e3403106 	movt	r3, #262	; 0x106
 100a218:	e5832000 	str	r2, [r3]
 100a21c:	e8bd8010 	pop	{r4, pc}

0100a220 <XScuTimer_GetPrescaler>:
*
* @note		None.
*
****************************************************************************/
u8 XScuTimer_GetPrescaler(XScuTimer *InstancePtr)
{
 100a220:	e92d4070 	push	{r4, r5, r6, lr}
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 100a224:	e2506000 	subs	r6, r0, #0
 100a228:	0a000014 	beq	100a280 <XScuTimer_GetPrescaler+0x60>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a22c:	e5962008 	ldr	r2, [r6, #8]
 100a230:	e3013111 	movw	r3, #4369	; 0x1111
 100a234:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100a238:	e3065780 	movw	r5, #26496	; 0x6780
 100a23c:	e3405106 	movt	r5, #262	; 0x106
 100a240:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a244:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100a248:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a24c:	1a000003 	bne	100a260 <XScuTimer_GetPrescaler+0x40>

	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 100a250:	e5963004 	ldr	r3, [r6, #4]
	return *(volatile u32 *) Addr;
 100a254:	e5930008 	ldr	r0, [r3, #8]
				    XSCUTIMER_CONTROL_OFFSET);
	ControlReg &= XSCUTIMER_CONTROL_PRESCALER_MASK;

	return (u8)(ControlReg >> XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 100a258:	e7e70450 	ubfx	r0, r0, #8, #8
 100a25c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a260:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a264:	e300110d 	movw	r1, #269	; 0x10d
 100a268:	e3400105 	movt	r0, #261	; 0x105
 100a26c:	eb000043 	bl	100a380 <Xil_Assert>
 100a270:	e3a03001 	mov	r3, #1
 100a274:	e1a00004 	mov	r0, r4
 100a278:	e5853000 	str	r3, [r5]
}
 100a27c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 100a280:	e3050f44 	movw	r0, #24388	; 0x5f44
 100a284:	e3a01f43 	mov	r1, #268	; 0x10c
 100a288:	e3400105 	movt	r0, #261	; 0x105
 100a28c:	eb00003b 	bl	100a380 <Xil_Assert>
 100a290:	e3063780 	movw	r3, #26496	; 0x6780
 100a294:	e3a02001 	mov	r2, #1
 100a298:	e3403106 	movt	r3, #262	; 0x106
 100a29c:	e1a00006 	mov	r0, r6
 100a2a0:	e5832000 	str	r2, [r3]
 100a2a4:	e8bd8070 	pop	{r4, r5, r6, pc}

0100a2a8 <XScuTimer_SelfTest>:
*
* @note		None.
*
******************************************************************************/
s32 XScuTimer_SelfTest(XScuTimer *InstancePtr)
{
 100a2a8:	e92d4070 	push	{r4, r5, r6, lr}

	/*
	 * Assert to ensure the inputs are valid and the instance has been
	 * initialized.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 100a2ac:	e2505000 	subs	r5, r0, #0
 100a2b0:	0a000021 	beq	100a33c <XScuTimer_SelfTest+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a2b4:	e5952008 	ldr	r2, [r5, #8]
 100a2b8:	e3013111 	movw	r3, #4369	; 0x1111
 100a2bc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100a2c0:	e3066780 	movw	r6, #26496	; 0x6780
 100a2c4:	e3406106 	movt	r6, #262	; 0x106
 100a2c8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a2cc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100a2d0:	e5864000 	str	r4, [r6]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a2d4:	1a000010 	bne	100a31c <XScuTimer_SelfTest+0x74>

	/*
	 * Save the contents of the Control Register and stop the timer.
	 */
	CtrlOrig = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 100a2d8:	e5952004 	ldr	r2, [r5, #4]
	*LocalAddr = Value;
 100a2dc:	e30f400f 	movw	r4, #61455	; 0xf00f
 100a2e0:	e34a455a 	movt	r4, #42330	; 0xa55a
	return *(volatile u32 *) Addr;
 100a2e4:	e5923008 	ldr	r3, [r2, #8]
				  XSCUTIMER_CONTROL_OFFSET);
	Register = CtrlOrig & (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 100a2e8:	e3c31001 	bic	r1, r3, #1
	*LocalAddr = Value;
 100a2ec:	e5821008 	str	r1, [r2, #8]
	return *(volatile u32 *) Addr;
 100a2f0:	e5952004 	ldr	r2, [r5, #4]
 100a2f4:	e5921000 	ldr	r1, [r2]
	*LocalAddr = Value;
 100a2f8:	e5824000 	str	r4, [r2]
	return *(volatile u32 *) Addr;
 100a2fc:	e5952004 	ldr	r2, [r5, #4]
 100a300:	e5920000 	ldr	r0, [r2]
	*LocalAddr = Value;
 100a304:	e5821000 	str	r1, [r2]

	/*
	 * Restore the contents of the Load Register and Control Register.
	 */
	XScuTimer_LoadTimer(InstancePtr, LoadOrig);
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
 100a308:	e5952004 	ldr	r2, [r5, #4]

	/*
	 * Return a Failure if the contents of the Load Register do not
	 * match with the value written to it.
	 */
	if (Register != XSCUTIMER_SELFTEST_VALUE) {
 100a30c:	e0500004 	subs	r0, r0, r4
 100a310:	13a00001 	movne	r0, #1
 100a314:	e5823008 	str	r3, [r2, #8]
 100a318:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100a31c:	e3050f50 	movw	r0, #24400	; 0x5f50
 100a320:	e3a0105b 	mov	r1, #91	; 0x5b
 100a324:	e3400105 	movt	r0, #261	; 0x105
 100a328:	eb000014 	bl	100a380 <Xil_Assert>
 100a32c:	e3a03001 	mov	r3, #1
 100a330:	e1a00004 	mov	r0, r4
 100a334:	e5863000 	str	r3, [r6]
	else {
		Status = (s32)XST_SUCCESS;
	}

	return Status;
}
 100a338:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 100a33c:	e3050f50 	movw	r0, #24400	; 0x5f50
 100a340:	e3a0105a 	mov	r1, #90	; 0x5a
 100a344:	e3400105 	movt	r0, #261	; 0x105
 100a348:	eb00000c 	bl	100a380 <Xil_Assert>
 100a34c:	e3063780 	movw	r3, #26496	; 0x6780
 100a350:	e3a02001 	mov	r2, #1
 100a354:	e3403106 	movt	r3, #262	; 0x106
 100a358:	e1a00005 	mov	r0, r5
 100a35c:	e5832000 	str	r2, [r3]
 100a360:	e8bd8070 	pop	{r4, r5, r6, pc}

0100a364 <XScuTimer_LookupConfig>:
{
	XScuTimer_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < XPAR_XSCUTIMER_NUM_INSTANCES; Index++) {
		if (XScuTimer_ConfigTable[Index].DeviceId == DeviceId) {
 100a364:	e3063178 	movw	r3, #24952	; 0x6178
 100a368:	e3403105 	movt	r3, #261	; 0x105
 100a36c:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuTimer_Config *)CfgPtr;
}
 100a370:	e1520000 	cmp	r2, r0
 100a374:	01a00003 	moveq	r0, r3
 100a378:	13a00000 	movne	r0, #0
 100a37c:	e12fff1e 	bx	lr

0100a380 <Xil_Assert>:
*
******************************************************************************/
void Xil_Assert(const char8 *File, s32 Line)
{
	/* if the callback has been set then invoke it */
	if (Xil_AssertCallbackRoutine != 0) {
 100a380:	e30c3070 	movw	r3, #49264	; 0xc070
 100a384:	e3403105 	movt	r3, #261	; 0x105
 100a388:	e5933000 	ldr	r3, [r3]
 100a38c:	e3530000 	cmp	r3, #0
 100a390:	0a000009 	beq	100a3bc <Xil_Assert+0x3c>
{
 100a394:	e92d4010 	push	{r4, lr}
		(*Xil_AssertCallbackRoutine)(File, Line);
 100a398:	e12fff33 	blx	r3
	}

	/* if specified, wait indefinitely such that the assert will show up
	 * in testing
	 */
	while (Xil_AssertWait != 0) {
 100a39c:	e3063180 	movw	r3, #24960	; 0x6180
 100a3a0:	e3403105 	movt	r3, #261	; 0x105
 100a3a4:	e5933000 	ldr	r3, [r3]
 100a3a8:	e3530000 	cmp	r3, #0
 100a3ac:	08bd8010 	popeq	{r4, pc}
 100a3b0:	e3530000 	cmp	r3, #0
 100a3b4:	1afffffb 	bne	100a3a8 <Xil_Assert+0x28>
 100a3b8:	e8bd8010 	pop	{r4, pc}
 100a3bc:	e3063180 	movw	r3, #24960	; 0x6180
 100a3c0:	e3403105 	movt	r3, #261	; 0x105
 100a3c4:	e5933000 	ldr	r3, [r3]
 100a3c8:	e3530000 	cmp	r3, #0
 100a3cc:	012fff1e 	bxeq	lr
 100a3d0:	e3530000 	cmp	r3, #0
 100a3d4:	1afffffb 	bne	100a3c8 <Xil_Assert+0x48>
 100a3d8:	e12fff1e 	bx	lr

0100a3dc <Xil_AssertSetCallback>:
* @note     This function has no effect if NDEBUG is set
*
******************************************************************************/
void Xil_AssertSetCallback(Xil_AssertCallback Routine)
{
	Xil_AssertCallbackRoutine = Routine;
 100a3dc:	e30c3070 	movw	r3, #49264	; 0xc070
 100a3e0:	e3403105 	movt	r3, #261	; 0x105
 100a3e4:	e5830000 	str	r0, [r3]
}
 100a3e8:	e12fff1e 	bx	lr

0100a3ec <XNullHandler>:
*
******************************************************************************/
void XNullHandler(void *NullParameter)
{
	(void) NullParameter;
}
 100a3ec:	e12fff1e 	bx	lr

0100a3f0 <print>:
 * print -- do a raw print of a string
 */
#include "xil_printf.h"

void print(const char8 *ptr)
{
 100a3f0:	e92d4010 	push	{r4, lr}
 100a3f4:	e1a04000 	mov	r4, r0
#if HYP_GUEST && EL1_NONSECURE && XEN_USE_PV_CONSOLE
	XPVXenConsole_Write(ptr);
#else
#ifdef STDOUT_BASEADDRESS
  while (*ptr != (char8)0) {
 100a3f8:	e5d00000 	ldrb	r0, [r0]
 100a3fc:	e3500000 	cmp	r0, #0
 100a400:	08bd8010 	popeq	{r4, pc}
    outbyte (*ptr);
 100a404:	eb00025e 	bl	100ad84 <outbyte>
  while (*ptr != (char8)0) {
 100a408:	e5f40001 	ldrb	r0, [r4, #1]!
 100a40c:	e3500000 	cmp	r0, #0
 100a410:	1afffffb 	bne	100a404 <print+0x14>
 100a414:	e8bd8010 	pop	{r4, pc}

0100a418 <Xil_DCacheInvalidateLine>:
****************************************************************************/
void Xil_DCacheInvalidateLine(u32 adr)
{
	u32 currmask;

	currmask = mfcpsr();
 100a418:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a41c:	e38320c0 	orr	r2, r3, #192	; 0xc0
 100a420:	e129f002 	msr	CPSR_fc, r2
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 100a424:	e3a02a02 	mov	r2, #8192	; 0x2000
 100a428:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 100a42c:	e5820770 	str	r0, [r2, #1904]	; 0x770
****************************************************************************/
void Xil_L2CacheInvalidateLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, (u32)adr);
	/* synchronize the processor */
	dsb();
 100a430:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a434:	e3a02000 	mov	r2, #0
 100a438:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100a43c:	e3c0001f 	bic	r0, r0, #31
 100a440:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 100a444:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a448:	e129f003 	msr	CPSR_fc, r3
}
 100a44c:	e12fff1e 	bx	lr

0100a450 <Xil_DCacheInvalidateRange>:
	currmask = mfcpsr();
 100a450:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a454:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 100a458:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 100a45c:	e3510000 	cmp	r1, #0
 100a460:	0a000031 	beq	100a52c <Xil_DCacheInvalidateRange+0xdc>
{
 100a464:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a468:	e3a02000 	mov	r2, #0
		end = tempadr + len;
 100a46c:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a470:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		if ((tempadr & (cacheline-1U)) != 0U) {
 100a474:	e310001f 	tst	r0, #31
 100a478:	0a00000d 	beq	100a4b4 <Xil_DCacheInvalidateRange+0x64>
			tempadr &= (~(cacheline - 1U));
 100a47c:	e3c0001f 	bic	r0, r0, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a480:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100a484:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 100a488:	f57ff04f 	dsb	sy
 100a48c:	e3a03a02 	mov	r3, #8192	; 0x2000
 100a490:	e3a0e003 	mov	lr, #3
 100a494:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100a498:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 100a49c:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 100a4a0:	e5830770 	str	r0, [r3, #1904]	; 0x770
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, adr);
#else
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_PA_OFFSET, adr);
#endif
	/* synchronize the processor */
	dsb();
 100a4a4:	f57ff04f 	dsb	sy
			tempadr += cacheline;
 100a4a8:	e2800020 	add	r0, r0, #32
 100a4ac:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 100a4b0:	e5832730 	str	r2, [r3, #1840]	; 0x730
		if ((tempend & (cacheline-1U)) != 0U) {
 100a4b4:	e311001f 	tst	r1, #31
 100a4b8:	0a00000d 	beq	100a4f4 <Xil_DCacheInvalidateRange+0xa4>
			tempend &= (~(cacheline - 1U));
 100a4bc:	e3c1101f 	bic	r1, r1, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a4c0:	e3a02000 	mov	r2, #0
 100a4c4:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100a4c8:	ee071f3e 	mcr	15, 0, r1, cr7, cr14, {1}
	dsb();
 100a4cc:	f57ff04f 	dsb	sy
 100a4d0:	e3a03a02 	mov	r3, #8192	; 0x2000
 100a4d4:	e3a0e003 	mov	lr, #3
 100a4d8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100a4dc:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 100a4e0:	e58317b0 	str	r1, [r3, #1968]	; 0x7b0
 100a4e4:	e5831770 	str	r1, [r3, #1904]	; 0x770
	dsb();
 100a4e8:	f57ff04f 	dsb	sy
 100a4ec:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 100a4f0:	e5832730 	str	r2, [r3, #1840]	; 0x730
		while (tempadr < tempend) {
 100a4f4:	e1500001 	cmp	r0, r1
 100a4f8:	2a000008 	bcs	100a520 <Xil_DCacheInvalidateRange+0xd0>
			*L2CCOffset = tempadr;
 100a4fc:	e3a03a02 	mov	r3, #8192	; 0x2000
 100a500:	e3a02000 	mov	r2, #0
 100a504:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100a508:	e5830770 	str	r0, [r3, #1904]	; 0x770
 100a50c:	e5832730 	str	r2, [r3, #1840]	; 0x730
			asm_cp15_inval_dc_line_mva_poc(tempadr);
 100a510:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			tempadr += cacheline;
 100a514:	e2800020 	add	r0, r0, #32
		while (tempadr < tempend) {
 100a518:	e1500001 	cmp	r0, r1
 100a51c:	3afffff9 	bcc	100a508 <Xil_DCacheInvalidateRange+0xb8>
	dsb();
 100a520:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a524:	e129f00c 	msr	CPSR_fc, ip
}
 100a528:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	dsb();
 100a52c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a530:	e129f00c 	msr	CPSR_fc, ip
 100a534:	e12fff1e 	bx	lr

0100a538 <Xil_DCacheFlushLine>:
	currmask = mfcpsr();
 100a538:	e10f1000 	mrs	r1, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a53c:	e38130c0 	orr	r3, r1, #192	; 0xc0
 100a540:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a544:	e3a02000 	mov	r2, #0
 100a548:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100a54c:	e3c0301f 	bic	r3, r0, #31
 100a550:	ee073f3e 	mcr	15, 0, r3, cr7, cr14, {1}
	dsb();
 100a554:	f57ff04f 	dsb	sy
 100a558:	e3a03a02 	mov	r3, #8192	; 0x2000
 100a55c:	e3a0c003 	mov	ip, #3
 100a560:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100a564:	e583cf40 	str	ip, [r3, #3904]	; 0xf40
 100a568:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 100a56c:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 100a570:	f57ff04f 	dsb	sy
 100a574:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 100a578:	e5832730 	str	r2, [r3, #1840]	; 0x730
	mtcpsr(currmask);
 100a57c:	e129f001 	msr	CPSR_fc, r1
}
 100a580:	e12fff1e 	bx	lr

0100a584 <Xil_DCacheFlushRange>:
	currmask = mfcpsr();
 100a584:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a588:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 100a58c:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 100a590:	e3510000 	cmp	r1, #0
 100a594:	0a00000c 	beq	100a5cc <Xil_DCacheFlushRange+0x48>
		end = LocalAddr + len;
 100a598:	e0801001 	add	r1, r0, r1
		LocalAddr &= ~(cacheline - 1U);
 100a59c:	e3c0001f 	bic	r0, r0, #31
		while (LocalAddr < end) {
 100a5a0:	e1510000 	cmp	r1, r0
 100a5a4:	9a000008 	bls	100a5cc <Xil_DCacheFlushRange+0x48>
			*L2CCOffset = LocalAddr;
 100a5a8:	e3a03a02 	mov	r3, #8192	; 0x2000
 100a5ac:	e3a02000 	mov	r2, #0
 100a5b0:	e34f38f0 	movt	r3, #63728	; 0xf8f0
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 100a5b4:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			*L2CCOffset = LocalAddr;
 100a5b8:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 100a5bc:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 100a5c0:	e1510000 	cmp	r1, r0
 100a5c4:	e5832730 	str	r2, [r3, #1840]	; 0x730
 100a5c8:	8afffff9 	bhi	100a5b4 <Xil_DCacheFlushRange+0x30>
	dsb();
 100a5cc:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a5d0:	e129f00c 	msr	CPSR_fc, ip
}
 100a5d4:	e12fff1e 	bx	lr

0100a5d8 <Xil_DCacheStoreLine>:
	currmask = mfcpsr();
 100a5d8:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a5dc:	e38320c0 	orr	r2, r3, #192	; 0xc0
 100a5e0:	e129f002 	msr	CPSR_fc, r2
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a5e4:	e3a02000 	mov	r2, #0
 100a5e8:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100a5ec:	e3c0201f 	bic	r2, r0, #31
 100a5f0:	ee072f3a 	mcr	15, 0, r2, cr7, cr10, {1}
	dsb();
 100a5f4:	f57ff04f 	dsb	sy
 100a5f8:	e3a02a02 	mov	r2, #8192	; 0x2000
 100a5fc:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 100a600:	e58207b0 	str	r0, [r2, #1968]	; 0x7b0
****************************************************************************/
void Xil_L2CacheStoreLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_CLEAN_PA_OFFSET, adr);
	/* synchronize the processor */
	dsb();
 100a604:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a608:	e129f003 	msr	CPSR_fc, r3
}
 100a60c:	e12fff1e 	bx	lr

0100a610 <Xil_ICacheInvalidateLine>:
	currmask = mfcpsr();
 100a610:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a614:	e38320c0 	orr	r2, r3, #192	; 0xc0
 100a618:	e129f002 	msr	CPSR_fc, r2
 100a61c:	e3a02a02 	mov	r2, #8192	; 0x2000
 100a620:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 100a624:	e5820770 	str	r0, [r2, #1904]	; 0x770
	dsb();
 100a628:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100a62c:	e3a02001 	mov	r2, #1
 100a630:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 100a634:	e3c0001f 	bic	r0, r0, #31
 100a638:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 100a63c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a640:	e129f003 	msr	CPSR_fc, r3
}
 100a644:	e12fff1e 	bx	lr

0100a648 <Xil_ICacheInvalidateRange>:
	currmask = mfcpsr();
 100a648:	e10f2000 	mrs	r2, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a64c:	e38230c0 	orr	r3, r2, #192	; 0xc0
 100a650:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 100a654:	e3510000 	cmp	r1, #0
 100a658:	0a00000d 	beq	100a694 <Xil_ICacheInvalidateRange+0x4c>
		end = LocalAddr + len;
 100a65c:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100a660:	e3a03001 	mov	r3, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 100a664:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100a668:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
		while (LocalAddr < end) {
 100a66c:	e1510000 	cmp	r1, r0
 100a670:	9a000007 	bls	100a694 <Xil_ICacheInvalidateRange+0x4c>
		*L2CCOffset = LocalAddr;
 100a674:	e3a03a02 	mov	r3, #8192	; 0x2000
 100a678:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100a67c:	e5830770 	str	r0, [r3, #1904]	; 0x770
		dsb();
 100a680:	f57ff04f 	dsb	sy
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 100a684:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 100a688:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 100a68c:	e1510000 	cmp	r1, r0
 100a690:	8afffff9 	bhi	100a67c <Xil_ICacheInvalidateRange+0x34>
	dsb();
 100a694:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a698:	e129f002 	msr	CPSR_fc, r2
}
 100a69c:	e12fff1e 	bx	lr

0100a6a0 <Xil_L1DCacheInvalidate>:
{
 100a6a0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 100a6a4:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a6a8:	e38630c0 	orr	r3, r6, #192	; 0xc0
 100a6ac:	e129f003 	msr	CPSR_fc, r3
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100a6b0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 100a6b4:	e3130004 	tst	r3, #4
 100a6b8:	1a00001e 	bne	100a738 <Xil_L1DCacheInvalidate+0x98>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a6bc:	e3a04000 	mov	r4, #0
 100a6c0:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 100a6c4:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 100a6c8:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 100a6cc:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 100a6d0:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 100a6d4:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 100a6d8:	e1a00380 	lsl	r0, r0, #7
 100a6dc:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 100a6e0:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 100a6e4:	fa0003f9 	blx	100b6d0 <__udivsi3>
			Set += (0x00000001U << LineSize);
 100a6e8:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 100a6ec:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 100a6f0:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100a6f4:	e3500000 	cmp	r0, #0
 100a6f8:	e1a0cf04 	lsl	ip, r4, #30
 100a6fc:	13a03000 	movne	r3, #0
 100a700:	11a02003 	movne	r2, r3
 100a704:	0a000005 	beq	100a720 <Xil_L1DCacheInvalidate+0x80>
			C7Reg = Way | Set;
 100a708:	e182100c 	orr	r1, r2, ip
			asm_cp15_inval_dc_line_sw(C7Reg);
 100a70c:	ee071f56 	mcr	15, 0, r1, cr7, cr6, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100a710:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 100a714:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100a718:	e1500003 	cmp	r0, r3
 100a71c:	1afffff9 	bne	100a708 <Xil_L1DCacheInvalidate+0x68>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 100a720:	e1550004 	cmp	r5, r4
 100a724:	e2844001 	add	r4, r4, #1
 100a728:	1afffff1 	bne	100a6f4 <Xil_L1DCacheInvalidate+0x54>
	dsb();
 100a72c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a730:	e129f006 	msr	CPSR_fc, r6
}
 100a734:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	stack_size=stack_start-stack_end;
 100a738:	e3011800 	movw	r1, #6144	; 0x1800
 100a73c:	e3000000 	movw	r0, #0
 100a740:	e3400000 	movt	r0, #0
 100a744:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 100a748:	e0411000 	sub	r1, r1, r0
 100a74c:	ebffff8c 	bl	100a584 <Xil_DCacheFlushRange>
 100a750:	eaffffd9 	b	100a6bc <Xil_L1DCacheInvalidate+0x1c>

0100a754 <Xil_L1DCacheEnable>:
{
 100a754:	e92d4010 	push	{r4, lr}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100a758:	ee114f10 	mrc	15, 0, r4, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 100a75c:	e3140004 	tst	r4, #4
 100a760:	18bd8010 	popne	{r4, pc}
	Xil_L1DCacheInvalidate();
 100a764:	ebffffcd 	bl	100a6a0 <Xil_L1DCacheInvalidate>
	CtrlReg |= (XREG_CP15_CONTROL_C_BIT);
 100a768:	e3844004 	orr	r4, r4, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 100a76c:	ee014f10 	mcr	15, 0, r4, cr1, cr0, {0}
}
 100a770:	e8bd8010 	pop	{r4, pc}

0100a774 <Xil_L1DCacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a774:	e3a03000 	mov	r3, #0
 100a778:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100a77c:	e3c0001f 	bic	r0, r0, #31
 100a780:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 100a784:	f57ff04f 	dsb	sy
}
 100a788:	e12fff1e 	bx	lr

0100a78c <Xil_L1DCacheInvalidateRange>:
	currmask = mfcpsr();
 100a78c:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a790:	e38320c0 	orr	r2, r3, #192	; 0xc0
 100a794:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 100a798:	e3510000 	cmp	r1, #0
 100a79c:	0a000009 	beq	100a7c8 <Xil_L1DCacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 100a7a0:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 100a7a4:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 100a7a8:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 100a7ac:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 100a7b0:	e1510000 	cmp	r1, r0
 100a7b4:	9a000003 	bls	100a7c8 <Xil_L1DCacheInvalidateRange+0x3c>
			asm_cp15_inval_dc_line_mva_poc(LocalAddr);
 100a7b8:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			LocalAddr += cacheline;
 100a7bc:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 100a7c0:	e1510000 	cmp	r1, r0
 100a7c4:	8afffffb 	bhi	100a7b8 <Xil_L1DCacheInvalidateRange+0x2c>
	dsb();
 100a7c8:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a7cc:	e129f003 	msr	CPSR_fc, r3
}
 100a7d0:	e12fff1e 	bx	lr

0100a7d4 <Xil_L1DCacheFlush>:
{
 100a7d4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 100a7d8:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a7dc:	e38630c0 	orr	r3, r6, #192	; 0xc0
 100a7e0:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 100a7e4:	e3a04000 	mov	r4, #0
 100a7e8:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 100a7ec:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 100a7f0:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 100a7f4:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 100a7f8:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 100a7fc:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 100a800:	e1a00380 	lsl	r0, r0, #7
 100a804:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 100a808:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 100a80c:	fa0003af 	blx	100b6d0 <__udivsi3>
			Set += (0x00000001U << LineSize);
 100a810:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 100a814:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 100a818:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100a81c:	e3500000 	cmp	r0, #0
 100a820:	e1a0cf04 	lsl	ip, r4, #30
 100a824:	13a03000 	movne	r3, #0
 100a828:	11a02003 	movne	r2, r3
 100a82c:	0a000005 	beq	100a848 <Xil_L1DCacheFlush+0x74>
			C7Reg = Way | Set;
 100a830:	e182100c 	orr	r1, r2, ip
			asm_cp15_clean_inval_dc_line_sw(C7Reg);
 100a834:	ee071f5e 	mcr	15, 0, r1, cr7, cr14, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100a838:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 100a83c:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100a840:	e1500003 	cmp	r0, r3
 100a844:	1afffff9 	bne	100a830 <Xil_L1DCacheFlush+0x5c>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 100a848:	e1550004 	cmp	r5, r4
 100a84c:	e2844001 	add	r4, r4, #1
 100a850:	1afffff1 	bne	100a81c <Xil_L1DCacheFlush+0x48>
	dsb();
 100a854:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a858:	e129f006 	msr	CPSR_fc, r6
}
 100a85c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0100a860 <Xil_L1DCacheDisable>:
{
 100a860:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheFlush();
 100a864:	ebffffda 	bl	100a7d4 <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100a868:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 100a86c:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 100a870:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 100a874:	e8bd8010 	pop	{r4, pc}

0100a878 <Xil_DCacheFlush>:
{
 100a878:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 100a87c:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a880:	e38430c0 	orr	r3, r4, #192	; 0xc0
 100a884:	e129f003 	msr	CPSR_fc, r3
	Xil_L1DCacheFlush();
 100a888:	ebffffd1 	bl	100a7d4 <Xil_L1DCacheFlush>
 100a88c:	e3a02a02 	mov	r2, #8192	; 0x2000
 100a890:	e3a01003 	mov	r1, #3
 100a894:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 100a898:	e30f3fff 	movw	r3, #65535	; 0xffff
 100a89c:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 100a8a0:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 100a8a4:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 100a8a8:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 100a8ac:	e3530000 	cmp	r3, #0
 100a8b0:	1afffffb 	bne	100a8a4 <Xil_DCacheFlush+0x2c>
	*LocalAddr = Value;
 100a8b4:	e3a03a02 	mov	r3, #8192	; 0x2000
 100a8b8:	e3a02000 	mov	r2, #0
 100a8bc:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100a8c0:	e5832730 	str	r2, [r3, #1840]	; 0x730
 100a8c4:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 100a8c8:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a8cc:	e129f004 	msr	CPSR_fc, r4
}
 100a8d0:	e8bd8010 	pop	{r4, pc}

0100a8d4 <Xil_L1DCacheFlushLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a8d4:	e3a03000 	mov	r3, #0
 100a8d8:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100a8dc:	e3c0001f 	bic	r0, r0, #31
 100a8e0:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 100a8e4:	f57ff04f 	dsb	sy
}
 100a8e8:	e12fff1e 	bx	lr

0100a8ec <Xil_L1DCacheFlushRange>:
	currmask = mfcpsr();
 100a8ec:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a8f0:	e38320c0 	orr	r2, r3, #192	; 0xc0
 100a8f4:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 100a8f8:	e3510000 	cmp	r1, #0
 100a8fc:	0a000009 	beq	100a928 <Xil_L1DCacheFlushRange+0x3c>
		end = LocalAddr + len;
 100a900:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a904:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 100a908:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a90c:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 100a910:	e1510000 	cmp	r1, r0
 100a914:	9a000003 	bls	100a928 <Xil_L1DCacheFlushRange+0x3c>
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 100a918:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			LocalAddr += cacheline;
 100a91c:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 100a920:	e1510000 	cmp	r1, r0
 100a924:	8afffffb 	bhi	100a918 <Xil_L1DCacheFlushRange+0x2c>
	dsb();
 100a928:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a92c:	e129f003 	msr	CPSR_fc, r3
}
 100a930:	e12fff1e 	bx	lr

0100a934 <Xil_L1DCacheStoreLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100a934:	e3a03000 	mov	r3, #0
 100a938:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100a93c:	e3c0001f 	bic	r0, r0, #31
 100a940:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
	dsb();
 100a944:	f57ff04f 	dsb	sy
}
 100a948:	e12fff1e 	bx	lr

0100a94c <Xil_L1ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100a94c:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 100a950:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 100a954:	112fff1e 	bxne	lr
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 100a958:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 100a95c:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 100a960:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 100a964:	e12fff1e 	bx	lr

0100a968 <Xil_L1ICacheDisable>:
	dsb();
 100a968:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 100a96c:	e3a03000 	mov	r3, #0
 100a970:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100a974:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 100a978:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 100a97c:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 100a980:	e12fff1e 	bx	lr

0100a984 <Xil_L1ICacheInvalidate>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100a984:	e3a03001 	mov	r3, #1
 100a988:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 100a98c:	e3a03000 	mov	r3, #0
 100a990:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 100a994:	f57ff04f 	dsb	sy
}
 100a998:	e12fff1e 	bx	lr

0100a99c <Xil_L1ICacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100a99c:	e3a03001 	mov	r3, #1
 100a9a0:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 100a9a4:	e3c0001f 	bic	r0, r0, #31
 100a9a8:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 100a9ac:	f57ff04f 	dsb	sy
}
 100a9b0:	e12fff1e 	bx	lr

0100a9b4 <Xil_L1ICacheInvalidateRange>:
	currmask = mfcpsr();
 100a9b4:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100a9b8:	e38320c0 	orr	r2, r3, #192	; 0xc0
 100a9bc:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 100a9c0:	e3510000 	cmp	r1, #0
 100a9c4:	0a000009 	beq	100a9f0 <Xil_L1ICacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 100a9c8:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100a9cc:	e3a02001 	mov	r2, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 100a9d0:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100a9d4:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 100a9d8:	e1510000 	cmp	r1, r0
 100a9dc:	9a000003 	bls	100a9f0 <Xil_L1ICacheInvalidateRange+0x3c>
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 100a9e0:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 100a9e4:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 100a9e8:	e1510000 	cmp	r1, r0
 100a9ec:	8afffffb 	bhi	100a9e0 <Xil_L1ICacheInvalidateRange+0x2c>
	dsb();
 100a9f0:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100a9f4:	e129f003 	msr	CPSR_fc, r3
}
 100a9f8:	e12fff1e 	bx	lr

0100a9fc <Xil_L2CacheDisable>:
	return *(volatile u32 *) Addr;
 100a9fc:	e3a03a02 	mov	r3, #8192	; 0x2000
 100aa00:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100aa04:	e5932100 	ldr	r2, [r3, #256]	; 0x100
    if((L2CCReg & 0x1U) != 0U) {
 100aa08:	e3120001 	tst	r2, #1
 100aa0c:	012fff1e 	bxeq	lr
	*LocalAddr = Value;
 100aa10:	e30f2fff 	movw	r2, #65535	; 0xffff
 100aa14:	e3a01003 	mov	r1, #3
 100aa18:	e5831f40 	str	r1, [r3, #3904]	; 0xf40
 100aa1c:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 100aa20:	e59327fc 	ldr	r2, [r3, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 100aa24:	e6ff2072 	uxth	r2, r2
	while(ResultL2Cache != (u32)0U) {
 100aa28:	e3520000 	cmp	r2, #0
 100aa2c:	0a000004 	beq	100aa44 <Xil_L2CacheDisable+0x48>
 100aa30:	e1a02003 	mov	r2, r3
 100aa34:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
		ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 100aa38:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 100aa3c:	e3530000 	cmp	r3, #0
 100aa40:	1afffffb 	bne	100aa34 <Xil_L2CacheDisable+0x38>
	*LocalAddr = Value;
 100aa44:	e3a03a02 	mov	r3, #8192	; 0x2000
 100aa48:	e3a02000 	mov	r2, #0
 100aa4c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100aa50:	e5832730 	str	r2, [r3, #1840]	; 0x730
 100aa54:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 100aa58:	f57ff04f 	dsb	sy
	return *(volatile u32 *) Addr;
 100aa5c:	e5932100 	ldr	r2, [r3, #256]	; 0x100
	    Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 100aa60:	e3c22001 	bic	r2, r2, #1
	*LocalAddr = Value;
 100aa64:	e5832100 	str	r2, [r3, #256]	; 0x100
		dsb();
 100aa68:	f57ff04f 	dsb	sy
}
 100aa6c:	e12fff1e 	bx	lr

0100aa70 <Xil_DCacheDisable>:
{
 100aa70:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 100aa74:	ebffffe0 	bl	100a9fc <Xil_L2CacheDisable>
	Xil_L1DCacheFlush();
 100aa78:	ebffff55 	bl	100a7d4 <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100aa7c:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 100aa80:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 100aa84:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 100aa88:	e8bd8010 	pop	{r4, pc}

0100aa8c <Xil_ICacheDisable>:
{
 100aa8c:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 100aa90:	ebffffd9 	bl	100a9fc <Xil_L2CacheDisable>
	dsb();
 100aa94:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 100aa98:	e3a03000 	mov	r3, #0
 100aa9c:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100aaa0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 100aaa4:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 100aaa8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 100aaac:	e8bd8010 	pop	{r4, pc}

0100aab0 <Xil_L2CacheInvalidate>:
	return *(volatile u32 *) Addr;
 100aab0:	e3a03a02 	mov	r3, #8192	; 0x2000
{
 100aab4:	e92d4010 	push	{r4, lr}
 100aab8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100aabc:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) != 0U) {
 100aac0:	e3130001 	tst	r3, #1
 100aac4:	1a00000d 	bne	100ab00 <Xil_L2CacheInvalidate+0x50>
	*LocalAddr = Value;
 100aac8:	e3a02a02 	mov	r2, #8192	; 0x2000
 100aacc:	e30f3fff 	movw	r3, #65535	; 0xffff
 100aad0:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 100aad4:	e582377c 	str	r3, [r2, #1916]	; 0x77c
	return *(volatile u32 *) Addr;
 100aad8:	e592377c 	ldr	r3, [r2, #1916]	; 0x77c
	ResultDCache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_WAY_OFFSET)
 100aadc:	e6ff3073 	uxth	r3, r3
	while(ResultDCache != (u32)0U) {
 100aae0:	e3530000 	cmp	r3, #0
 100aae4:	1afffffb 	bne	100aad8 <Xil_L2CacheInvalidate+0x28>
	*LocalAddr = Value;
 100aae8:	e3a03a02 	mov	r3, #8192	; 0x2000
 100aaec:	e3a02000 	mov	r2, #0
 100aaf0:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100aaf4:	e5832730 	str	r2, [r3, #1840]	; 0x730
	dsb();
 100aaf8:	f57ff04f 	dsb	sy
}
 100aafc:	e8bd8010 	pop	{r4, pc}
	stack_size=stack_start-stack_end;
 100ab00:	e3011800 	movw	r1, #6144	; 0x1800
 100ab04:	e3000000 	movw	r0, #0
 100ab08:	e3400000 	movt	r0, #0
 100ab0c:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 100ab10:	e0411000 	sub	r1, r1, r0
 100ab14:	ebfffe9a 	bl	100a584 <Xil_DCacheFlushRange>
 100ab18:	eaffffea 	b	100aac8 <Xil_L2CacheInvalidate+0x18>

0100ab1c <Xil_DCacheInvalidate>:
{
 100ab1c:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 100ab20:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100ab24:	e38430c0 	orr	r3, r4, #192	; 0xc0
 100ab28:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 100ab2c:	ebffffdf 	bl	100aab0 <Xil_L2CacheInvalidate>
	Xil_L1DCacheInvalidate();
 100ab30:	ebfffeda 	bl	100a6a0 <Xil_L1DCacheInvalidate>
	mtcpsr(currmask);
 100ab34:	e129f004 	msr	CPSR_fc, r4
}
 100ab38:	e8bd8010 	pop	{r4, pc}

0100ab3c <Xil_ICacheInvalidate>:
{
 100ab3c:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 100ab40:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100ab44:	e38430c0 	orr	r3, r4, #192	; 0xc0
 100ab48:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 100ab4c:	ebffffd7 	bl	100aab0 <Xil_L2CacheInvalidate>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100ab50:	e3a03001 	mov	r3, #1
 100ab54:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 100ab58:	e3a03000 	mov	r3, #0
 100ab5c:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 100ab60:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100ab64:	e129f004 	msr	CPSR_fc, r4
}
 100ab68:	e8bd8010 	pop	{r4, pc}

0100ab6c <Xil_L2CacheEnable.part.0>:
void Xil_L2CacheEnable(void)
 100ab6c:	e92d4010 	push	{r4, lr}
	return *(volatile u32 *) Addr;
 100ab70:	e3a04a02 	mov	r4, #8192	; 0x2000
 100ab74:	e34f48f0 	movt	r4, #63728	; 0xf8f0
	*LocalAddr = Value;
 100ab78:	e3001111 	movw	r1, #273	; 0x111
 100ab7c:	e3002121 	movw	r2, #289	; 0x121
	return *(volatile u32 *) Addr;
 100ab80:	e5943104 	ldr	r3, [r4, #260]	; 0x104
		L2CCReg &= XPS_L2CC_AUX_REG_ZERO_MASK;
 100ab84:	e3c3380e 	bic	r3, r3, #917504	; 0xe0000
		L2CCReg |= XPS_L2CC_AUX_REG_DEFAULT_MASK;
 100ab88:	e3833472 	orr	r3, r3, #1912602624	; 0x72000000
 100ab8c:	e3833836 	orr	r3, r3, #3538944	; 0x360000
	*LocalAddr = Value;
 100ab90:	e5843104 	str	r3, [r4, #260]	; 0x104
 100ab94:	e5841108 	str	r1, [r4, #264]	; 0x108
 100ab98:	e584210c 	str	r2, [r4, #268]	; 0x10c
	return *(volatile u32 *) Addr;
 100ab9c:	e594321c 	ldr	r3, [r4, #540]	; 0x21c
	*LocalAddr = Value;
 100aba0:	e5843220 	str	r3, [r4, #544]	; 0x220
		Xil_L2CacheInvalidate();
 100aba4:	ebffffc1 	bl	100aab0 <Xil_L2CacheInvalidate>
	return *(volatile u32 *) Addr;
 100aba8:	e5943100 	ldr	r3, [r4, #256]	; 0x100
	*LocalAddr = Value;
 100abac:	e3a02000 	mov	r2, #0
		Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 100abb0:	e3833001 	orr	r3, r3, #1
 100abb4:	e5843100 	str	r3, [r4, #256]	; 0x100
 100abb8:	e5842730 	str	r2, [r4, #1840]	; 0x730
	    dsb();
 100abbc:	f57ff04f 	dsb	sy
}
 100abc0:	e8bd8010 	pop	{r4, pc}

0100abc4 <Xil_L2CacheEnable>:
	return *(volatile u32 *) Addr;
 100abc4:	e3a03a02 	mov	r3, #8192	; 0x2000
 100abc8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100abcc:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 100abd0:	e3130001 	tst	r3, #1
 100abd4:	112fff1e 	bxne	lr
 100abd8:	eaffffe3 	b	100ab6c <Xil_L2CacheEnable.part.0>

0100abdc <Xil_DCacheEnable>:
{
 100abdc:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheEnable();
 100abe0:	ebfffedb 	bl	100a754 <Xil_L1DCacheEnable>
 100abe4:	e3a03a02 	mov	r3, #8192	; 0x2000
 100abe8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100abec:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 100abf0:	e3130001 	tst	r3, #1
 100abf4:	18bd8010 	popne	{r4, pc}
}
 100abf8:	e8bd4010 	pop	{r4, lr}
 100abfc:	eaffffda 	b	100ab6c <Xil_L2CacheEnable.part.0>

0100ac00 <Xil_ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100ac00:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 100ac04:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 100ac08:	1a000002 	bne	100ac18 <Xil_ICacheEnable+0x18>
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 100ac0c:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 100ac10:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 100ac14:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
 100ac18:	e3a03a02 	mov	r3, #8192	; 0x2000
 100ac1c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100ac20:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 100ac24:	e3130001 	tst	r3, #1
 100ac28:	112fff1e 	bxne	lr
 100ac2c:	eaffffce 	b	100ab6c <Xil_L2CacheEnable.part.0>

0100ac30 <Xil_L2CacheInvalidateLine>:
	*LocalAddr = Value;
 100ac30:	e3a03a02 	mov	r3, #8192	; 0x2000
 100ac34:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100ac38:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 100ac3c:	f57ff04f 	dsb	sy
}
 100ac40:	e12fff1e 	bx	lr

0100ac44 <Xil_L2CacheInvalidateRange>:
	currmask = mfcpsr();
 100ac44:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100ac48:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 100ac4c:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 100ac50:	e3510000 	cmp	r1, #0
 100ac54:	0a000011 	beq	100aca0 <Xil_L2CacheInvalidateRange+0x5c>
		end = LocalAddr + len;
 100ac58:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 100ac5c:	e3c0001f 	bic	r0, r0, #31
 100ac60:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 100ac64:	e1510000 	cmp	r1, r0
 100ac68:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100ac6c:	e3a02003 	mov	r2, #3
 100ac70:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 100ac74:	9a000005 	bls	100ac90 <Xil_L2CacheInvalidateRange+0x4c>
 100ac78:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 100ac7c:	e5830770 	str	r0, [r3, #1904]	; 0x770
			LocalAddr += cacheline;
 100ac80:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 100ac84:	e1510000 	cmp	r1, r0
 100ac88:	e5832730 	str	r2, [r3, #1840]	; 0x730
 100ac8c:	8afffffa 	bhi	100ac7c <Xil_L2CacheInvalidateRange+0x38>
 100ac90:	e3a03a02 	mov	r3, #8192	; 0x2000
 100ac94:	e3a02000 	mov	r2, #0
 100ac98:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100ac9c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 100aca0:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100aca4:	e129f00c 	msr	CPSR_fc, ip
}
 100aca8:	e12fff1e 	bx	lr

0100acac <Xil_L2CacheFlush>:
 100acac:	e3a02a02 	mov	r2, #8192	; 0x2000
 100acb0:	e3a01003 	mov	r1, #3
 100acb4:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 100acb8:	e30f3fff 	movw	r3, #65535	; 0xffff
 100acbc:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 100acc0:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 100acc4:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 100acc8:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 100accc:	e3530000 	cmp	r3, #0
 100acd0:	1afffffb 	bne	100acc4 <Xil_L2CacheFlush+0x18>
	*LocalAddr = Value;
 100acd4:	e3a03a02 	mov	r3, #8192	; 0x2000
 100acd8:	e3a02000 	mov	r2, #0
 100acdc:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100ace0:	e5832730 	str	r2, [r3, #1840]	; 0x730
 100ace4:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 100ace8:	f57ff04f 	dsb	sy
}
 100acec:	e12fff1e 	bx	lr

0100acf0 <Xil_L2CacheFlushLine>:
 100acf0:	e3a03a02 	mov	r3, #8192	; 0x2000
 100acf4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100acf8:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 100acfc:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 100ad00:	f57ff04f 	dsb	sy
}
 100ad04:	e12fff1e 	bx	lr

0100ad08 <Xil_L2CacheFlushRange>:
	currmask = mfcpsr();
 100ad08:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100ad0c:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 100ad10:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 100ad14:	e3510000 	cmp	r1, #0
 100ad18:	0a000011 	beq	100ad64 <Xil_L2CacheFlushRange+0x5c>
		end = LocalAddr + len;
 100ad1c:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 100ad20:	e3c0001f 	bic	r0, r0, #31
 100ad24:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 100ad28:	e1510000 	cmp	r1, r0
 100ad2c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100ad30:	e3a02003 	mov	r2, #3
 100ad34:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 100ad38:	9a000005 	bls	100ad54 <Xil_L2CacheFlushRange+0x4c>
 100ad3c:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 100ad40:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 100ad44:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 100ad48:	e1510000 	cmp	r1, r0
 100ad4c:	e5832730 	str	r2, [r3, #1840]	; 0x730
 100ad50:	8afffffa 	bhi	100ad40 <Xil_L2CacheFlushRange+0x38>
 100ad54:	e3a03a02 	mov	r3, #8192	; 0x2000
 100ad58:	e3a02000 	mov	r2, #0
 100ad5c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100ad60:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 100ad64:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100ad68:	e129f00c 	msr	CPSR_fc, ip
}
 100ad6c:	e12fff1e 	bx	lr

0100ad70 <Xil_L2CacheStoreLine>:
 100ad70:	e3a03a02 	mov	r3, #8192	; 0x2000
 100ad74:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100ad78:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	dsb();
 100ad7c:	f57ff04f 	dsb	sy
}
 100ad80:	e12fff1e 	bx	lr

0100ad84 <outbyte>:
#ifdef __cplusplus
}
#endif 

void outbyte(char c) {
	 XUartPs_SendByte(STDOUT_BASEADDRESS, c);
 100ad84:	e1a01000 	mov	r1, r0
 100ad88:	e3a00a01 	mov	r0, #4096	; 0x1000
 100ad8c:	e34e0000 	movt	r0, #57344	; 0xe000
 100ad90:	ea0001cd 	b	100b4cc <XUartPs_SendByte>

0100ad94 <XGetPlatform_Info>:
#elif (__microblaze__)
	return XPLAT_MICROBLAZE;
#else
	return XPLAT_ZYNQ;
#endif
}
 100ad94:	e3a00004 	mov	r0, #4
 100ad98:	e12fff1e 	bx	lr

0100ad9c <getnum>:
/*                                                   */
/* This routine gets a number from the format        */
/* string.                                           */
/*                                                   */
static s32 getnum( charptr* linep)
{
 100ad9c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 100ada0:	e1a07000 	mov	r7, r0
    s32 n;
    s32 ResultIsDigit = 0;
    charptr cptr;
    n = 0;
    cptr = *linep;
 100ada4:	e5906000 	ldr	r6, [r0]
	if(cptr != NULL){
 100ada8:	e3560000 	cmp	r6, #0
 100adac:	0a00001b 	beq	100ae20 <getnum+0x84>
		ResultIsDigit = isdigit(((s32)*cptr));
 100adb0:	fa0007fb 	blx	100cda4 <__locale_ctype_ptr>
 100adb4:	e5d63000 	ldrb	r3, [r6]
 100adb8:	e0800003 	add	r0, r0, r3
	}
    while (ResultIsDigit != 0) {
 100adbc:	e5d05001 	ldrb	r5, [r0, #1]
 100adc0:	e2155004 	ands	r5, r5, #4
 100adc4:	0a000012 	beq	100ae14 <getnum+0x78>
 100adc8:	e2864001 	add	r4, r6, #1
 100adcc:	e3a05000 	mov	r5, #0
		if(cptr != NULL){
 100add0:	e3540001 	cmp	r4, #1
 100add4:	0a000013 	beq	100ae28 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
			cptr += 1;
			if(cptr != NULL){
 100add8:	e3540000 	cmp	r4, #0
			cptr += 1;
 100addc:	e1a06004 	mov	r6, r4
			if(cptr != NULL){
 100ade0:	0a000010 	beq	100ae28 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
 100ade4:	e5543001 	ldrb	r3, [r4, #-1]
 100ade8:	e0855105 	add	r5, r5, r5, lsl #2
 100adec:	e2844001 	add	r4, r4, #1
 100adf0:	e2433030 	sub	r3, r3, #48	; 0x30
 100adf4:	e0835085 	add	r5, r3, r5, lsl #1
				ResultIsDigit = isdigit(((s32)*cptr));
 100adf8:	fa0007e9 	blx	100cda4 <__locale_ctype_ptr>
			}
		}
		ResultIsDigit = isdigit(((s32)*cptr));
 100adfc:	fa0007e8 	blx	100cda4 <__locale_ctype_ptr>
 100ae00:	e5d63000 	ldrb	r3, [r6]
 100ae04:	e0800003 	add	r0, r0, r3
    while (ResultIsDigit != 0) {
 100ae08:	e5d03001 	ldrb	r3, [r0, #1]
 100ae0c:	e3130004 	tst	r3, #4
 100ae10:	1affffee 	bne	100add0 <getnum+0x34>
	}
    *linep = ((charptr )(cptr));
 100ae14:	e5876000 	str	r6, [r7]
    return(n);
}
 100ae18:	e1a00005 	mov	r0, r5
 100ae1c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 100ae20:	e1a05006 	mov	r5, r6
 100ae24:	eafffffa 	b	100ae14 <getnum+0x78>
		ResultIsDigit = isdigit(((s32)*cptr));
 100ae28:	fa0007dd 	blx	100cda4 <__locale_ctype_ptr>
 100ae2c:	e3a03000 	mov	r3, #0
 100ae30:	e5d33000 	ldrb	r3, [r3]
 100ae34:	e7f000f0 	udf	#0

0100ae38 <padding.part.0>:
static void padding( const s32 l_flag, const struct params_s *par)
 100ae38:	e92d4070 	push	{r4, r5, r6, lr}
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 100ae3c:	e5903004 	ldr	r3, [r0, #4]
 100ae40:	e5904000 	ldr	r4, [r0]
 100ae44:	e1540003 	cmp	r4, r3
 100ae48:	a8bd8070 	popge	{r4, r5, r6, pc}
 100ae4c:	e1a05000 	mov	r5, r0
            outbyte( par->pad_character);
 100ae50:	e5d5000c 	ldrb	r0, [r5, #12]
        for (; i<(par->num1); i++) {
 100ae54:	e2844001 	add	r4, r4, #1
            outbyte( par->pad_character);
 100ae58:	ebffffc9 	bl	100ad84 <outbyte>
        for (; i<(par->num1); i++) {
 100ae5c:	e5953004 	ldr	r3, [r5, #4]
 100ae60:	e1540003 	cmp	r4, r3
 100ae64:	bafffff9 	blt	100ae50 <padding.part.0+0x18>
 100ae68:	e8bd8070 	pop	{r4, r5, r6, pc}

0100ae6c <outnum>:
{
 100ae6c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    const char8 digits[] = "0123456789ABCDEF";
 100ae70:	e3054f68 	movw	r4, #24424	; 0x5f68
 100ae74:	e3404105 	movt	r4, #261	; 0x105
{
 100ae78:	e1a05000 	mov	r5, r0
 100ae7c:	e1a08001 	mov	r8, r1
 100ae80:	e1a07002 	mov	r7, r2
    const char8 digits[] = "0123456789ABCDEF";
 100ae84:	e8b4000f 	ldm	r4!, {r0, r1, r2, r3}
{
 100ae88:	e24dd03c 	sub	sp, sp, #60	; 0x3c
    const char8 digits[] = "0123456789ABCDEF";
 100ae8c:	e28d9004 	add	r9, sp, #4
 100ae90:	e28d6018 	add	r6, sp, #24
 100ae94:	e28dc017 	add	ip, sp, #23
 100ae98:	e28de037 	add	lr, sp, #55	; 0x37
 100ae9c:	e5944000 	ldr	r4, [r4]
 100aea0:	e8a9000f 	stmia	r9!, {r0, r1, r2, r3}
	outbuf[i] = '0';
 100aea4:	e3a03030 	mov	r3, #48	; 0x30
    const char8 digits[] = "0123456789ABCDEF";
 100aea8:	e5c94000 	strb	r4, [r9]
	outbuf[i] = '0';
 100aeac:	e5ec3001 	strb	r3, [ip, #1]!
    for(i = 0; i<32; i++) {
 100aeb0:	e15c000e 	cmp	ip, lr
 100aeb4:	1afffffc 	bne	100aeac <outnum+0x40>
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 100aeb8:	e5973018 	ldr	r3, [r7, #24]
 100aebc:	e3530000 	cmp	r3, #0
 100aec0:	1a000039 	bne	100afac <outnum+0x140>
 100aec4:	e1a03fa5 	lsr	r3, r5, #31
 100aec8:	e358000a 	cmp	r8, #10
 100aecc:	13a03000 	movne	r3, #0
 100aed0:	02033001 	andeq	r3, r3, #1
 100aed4:	e3530000 	cmp	r3, #0
		num =(-(n));
 100aed8:	12655000 	rsbne	r5, r5, #0
        negative = 1;
 100aedc:	13a0b001 	movne	fp, #1
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 100aee0:	0a000031 	beq	100afac <outnum+0x140>
        negative = 0;
 100aee4:	e1a09006 	mov	r9, r6
    i = 0;
 100aee8:	e3a0a000 	mov	sl, #0
 100aeec:	ea000000 	b	100aef4 <outnum+0x88>
		i++;
 100aef0:	e1a0a004 	mov	sl, r4
		outbuf[i] = digits[(num % base)];
 100aef4:	e1a00005 	mov	r0, r5
 100aef8:	e1a01008 	mov	r1, r8
 100aefc:	fa00028a 	blx	100b92c <__aeabi_uidivmod>
 100af00:	e28d3038 	add	r3, sp, #56	; 0x38
    } while (num > 0);
 100af04:	e1550008 	cmp	r5, r8
		outbuf[i] = digits[(num % base)];
 100af08:	e0831001 	add	r1, r3, r1
		i++;
 100af0c:	e28a4001 	add	r4, sl, #1
		outbuf[i] = digits[(num % base)];
 100af10:	e5513034 	ldrb	r3, [r1, #-52]	; 0xffffffcc
		num /= base;
 100af14:	e1a05000 	mov	r5, r0
		i++;
 100af18:	e1a02004 	mov	r2, r4
		outbuf[i] = digits[(num % base)];
 100af1c:	e4c93001 	strb	r3, [r9], #1
    } while (num > 0);
 100af20:	2afffff2 	bcs	100aef0 <outnum+0x84>
    if (negative != 0) {
 100af24:	e35b0000 	cmp	fp, #0
 100af28:	0a000005 	beq	100af44 <outnum+0xd8>
		outbuf[i] = '-';
 100af2c:	e28d3038 	add	r3, sp, #56	; 0x38
		i++;
 100af30:	e28a2002 	add	r2, sl, #2
		outbuf[i] = '-';
 100af34:	e0833004 	add	r3, r3, r4
 100af38:	e2844001 	add	r4, r4, #1
 100af3c:	e3a0102d 	mov	r1, #45	; 0x2d
 100af40:	e5431020 	strb	r1, [r3, #-32]	; 0xffffffe0
    outbuf[i] = '\0';
 100af44:	e28d3038 	add	r3, sp, #56	; 0x38
    par->len = (s32)strlen(outbuf);
 100af48:	e1a00006 	mov	r0, r6
    outbuf[i] = '\0';
 100af4c:	e0832002 	add	r2, r3, r2
 100af50:	e3a03000 	mov	r3, #0
 100af54:	e5423020 	strb	r3, [r2, #-32]	; 0xffffffe0
    par->len = (s32)strlen(outbuf);
 100af58:	fa000dc8 	blx	100e680 <strlen>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 100af5c:	e1c721d0 	ldrd	r2, [r7, #16]
    par->len = (s32)strlen(outbuf);
 100af60:	e5870000 	str	r0, [r7]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 100af64:	e16f3f13 	clz	r3, r3
 100af68:	e3520000 	cmp	r2, #0
 100af6c:	e1a032a3 	lsr	r3, r3, #5
 100af70:	03a03000 	moveq	r3, #0
 100af74:	e3530000 	cmp	r3, #0
 100af78:	1a00000d 	bne	100afb4 <outnum+0x148>
 100af7c:	e0864004 	add	r4, r6, r4
	outbyte( outbuf[i] );
 100af80:	e5740001 	ldrb	r0, [r4, #-1]!
 100af84:	ebffff7e 	bl	100ad84 <outbyte>
    while (&outbuf[i] >= outbuf) {
 100af88:	e1540006 	cmp	r4, r6
 100af8c:	1afffffb 	bne	100af80 <outnum+0x114>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 100af90:	e5972014 	ldr	r2, [r7, #20]
 100af94:	e5973010 	ldr	r3, [r7, #16]
 100af98:	e3520000 	cmp	r2, #0
 100af9c:	13530000 	cmpne	r3, #0
 100afa0:	1a000006 	bne	100afc0 <outnum+0x154>
}
 100afa4:	e28dd03c 	add	sp, sp, #60	; 0x3c
 100afa8:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
        negative = 0;
 100afac:	e3a0b000 	mov	fp, #0
 100afb0:	eaffffcb 	b	100aee4 <outnum+0x78>
 100afb4:	e1a00007 	mov	r0, r7
 100afb8:	ebffff9e 	bl	100ae38 <padding.part.0>
 100afbc:	eaffffee 	b	100af7c <outnum+0x110>
 100afc0:	e1a00007 	mov	r0, r7
}
 100afc4:	e28dd03c 	add	sp, sp, #60	; 0x3c
 100afc8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100afcc:	eaffff99 	b	100ae38 <padding.part.0>

0100afd0 <xil_printf>:
void xil_printf( const char8 *ctrl1, ...){
	XPVXenConsole_Printf(ctrl1);
}
#else
void xil_printf( const char8 *ctrl1, ...)
{
 100afd0:	e92d000f 	push	{r0, r1, r2, r3}
 100afd4:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 100afd8:	e24dd02c 	sub	sp, sp, #44	; 0x2c
        /* initialize all the flags for this format.   */
        dot_flag = 0;
#if defined (__aarch64__) || defined (__arch64__)
		long_flag = 0;
#endif
        par.unsigned_flag = 0;
 100afdc:	e3a04000 	mov	r4, #0
		par.left_flag = 0;
		par.do_padding = 0;
        par.pad_character = ' ';
 100afe0:	e3a06020 	mov	r6, #32
        par.num2=32767;
 100afe4:	e3075fff 	movw	r5, #32767	; 0x7fff
    va_start( argp, ctrl1);
 100afe8:	e28d204c 	add	r2, sp, #76	; 0x4c
{
 100afec:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
    va_start( argp, ctrl1);
 100aff0:	e58d2004 	str	r2, [sp, #4]
    char8 *ctrl = (char8 *)ctrl1;
 100aff4:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 100aff8:	e3530000 	cmp	r3, #0
 100affc:	0a00000a 	beq	100b02c <xil_printf+0x5c>
 100b000:	e5d30000 	ldrb	r0, [r3]
 100b004:	e3500000 	cmp	r0, #0
 100b008:	0a000007 	beq	100b02c <xil_printf+0x5c>
        if (*ctrl != '%') {
 100b00c:	e3500025 	cmp	r0, #37	; 0x25
 100b010:	0a000009 	beq	100b03c <xil_printf+0x6c>
            outbyte(*ctrl);
 100b014:	ebffff5a 	bl	100ad84 <outbyte>
			ctrl += 1;
 100b018:	e59d3008 	ldr	r3, [sp, #8]
 100b01c:	e2833001 	add	r3, r3, #1
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 100b020:	e3530000 	cmp	r3, #0
			ctrl += 1;
 100b024:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 100b028:	1afffff4 	bne	100b000 <xil_printf+0x30>
                continue;
        }
        goto try_next;
    }
    va_end( argp);
}
 100b02c:	e28dd02c 	add	sp, sp, #44	; 0x2c
 100b030:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 100b034:	e28dd010 	add	sp, sp, #16
 100b038:	e12fff1e 	bx	lr
        dot_flag = 0;
 100b03c:	e3a08000 	mov	r8, #0
        par.unsigned_flag = 0;
 100b040:	e58d4024 	str	r4, [sp, #36]	; 0x24
		par.left_flag = 0;
 100b044:	e58d4020 	str	r4, [sp, #32]
		par.do_padding = 0;
 100b048:	e58d401c 	str	r4, [sp, #28]
        par.pad_character = ' ';
 100b04c:	e5cd6018 	strb	r6, [sp, #24]
		par.num1=0;
 100b050:	e1cd41f0 	strd	r4, [sp, #16]
		par.len=0;
 100b054:	e58d400c 	str	r4, [sp, #12]
			ctrl += 1;
 100b058:	e2832001 	add	r2, r3, #1
		if(ctrl != NULL) {
 100b05c:	e3520000 	cmp	r2, #0
			ctrl += 1;
 100b060:	e58d2008 	str	r2, [sp, #8]
		if(ctrl != NULL) {
 100b064:	0afffff0 	beq	100b02c <xil_printf+0x5c>
			ch = *ctrl;
 100b068:	e5d37001 	ldrb	r7, [r3, #1]
        if (isdigit((s32)ch) != 0) {
 100b06c:	fa00074c 	blx	100cda4 <__locale_ctype_ptr>
 100b070:	e2879001 	add	r9, r7, #1
 100b074:	e7d03009 	ldrb	r3, [r0, r9]
 100b078:	e3130004 	tst	r3, #4
 100b07c:	0a000016 	beq	100b0dc <xil_printf+0x10c>
            if (dot_flag != 0) {
 100b080:	e3580000 	cmp	r8, #0
 100b084:	1a0000d9 	bne	100b3f0 <xil_printf+0x420>
				if(ctrl != NULL) {
 100b088:	e59d3008 	ldr	r3, [sp, #8]
                if (ch == '0') {
 100b08c:	e3570030 	cmp	r7, #48	; 0x30
                    par.pad_character = '0';
 100b090:	05cd7018 	strbeq	r7, [sp, #24]
				if(ctrl != NULL) {
 100b094:	e3530000 	cmp	r3, #0
 100b098:	0affffe3 	beq	100b02c <xil_printf+0x5c>
			par.num1 = getnum(&ctrl);
 100b09c:	e28d0008 	add	r0, sp, #8
 100b0a0:	ebffff3d 	bl	100ad9c <getnum>
 100b0a4:	e59d3008 	ldr	r3, [sp, #8]
                par.do_padding = 1;
 100b0a8:	e3a02001 	mov	r2, #1
			par.num1 = getnum(&ctrl);
 100b0ac:	e58d0010 	str	r0, [sp, #16]
                par.do_padding = 1;
 100b0b0:	e58d201c 	str	r2, [sp, #28]
            if(ctrl != NULL) {
 100b0b4:	e3530000 	cmp	r3, #0
 100b0b8:	0affffdb 	beq	100b02c <xil_printf+0x5c>
			ctrl -= 1;
 100b0bc:	e2433001 	sub	r3, r3, #1
 100b0c0:	e58d3008 	str	r3, [sp, #8]
		if(ctrl != NULL) {
 100b0c4:	e3530000 	cmp	r3, #0
 100b0c8:	1affffe2 	bne	100b058 <xil_printf+0x88>
}
 100b0cc:	e28dd02c 	add	sp, sp, #44	; 0x2c
 100b0d0:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 100b0d4:	e28dd010 	add	sp, sp, #16
 100b0d8:	e12fff1e 	bx	lr
        switch (tolower((s32)ch)) {
 100b0dc:	fa000730 	blx	100cda4 <__locale_ctype_ptr>
 100b0e0:	e7d03009 	ldrb	r3, [r0, r9]
 100b0e4:	e2033003 	and	r3, r3, #3
 100b0e8:	e3530001 	cmp	r3, #1
 100b0ec:	02877020 	addeq	r7, r7, #32
 100b0f0:	e2477025 	sub	r7, r7, #37	; 0x25
 100b0f4:	e3570053 	cmp	r7, #83	; 0x53
 100b0f8:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 100b0fc:	ea00005c 	b	100b274 <xil_printf+0x2a4>
 100b100:	0100b338 	.word	0x0100b338
 100b104:	0100b274 	.word	0x0100b274
 100b108:	0100b274 	.word	0x0100b274
 100b10c:	0100b274 	.word	0x0100b274
 100b110:	0100b274 	.word	0x0100b274
 100b114:	0100b274 	.word	0x0100b274
 100b118:	0100b274 	.word	0x0100b274
 100b11c:	0100b274 	.word	0x0100b274
 100b120:	0100b344 	.word	0x0100b344
 100b124:	0100b32c 	.word	0x0100b32c
 100b128:	0100b274 	.word	0x0100b274
 100b12c:	0100b274 	.word	0x0100b274
 100b130:	0100b274 	.word	0x0100b274
 100b134:	0100b274 	.word	0x0100b274
 100b138:	0100b274 	.word	0x0100b274
 100b13c:	0100b274 	.word	0x0100b274
 100b140:	0100b274 	.word	0x0100b274
 100b144:	0100b274 	.word	0x0100b274
 100b148:	0100b274 	.word	0x0100b274
 100b14c:	0100b274 	.word	0x0100b274
 100b150:	0100b274 	.word	0x0100b274
 100b154:	0100b274 	.word	0x0100b274
 100b158:	0100b274 	.word	0x0100b274
 100b15c:	0100b274 	.word	0x0100b274
 100b160:	0100b274 	.word	0x0100b274
 100b164:	0100b274 	.word	0x0100b274
 100b168:	0100b274 	.word	0x0100b274
 100b16c:	0100b274 	.word	0x0100b274
 100b170:	0100b274 	.word	0x0100b274
 100b174:	0100b274 	.word	0x0100b274
 100b178:	0100b274 	.word	0x0100b274
 100b17c:	0100b274 	.word	0x0100b274
 100b180:	0100b274 	.word	0x0100b274
 100b184:	0100b274 	.word	0x0100b274
 100b188:	0100b274 	.word	0x0100b274
 100b18c:	0100b274 	.word	0x0100b274
 100b190:	0100b274 	.word	0x0100b274
 100b194:	0100b274 	.word	0x0100b274
 100b198:	0100b274 	.word	0x0100b274
 100b19c:	0100b274 	.word	0x0100b274
 100b1a0:	0100b274 	.word	0x0100b274
 100b1a4:	0100b274 	.word	0x0100b274
 100b1a8:	0100b274 	.word	0x0100b274
 100b1ac:	0100b274 	.word	0x0100b274
 100b1b0:	0100b274 	.word	0x0100b274
 100b1b4:	0100b274 	.word	0x0100b274
 100b1b8:	0100b274 	.word	0x0100b274
 100b1bc:	0100b274 	.word	0x0100b274
 100b1c0:	0100b274 	.word	0x0100b274
 100b1c4:	0100b274 	.word	0x0100b274
 100b1c8:	0100b274 	.word	0x0100b274
 100b1cc:	0100b304 	.word	0x0100b304
 100b1d0:	0100b274 	.word	0x0100b274
 100b1d4:	0100b274 	.word	0x0100b274
 100b1d8:	0100b274 	.word	0x0100b274
 100b1dc:	0100b2a4 	.word	0x0100b2a4
 100b1e0:	0100b274 	.word	0x0100b274
 100b1e4:	0100b274 	.word	0x0100b274
 100b1e8:	0100b274 	.word	0x0100b274
 100b1ec:	0100b274 	.word	0x0100b274
 100b1f0:	0100b274 	.word	0x0100b274
 100b1f4:	0100b274 	.word	0x0100b274
 100b1f8:	0100b28c 	.word	0x0100b28c
 100b1fc:	0100b258 	.word	0x0100b258
 100b200:	0100b274 	.word	0x0100b274
 100b204:	0100b274 	.word	0x0100b274
 100b208:	0100b274 	.word	0x0100b274
 100b20c:	0100b274 	.word	0x0100b274
 100b210:	0100b258 	.word	0x0100b258
 100b214:	0100b274 	.word	0x0100b274
 100b218:	0100b274 	.word	0x0100b274
 100b21c:	0100b3e8 	.word	0x0100b3e8
 100b220:	0100b274 	.word	0x0100b274
 100b224:	0100b274 	.word	0x0100b274
 100b228:	0100b274 	.word	0x0100b274
 100b22c:	0100b304 	.word	0x0100b304
 100b230:	0100b274 	.word	0x0100b274
 100b234:	0100b274 	.word	0x0100b274
 100b238:	0100b354 	.word	0x0100b354
 100b23c:	0100b274 	.word	0x0100b274
 100b240:	0100b250 	.word	0x0100b250
 100b244:	0100b274 	.word	0x0100b274
 100b248:	0100b274 	.word	0x0100b274
 100b24c:	0100b304 	.word	0x0100b304
                par.unsigned_flag = 1;
 100b250:	e3a03001 	mov	r3, #1
 100b254:	e58d3024 	str	r3, [sp, #36]	; 0x24
                    outnum( va_arg(argp, s32), 10L, &par);
 100b258:	e59d3004 	ldr	r3, [sp, #4]
 100b25c:	e28d200c 	add	r2, sp, #12
 100b260:	e3a0100a 	mov	r1, #10
 100b264:	e283c004 	add	ip, r3, #4
 100b268:	e5930000 	ldr	r0, [r3]
 100b26c:	e58dc004 	str	ip, [sp, #4]
 100b270:	ebfffefd 	bl	100ae6c <outnum>
			if(ctrl != NULL) {
 100b274:	e59d3008 	ldr	r3, [sp, #8]
 100b278:	e3530000 	cmp	r3, #0
 100b27c:	0affff6a 	beq	100b02c <xil_printf+0x5c>
				ctrl += 1;
 100b280:	e2833001 	add	r3, r3, #1
 100b284:	e58d3008 	str	r3, [sp, #8]
 100b288:	eaffff5a 	b	100aff8 <xil_printf+0x28>
                outbyte( va_arg( argp, s32));
 100b28c:	e59d3004 	ldr	r3, [sp, #4]
 100b290:	e2832004 	add	r2, r3, #4
 100b294:	e5d30000 	ldrb	r0, [r3]
 100b298:	e58d2004 	str	r2, [sp, #4]
 100b29c:	ebfffeb8 	bl	100ad84 <outbyte>
        if(Check == 1) {
 100b2a0:	eafffff3 	b	100b274 <xil_printf+0x2a4>
                switch (*ctrl) {
 100b2a4:	e59d3008 	ldr	r3, [sp, #8]
 100b2a8:	e5d30000 	ldrb	r0, [r3]
 100b2ac:	e2403061 	sub	r3, r0, #97	; 0x61
 100b2b0:	e3530011 	cmp	r3, #17
 100b2b4:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 100b2b8:	ea000065 	b	100b454 <xil_printf+0x484>
 100b2bc:	0100b428 	.word	0x0100b428
 100b2c0:	0100b454 	.word	0x0100b454
 100b2c4:	0100b454 	.word	0x0100b454
 100b2c8:	0100b454 	.word	0x0100b454
 100b2cc:	0100b454 	.word	0x0100b454
 100b2d0:	0100b454 	.word	0x0100b454
 100b2d4:	0100b454 	.word	0x0100b454
 100b2d8:	0100b434 	.word	0x0100b434
 100b2dc:	0100b454 	.word	0x0100b454
 100b2e0:	0100b454 	.word	0x0100b454
 100b2e4:	0100b454 	.word	0x0100b454
 100b2e8:	0100b454 	.word	0x0100b454
 100b2ec:	0100b454 	.word	0x0100b454
 100b2f0:	0100b440 	.word	0x0100b440
 100b2f4:	0100b454 	.word	0x0100b454
 100b2f8:	0100b454 	.word	0x0100b454
 100b2fc:	0100b454 	.word	0x0100b454
 100b300:	0100b410 	.word	0x0100b410
                outnum((s32)va_arg(argp, s32), 16L, &par);
 100b304:	e59d3004 	ldr	r3, [sp, #4]
                par.unsigned_flag = 1;
 100b308:	e3a01001 	mov	r1, #1
 100b30c:	e58d1024 	str	r1, [sp, #36]	; 0x24
                outnum((s32)va_arg(argp, s32), 16L, &par);
 100b310:	e28d200c 	add	r2, sp, #12
 100b314:	e3a01010 	mov	r1, #16
 100b318:	e283c004 	add	ip, r3, #4
 100b31c:	e5930000 	ldr	r0, [r3]
 100b320:	e58dc004 	str	ip, [sp, #4]
 100b324:	ebfffed0 	bl	100ae6c <outnum>
        if(Check == 1) {
 100b328:	eaffffd1 	b	100b274 <xil_printf+0x2a4>
 100b32c:	e59d3008 	ldr	r3, [sp, #8]
                dot_flag = 1;
 100b330:	e3a08001 	mov	r8, #1
 100b334:	eaffff62 	b	100b0c4 <xil_printf+0xf4>
                outbyte( '%');
 100b338:	e3a00025 	mov	r0, #37	; 0x25
 100b33c:	ebfffe90 	bl	100ad84 <outbyte>
        if(Check == 1) {
 100b340:	eaffffcb 	b	100b274 <xil_printf+0x2a4>
                par.left_flag = 1;
 100b344:	e3a02001 	mov	r2, #1
 100b348:	e59d3008 	ldr	r3, [sp, #8]
 100b34c:	e58d2020 	str	r2, [sp, #32]
        if(Check == 1) {
 100b350:	eaffff5b 	b	100b0c4 <xil_printf+0xf4>
                outs( va_arg( argp, char *), &par);
 100b354:	e59d3004 	ldr	r3, [sp, #4]
 100b358:	e5937000 	ldr	r7, [r3]
 100b35c:	e2833004 	add	r3, r3, #4
 100b360:	e58d3004 	str	r3, [sp, #4]
	if(LocalPtr != NULL) {
 100b364:	e3570000 	cmp	r7, #0
 100b368:	0a000002 	beq	100b378 <xil_printf+0x3a8>
		par->len = (s32)strlen( LocalPtr);
 100b36c:	e1a00007 	mov	r0, r7
 100b370:	fa000cc2 	blx	100e680 <strlen>
 100b374:	e58d000c 	str	r0, [sp, #12]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 100b378:	e1cd21dc 	ldrd	r2, [sp, #28]
 100b37c:	e16f3f13 	clz	r3, r3
 100b380:	e3520000 	cmp	r2, #0
 100b384:	e1a032a3 	lsr	r3, r3, #5
 100b388:	03a03000 	moveq	r3, #0
 100b38c:	e3530000 	cmp	r3, #0
 100b390:	1a00001b 	bne	100b404 <xil_printf+0x434>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 100b394:	e5d73000 	ldrb	r3, [r7]
 100b398:	e3530000 	cmp	r3, #0
 100b39c:	1a000007 	bne	100b3c0 <xil_printf+0x3f0>
 100b3a0:	ea000009 	b	100b3cc <xil_printf+0x3fc>
		(par->num2)--;
 100b3a4:	e2433001 	sub	r3, r3, #1
 100b3a8:	e58d3014 	str	r3, [sp, #20]
        outbyte(*LocalPtr);
 100b3ac:	e5d70000 	ldrb	r0, [r7]
 100b3b0:	ebfffe73 	bl	100ad84 <outbyte>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 100b3b4:	e5f73001 	ldrb	r3, [r7, #1]!
 100b3b8:	e3530000 	cmp	r3, #0
 100b3bc:	0a000002 	beq	100b3cc <xil_printf+0x3fc>
 100b3c0:	e59d3014 	ldr	r3, [sp, #20]
 100b3c4:	e3530000 	cmp	r3, #0
 100b3c8:	1afffff5 	bne	100b3a4 <xil_printf+0x3d4>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 100b3cc:	e1cd21dc 	ldrd	r2, [sp, #28]
 100b3d0:	e3520000 	cmp	r2, #0
 100b3d4:	13530000 	cmpne	r3, #0
 100b3d8:	0affffa5 	beq	100b274 <xil_printf+0x2a4>
 100b3dc:	e28d000c 	add	r0, sp, #12
 100b3e0:	ebfffe94 	bl	100ae38 <padding.part.0>
 100b3e4:	eaffffa2 	b	100b274 <xil_printf+0x2a4>
 100b3e8:	e59d3008 	ldr	r3, [sp, #8]
 100b3ec:	eaffff34 	b	100b0c4 <xil_printf+0xf4>
                par.num2 = getnum(&ctrl);
 100b3f0:	e28d0008 	add	r0, sp, #8
 100b3f4:	ebfffe68 	bl	100ad9c <getnum>
 100b3f8:	e59d3008 	ldr	r3, [sp, #8]
 100b3fc:	e58d0014 	str	r0, [sp, #20]
 100b400:	eaffff2b 	b	100b0b4 <xil_printf+0xe4>
 100b404:	e28d000c 	add	r0, sp, #12
 100b408:	ebfffe8a 	bl	100ae38 <padding.part.0>
 100b40c:	eaffffe0 	b	100b394 <xil_printf+0x3c4>
                        outbyte( ((char8)0x0D));
 100b410:	e3a0000d 	mov	r0, #13
 100b414:	ebfffe5a 	bl	100ad84 <outbyte>
                ctrl += 1;
 100b418:	e59d3008 	ldr	r3, [sp, #8]
 100b41c:	e2833001 	add	r3, r3, #1
 100b420:	e58d3008 	str	r3, [sp, #8]
        if(Check == 1) {
 100b424:	eaffff26 	b	100b0c4 <xil_printf+0xf4>
                        outbyte( ((char8)0x07));
 100b428:	e3a00007 	mov	r0, #7
 100b42c:	ebfffe54 	bl	100ad84 <outbyte>
                        break;
 100b430:	eafffff8 	b	100b418 <xil_printf+0x448>
                        outbyte( ((char8)0x08));
 100b434:	e3a00008 	mov	r0, #8
 100b438:	ebfffe51 	bl	100ad84 <outbyte>
                        break;
 100b43c:	eafffff5 	b	100b418 <xil_printf+0x448>
                        outbyte( ((char8)0x0D));
 100b440:	e3a0000d 	mov	r0, #13
 100b444:	ebfffe4e 	bl	100ad84 <outbyte>
                        outbyte( ((char8)0x0A));
 100b448:	e3a0000a 	mov	r0, #10
 100b44c:	ebfffe4c 	bl	100ad84 <outbyte>
                        break;
 100b450:	eafffff0 	b	100b418 <xil_printf+0x448>
                        outbyte( *ctrl);
 100b454:	ebfffe4a 	bl	100ad84 <outbyte>
                        break;
 100b458:	eaffffee 	b	100b418 <xil_printf+0x448>

0100b45c <Xil_ExceptionNullHandler>:
*
*****************************************************************************/
static void Xil_ExceptionNullHandler(void *Data)
{
	(void) Data;
DieLoop: goto DieLoop;
 100b45c:	eafffffe 	b	100b45c <Xil_ExceptionNullHandler>

0100b460 <Xil_DataAbortHandler>:
	    #endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Data abort with Data Fault Status Register  %lx\n",FaultStatus);
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Data abort %lx\n",DataAbortAddr);
#endif
	while(1) {
		;
 100b460:	eafffffe 	b	100b460 <Xil_DataAbortHandler>

0100b464 <Xil_PrefetchAbortHandler>:
		#endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Prefetch abort with Instruction Fault Status Register  %lx\n",FaultStatus);
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Prefetch abort %lx\n",PrefetchAbortAddr);
#endif
	while(1) {
		;
 100b464:	eafffffe 	b	100b464 <Xil_PrefetchAbortHandler>

0100b468 <Xil_UndefinedExceptionHandler>:
****************************************************************************/
void Xil_UndefinedExceptionHandler(void *CallBackRef){
	(void) CallBackRef;
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of the undefined instruction %lx\n",UndefinedExceptionAddr);
	while(1) {
		;
 100b468:	eafffffe 	b	100b468 <Xil_UndefinedExceptionHandler>

0100b46c <Xil_ExceptionInit>:
}
 100b46c:	e12fff1e 	bx	lr

0100b470 <Xil_ExceptionRegisterHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 100b470:	e3063184 	movw	r3, #24964	; 0x6184
 100b474:	e3403105 	movt	r3, #261	; 0x105
	XExc_VectorTable[Exception_id].Data = Data;
 100b478:	e083c180 	add	ip, r3, r0, lsl #3
	XExc_VectorTable[Exception_id].Handler = Handler;
 100b47c:	e7831180 	str	r1, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 100b480:	e58c2004 	str	r2, [ip, #4]
}
 100b484:	e12fff1e 	bx	lr

0100b488 <Xil_GetExceptionRegisterHandler>:
	*Handler = XExc_VectorTable[Exception_id].Handler;
 100b488:	e3063184 	movw	r3, #24964	; 0x6184
 100b48c:	e3403105 	movt	r3, #261	; 0x105
 100b490:	e793c180 	ldr	ip, [r3, r0, lsl #3]
	*Data = XExc_VectorTable[Exception_id].Data;
 100b494:	e0833180 	add	r3, r3, r0, lsl #3
	*Handler = XExc_VectorTable[Exception_id].Handler;
 100b498:	e581c000 	str	ip, [r1]
	*Data = XExc_VectorTable[Exception_id].Data;
 100b49c:	e5933004 	ldr	r3, [r3, #4]
 100b4a0:	e5823000 	str	r3, [r2]
}
 100b4a4:	e12fff1e 	bx	lr

0100b4a8 <Xil_ExceptionRemoveHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 100b4a8:	e3063184 	movw	r3, #24964	; 0x6184
 100b4ac:	e30b245c 	movw	r2, #46172	; 0xb45c
 100b4b0:	e3403105 	movt	r3, #261	; 0x105
 100b4b4:	e3402100 	movt	r2, #256	; 0x100
	XExc_VectorTable[Exception_id].Data = Data;
 100b4b8:	e0831180 	add	r1, r3, r0, lsl #3
 100b4bc:	e3a0c000 	mov	ip, #0
	XExc_VectorTable[Exception_id].Handler = Handler;
 100b4c0:	e7832180 	str	r2, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 100b4c4:	e581c004 	str	ip, [r1, #4]
}
 100b4c8:	e12fff1e 	bx	lr

0100b4cc <XUartPs_SendByte>:
*
*****************************************************************************/
void XUartPs_SendByte(u32 BaseAddress, u8 Data)
{
	/* Wait until there is space in TX FIFO */
	while (XUartPs_IsTransmitFull(BaseAddress)) {
 100b4cc:	e280202c 	add	r2, r0, #44	; 0x2c
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 100b4d0:	e5923000 	ldr	r3, [r2]
 100b4d4:	e3130010 	tst	r3, #16
 100b4d8:	1afffffc 	bne	100b4d0 <XUartPs_SendByte+0x4>
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 100b4dc:	e5801030 	str	r1, [r0, #48]	; 0x30
		;
	}

	/* Write the byte into the TX FIFO */
	XUartPs_WriteReg(BaseAddress, XUARTPS_FIFO_OFFSET, (u32)Data);
}
 100b4e0:	e12fff1e 	bx	lr

0100b4e4 <XUartPs_RecvByte>:
*****************************************************************************/
u8 XUartPs_RecvByte(u32 BaseAddress)
{
	u32 RecievedByte;
	/* Wait until there is data */
	while (!XUartPs_IsReceiveData(BaseAddress)) {
 100b4e4:	e280202c 	add	r2, r0, #44	; 0x2c
	return *(volatile u32 *) Addr;
 100b4e8:	e5923000 	ldr	r3, [r2]
 100b4ec:	e3130002 	tst	r3, #2
 100b4f0:	1afffffc 	bne	100b4e8 <XUartPs_RecvByte+0x4>
 100b4f4:	e5900030 	ldr	r0, [r0, #48]	; 0x30
		;
	}
	RecievedByte = XUartPs_ReadReg(BaseAddress, XUARTPS_FIFO_OFFSET);
	/* Return the byte received */
	return (u8)RecievedByte;
}
 100b4f8:	e6ef0070 	uxtb	r0, r0
 100b4fc:	e12fff1e 	bx	lr

0100b500 <XUartPs_ResetHw>:
*
* @note		None.
*
*****************************************************************************/
void XUartPs_ResetHw(u32 BaseAddress)
{
 100b500:	e92d4010 	push	{r4, lr}
	*LocalAddr = Value;
 100b504:	e3031fff 	movw	r1, #16383	; 0x3fff
 100b508:	e3a0e028 	mov	lr, #40	; 0x28
 100b50c:	e3a0c003 	mov	ip, #3
 100b510:	e3a03000 	mov	r3, #0
 100b514:	e3a02020 	mov	r2, #32
 100b518:	e580100c 	str	r1, [r0, #12]
 100b51c:	e300428b 	movw	r4, #651	; 0x28b
 100b520:	e580e000 	str	lr, [r0]
 100b524:	e3a0e00f 	mov	lr, #15
 100b528:	e580c000 	str	ip, [r0]
 100b52c:	e3a0cf4a 	mov	ip, #296	; 0x128
 100b530:	e5801014 	str	r1, [r0, #20]
 100b534:	e5803004 	str	r3, [r0, #4]
 100b538:	e5802020 	str	r2, [r0, #32]
 100b53c:	e5802044 	str	r2, [r0, #68]	; 0x44
 100b540:	e580301c 	str	r3, [r0, #28]
 100b544:	e5804018 	str	r4, [r0, #24]
 100b548:	e580e034 	str	lr, [r0, #52]	; 0x34
 100b54c:	e580c000 	str	ip, [r0]
	 */
	XUartPs_WriteReg(BaseAddress, XUARTPS_CR_OFFSET,
				((u32)XUARTPS_CR_RX_DIS | (u32)XUARTPS_CR_TX_DIS |
						(u32)XUARTPS_CR_STOPBRK));

}
 100b550:	e8bd8010 	pop	{r4, pc}

0100b554 <FIQInterrupt>:
* @note		None.
*
******************************************************************************/
void FIQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_FIQ_INT].Handler(XExc_VectorTable[
 100b554:	e3063184 	movw	r3, #24964	; 0x6184
 100b558:	e3403105 	movt	r3, #261	; 0x105
 100b55c:	e5932030 	ldr	r2, [r3, #48]	; 0x30
 100b560:	e5930034 	ldr	r0, [r3, #52]	; 0x34
 100b564:	e12fff12 	bx	r2

0100b568 <IRQInterrupt>:
* @note		None.
*
******************************************************************************/
void IRQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_IRQ_INT].Handler(XExc_VectorTable[
 100b568:	e3063184 	movw	r3, #24964	; 0x6184
 100b56c:	e3403105 	movt	r3, #261	; 0x105
 100b570:	e5932028 	ldr	r2, [r3, #40]	; 0x28
 100b574:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
 100b578:	e12fff12 	bx	r2

0100b57c <UndefinedException>:
* @note		None.
*
******************************************************************************/
void UndefinedException(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_UNDEFINED_INT].Handler(XExc_VectorTable[
 100b57c:	e3063184 	movw	r3, #24964	; 0x6184
 100b580:	e3403105 	movt	r3, #261	; 0x105
 100b584:	e5932008 	ldr	r2, [r3, #8]
 100b588:	e593000c 	ldr	r0, [r3, #12]
 100b58c:	e12fff12 	bx	r2

0100b590 <SWInterrupt>:
* @note		None.
*
******************************************************************************/
void SWInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_SWI_INT].Handler(XExc_VectorTable[
 100b590:	e3063184 	movw	r3, #24964	; 0x6184
 100b594:	e3403105 	movt	r3, #261	; 0x105
 100b598:	e5932010 	ldr	r2, [r3, #16]
 100b59c:	e5930014 	ldr	r0, [r3, #20]
 100b5a0:	e12fff12 	bx	r2

0100b5a4 <DataAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void DataAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_DATA_ABORT_INT].Handler(
 100b5a4:	e3063184 	movw	r3, #24964	; 0x6184
 100b5a8:	e3403105 	movt	r3, #261	; 0x105
 100b5ac:	e5932020 	ldr	r2, [r3, #32]
 100b5b0:	e5930024 	ldr	r0, [r3, #36]	; 0x24
 100b5b4:	e12fff12 	bx	r2

0100b5b8 <PrefetchAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void PrefetchAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_PREFETCH_ABORT_INT].Handler(
 100b5b8:	e3063184 	movw	r3, #24964	; 0x6184
 100b5bc:	e3403105 	movt	r3, #261	; 0x105
 100b5c0:	e5932018 	ldr	r2, [r3, #24]
 100b5c4:	e593001c 	ldr	r0, [r3, #28]
 100b5c8:	e12fff12 	bx	r2
 100b5cc:	0105c010 	.word	0x0105c010
 100b5d0:	0105c010 	.word	0x0105c010
 100b5d4:	0105c020 	.word	0x0105c020
 100b5d8:	01066794 	.word	0x01066794
 100b5dc:	00010000 	.word	0x00010000

0100b5e0 <_start>:
	.long	__stack


	.globl	_start
_start:
	bl      __cpu_init		/* Initialize the CPU first (BSP provides this) */
 100b5e0:	eb000017 	bl	100b644 <__cpu_init>

	mov	r0, #0
 100b5e4:	e3a00000 	mov	r0, #0

	/* clear sbss */
	ldr 	r1,.Lsbss_start		/* calculate beginning of the SBSS */
 100b5e8:	e51f1024 	ldr	r1, [pc, #-36]	; 100b5cc <PrefetchAbortInterrupt+0x14>
	ldr	r2,.Lsbss_end		/* calculate end of the SBSS */
 100b5ec:	e51f2024 	ldr	r2, [pc, #-36]	; 100b5d0 <PrefetchAbortInterrupt+0x18>

.Lloop_sbss:
	cmp	r1,r2
 100b5f0:	e1510002 	cmp	r1, r2
	bge	.Lenclsbss		/* If no SBSS, no clearing required */
 100b5f4:	aa000001 	bge	100b600 <_start+0x20>
	str	r0, [r1], #4
 100b5f8:	e4810004 	str	r0, [r1], #4
	b	.Lloop_sbss
 100b5fc:	eafffffb 	b	100b5f0 <_start+0x10>

.Lenclsbss:
	/* clear bss */
	ldr	r1,.Lbss_start		/* calculate beginning of the BSS */
 100b600:	e51f1034 	ldr	r1, [pc, #-52]	; 100b5d4 <PrefetchAbortInterrupt+0x1c>
	ldr	r2,.Lbss_end		/* calculate end of the BSS */
 100b604:	e51f2034 	ldr	r2, [pc, #-52]	; 100b5d8 <PrefetchAbortInterrupt+0x20>

.Lloop_bss:
	cmp	r1,r2
 100b608:	e1510002 	cmp	r1, r2
	bge	.Lenclbss		/* If no BSS, no clearing required */
 100b60c:	aa000001 	bge	100b618 <_start+0x38>
	str	r0, [r1], #4
 100b610:	e4810004 	str	r0, [r1], #4
	b	.Lloop_bss
 100b614:	eafffffb 	b	100b608 <_start+0x28>

.Lenclbss:

	/* set stack pointer */
	ldr	r13,.Lstack		/* stack address */
 100b618:	e51fd044 	ldr	sp, [pc, #-68]	; 100b5dc <PrefetchAbortInterrupt+0x24>

    /* Reset and start Global Timer */
	mov	r0, #0x0
 100b61c:	e3a00000 	mov	r0, #0
	mov	r1, #0x0
 100b620:	e3a01000 	mov	r1, #0
	#if defined SLEEP_TIMER_BASEADDR
	bl XTime_StartTTCTimer
	#endif

#if USE_AMP != 1
	bl XTime_SetTime
 100b624:	eb000015 	bl	100b680 <XTime_SetTime>
	/* Setup profiling stuff */
	bl	_profile_init
#endif /* PROFILING */

   /* run global constructors */
   bl __libc_init_array
 100b628:	fa00035e 	blx	100c3a8 <__libc_init_array>

	/* make sure argc and argv are valid */
	mov	r0, #0
 100b62c:	e3a00000 	mov	r0, #0
	mov	r1, #0
 100b630:	e3a01000 	mov	r1, #0

	/* Let her rip */
	bl	main
 100b634:	eb002161 	bl	1013bc0 <main>

   /* Cleanup global constructors */
   bl __libc_fini_array
 100b638:	fa00034e 	blx	100c378 <__libc_fini_array>
	/* Cleanup profiling stuff */
	bl	_profile_clean
#endif /* PROFILING */

        /* All done */
	bl	exit
 100b63c:	fa000345 	blx	100c358 <exit>

.Lexit:	/* should never get here */
	b .Lexit
 100b640:	eafffffe 	b	100b640 <_start+0x60>

0100b644 <__cpu_init>:
	.global __cpu_init
	.align 2
__cpu_init:

/* Clear cp15 regs with unknown reset values */
	mov	r0, #0x0
 100b644:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c5, c0, 0	/* DFSR */
 100b648:	ee050f10 	mcr	15, 0, r0, cr5, cr0, {0}
	mcr	p15, 0, r0, c5, c0, 1	/* IFSR */
 100b64c:	ee050f30 	mcr	15, 0, r0, cr5, cr0, {1}
	mcr	p15, 0, r0, c6, c0, 0	/* DFAR */
 100b650:	ee060f10 	mcr	15, 0, r0, cr6, cr0, {0}
	mcr	p15, 0, r0, c6, c0, 2	/* IFAR */
 100b654:	ee060f50 	mcr	15, 0, r0, cr6, cr0, {2}
	mcr	p15, 0, r0, c9, c13, 2	/* PMXEVCNTR */
 100b658:	ee090f5d 	mcr	15, 0, r0, cr9, cr13, {2}
	mcr	p15, 0, r0, c13, c0, 2	/* TPIDRURW */
 100b65c:	ee0d0f50 	mcr	15, 0, r0, cr13, cr0, {2}
	mcr	p15, 0, r0, c13, c0, 3	/* TPIDRURO */
 100b660:	ee0d0f70 	mcr	15, 0, r0, cr13, cr0, {3}

/* Reset and start Cycle Counter */
	mov	r2, #0x80000000		/* clear overflow */
 100b664:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 3
 100b668:	ee092f7c 	mcr	15, 0, r2, cr9, cr12, {3}
	mov	r2, #0xd		/* D, C, E */
 100b66c:	e3a0200d 	mov	r2, #13
	mcr	p15, 0, r2, c9, c12, 0
 100b670:	ee092f1c 	mcr	15, 0, r2, cr9, cr12, {0}
	mov	r2, #0x80000000		/* enable cycle counter */
 100b674:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 1
 100b678:	ee092f3c 	mcr	15, 0, r2, cr9, cr12, {1}

	bx	lr
 100b67c:	e12fff1e 	bx	lr

0100b680 <XTime_SetTime>:
 100b680:	e3a03000 	mov	r3, #0
 100b684:	e3a0c000 	mov	ip, #0
 100b688:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100b68c:	e3a02001 	mov	r2, #1
 100b690:	e583c208 	str	ip, [r3, #520]	; 0x208
 100b694:	e5830200 	str	r0, [r3, #512]	; 0x200
 100b698:	e5831204 	str	r1, [r3, #516]	; 0x204
 100b69c:	e5832208 	str	r2, [r3, #520]	; 0x208
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_COUNTER_UPPER_OFFSET,
		(u32)((u32)(Xtime_Global>>32U)));

	/* Enable Global Timer */
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_CONTROL_OFFSET, (u32)0x1);
}
 100b6a0:	e12fff1e 	bx	lr

0100b6a4 <XTime_GetTime>:
	return *(volatile u32 *) Addr;
 100b6a4:	e3a03000 	mov	r3, #0
 100b6a8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100b6ac:	e5931204 	ldr	r1, [r3, #516]	; 0x204
 100b6b0:	e593c200 	ldr	ip, [r3, #512]	; 0x200
 100b6b4:	e5932204 	ldr	r2, [r3, #516]	; 0x204
	/* Reading Global Timer Counter Register */
	do
	{
		high = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET);
		low = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);
	} while(Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET) != high);
 100b6b8:	e1520001 	cmp	r2, r1
 100b6bc:	1afffffa 	bne	100b6ac <XTime_GetTime+0x8>

	*Xtime_Global = (((XTime) high) << 32U) | (XTime) low;
 100b6c0:	e580c000 	str	ip, [r0]
 100b6c4:	e5802004 	str	r2, [r0, #4]
}
 100b6c8:	e12fff1e 	bx	lr
 100b6cc:	00000000 	andeq	r0, r0, r0

0100b6d0 <__udivsi3>:
 100b6d0:	1e4a      	subs	r2, r1, #1
 100b6d2:	bf08      	it	eq
 100b6d4:	4770      	bxeq	lr
 100b6d6:	f0c0 8124 	bcc.w	100b922 <__udivsi3+0x252>
 100b6da:	4288      	cmp	r0, r1
 100b6dc:	f240 8116 	bls.w	100b90c <__udivsi3+0x23c>
 100b6e0:	4211      	tst	r1, r2
 100b6e2:	f000 8117 	beq.w	100b914 <__udivsi3+0x244>
 100b6e6:	fab0 f380 	clz	r3, r0
 100b6ea:	fab1 f281 	clz	r2, r1
 100b6ee:	eba2 0303 	sub.w	r3, r2, r3
 100b6f2:	f1c3 031f 	rsb	r3, r3, #31
 100b6f6:	a204      	add	r2, pc, #16	; (adr r2, 100b708 <__udivsi3+0x38>)
 100b6f8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 100b6fc:	f04f 0200 	mov.w	r2, #0
 100b700:	469f      	mov	pc, r3
 100b702:	bf00      	nop
 100b704:	f3af 8000 	nop.w
 100b708:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 100b70c:	bf00      	nop
 100b70e:	eb42 0202 	adc.w	r2, r2, r2
 100b712:	bf28      	it	cs
 100b714:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 100b718:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 100b71c:	bf00      	nop
 100b71e:	eb42 0202 	adc.w	r2, r2, r2
 100b722:	bf28      	it	cs
 100b724:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 100b728:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 100b72c:	bf00      	nop
 100b72e:	eb42 0202 	adc.w	r2, r2, r2
 100b732:	bf28      	it	cs
 100b734:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 100b738:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 100b73c:	bf00      	nop
 100b73e:	eb42 0202 	adc.w	r2, r2, r2
 100b742:	bf28      	it	cs
 100b744:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 100b748:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 100b74c:	bf00      	nop
 100b74e:	eb42 0202 	adc.w	r2, r2, r2
 100b752:	bf28      	it	cs
 100b754:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 100b758:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 100b75c:	bf00      	nop
 100b75e:	eb42 0202 	adc.w	r2, r2, r2
 100b762:	bf28      	it	cs
 100b764:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 100b768:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 100b76c:	bf00      	nop
 100b76e:	eb42 0202 	adc.w	r2, r2, r2
 100b772:	bf28      	it	cs
 100b774:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 100b778:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 100b77c:	bf00      	nop
 100b77e:	eb42 0202 	adc.w	r2, r2, r2
 100b782:	bf28      	it	cs
 100b784:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 100b788:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 100b78c:	bf00      	nop
 100b78e:	eb42 0202 	adc.w	r2, r2, r2
 100b792:	bf28      	it	cs
 100b794:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 100b798:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 100b79c:	bf00      	nop
 100b79e:	eb42 0202 	adc.w	r2, r2, r2
 100b7a2:	bf28      	it	cs
 100b7a4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 100b7a8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 100b7ac:	bf00      	nop
 100b7ae:	eb42 0202 	adc.w	r2, r2, r2
 100b7b2:	bf28      	it	cs
 100b7b4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 100b7b8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 100b7bc:	bf00      	nop
 100b7be:	eb42 0202 	adc.w	r2, r2, r2
 100b7c2:	bf28      	it	cs
 100b7c4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 100b7c8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 100b7cc:	bf00      	nop
 100b7ce:	eb42 0202 	adc.w	r2, r2, r2
 100b7d2:	bf28      	it	cs
 100b7d4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 100b7d8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 100b7dc:	bf00      	nop
 100b7de:	eb42 0202 	adc.w	r2, r2, r2
 100b7e2:	bf28      	it	cs
 100b7e4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 100b7e8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 100b7ec:	bf00      	nop
 100b7ee:	eb42 0202 	adc.w	r2, r2, r2
 100b7f2:	bf28      	it	cs
 100b7f4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 100b7f8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 100b7fc:	bf00      	nop
 100b7fe:	eb42 0202 	adc.w	r2, r2, r2
 100b802:	bf28      	it	cs
 100b804:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 100b808:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 100b80c:	bf00      	nop
 100b80e:	eb42 0202 	adc.w	r2, r2, r2
 100b812:	bf28      	it	cs
 100b814:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 100b818:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 100b81c:	bf00      	nop
 100b81e:	eb42 0202 	adc.w	r2, r2, r2
 100b822:	bf28      	it	cs
 100b824:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 100b828:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 100b82c:	bf00      	nop
 100b82e:	eb42 0202 	adc.w	r2, r2, r2
 100b832:	bf28      	it	cs
 100b834:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 100b838:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 100b83c:	bf00      	nop
 100b83e:	eb42 0202 	adc.w	r2, r2, r2
 100b842:	bf28      	it	cs
 100b844:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 100b848:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 100b84c:	bf00      	nop
 100b84e:	eb42 0202 	adc.w	r2, r2, r2
 100b852:	bf28      	it	cs
 100b854:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 100b858:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 100b85c:	bf00      	nop
 100b85e:	eb42 0202 	adc.w	r2, r2, r2
 100b862:	bf28      	it	cs
 100b864:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 100b868:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 100b86c:	bf00      	nop
 100b86e:	eb42 0202 	adc.w	r2, r2, r2
 100b872:	bf28      	it	cs
 100b874:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 100b878:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 100b87c:	bf00      	nop
 100b87e:	eb42 0202 	adc.w	r2, r2, r2
 100b882:	bf28      	it	cs
 100b884:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 100b888:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 100b88c:	bf00      	nop
 100b88e:	eb42 0202 	adc.w	r2, r2, r2
 100b892:	bf28      	it	cs
 100b894:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 100b898:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 100b89c:	bf00      	nop
 100b89e:	eb42 0202 	adc.w	r2, r2, r2
 100b8a2:	bf28      	it	cs
 100b8a4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 100b8a8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 100b8ac:	bf00      	nop
 100b8ae:	eb42 0202 	adc.w	r2, r2, r2
 100b8b2:	bf28      	it	cs
 100b8b4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 100b8b8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 100b8bc:	bf00      	nop
 100b8be:	eb42 0202 	adc.w	r2, r2, r2
 100b8c2:	bf28      	it	cs
 100b8c4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 100b8c8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 100b8cc:	bf00      	nop
 100b8ce:	eb42 0202 	adc.w	r2, r2, r2
 100b8d2:	bf28      	it	cs
 100b8d4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 100b8d8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 100b8dc:	bf00      	nop
 100b8de:	eb42 0202 	adc.w	r2, r2, r2
 100b8e2:	bf28      	it	cs
 100b8e4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 100b8e8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 100b8ec:	bf00      	nop
 100b8ee:	eb42 0202 	adc.w	r2, r2, r2
 100b8f2:	bf28      	it	cs
 100b8f4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 100b8f8:	ebb0 0f01 	cmp.w	r0, r1
 100b8fc:	bf00      	nop
 100b8fe:	eb42 0202 	adc.w	r2, r2, r2
 100b902:	bf28      	it	cs
 100b904:	eba0 0001 	subcs.w	r0, r0, r1
 100b908:	4610      	mov	r0, r2
 100b90a:	4770      	bx	lr
 100b90c:	bf0c      	ite	eq
 100b90e:	2001      	moveq	r0, #1
 100b910:	2000      	movne	r0, #0
 100b912:	4770      	bx	lr
 100b914:	fab1 f281 	clz	r2, r1
 100b918:	f1c2 021f 	rsb	r2, r2, #31
 100b91c:	fa20 f002 	lsr.w	r0, r0, r2
 100b920:	4770      	bx	lr
 100b922:	b108      	cbz	r0, 100b928 <__udivsi3+0x258>
 100b924:	f04f 30ff 	mov.w	r0, #4294967295
 100b928:	f000 b966 	b.w	100bbf8 <__aeabi_idiv0>

0100b92c <__aeabi_uidivmod>:
 100b92c:	2900      	cmp	r1, #0
 100b92e:	d0f8      	beq.n	100b922 <__udivsi3+0x252>
 100b930:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 100b934:	f7ff fecc 	bl	100b6d0 <__udivsi3>
 100b938:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 100b93c:	fb02 f300 	mul.w	r3, r2, r0
 100b940:	eba1 0103 	sub.w	r1, r1, r3
 100b944:	4770      	bx	lr
 100b946:	bf00      	nop

0100b948 <__divsi3>:
 100b948:	2900      	cmp	r1, #0
 100b94a:	f000 813e 	beq.w	100bbca <.divsi3_skip_div0_test+0x27c>

0100b94e <.divsi3_skip_div0_test>:
 100b94e:	ea80 0c01 	eor.w	ip, r0, r1
 100b952:	bf48      	it	mi
 100b954:	4249      	negmi	r1, r1
 100b956:	1e4a      	subs	r2, r1, #1
 100b958:	f000 811f 	beq.w	100bb9a <.divsi3_skip_div0_test+0x24c>
 100b95c:	0003      	movs	r3, r0
 100b95e:	bf48      	it	mi
 100b960:	4243      	negmi	r3, r0
 100b962:	428b      	cmp	r3, r1
 100b964:	f240 811e 	bls.w	100bba4 <.divsi3_skip_div0_test+0x256>
 100b968:	4211      	tst	r1, r2
 100b96a:	f000 8123 	beq.w	100bbb4 <.divsi3_skip_div0_test+0x266>
 100b96e:	fab3 f283 	clz	r2, r3
 100b972:	fab1 f081 	clz	r0, r1
 100b976:	eba0 0202 	sub.w	r2, r0, r2
 100b97a:	f1c2 021f 	rsb	r2, r2, #31
 100b97e:	a004      	add	r0, pc, #16	; (adr r0, 100b990 <.divsi3_skip_div0_test+0x42>)
 100b980:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 100b984:	f04f 0000 	mov.w	r0, #0
 100b988:	4697      	mov	pc, r2
 100b98a:	bf00      	nop
 100b98c:	f3af 8000 	nop.w
 100b990:	ebb3 7fc1 	cmp.w	r3, r1, lsl #31
 100b994:	bf00      	nop
 100b996:	eb40 0000 	adc.w	r0, r0, r0
 100b99a:	bf28      	it	cs
 100b99c:	eba3 73c1 	subcs.w	r3, r3, r1, lsl #31
 100b9a0:	ebb3 7f81 	cmp.w	r3, r1, lsl #30
 100b9a4:	bf00      	nop
 100b9a6:	eb40 0000 	adc.w	r0, r0, r0
 100b9aa:	bf28      	it	cs
 100b9ac:	eba3 7381 	subcs.w	r3, r3, r1, lsl #30
 100b9b0:	ebb3 7f41 	cmp.w	r3, r1, lsl #29
 100b9b4:	bf00      	nop
 100b9b6:	eb40 0000 	adc.w	r0, r0, r0
 100b9ba:	bf28      	it	cs
 100b9bc:	eba3 7341 	subcs.w	r3, r3, r1, lsl #29
 100b9c0:	ebb3 7f01 	cmp.w	r3, r1, lsl #28
 100b9c4:	bf00      	nop
 100b9c6:	eb40 0000 	adc.w	r0, r0, r0
 100b9ca:	bf28      	it	cs
 100b9cc:	eba3 7301 	subcs.w	r3, r3, r1, lsl #28
 100b9d0:	ebb3 6fc1 	cmp.w	r3, r1, lsl #27
 100b9d4:	bf00      	nop
 100b9d6:	eb40 0000 	adc.w	r0, r0, r0
 100b9da:	bf28      	it	cs
 100b9dc:	eba3 63c1 	subcs.w	r3, r3, r1, lsl #27
 100b9e0:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 100b9e4:	bf00      	nop
 100b9e6:	eb40 0000 	adc.w	r0, r0, r0
 100b9ea:	bf28      	it	cs
 100b9ec:	eba3 6381 	subcs.w	r3, r3, r1, lsl #26
 100b9f0:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
 100b9f4:	bf00      	nop
 100b9f6:	eb40 0000 	adc.w	r0, r0, r0
 100b9fa:	bf28      	it	cs
 100b9fc:	eba3 6341 	subcs.w	r3, r3, r1, lsl #25
 100ba00:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 100ba04:	bf00      	nop
 100ba06:	eb40 0000 	adc.w	r0, r0, r0
 100ba0a:	bf28      	it	cs
 100ba0c:	eba3 6301 	subcs.w	r3, r3, r1, lsl #24
 100ba10:	ebb3 5fc1 	cmp.w	r3, r1, lsl #23
 100ba14:	bf00      	nop
 100ba16:	eb40 0000 	adc.w	r0, r0, r0
 100ba1a:	bf28      	it	cs
 100ba1c:	eba3 53c1 	subcs.w	r3, r3, r1, lsl #23
 100ba20:	ebb3 5f81 	cmp.w	r3, r1, lsl #22
 100ba24:	bf00      	nop
 100ba26:	eb40 0000 	adc.w	r0, r0, r0
 100ba2a:	bf28      	it	cs
 100ba2c:	eba3 5381 	subcs.w	r3, r3, r1, lsl #22
 100ba30:	ebb3 5f41 	cmp.w	r3, r1, lsl #21
 100ba34:	bf00      	nop
 100ba36:	eb40 0000 	adc.w	r0, r0, r0
 100ba3a:	bf28      	it	cs
 100ba3c:	eba3 5341 	subcs.w	r3, r3, r1, lsl #21
 100ba40:	ebb3 5f01 	cmp.w	r3, r1, lsl #20
 100ba44:	bf00      	nop
 100ba46:	eb40 0000 	adc.w	r0, r0, r0
 100ba4a:	bf28      	it	cs
 100ba4c:	eba3 5301 	subcs.w	r3, r3, r1, lsl #20
 100ba50:	ebb3 4fc1 	cmp.w	r3, r1, lsl #19
 100ba54:	bf00      	nop
 100ba56:	eb40 0000 	adc.w	r0, r0, r0
 100ba5a:	bf28      	it	cs
 100ba5c:	eba3 43c1 	subcs.w	r3, r3, r1, lsl #19
 100ba60:	ebb3 4f81 	cmp.w	r3, r1, lsl #18
 100ba64:	bf00      	nop
 100ba66:	eb40 0000 	adc.w	r0, r0, r0
 100ba6a:	bf28      	it	cs
 100ba6c:	eba3 4381 	subcs.w	r3, r3, r1, lsl #18
 100ba70:	ebb3 4f41 	cmp.w	r3, r1, lsl #17
 100ba74:	bf00      	nop
 100ba76:	eb40 0000 	adc.w	r0, r0, r0
 100ba7a:	bf28      	it	cs
 100ba7c:	eba3 4341 	subcs.w	r3, r3, r1, lsl #17
 100ba80:	ebb3 4f01 	cmp.w	r3, r1, lsl #16
 100ba84:	bf00      	nop
 100ba86:	eb40 0000 	adc.w	r0, r0, r0
 100ba8a:	bf28      	it	cs
 100ba8c:	eba3 4301 	subcs.w	r3, r3, r1, lsl #16
 100ba90:	ebb3 3fc1 	cmp.w	r3, r1, lsl #15
 100ba94:	bf00      	nop
 100ba96:	eb40 0000 	adc.w	r0, r0, r0
 100ba9a:	bf28      	it	cs
 100ba9c:	eba3 33c1 	subcs.w	r3, r3, r1, lsl #15
 100baa0:	ebb3 3f81 	cmp.w	r3, r1, lsl #14
 100baa4:	bf00      	nop
 100baa6:	eb40 0000 	adc.w	r0, r0, r0
 100baaa:	bf28      	it	cs
 100baac:	eba3 3381 	subcs.w	r3, r3, r1, lsl #14
 100bab0:	ebb3 3f41 	cmp.w	r3, r1, lsl #13
 100bab4:	bf00      	nop
 100bab6:	eb40 0000 	adc.w	r0, r0, r0
 100baba:	bf28      	it	cs
 100babc:	eba3 3341 	subcs.w	r3, r3, r1, lsl #13
 100bac0:	ebb3 3f01 	cmp.w	r3, r1, lsl #12
 100bac4:	bf00      	nop
 100bac6:	eb40 0000 	adc.w	r0, r0, r0
 100baca:	bf28      	it	cs
 100bacc:	eba3 3301 	subcs.w	r3, r3, r1, lsl #12
 100bad0:	ebb3 2fc1 	cmp.w	r3, r1, lsl #11
 100bad4:	bf00      	nop
 100bad6:	eb40 0000 	adc.w	r0, r0, r0
 100bada:	bf28      	it	cs
 100badc:	eba3 23c1 	subcs.w	r3, r3, r1, lsl #11
 100bae0:	ebb3 2f81 	cmp.w	r3, r1, lsl #10
 100bae4:	bf00      	nop
 100bae6:	eb40 0000 	adc.w	r0, r0, r0
 100baea:	bf28      	it	cs
 100baec:	eba3 2381 	subcs.w	r3, r3, r1, lsl #10
 100baf0:	ebb3 2f41 	cmp.w	r3, r1, lsl #9
 100baf4:	bf00      	nop
 100baf6:	eb40 0000 	adc.w	r0, r0, r0
 100bafa:	bf28      	it	cs
 100bafc:	eba3 2341 	subcs.w	r3, r3, r1, lsl #9
 100bb00:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
 100bb04:	bf00      	nop
 100bb06:	eb40 0000 	adc.w	r0, r0, r0
 100bb0a:	bf28      	it	cs
 100bb0c:	eba3 2301 	subcs.w	r3, r3, r1, lsl #8
 100bb10:	ebb3 1fc1 	cmp.w	r3, r1, lsl #7
 100bb14:	bf00      	nop
 100bb16:	eb40 0000 	adc.w	r0, r0, r0
 100bb1a:	bf28      	it	cs
 100bb1c:	eba3 13c1 	subcs.w	r3, r3, r1, lsl #7
 100bb20:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 100bb24:	bf00      	nop
 100bb26:	eb40 0000 	adc.w	r0, r0, r0
 100bb2a:	bf28      	it	cs
 100bb2c:	eba3 1381 	subcs.w	r3, r3, r1, lsl #6
 100bb30:	ebb3 1f41 	cmp.w	r3, r1, lsl #5
 100bb34:	bf00      	nop
 100bb36:	eb40 0000 	adc.w	r0, r0, r0
 100bb3a:	bf28      	it	cs
 100bb3c:	eba3 1341 	subcs.w	r3, r3, r1, lsl #5
 100bb40:	ebb3 1f01 	cmp.w	r3, r1, lsl #4
 100bb44:	bf00      	nop
 100bb46:	eb40 0000 	adc.w	r0, r0, r0
 100bb4a:	bf28      	it	cs
 100bb4c:	eba3 1301 	subcs.w	r3, r3, r1, lsl #4
 100bb50:	ebb3 0fc1 	cmp.w	r3, r1, lsl #3
 100bb54:	bf00      	nop
 100bb56:	eb40 0000 	adc.w	r0, r0, r0
 100bb5a:	bf28      	it	cs
 100bb5c:	eba3 03c1 	subcs.w	r3, r3, r1, lsl #3
 100bb60:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
 100bb64:	bf00      	nop
 100bb66:	eb40 0000 	adc.w	r0, r0, r0
 100bb6a:	bf28      	it	cs
 100bb6c:	eba3 0381 	subcs.w	r3, r3, r1, lsl #2
 100bb70:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 100bb74:	bf00      	nop
 100bb76:	eb40 0000 	adc.w	r0, r0, r0
 100bb7a:	bf28      	it	cs
 100bb7c:	eba3 0341 	subcs.w	r3, r3, r1, lsl #1
 100bb80:	ebb3 0f01 	cmp.w	r3, r1
 100bb84:	bf00      	nop
 100bb86:	eb40 0000 	adc.w	r0, r0, r0
 100bb8a:	bf28      	it	cs
 100bb8c:	eba3 0301 	subcs.w	r3, r3, r1
 100bb90:	f1bc 0f00 	cmp.w	ip, #0
 100bb94:	bf48      	it	mi
 100bb96:	4240      	negmi	r0, r0
 100bb98:	4770      	bx	lr
 100bb9a:	ea9c 0f00 	teq	ip, r0
 100bb9e:	bf48      	it	mi
 100bba0:	4240      	negmi	r0, r0
 100bba2:	4770      	bx	lr
 100bba4:	bf38      	it	cc
 100bba6:	2000      	movcc	r0, #0
 100bba8:	bf04      	itt	eq
 100bbaa:	ea4f 70ec 	moveq.w	r0, ip, asr #31
 100bbae:	f040 0001 	orreq.w	r0, r0, #1
 100bbb2:	4770      	bx	lr
 100bbb4:	fab1 f281 	clz	r2, r1
 100bbb8:	f1c2 021f 	rsb	r2, r2, #31
 100bbbc:	f1bc 0f00 	cmp.w	ip, #0
 100bbc0:	fa23 f002 	lsr.w	r0, r3, r2
 100bbc4:	bf48      	it	mi
 100bbc6:	4240      	negmi	r0, r0
 100bbc8:	4770      	bx	lr
 100bbca:	2800      	cmp	r0, #0
 100bbcc:	bfc8      	it	gt
 100bbce:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
 100bbd2:	bfb8      	it	lt
 100bbd4:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
 100bbd8:	f000 b80e 	b.w	100bbf8 <__aeabi_idiv0>

0100bbdc <__aeabi_idivmod>:
 100bbdc:	2900      	cmp	r1, #0
 100bbde:	d0f4      	beq.n	100bbca <.divsi3_skip_div0_test+0x27c>
 100bbe0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 100bbe4:	f7ff feb3 	bl	100b94e <.divsi3_skip_div0_test>
 100bbe8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 100bbec:	fb02 f300 	mul.w	r3, r2, r0
 100bbf0:	eba1 0103 	sub.w	r1, r1, r3
 100bbf4:	4770      	bx	lr
 100bbf6:	bf00      	nop

0100bbf8 <__aeabi_idiv0>:
 100bbf8:	4770      	bx	lr
 100bbfa:	bf00      	nop

0100bbfc <__aeabi_drsub>:
 100bbfc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 100bc00:	e002      	b.n	100bc08 <__adddf3>
 100bc02:	bf00      	nop

0100bc04 <__aeabi_dsub>:
 100bc04:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0100bc08 <__adddf3>:
 100bc08:	b530      	push	{r4, r5, lr}
 100bc0a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 100bc0e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 100bc12:	ea94 0f05 	teq	r4, r5
 100bc16:	bf08      	it	eq
 100bc18:	ea90 0f02 	teqeq	r0, r2
 100bc1c:	bf1f      	itttt	ne
 100bc1e:	ea54 0c00 	orrsne.w	ip, r4, r0
 100bc22:	ea55 0c02 	orrsne.w	ip, r5, r2
 100bc26:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 100bc2a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 100bc2e:	f000 80e2 	beq.w	100bdf6 <__adddf3+0x1ee>
 100bc32:	ea4f 5454 	mov.w	r4, r4, lsr #21
 100bc36:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 100bc3a:	bfb8      	it	lt
 100bc3c:	426d      	neglt	r5, r5
 100bc3e:	dd0c      	ble.n	100bc5a <__adddf3+0x52>
 100bc40:	442c      	add	r4, r5
 100bc42:	ea80 0202 	eor.w	r2, r0, r2
 100bc46:	ea81 0303 	eor.w	r3, r1, r3
 100bc4a:	ea82 0000 	eor.w	r0, r2, r0
 100bc4e:	ea83 0101 	eor.w	r1, r3, r1
 100bc52:	ea80 0202 	eor.w	r2, r0, r2
 100bc56:	ea81 0303 	eor.w	r3, r1, r3
 100bc5a:	2d36      	cmp	r5, #54	; 0x36
 100bc5c:	bf88      	it	hi
 100bc5e:	bd30      	pophi	{r4, r5, pc}
 100bc60:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 100bc64:	ea4f 3101 	mov.w	r1, r1, lsl #12
 100bc68:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 100bc6c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 100bc70:	d002      	beq.n	100bc78 <__adddf3+0x70>
 100bc72:	4240      	negs	r0, r0
 100bc74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 100bc78:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 100bc7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 100bc80:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 100bc84:	d002      	beq.n	100bc8c <__adddf3+0x84>
 100bc86:	4252      	negs	r2, r2
 100bc88:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 100bc8c:	ea94 0f05 	teq	r4, r5
 100bc90:	f000 80a7 	beq.w	100bde2 <__adddf3+0x1da>
 100bc94:	f1a4 0401 	sub.w	r4, r4, #1
 100bc98:	f1d5 0e20 	rsbs	lr, r5, #32
 100bc9c:	db0d      	blt.n	100bcba <__adddf3+0xb2>
 100bc9e:	fa02 fc0e 	lsl.w	ip, r2, lr
 100bca2:	fa22 f205 	lsr.w	r2, r2, r5
 100bca6:	1880      	adds	r0, r0, r2
 100bca8:	f141 0100 	adc.w	r1, r1, #0
 100bcac:	fa03 f20e 	lsl.w	r2, r3, lr
 100bcb0:	1880      	adds	r0, r0, r2
 100bcb2:	fa43 f305 	asr.w	r3, r3, r5
 100bcb6:	4159      	adcs	r1, r3
 100bcb8:	e00e      	b.n	100bcd8 <__adddf3+0xd0>
 100bcba:	f1a5 0520 	sub.w	r5, r5, #32
 100bcbe:	f10e 0e20 	add.w	lr, lr, #32
 100bcc2:	2a01      	cmp	r2, #1
 100bcc4:	fa03 fc0e 	lsl.w	ip, r3, lr
 100bcc8:	bf28      	it	cs
 100bcca:	f04c 0c02 	orrcs.w	ip, ip, #2
 100bcce:	fa43 f305 	asr.w	r3, r3, r5
 100bcd2:	18c0      	adds	r0, r0, r3
 100bcd4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 100bcd8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 100bcdc:	d507      	bpl.n	100bcee <__adddf3+0xe6>
 100bcde:	f04f 0e00 	mov.w	lr, #0
 100bce2:	f1dc 0c00 	rsbs	ip, ip, #0
 100bce6:	eb7e 0000 	sbcs.w	r0, lr, r0
 100bcea:	eb6e 0101 	sbc.w	r1, lr, r1
 100bcee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 100bcf2:	d31b      	bcc.n	100bd2c <__adddf3+0x124>
 100bcf4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 100bcf8:	d30c      	bcc.n	100bd14 <__adddf3+0x10c>
 100bcfa:	0849      	lsrs	r1, r1, #1
 100bcfc:	ea5f 0030 	movs.w	r0, r0, rrx
 100bd00:	ea4f 0c3c 	mov.w	ip, ip, rrx
 100bd04:	f104 0401 	add.w	r4, r4, #1
 100bd08:	ea4f 5244 	mov.w	r2, r4, lsl #21
 100bd0c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 100bd10:	f080 809a 	bcs.w	100be48 <__adddf3+0x240>
 100bd14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 100bd18:	bf08      	it	eq
 100bd1a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 100bd1e:	f150 0000 	adcs.w	r0, r0, #0
 100bd22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 100bd26:	ea41 0105 	orr.w	r1, r1, r5
 100bd2a:	bd30      	pop	{r4, r5, pc}
 100bd2c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 100bd30:	4140      	adcs	r0, r0
 100bd32:	eb41 0101 	adc.w	r1, r1, r1
 100bd36:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 100bd3a:	f1a4 0401 	sub.w	r4, r4, #1
 100bd3e:	d1e9      	bne.n	100bd14 <__adddf3+0x10c>
 100bd40:	f091 0f00 	teq	r1, #0
 100bd44:	bf04      	itt	eq
 100bd46:	4601      	moveq	r1, r0
 100bd48:	2000      	moveq	r0, #0
 100bd4a:	fab1 f381 	clz	r3, r1
 100bd4e:	bf08      	it	eq
 100bd50:	3320      	addeq	r3, #32
 100bd52:	f1a3 030b 	sub.w	r3, r3, #11
 100bd56:	f1b3 0220 	subs.w	r2, r3, #32
 100bd5a:	da0c      	bge.n	100bd76 <__adddf3+0x16e>
 100bd5c:	320c      	adds	r2, #12
 100bd5e:	dd08      	ble.n	100bd72 <__adddf3+0x16a>
 100bd60:	f102 0c14 	add.w	ip, r2, #20
 100bd64:	f1c2 020c 	rsb	r2, r2, #12
 100bd68:	fa01 f00c 	lsl.w	r0, r1, ip
 100bd6c:	fa21 f102 	lsr.w	r1, r1, r2
 100bd70:	e00c      	b.n	100bd8c <__adddf3+0x184>
 100bd72:	f102 0214 	add.w	r2, r2, #20
 100bd76:	bfd8      	it	le
 100bd78:	f1c2 0c20 	rsble	ip, r2, #32
 100bd7c:	fa01 f102 	lsl.w	r1, r1, r2
 100bd80:	fa20 fc0c 	lsr.w	ip, r0, ip
 100bd84:	bfdc      	itt	le
 100bd86:	ea41 010c 	orrle.w	r1, r1, ip
 100bd8a:	4090      	lslle	r0, r2
 100bd8c:	1ae4      	subs	r4, r4, r3
 100bd8e:	bfa2      	ittt	ge
 100bd90:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 100bd94:	4329      	orrge	r1, r5
 100bd96:	bd30      	popge	{r4, r5, pc}
 100bd98:	ea6f 0404 	mvn.w	r4, r4
 100bd9c:	3c1f      	subs	r4, #31
 100bd9e:	da1c      	bge.n	100bdda <__adddf3+0x1d2>
 100bda0:	340c      	adds	r4, #12
 100bda2:	dc0e      	bgt.n	100bdc2 <__adddf3+0x1ba>
 100bda4:	f104 0414 	add.w	r4, r4, #20
 100bda8:	f1c4 0220 	rsb	r2, r4, #32
 100bdac:	fa20 f004 	lsr.w	r0, r0, r4
 100bdb0:	fa01 f302 	lsl.w	r3, r1, r2
 100bdb4:	ea40 0003 	orr.w	r0, r0, r3
 100bdb8:	fa21 f304 	lsr.w	r3, r1, r4
 100bdbc:	ea45 0103 	orr.w	r1, r5, r3
 100bdc0:	bd30      	pop	{r4, r5, pc}
 100bdc2:	f1c4 040c 	rsb	r4, r4, #12
 100bdc6:	f1c4 0220 	rsb	r2, r4, #32
 100bdca:	fa20 f002 	lsr.w	r0, r0, r2
 100bdce:	fa01 f304 	lsl.w	r3, r1, r4
 100bdd2:	ea40 0003 	orr.w	r0, r0, r3
 100bdd6:	4629      	mov	r1, r5
 100bdd8:	bd30      	pop	{r4, r5, pc}
 100bdda:	fa21 f004 	lsr.w	r0, r1, r4
 100bdde:	4629      	mov	r1, r5
 100bde0:	bd30      	pop	{r4, r5, pc}
 100bde2:	f094 0f00 	teq	r4, #0
 100bde6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 100bdea:	bf06      	itte	eq
 100bdec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 100bdf0:	3401      	addeq	r4, #1
 100bdf2:	3d01      	subne	r5, #1
 100bdf4:	e74e      	b.n	100bc94 <__adddf3+0x8c>
 100bdf6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 100bdfa:	bf18      	it	ne
 100bdfc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 100be00:	d029      	beq.n	100be56 <__adddf3+0x24e>
 100be02:	ea94 0f05 	teq	r4, r5
 100be06:	bf08      	it	eq
 100be08:	ea90 0f02 	teqeq	r0, r2
 100be0c:	d005      	beq.n	100be1a <__adddf3+0x212>
 100be0e:	ea54 0c00 	orrs.w	ip, r4, r0
 100be12:	bf04      	itt	eq
 100be14:	4619      	moveq	r1, r3
 100be16:	4610      	moveq	r0, r2
 100be18:	bd30      	pop	{r4, r5, pc}
 100be1a:	ea91 0f03 	teq	r1, r3
 100be1e:	bf1e      	ittt	ne
 100be20:	2100      	movne	r1, #0
 100be22:	2000      	movne	r0, #0
 100be24:	bd30      	popne	{r4, r5, pc}
 100be26:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 100be2a:	d105      	bne.n	100be38 <__adddf3+0x230>
 100be2c:	0040      	lsls	r0, r0, #1
 100be2e:	4149      	adcs	r1, r1
 100be30:	bf28      	it	cs
 100be32:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 100be36:	bd30      	pop	{r4, r5, pc}
 100be38:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 100be3c:	bf3c      	itt	cc
 100be3e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 100be42:	bd30      	popcc	{r4, r5, pc}
 100be44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 100be48:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 100be4c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 100be50:	f04f 0000 	mov.w	r0, #0
 100be54:	bd30      	pop	{r4, r5, pc}
 100be56:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 100be5a:	bf1a      	itte	ne
 100be5c:	4619      	movne	r1, r3
 100be5e:	4610      	movne	r0, r2
 100be60:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 100be64:	bf1c      	itt	ne
 100be66:	460b      	movne	r3, r1
 100be68:	4602      	movne	r2, r0
 100be6a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 100be6e:	bf06      	itte	eq
 100be70:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 100be74:	ea91 0f03 	teqeq	r1, r3
 100be78:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 100be7c:	bd30      	pop	{r4, r5, pc}
 100be7e:	bf00      	nop

0100be80 <__aeabi_ui2d>:
 100be80:	f090 0f00 	teq	r0, #0
 100be84:	bf04      	itt	eq
 100be86:	2100      	moveq	r1, #0
 100be88:	4770      	bxeq	lr
 100be8a:	b530      	push	{r4, r5, lr}
 100be8c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 100be90:	f104 0432 	add.w	r4, r4, #50	; 0x32
 100be94:	f04f 0500 	mov.w	r5, #0
 100be98:	f04f 0100 	mov.w	r1, #0
 100be9c:	e750      	b.n	100bd40 <__adddf3+0x138>
 100be9e:	bf00      	nop

0100bea0 <__aeabi_i2d>:
 100bea0:	f090 0f00 	teq	r0, #0
 100bea4:	bf04      	itt	eq
 100bea6:	2100      	moveq	r1, #0
 100bea8:	4770      	bxeq	lr
 100beaa:	b530      	push	{r4, r5, lr}
 100beac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 100beb0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 100beb4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 100beb8:	bf48      	it	mi
 100beba:	4240      	negmi	r0, r0
 100bebc:	f04f 0100 	mov.w	r1, #0
 100bec0:	e73e      	b.n	100bd40 <__adddf3+0x138>
 100bec2:	bf00      	nop

0100bec4 <__aeabi_f2d>:
 100bec4:	0042      	lsls	r2, r0, #1
 100bec6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 100beca:	ea4f 0131 	mov.w	r1, r1, rrx
 100bece:	ea4f 7002 	mov.w	r0, r2, lsl #28
 100bed2:	bf1f      	itttt	ne
 100bed4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 100bed8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 100bedc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 100bee0:	4770      	bxne	lr
 100bee2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 100bee6:	bf08      	it	eq
 100bee8:	4770      	bxeq	lr
 100beea:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 100beee:	bf04      	itt	eq
 100bef0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 100bef4:	4770      	bxeq	lr
 100bef6:	b530      	push	{r4, r5, lr}
 100bef8:	f44f 7460 	mov.w	r4, #896	; 0x380
 100befc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 100bf00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 100bf04:	e71c      	b.n	100bd40 <__adddf3+0x138>
 100bf06:	bf00      	nop

0100bf08 <__aeabi_ul2d>:
 100bf08:	ea50 0201 	orrs.w	r2, r0, r1
 100bf0c:	bf08      	it	eq
 100bf0e:	4770      	bxeq	lr
 100bf10:	b530      	push	{r4, r5, lr}
 100bf12:	f04f 0500 	mov.w	r5, #0
 100bf16:	e00a      	b.n	100bf2e <__aeabi_l2d+0x16>

0100bf18 <__aeabi_l2d>:
 100bf18:	ea50 0201 	orrs.w	r2, r0, r1
 100bf1c:	bf08      	it	eq
 100bf1e:	4770      	bxeq	lr
 100bf20:	b530      	push	{r4, r5, lr}
 100bf22:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 100bf26:	d502      	bpl.n	100bf2e <__aeabi_l2d+0x16>
 100bf28:	4240      	negs	r0, r0
 100bf2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 100bf2e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 100bf32:	f104 0432 	add.w	r4, r4, #50	; 0x32
 100bf36:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 100bf3a:	f43f aed8 	beq.w	100bcee <__adddf3+0xe6>
 100bf3e:	f04f 0203 	mov.w	r2, #3
 100bf42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 100bf46:	bf18      	it	ne
 100bf48:	3203      	addne	r2, #3
 100bf4a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 100bf4e:	bf18      	it	ne
 100bf50:	3203      	addne	r2, #3
 100bf52:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 100bf56:	f1c2 0320 	rsb	r3, r2, #32
 100bf5a:	fa00 fc03 	lsl.w	ip, r0, r3
 100bf5e:	fa20 f002 	lsr.w	r0, r0, r2
 100bf62:	fa01 fe03 	lsl.w	lr, r1, r3
 100bf66:	ea40 000e 	orr.w	r0, r0, lr
 100bf6a:	fa21 f102 	lsr.w	r1, r1, r2
 100bf6e:	4414      	add	r4, r2
 100bf70:	e6bd      	b.n	100bcee <__adddf3+0xe6>
 100bf72:	bf00      	nop

0100bf74 <__aeabi_frsub>:
 100bf74:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 100bf78:	e002      	b.n	100bf80 <__addsf3>
 100bf7a:	bf00      	nop

0100bf7c <__aeabi_fsub>:
 100bf7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0100bf80 <__addsf3>:
 100bf80:	0042      	lsls	r2, r0, #1
 100bf82:	bf1f      	itttt	ne
 100bf84:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 100bf88:	ea92 0f03 	teqne	r2, r3
 100bf8c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 100bf90:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 100bf94:	d06a      	beq.n	100c06c <__addsf3+0xec>
 100bf96:	ea4f 6212 	mov.w	r2, r2, lsr #24
 100bf9a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 100bf9e:	bfc1      	itttt	gt
 100bfa0:	18d2      	addgt	r2, r2, r3
 100bfa2:	4041      	eorgt	r1, r0
 100bfa4:	4048      	eorgt	r0, r1
 100bfa6:	4041      	eorgt	r1, r0
 100bfa8:	bfb8      	it	lt
 100bfaa:	425b      	neglt	r3, r3
 100bfac:	2b19      	cmp	r3, #25
 100bfae:	bf88      	it	hi
 100bfb0:	4770      	bxhi	lr
 100bfb2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 100bfb6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 100bfba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 100bfbe:	bf18      	it	ne
 100bfc0:	4240      	negne	r0, r0
 100bfc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 100bfc6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 100bfca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 100bfce:	bf18      	it	ne
 100bfd0:	4249      	negne	r1, r1
 100bfd2:	ea92 0f03 	teq	r2, r3
 100bfd6:	d03f      	beq.n	100c058 <__addsf3+0xd8>
 100bfd8:	f1a2 0201 	sub.w	r2, r2, #1
 100bfdc:	fa41 fc03 	asr.w	ip, r1, r3
 100bfe0:	eb10 000c 	adds.w	r0, r0, ip
 100bfe4:	f1c3 0320 	rsb	r3, r3, #32
 100bfe8:	fa01 f103 	lsl.w	r1, r1, r3
 100bfec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 100bff0:	d502      	bpl.n	100bff8 <__addsf3+0x78>
 100bff2:	4249      	negs	r1, r1
 100bff4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 100bff8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 100bffc:	d313      	bcc.n	100c026 <__addsf3+0xa6>
 100bffe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 100c002:	d306      	bcc.n	100c012 <__addsf3+0x92>
 100c004:	0840      	lsrs	r0, r0, #1
 100c006:	ea4f 0131 	mov.w	r1, r1, rrx
 100c00a:	f102 0201 	add.w	r2, r2, #1
 100c00e:	2afe      	cmp	r2, #254	; 0xfe
 100c010:	d251      	bcs.n	100c0b6 <__addsf3+0x136>
 100c012:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 100c016:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 100c01a:	bf08      	it	eq
 100c01c:	f020 0001 	biceq.w	r0, r0, #1
 100c020:	ea40 0003 	orr.w	r0, r0, r3
 100c024:	4770      	bx	lr
 100c026:	0049      	lsls	r1, r1, #1
 100c028:	eb40 0000 	adc.w	r0, r0, r0
 100c02c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 100c030:	f1a2 0201 	sub.w	r2, r2, #1
 100c034:	d1ed      	bne.n	100c012 <__addsf3+0x92>
 100c036:	fab0 fc80 	clz	ip, r0
 100c03a:	f1ac 0c08 	sub.w	ip, ip, #8
 100c03e:	ebb2 020c 	subs.w	r2, r2, ip
 100c042:	fa00 f00c 	lsl.w	r0, r0, ip
 100c046:	bfaa      	itet	ge
 100c048:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 100c04c:	4252      	neglt	r2, r2
 100c04e:	4318      	orrge	r0, r3
 100c050:	bfbc      	itt	lt
 100c052:	40d0      	lsrlt	r0, r2
 100c054:	4318      	orrlt	r0, r3
 100c056:	4770      	bx	lr
 100c058:	f092 0f00 	teq	r2, #0
 100c05c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 100c060:	bf06      	itte	eq
 100c062:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 100c066:	3201      	addeq	r2, #1
 100c068:	3b01      	subne	r3, #1
 100c06a:	e7b5      	b.n	100bfd8 <__addsf3+0x58>
 100c06c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 100c070:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 100c074:	bf18      	it	ne
 100c076:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 100c07a:	d021      	beq.n	100c0c0 <__addsf3+0x140>
 100c07c:	ea92 0f03 	teq	r2, r3
 100c080:	d004      	beq.n	100c08c <__addsf3+0x10c>
 100c082:	f092 0f00 	teq	r2, #0
 100c086:	bf08      	it	eq
 100c088:	4608      	moveq	r0, r1
 100c08a:	4770      	bx	lr
 100c08c:	ea90 0f01 	teq	r0, r1
 100c090:	bf1c      	itt	ne
 100c092:	2000      	movne	r0, #0
 100c094:	4770      	bxne	lr
 100c096:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 100c09a:	d104      	bne.n	100c0a6 <__addsf3+0x126>
 100c09c:	0040      	lsls	r0, r0, #1
 100c09e:	bf28      	it	cs
 100c0a0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 100c0a4:	4770      	bx	lr
 100c0a6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 100c0aa:	bf3c      	itt	cc
 100c0ac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 100c0b0:	4770      	bxcc	lr
 100c0b2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 100c0b6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 100c0ba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 100c0be:	4770      	bx	lr
 100c0c0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 100c0c4:	bf16      	itet	ne
 100c0c6:	4608      	movne	r0, r1
 100c0c8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 100c0cc:	4601      	movne	r1, r0
 100c0ce:	0242      	lsls	r2, r0, #9
 100c0d0:	bf06      	itte	eq
 100c0d2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 100c0d6:	ea90 0f01 	teqeq	r0, r1
 100c0da:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 100c0de:	4770      	bx	lr

0100c0e0 <__aeabi_ui2f>:
 100c0e0:	f04f 0300 	mov.w	r3, #0
 100c0e4:	e004      	b.n	100c0f0 <__aeabi_i2f+0x8>
 100c0e6:	bf00      	nop

0100c0e8 <__aeabi_i2f>:
 100c0e8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 100c0ec:	bf48      	it	mi
 100c0ee:	4240      	negmi	r0, r0
 100c0f0:	ea5f 0c00 	movs.w	ip, r0
 100c0f4:	bf08      	it	eq
 100c0f6:	4770      	bxeq	lr
 100c0f8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 100c0fc:	4601      	mov	r1, r0
 100c0fe:	f04f 0000 	mov.w	r0, #0
 100c102:	e01c      	b.n	100c13e <__aeabi_l2f+0x2a>

0100c104 <__aeabi_ul2f>:
 100c104:	ea50 0201 	orrs.w	r2, r0, r1
 100c108:	bf08      	it	eq
 100c10a:	4770      	bxeq	lr
 100c10c:	f04f 0300 	mov.w	r3, #0
 100c110:	e00a      	b.n	100c128 <__aeabi_l2f+0x14>
 100c112:	bf00      	nop

0100c114 <__aeabi_l2f>:
 100c114:	ea50 0201 	orrs.w	r2, r0, r1
 100c118:	bf08      	it	eq
 100c11a:	4770      	bxeq	lr
 100c11c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 100c120:	d502      	bpl.n	100c128 <__aeabi_l2f+0x14>
 100c122:	4240      	negs	r0, r0
 100c124:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 100c128:	ea5f 0c01 	movs.w	ip, r1
 100c12c:	bf02      	ittt	eq
 100c12e:	4684      	moveq	ip, r0
 100c130:	4601      	moveq	r1, r0
 100c132:	2000      	moveq	r0, #0
 100c134:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 100c138:	bf08      	it	eq
 100c13a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 100c13e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 100c142:	fabc f28c 	clz	r2, ip
 100c146:	3a08      	subs	r2, #8
 100c148:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 100c14c:	db10      	blt.n	100c170 <__aeabi_l2f+0x5c>
 100c14e:	fa01 fc02 	lsl.w	ip, r1, r2
 100c152:	4463      	add	r3, ip
 100c154:	fa00 fc02 	lsl.w	ip, r0, r2
 100c158:	f1c2 0220 	rsb	r2, r2, #32
 100c15c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 100c160:	fa20 f202 	lsr.w	r2, r0, r2
 100c164:	eb43 0002 	adc.w	r0, r3, r2
 100c168:	bf08      	it	eq
 100c16a:	f020 0001 	biceq.w	r0, r0, #1
 100c16e:	4770      	bx	lr
 100c170:	f102 0220 	add.w	r2, r2, #32
 100c174:	fa01 fc02 	lsl.w	ip, r1, r2
 100c178:	f1c2 0220 	rsb	r2, r2, #32
 100c17c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 100c180:	fa21 f202 	lsr.w	r2, r1, r2
 100c184:	eb43 0002 	adc.w	r0, r3, r2
 100c188:	bf08      	it	eq
 100c18a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 100c18e:	4770      	bx	lr

0100c190 <__aeabi_uldivmod>:
 100c190:	b953      	cbnz	r3, 100c1a8 <__aeabi_uldivmod+0x18>
 100c192:	b94a      	cbnz	r2, 100c1a8 <__aeabi_uldivmod+0x18>
 100c194:	2900      	cmp	r1, #0
 100c196:	bf08      	it	eq
 100c198:	2800      	cmpeq	r0, #0
 100c19a:	bf1c      	itt	ne
 100c19c:	f04f 31ff 	movne.w	r1, #4294967295
 100c1a0:	f04f 30ff 	movne.w	r0, #4294967295
 100c1a4:	f7ff bd28 	b.w	100bbf8 <__aeabi_idiv0>
 100c1a8:	f1ad 0c08 	sub.w	ip, sp, #8
 100c1ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 100c1b0:	f000 f846 	bl	100c240 <__udivmoddi4>
 100c1b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 100c1b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100c1bc:	b004      	add	sp, #16
 100c1be:	4770      	bx	lr

0100c1c0 <__aeabi_f2ulz>:
 100c1c0:	ee07 0a90 	vmov	s15, r0
 100c1c4:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 100c1f0 <__aeabi_f2ulz+0x30>
 100c1c8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 100c1cc:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 100c1f8 <__aeabi_f2ulz+0x38>
 100c1d0:	ee26 7b07 	vmul.f64	d7, d6, d7
 100c1d4:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 100c1d8:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 100c1dc:	ee17 1a10 	vmov	r1, s14
 100c1e0:	ee04 6b45 	vmls.f64	d6, d4, d5
 100c1e4:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 100c1e8:	ee17 0a90 	vmov	r0, s15
 100c1ec:	4770      	bx	lr
 100c1ee:	bf00      	nop
 100c1f0:	00000000 	.word	0x00000000
 100c1f4:	41f00000 	.word	0x41f00000
 100c1f8:	00000000 	.word	0x00000000
 100c1fc:	3df00000 	.word	0x3df00000

0100c200 <__aeabi_d2ulz>:
 100c200:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 100c230 <__aeabi_d2ulz+0x30>
 100c204:	ec41 0b16 	vmov	d6, r0, r1
 100c208:	ee26 7b07 	vmul.f64	d7, d6, d7
 100c20c:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 100c238 <__aeabi_d2ulz+0x38>
 100c210:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 100c214:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 100c218:	ee17 1a10 	vmov	r1, s14
 100c21c:	ee04 6b45 	vmls.f64	d6, d4, d5
 100c220:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 100c224:	ee17 0a90 	vmov	r0, s15
 100c228:	4770      	bx	lr
 100c22a:	bf00      	nop
 100c22c:	f3af 8000 	nop.w
 100c230:	00000000 	.word	0x00000000
 100c234:	3df00000 	.word	0x3df00000
 100c238:	00000000 	.word	0x00000000
 100c23c:	41f00000 	.word	0x41f00000

0100c240 <__udivmoddi4>:
 100c240:	4299      	cmp	r1, r3
 100c242:	bf08      	it	eq
 100c244:	4290      	cmpeq	r0, r2
 100c246:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100c24a:	4604      	mov	r4, r0
 100c24c:	bf38      	it	cc
 100c24e:	2000      	movcc	r0, #0
 100c250:	460d      	mov	r5, r1
 100c252:	9f09      	ldr	r7, [sp, #36]	; 0x24
 100c254:	bf38      	it	cc
 100c256:	4601      	movcc	r1, r0
 100c258:	d36c      	bcc.n	100c334 <__udivmoddi4+0xf4>
 100c25a:	4690      	mov	r8, r2
 100c25c:	4699      	mov	r9, r3
 100c25e:	fab3 f683 	clz	r6, r3
 100c262:	2b00      	cmp	r3, #0
 100c264:	d06f      	beq.n	100c346 <__udivmoddi4+0x106>
 100c266:	fab5 f185 	clz	r1, r5
 100c26a:	2d00      	cmp	r5, #0
 100c26c:	d067      	beq.n	100c33e <__udivmoddi4+0xfe>
 100c26e:	1a76      	subs	r6, r6, r1
 100c270:	f1a6 0c20 	sub.w	ip, r6, #32
 100c274:	fa09 fb06 	lsl.w	fp, r9, r6
 100c278:	fa08 f30c 	lsl.w	r3, r8, ip
 100c27c:	f1c6 0e20 	rsb	lr, r6, #32
 100c280:	ea4b 0b03 	orr.w	fp, fp, r3
 100c284:	fa28 f30e 	lsr.w	r3, r8, lr
 100c288:	ea4b 0b03 	orr.w	fp, fp, r3
 100c28c:	fa08 fa06 	lsl.w	sl, r8, r6
 100c290:	455d      	cmp	r5, fp
 100c292:	bf08      	it	eq
 100c294:	4554      	cmpeq	r4, sl
 100c296:	bf3c      	itt	cc
 100c298:	2000      	movcc	r0, #0
 100c29a:	4601      	movcc	r1, r0
 100c29c:	d30a      	bcc.n	100c2b4 <__udivmoddi4+0x74>
 100c29e:	2001      	movs	r0, #1
 100c2a0:	ebb4 040a 	subs.w	r4, r4, sl
 100c2a4:	fa00 f10c 	lsl.w	r1, r0, ip
 100c2a8:	fa20 f30e 	lsr.w	r3, r0, lr
 100c2ac:	eb65 050b 	sbc.w	r5, r5, fp
 100c2b0:	4319      	orrs	r1, r3
 100c2b2:	40b0      	lsls	r0, r6
 100c2b4:	2e00      	cmp	r6, #0
 100c2b6:	d03d      	beq.n	100c334 <__udivmoddi4+0xf4>
 100c2b8:	ea4f 085a 	mov.w	r8, sl, lsr #1
 100c2bc:	4632      	mov	r2, r6
 100c2be:	ea48 78cb 	orr.w	r8, r8, fp, lsl #31
 100c2c2:	ea4f 095b 	mov.w	r9, fp, lsr #1
 100c2c6:	e00b      	b.n	100c2e0 <__udivmoddi4+0xa0>
 100c2c8:	ebb4 0308 	subs.w	r3, r4, r8
 100c2cc:	eb65 0a09 	sbc.w	sl, r5, r9
 100c2d0:	18db      	adds	r3, r3, r3
 100c2d2:	eb4a 0a0a 	adc.w	sl, sl, sl
 100c2d6:	1c5c      	adds	r4, r3, #1
 100c2d8:	f14a 0500 	adc.w	r5, sl, #0
 100c2dc:	3a01      	subs	r2, #1
 100c2de:	d007      	beq.n	100c2f0 <__udivmoddi4+0xb0>
 100c2e0:	454d      	cmp	r5, r9
 100c2e2:	bf08      	it	eq
 100c2e4:	4544      	cmpeq	r4, r8
 100c2e6:	d2ef      	bcs.n	100c2c8 <__udivmoddi4+0x88>
 100c2e8:	1924      	adds	r4, r4, r4
 100c2ea:	416d      	adcs	r5, r5
 100c2ec:	3a01      	subs	r2, #1
 100c2ee:	d1f7      	bne.n	100c2e0 <__udivmoddi4+0xa0>
 100c2f0:	fa05 fe0e 	lsl.w	lr, r5, lr
 100c2f4:	fa24 f306 	lsr.w	r3, r4, r6
 100c2f8:	fa25 fc0c 	lsr.w	ip, r5, ip
 100c2fc:	ea43 030e 	orr.w	r3, r3, lr
 100c300:	1900      	adds	r0, r0, r4
 100c302:	fa25 fe06 	lsr.w	lr, r5, r6
 100c306:	ea43 040c 	orr.w	r4, r3, ip
 100c30a:	f1a6 0c20 	sub.w	ip, r6, #32
 100c30e:	f1c6 0220 	rsb	r2, r6, #32
 100c312:	fa0e f306 	lsl.w	r3, lr, r6
 100c316:	fa04 fc0c 	lsl.w	ip, r4, ip
 100c31a:	fa04 f606 	lsl.w	r6, r4, r6
 100c31e:	ea43 030c 	orr.w	r3, r3, ip
 100c322:	fa24 f202 	lsr.w	r2, r4, r2
 100c326:	eb45 0101 	adc.w	r1, r5, r1
 100c32a:	4313      	orrs	r3, r2
 100c32c:	1b80      	subs	r0, r0, r6
 100c32e:	4675      	mov	r5, lr
 100c330:	eb61 0103 	sbc.w	r1, r1, r3
 100c334:	b10f      	cbz	r7, 100c33a <__udivmoddi4+0xfa>
 100c336:	e9c7 4500 	strd	r4, r5, [r7]
 100c33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100c33e:	fab4 f184 	clz	r1, r4
 100c342:	3120      	adds	r1, #32
 100c344:	e793      	b.n	100c26e <__udivmoddi4+0x2e>
 100c346:	fab2 f682 	clz	r6, r2
 100c34a:	fab5 f185 	clz	r1, r5
 100c34e:	3620      	adds	r6, #32
 100c350:	2d00      	cmp	r5, #0
 100c352:	d18c      	bne.n	100c26e <__udivmoddi4+0x2e>
 100c354:	e7f3      	b.n	100c33e <__udivmoddi4+0xfe>
 100c356:	bf00      	nop

0100c358 <exit>:
 100c358:	b508      	push	{r3, lr}
 100c35a:	2100      	movs	r1, #0
 100c35c:	4604      	mov	r4, r0
 100c35e:	f004 fb01 	bl	1010964 <__call_exitprocs>
 100c362:	f643 4338 	movw	r3, #15416	; 0x3c38
 100c366:	f2c0 1305 	movt	r3, #261	; 0x105
 100c36a:	6818      	ldr	r0, [r3, #0]
 100c36c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 100c36e:	b103      	cbz	r3, 100c372 <exit+0x1a>
 100c370:	4798      	blx	r3
 100c372:	4620      	mov	r0, r4
 100c374:	f007 ec22 	blx	1013bbc <_exit>

0100c378 <__libc_fini_array>:
 100c378:	b538      	push	{r3, r4, r5, lr}
 100c37a:	f24c 0410 	movw	r4, #49168	; 0xc010
 100c37e:	f24c 050c 	movw	r5, #49164	; 0xc00c
 100c382:	f2c0 1405 	movt	r4, #261	; 0x105
 100c386:	f2c0 1505 	movt	r5, #261	; 0x105
 100c38a:	1b64      	subs	r4, r4, r5
 100c38c:	10a4      	asrs	r4, r4, #2
 100c38e:	d007      	beq.n	100c3a0 <__libc_fini_array+0x28>
 100c390:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 100c394:	3c01      	subs	r4, #1
 100c396:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 100c39a:	4798      	blx	r3
 100c39c:	2c00      	cmp	r4, #0
 100c39e:	d1f9      	bne.n	100c394 <__libc_fini_array+0x1c>
 100c3a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 100c3a4:	f007 bc34 	b.w	1013c10 <_fini>

0100c3a8 <__libc_init_array>:
 100c3a8:	b570      	push	{r4, r5, r6, lr}
 100c3aa:	f24c 0608 	movw	r6, #49160	; 0xc008
 100c3ae:	f24c 0508 	movw	r5, #49160	; 0xc008
 100c3b2:	f2c0 1605 	movt	r6, #261	; 0x105
 100c3b6:	f2c0 1505 	movt	r5, #261	; 0x105
 100c3ba:	1b76      	subs	r6, r6, r5
 100c3bc:	10b6      	asrs	r6, r6, #2
 100c3be:	d006      	beq.n	100c3ce <__libc_init_array+0x26>
 100c3c0:	2400      	movs	r4, #0
 100c3c2:	3401      	adds	r4, #1
 100c3c4:	f855 3b04 	ldr.w	r3, [r5], #4
 100c3c8:	4798      	blx	r3
 100c3ca:	42a6      	cmp	r6, r4
 100c3cc:	d1f9      	bne.n	100c3c2 <__libc_init_array+0x1a>
 100c3ce:	f24c 060c 	movw	r6, #49164	; 0xc00c
 100c3d2:	f24c 0508 	movw	r5, #49160	; 0xc008
 100c3d6:	f2c0 1605 	movt	r6, #261	; 0x105
 100c3da:	f2c0 1505 	movt	r5, #261	; 0x105
 100c3de:	1b76      	subs	r6, r6, r5
 100c3e0:	f007 fc10 	bl	1013c04 <_init>
 100c3e4:	10b6      	asrs	r6, r6, #2
 100c3e6:	d006      	beq.n	100c3f6 <__libc_init_array+0x4e>
 100c3e8:	2400      	movs	r4, #0
 100c3ea:	3401      	adds	r4, #1
 100c3ec:	f855 3b04 	ldr.w	r3, [r5], #4
 100c3f0:	4798      	blx	r3
 100c3f2:	42a6      	cmp	r6, r4
 100c3f4:	d1f9      	bne.n	100c3ea <__libc_init_array+0x42>
 100c3f6:	bd70      	pop	{r4, r5, r6, pc}

0100c3f8 <currentlocale>:
 100c3f8:	4919      	ldr	r1, [pc, #100]	; (100c460 <currentlocale+0x68>)
 100c3fa:	f24c 0074 	movw	r0, #49268	; 0xc074
 100c3fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100c400:	f2c0 1005 	movt	r0, #261	; 0x105
 100c404:	f101 0520 	add.w	r5, r1, #32
 100c408:	f002 f8a8 	bl	100e55c <strcpy>
 100c40c:	f105 06a0 	add.w	r6, r5, #160	; 0xa0
 100c410:	f1a5 0720 	sub.w	r7, r5, #32
 100c414:	462c      	mov	r4, r5
 100c416:	4621      	mov	r1, r4
 100c418:	4638      	mov	r0, r7
 100c41a:	f001 ff35 	bl	100e288 <strcmp>
 100c41e:	3420      	adds	r4, #32
 100c420:	b930      	cbnz	r0, 100c430 <currentlocale+0x38>
 100c422:	42b4      	cmp	r4, r6
 100c424:	d1f7      	bne.n	100c416 <currentlocale+0x1e>
 100c426:	f24c 0074 	movw	r0, #49268	; 0xc074
 100c42a:	f2c0 1005 	movt	r0, #261	; 0x105
 100c42e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100c430:	f645 777c 	movw	r7, #24444	; 0x5f7c
 100c434:	f24c 0474 	movw	r4, #49268	; 0xc074
 100c438:	f2c0 1705 	movt	r7, #261	; 0x105
 100c43c:	f2c0 1405 	movt	r4, #261	; 0x105
 100c440:	4639      	mov	r1, r7
 100c442:	4620      	mov	r0, r4
 100c444:	f001 fe80 	bl	100e148 <strcat>
 100c448:	4629      	mov	r1, r5
 100c44a:	4620      	mov	r0, r4
 100c44c:	3520      	adds	r5, #32
 100c44e:	f001 fe7b 	bl	100e148 <strcat>
 100c452:	42b5      	cmp	r5, r6
 100c454:	d1f4      	bne.n	100c440 <currentlocale+0x48>
 100c456:	f24c 0074 	movw	r0, #49268	; 0xc074
 100c45a:	f2c0 1005 	movt	r0, #261	; 0x105
 100c45e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100c460:	01056970 	.word	0x01056970

0100c464 <__loadlocale>:
 100c464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100c468:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 100c46c:	b08d      	sub	sp, #52	; 0x34
 100c46e:	460f      	mov	r7, r1
 100c470:	4606      	mov	r6, r0
 100c472:	4629      	mov	r1, r5
 100c474:	4610      	mov	r0, r2
 100c476:	4614      	mov	r4, r2
 100c478:	f001 ff06 	bl	100e288 <strcmp>
 100c47c:	b918      	cbnz	r0, 100c486 <__loadlocale+0x22>
 100c47e:	4628      	mov	r0, r5
 100c480:	b00d      	add	sp, #52	; 0x34
 100c482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100c486:	f645 7180 	movw	r1, #24448	; 0x5f80
 100c48a:	4620      	mov	r0, r4
 100c48c:	f2c0 1105 	movt	r1, #261	; 0x105
 100c490:	f001 fefa 	bl	100e288 <strcmp>
 100c494:	2800      	cmp	r0, #0
 100c496:	f000 809f 	beq.w	100c5d8 <__loadlocale+0x174>
 100c49a:	f645 7188 	movw	r1, #24456	; 0x5f88
 100c49e:	4620      	mov	r0, r4
 100c4a0:	f2c0 1105 	movt	r1, #261	; 0x105
 100c4a4:	f001 fef0 	bl	100e288 <strcmp>
 100c4a8:	4680      	mov	r8, r0
 100c4aa:	2800      	cmp	r0, #0
 100c4ac:	f000 808a 	beq.w	100c5c4 <__loadlocale+0x160>
 100c4b0:	7823      	ldrb	r3, [r4, #0]
 100c4b2:	2b43      	cmp	r3, #67	; 0x43
 100c4b4:	f000 8098 	beq.w	100c5e8 <__loadlocale+0x184>
 100c4b8:	3b61      	subs	r3, #97	; 0x61
 100c4ba:	2b19      	cmp	r3, #25
 100c4bc:	d87d      	bhi.n	100c5ba <__loadlocale+0x156>
 100c4be:	7863      	ldrb	r3, [r4, #1]
 100c4c0:	3b61      	subs	r3, #97	; 0x61
 100c4c2:	2b19      	cmp	r3, #25
 100c4c4:	d879      	bhi.n	100c5ba <__loadlocale+0x156>
 100c4c6:	78a3      	ldrb	r3, [r4, #2]
 100c4c8:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 100c4cc:	2a19      	cmp	r2, #25
 100c4ce:	bf8e      	itee	hi
 100c4d0:	f104 0802 	addhi.w	r8, r4, #2
 100c4d4:	f104 0803 	addls.w	r8, r4, #3
 100c4d8:	78e3      	ldrbls	r3, [r4, #3]
 100c4da:	2b5f      	cmp	r3, #95	; 0x5f
 100c4dc:	f000 80a0 	beq.w	100c620 <__loadlocale+0x1bc>
 100c4e0:	2b2e      	cmp	r3, #46	; 0x2e
 100c4e2:	f000 827c 	beq.w	100c9de <__loadlocale+0x57a>
 100c4e6:	f013 0fbf 	tst.w	r3, #191	; 0xbf
 100c4ea:	d166      	bne.n	100c5ba <__loadlocale+0x156>
 100c4ec:	f10d 0910 	add.w	r9, sp, #16
 100c4f0:	f645 7194 	movw	r1, #24468	; 0x5f94
 100c4f4:	f2c0 1105 	movt	r1, #261	; 0x105
 100c4f8:	4648      	mov	r0, r9
 100c4fa:	f002 f82f 	bl	100e55c <strcpy>
 100c4fe:	f898 3000 	ldrb.w	r3, [r8]
 100c502:	2b40      	cmp	r3, #64	; 0x40
 100c504:	f000 828a 	beq.w	100ca1c <__loadlocale+0x5b8>
 100c508:	f04f 0800 	mov.w	r8, #0
 100c50c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 100c510:	3b41      	subs	r3, #65	; 0x41
 100c512:	2b34      	cmp	r3, #52	; 0x34
 100c514:	d851      	bhi.n	100c5ba <__loadlocale+0x156>
 100c516:	e8df f013 	tbh	[pc, r3, lsl #1]
 100c51a:	019c      	.short	0x019c
 100c51c:	016f0050 	.word	0x016f0050
 100c520:	01d10050 	.word	0x01d10050
 100c524:	01ae0050 	.word	0x01ae0050
 100c528:	01fd0050 	.word	0x01fd0050
 100c52c:	01330154 	.word	0x01330154
 100c530:	00500050 	.word	0x00500050
 100c534:	00500050 	.word	0x00500050
 100c538:	00500121 	.word	0x00500121
 100c53c:	01060050 	.word	0x01060050
 100c540:	009200c6 	.word	0x009200c6
 100c544:	00500050 	.word	0x00500050
 100c548:	00500050 	.word	0x00500050
 100c54c:	00500050 	.word	0x00500050
 100c550:	00500050 	.word	0x00500050
 100c554:	00500050 	.word	0x00500050
 100c558:	019c0050 	.word	0x019c0050
 100c55c:	016f0050 	.word	0x016f0050
 100c560:	01d10050 	.word	0x01d10050
 100c564:	01ae0050 	.word	0x01ae0050
 100c568:	01fd0050 	.word	0x01fd0050
 100c56c:	01330154 	.word	0x01330154
 100c570:	00500050 	.word	0x00500050
 100c574:	00500050 	.word	0x00500050
 100c578:	00500121 	.word	0x00500121
 100c57c:	01060050 	.word	0x01060050
 100c580:	009200c6 	.word	0x009200c6
 100c584:	f5b0 7f56 	cmp.w	r0, #856	; 0x358
 100c588:	f300 80af 	bgt.w	100c6ea <__loadlocale+0x286>
 100c58c:	f240 3307 	movw	r3, #775	; 0x307
 100c590:	4298      	cmp	r0, r3
 100c592:	f000 80aa 	beq.w	100c6ea <__loadlocale+0x286>
 100c596:	f5b0 7f42 	cmp.w	r0, #776	; 0x308
 100c59a:	f280 826a 	bge.w	100ca72 <__loadlocale+0x60e>
 100c59e:	f5b0 7f34 	cmp.w	r0, #720	; 0x2d0
 100c5a2:	f000 80a2 	beq.w	100c6ea <__loadlocale+0x286>
 100c5a6:	f240 23e1 	movw	r3, #737	; 0x2e1
 100c5aa:	4298      	cmp	r0, r3
 100c5ac:	f000 809d 	beq.w	100c6ea <__loadlocale+0x286>
 100c5b0:	f240 13b5 	movw	r3, #437	; 0x1b5
 100c5b4:	4298      	cmp	r0, r3
 100c5b6:	f000 8098 	beq.w	100c6ea <__loadlocale+0x286>
 100c5ba:	2500      	movs	r5, #0
 100c5bc:	4628      	mov	r0, r5
 100c5be:	b00d      	add	sp, #52	; 0x34
 100c5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100c5c4:	f10d 0910 	add.w	r9, sp, #16
 100c5c8:	f645 718c 	movw	r1, #24460	; 0x5f8c
 100c5cc:	f2c0 1105 	movt	r1, #261	; 0x105
 100c5d0:	4648      	mov	r0, r9
 100c5d2:	f001 ffc3 	bl	100e55c <strcpy>
 100c5d6:	e799      	b.n	100c50c <__loadlocale+0xa8>
 100c5d8:	f645 7188 	movw	r1, #24456	; 0x5f88
 100c5dc:	4620      	mov	r0, r4
 100c5de:	f2c0 1105 	movt	r1, #261	; 0x105
 100c5e2:	f001 ffbb 	bl	100e55c <strcpy>
 100c5e6:	e758      	b.n	100c49a <__loadlocale+0x36>
 100c5e8:	7863      	ldrb	r3, [r4, #1]
 100c5ea:	3b2d      	subs	r3, #45	; 0x2d
 100c5ec:	2b01      	cmp	r3, #1
 100c5ee:	d8e4      	bhi.n	100c5ba <__loadlocale+0x156>
 100c5f0:	f104 0802 	add.w	r8, r4, #2
 100c5f4:	f10d 0910 	add.w	r9, sp, #16
 100c5f8:	4641      	mov	r1, r8
 100c5fa:	4648      	mov	r0, r9
 100c5fc:	f001 ffae 	bl	100e55c <strcpy>
 100c600:	4648      	mov	r0, r9
 100c602:	2140      	movs	r1, #64	; 0x40
 100c604:	f001 fdc0 	bl	100e188 <strchr>
 100c608:	b108      	cbz	r0, 100c60e <__loadlocale+0x1aa>
 100c60a:	2300      	movs	r3, #0
 100c60c:	7003      	strb	r3, [r0, #0]
 100c60e:	4648      	mov	r0, r9
 100c610:	f002 f836 	bl	100e680 <strlen>
 100c614:	4480      	add	r8, r0
 100c616:	f1b8 0f00 	cmp.w	r8, #0
 100c61a:	f43f af75 	beq.w	100c508 <__loadlocale+0xa4>
 100c61e:	e76e      	b.n	100c4fe <__loadlocale+0x9a>
 100c620:	f898 3001 	ldrb.w	r3, [r8, #1]
 100c624:	3b41      	subs	r3, #65	; 0x41
 100c626:	2b19      	cmp	r3, #25
 100c628:	d8c7      	bhi.n	100c5ba <__loadlocale+0x156>
 100c62a:	f898 3002 	ldrb.w	r3, [r8, #2]
 100c62e:	3b41      	subs	r3, #65	; 0x41
 100c630:	2b19      	cmp	r3, #25
 100c632:	d8c2      	bhi.n	100c5ba <__loadlocale+0x156>
 100c634:	f898 3003 	ldrb.w	r3, [r8, #3]
 100c638:	f108 0803 	add.w	r8, r8, #3
 100c63c:	e750      	b.n	100c4e0 <__loadlocale+0x7c>
 100c63e:	f645 71ac 	movw	r1, #24492	; 0x5fac
 100c642:	4648      	mov	r0, r9
 100c644:	f2c0 1105 	movt	r1, #261	; 0x105
 100c648:	f001 fd5c 	bl	100e104 <strcasecmp>
 100c64c:	b140      	cbz	r0, 100c660 <__loadlocale+0x1fc>
 100c64e:	f645 71b4 	movw	r1, #24500	; 0x5fb4
 100c652:	4648      	mov	r0, r9
 100c654:	f2c0 1105 	movt	r1, #261	; 0x105
 100c658:	f001 fd54 	bl	100e104 <strcasecmp>
 100c65c:	2800      	cmp	r0, #0
 100c65e:	d1ac      	bne.n	100c5ba <__loadlocale+0x156>
 100c660:	f645 71ac 	movw	r1, #24492	; 0x5fac
 100c664:	4648      	mov	r0, r9
 100c666:	f2c0 1105 	movt	r1, #261	; 0x105
 100c66a:	f24d 4ab1 	movw	sl, #54449	; 0xd4b1
 100c66e:	f240 7b79 	movw	fp, #1913	; 0x779
 100c672:	f2c0 1a00 	movt	sl, #256	; 0x100
 100c676:	f2c0 1b01 	movt	fp, #257	; 0x101
 100c67a:	f001 ff6f 	bl	100e55c <strcpy>
 100c67e:	2306      	movs	r3, #6
 100c680:	2f02      	cmp	r7, #2
 100c682:	f000 81af 	beq.w	100c9e4 <__loadlocale+0x580>
 100c686:	2f06      	cmp	r7, #6
 100c688:	d104      	bne.n	100c694 <__loadlocale+0x230>
 100c68a:	4649      	mov	r1, r9
 100c68c:	f506 70a5 	add.w	r0, r6, #330	; 0x14a
 100c690:	f001 ff64 	bl	100e55c <strcpy>
 100c694:	4621      	mov	r1, r4
 100c696:	4628      	mov	r0, r5
 100c698:	f001 ff60 	bl	100e55c <strcpy>
 100c69c:	4605      	mov	r5, r0
 100c69e:	4628      	mov	r0, r5
 100c6a0:	b00d      	add	sp, #52	; 0x34
 100c6a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100c6a6:	f246 0134 	movw	r1, #24628	; 0x6034
 100c6aa:	2203      	movs	r2, #3
 100c6ac:	f2c0 1105 	movt	r1, #261	; 0x105
 100c6b0:	4648      	mov	r0, r9
 100c6b2:	f002 f853 	bl	100e75c <strncasecmp>
 100c6b6:	2800      	cmp	r0, #0
 100c6b8:	f47f af7f 	bne.w	100c5ba <__loadlocale+0x156>
 100c6bc:	f89d 3013 	ldrb.w	r3, [sp, #19]
 100c6c0:	f246 0138 	movw	r1, #24632	; 0x6038
 100c6c4:	f2c0 1105 	movt	r1, #261	; 0x105
 100c6c8:	2b2d      	cmp	r3, #45	; 0x2d
 100c6ca:	bf0c      	ite	eq
 100c6cc:	a805      	addeq	r0, sp, #20
 100c6ce:	f10d 0013 	addne.w	r0, sp, #19
 100c6d2:	f001 fd17 	bl	100e104 <strcasecmp>
 100c6d6:	2800      	cmp	r0, #0
 100c6d8:	f47f af6f 	bne.w	100c5ba <__loadlocale+0x156>
 100c6dc:	f246 013c 	movw	r1, #24636	; 0x603c
 100c6e0:	4648      	mov	r0, r9
 100c6e2:	f2c0 1105 	movt	r1, #261	; 0x105
 100c6e6:	f001 ff39 	bl	100e55c <strcpy>
 100c6ea:	2f02      	cmp	r7, #2
 100c6ec:	d1cb      	bne.n	100c686 <__loadlocale+0x222>
 100c6ee:	4649      	mov	r1, r9
 100c6f0:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 100c6f4:	f001 ff32 	bl	100e55c <strcpy>
 100c6f8:	4630      	mov	r0, r6
 100c6fa:	4649      	mov	r1, r9
 100c6fc:	f240 7261 	movw	r2, #1889	; 0x761
 100c700:	f24d 438d 	movw	r3, #54413	; 0xd48d
 100c704:	f2c0 1201 	movt	r2, #257	; 0x101
 100c708:	f2c0 1300 	movt	r3, #256	; 0x100
 100c70c:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 100c710:	f8c6 30e4 	str.w	r3, [r6, #228]	; 0xe4
 100c714:	2201      	movs	r2, #1
 100c716:	f886 2128 	strb.w	r2, [r6, #296]	; 0x128
 100c71a:	f004 f991 	bl	1010a40 <__set_ctype>
 100c71e:	2000      	movs	r0, #0
 100c720:	f8c6 00e8 	str.w	r0, [r6, #232]	; 0xe8
 100c724:	e7b6      	b.n	100c694 <__loadlocale+0x230>
 100c726:	f645 71d0 	movw	r1, #24528	; 0x5fd0
 100c72a:	4648      	mov	r0, r9
 100c72c:	f2c0 1105 	movt	r1, #261	; 0x105
 100c730:	f001 fce8 	bl	100e104 <strcasecmp>
 100c734:	2800      	cmp	r0, #0
 100c736:	f47f af40 	bne.w	100c5ba <__loadlocale+0x156>
 100c73a:	f645 71d0 	movw	r1, #24528	; 0x5fd0
 100c73e:	4648      	mov	r0, r9
 100c740:	f2c0 1105 	movt	r1, #261	; 0x105
 100c744:	f24d 6ab9 	movw	sl, #54969	; 0xd6b9
 100c748:	f001 ff08 	bl	100e55c <strcpy>
 100c74c:	f640 0b1d 	movw	fp, #2077	; 0x81d
 100c750:	f2c0 1a00 	movt	sl, #256	; 0x100
 100c754:	2302      	movs	r3, #2
 100c756:	f2c0 1b01 	movt	fp, #257	; 0x101
 100c75a:	e791      	b.n	100c680 <__loadlocale+0x21c>
 100c75c:	f246 0124 	movw	r1, #24612	; 0x6024
 100c760:	4648      	mov	r0, r9
 100c762:	f2c0 1105 	movt	r1, #261	; 0x105
 100c766:	f001 fccd 	bl	100e104 <strcasecmp>
 100c76a:	2800      	cmp	r0, #0
 100c76c:	f47f af25 	bne.w	100c5ba <__loadlocale+0x156>
 100c770:	f246 012c 	movw	r1, #24620	; 0x602c
 100c774:	4648      	mov	r0, r9
 100c776:	f2c0 1105 	movt	r1, #261	; 0x105
 100c77a:	f001 feef 	bl	100e55c <strcpy>
 100c77e:	e7b4      	b.n	100c6ea <__loadlocale+0x286>
 100c780:	f645 71f4 	movw	r1, #24564	; 0x5ff4
 100c784:	2204      	movs	r2, #4
 100c786:	f2c0 1105 	movt	r1, #261	; 0x105
 100c78a:	4648      	mov	r0, r9
 100c78c:	f001 ffe6 	bl	100e75c <strncasecmp>
 100c790:	2800      	cmp	r0, #0
 100c792:	f47f af12 	bne.w	100c5ba <__loadlocale+0x156>
 100c796:	f89d 3014 	ldrb.w	r3, [sp, #20]
 100c79a:	2b2d      	cmp	r3, #45	; 0x2d
 100c79c:	bf08      	it	eq
 100c79e:	f89d 3015 	ldrbeq.w	r3, [sp, #21]
 100c7a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 100c7a6:	2b52      	cmp	r3, #82	; 0x52
 100c7a8:	f000 8172 	beq.w	100ca90 <__loadlocale+0x62c>
 100c7ac:	2b55      	cmp	r3, #85	; 0x55
 100c7ae:	f47f af04 	bne.w	100c5ba <__loadlocale+0x156>
 100c7b2:	f246 0104 	movw	r1, #24580	; 0x6004
 100c7b6:	4648      	mov	r0, r9
 100c7b8:	f2c0 1105 	movt	r1, #261	; 0x105
 100c7bc:	f001 fece 	bl	100e55c <strcpy>
 100c7c0:	e793      	b.n	100c6ea <__loadlocale+0x286>
 100c7c2:	f645 71bc 	movw	r1, #24508	; 0x5fbc
 100c7c6:	4648      	mov	r0, r9
 100c7c8:	f2c0 1105 	movt	r1, #261	; 0x105
 100c7cc:	f001 fc9a 	bl	100e104 <strcasecmp>
 100c7d0:	2800      	cmp	r0, #0
 100c7d2:	f47f aef2 	bne.w	100c5ba <__loadlocale+0x156>
 100c7d6:	f645 71bc 	movw	r1, #24508	; 0x5fbc
 100c7da:	4648      	mov	r0, r9
 100c7dc:	f2c0 1105 	movt	r1, #261	; 0x105
 100c7e0:	f24d 7af5 	movw	sl, #55285	; 0xd7f5
 100c7e4:	f001 feba 	bl	100e55c <strcpy>
 100c7e8:	f640 0be1 	movw	fp, #2273	; 0x8e1
 100c7ec:	f2c0 1a00 	movt	sl, #256	; 0x100
 100c7f0:	2308      	movs	r3, #8
 100c7f2:	f2c0 1b01 	movt	fp, #257	; 0x101
 100c7f6:	e743      	b.n	100c680 <__loadlocale+0x21c>
 100c7f8:	f89d 3011 	ldrb.w	r3, [sp, #17]
 100c7fc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 100c800:	2b50      	cmp	r3, #80	; 0x50
 100c802:	f47f aeda 	bne.w	100c5ba <__loadlocale+0x156>
 100c806:	2202      	movs	r2, #2
 100c808:	f645 71f0 	movw	r1, #24560	; 0x5ff0
 100c80c:	4648      	mov	r0, r9
 100c80e:	f2c0 1105 	movt	r1, #261	; 0x105
 100c812:	f002 f823 	bl	100e85c <strncpy>
 100c816:	220a      	movs	r2, #10
 100c818:	a903      	add	r1, sp, #12
 100c81a:	f10d 0012 	add.w	r0, sp, #18
 100c81e:	f002 f911 	bl	100ea44 <strtol>
 100c822:	9b03      	ldr	r3, [sp, #12]
 100c824:	781b      	ldrb	r3, [r3, #0]
 100c826:	2b00      	cmp	r3, #0
 100c828:	f47f aec7 	bne.w	100c5ba <__loadlocale+0x156>
 100c82c:	f240 335a 	movw	r3, #858	; 0x35a
 100c830:	4298      	cmp	r0, r3
 100c832:	f77f aea7 	ble.w	100c584 <__loadlocale+0x120>
 100c836:	f5b0 7f69 	cmp.w	r0, #932	; 0x3a4
 100c83a:	f040 80fc 	bne.w	100ca36 <__loadlocale+0x5d2>
 100c83e:	f24d 6ab9 	movw	sl, #54969	; 0xd6b9
 100c842:	f640 0b1d 	movw	fp, #2077	; 0x81d
 100c846:	f2c0 1a00 	movt	sl, #256	; 0x100
 100c84a:	f2c0 1b01 	movt	fp, #257	; 0x101
 100c84e:	2302      	movs	r3, #2
 100c850:	e716      	b.n	100c680 <__loadlocale+0x21c>
 100c852:	f645 718c 	movw	r1, #24460	; 0x5f8c
 100c856:	4648      	mov	r0, r9
 100c858:	f2c0 1105 	movt	r1, #261	; 0x105
 100c85c:	f001 fc52 	bl	100e104 <strcasecmp>
 100c860:	2800      	cmp	r0, #0
 100c862:	f47f aeaa 	bne.w	100c5ba <__loadlocale+0x156>
 100c866:	f645 718c 	movw	r1, #24460	; 0x5f8c
 100c86a:	4648      	mov	r0, r9
 100c86c:	f2c0 1105 	movt	r1, #261	; 0x105
 100c870:	f001 fe74 	bl	100e55c <strcpy>
 100c874:	e739      	b.n	100c6ea <__loadlocale+0x286>
 100c876:	f246 010c 	movw	r1, #24588	; 0x600c
 100c87a:	2208      	movs	r2, #8
 100c87c:	f2c0 1105 	movt	r1, #261	; 0x105
 100c880:	4648      	mov	r0, r9
 100c882:	f001 ff6b 	bl	100e75c <strncasecmp>
 100c886:	2800      	cmp	r0, #0
 100c888:	f47f ae97 	bne.w	100c5ba <__loadlocale+0x156>
 100c88c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 100c890:	f246 0118 	movw	r1, #24600	; 0x6018
 100c894:	f2c0 1105 	movt	r1, #261	; 0x105
 100c898:	2b2d      	cmp	r3, #45	; 0x2d
 100c89a:	bf0c      	ite	eq
 100c89c:	f10d 0019 	addeq.w	r0, sp, #25
 100c8a0:	a806      	addne	r0, sp, #24
 100c8a2:	f001 fc2f 	bl	100e104 <strcasecmp>
 100c8a6:	2800      	cmp	r0, #0
 100c8a8:	f47f ae87 	bne.w	100c5ba <__loadlocale+0x156>
 100c8ac:	f246 011c 	movw	r1, #24604	; 0x601c
 100c8b0:	4648      	mov	r0, r9
 100c8b2:	f2c0 1105 	movt	r1, #261	; 0x105
 100c8b6:	f001 fe51 	bl	100e55c <strcpy>
 100c8ba:	e716      	b.n	100c6ea <__loadlocale+0x286>
 100c8bc:	f645 71c0 	movw	r1, #24512	; 0x5fc0
 100c8c0:	2203      	movs	r2, #3
 100c8c2:	f2c0 1105 	movt	r1, #261	; 0x105
 100c8c6:	4648      	mov	r0, r9
 100c8c8:	f001 ff48 	bl	100e75c <strncasecmp>
 100c8cc:	2800      	cmp	r0, #0
 100c8ce:	f47f ae74 	bne.w	100c5ba <__loadlocale+0x156>
 100c8d2:	f89d 3013 	ldrb.w	r3, [sp, #19]
 100c8d6:	f645 71c4 	movw	r1, #24516	; 0x5fc4
 100c8da:	f2c0 1105 	movt	r1, #261	; 0x105
 100c8de:	2b2d      	cmp	r3, #45	; 0x2d
 100c8e0:	bf0c      	ite	eq
 100c8e2:	a805      	addeq	r0, sp, #20
 100c8e4:	f10d 0013 	addne.w	r0, sp, #19
 100c8e8:	f001 fc0c 	bl	100e104 <strcasecmp>
 100c8ec:	2800      	cmp	r0, #0
 100c8ee:	f47f ae64 	bne.w	100c5ba <__loadlocale+0x156>
 100c8f2:	f645 71c8 	movw	r1, #24520	; 0x5fc8
 100c8f6:	4648      	mov	r0, r9
 100c8f8:	f2c0 1105 	movt	r1, #261	; 0x105
 100c8fc:	f24d 7a3d 	movw	sl, #55101	; 0xd73d
 100c900:	f001 fe2c 	bl	100e55c <strcpy>
 100c904:	f640 0b71 	movw	fp, #2161	; 0x871
 100c908:	f2c0 1a00 	movt	sl, #256	; 0x100
 100c90c:	2303      	movs	r3, #3
 100c90e:	f2c0 1b01 	movt	fp, #257	; 0x101
 100c912:	e6b5      	b.n	100c680 <__loadlocale+0x21c>
 100c914:	f645 71d8 	movw	r1, #24536	; 0x5fd8
 100c918:	2203      	movs	r2, #3
 100c91a:	f2c0 1105 	movt	r1, #261	; 0x105
 100c91e:	4648      	mov	r0, r9
 100c920:	f001 ff1c 	bl	100e75c <strncasecmp>
 100c924:	2800      	cmp	r0, #0
 100c926:	f47f ae48 	bne.w	100c5ba <__loadlocale+0x156>
 100c92a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 100c92e:	f645 71dc 	movw	r1, #24540	; 0x5fdc
 100c932:	2204      	movs	r2, #4
 100c934:	f2c0 1105 	movt	r1, #261	; 0x105
 100c938:	2b2d      	cmp	r3, #45	; 0x2d
 100c93a:	bf0c      	ite	eq
 100c93c:	f10d 0814 	addeq.w	r8, sp, #20
 100c940:	f10d 0813 	addne.w	r8, sp, #19
 100c944:	4640      	mov	r0, r8
 100c946:	f001 ff09 	bl	100e75c <strncasecmp>
 100c94a:	2800      	cmp	r0, #0
 100c94c:	f47f ae35 	bne.w	100c5ba <__loadlocale+0x156>
 100c950:	f898 3004 	ldrb.w	r3, [r8, #4]
 100c954:	220a      	movs	r2, #10
 100c956:	a903      	add	r1, sp, #12
 100c958:	2b2d      	cmp	r3, #45	; 0x2d
 100c95a:	bf14      	ite	ne
 100c95c:	f108 0004 	addne.w	r0, r8, #4
 100c960:	f108 0005 	addeq.w	r0, r8, #5
 100c964:	f002 f86e 	bl	100ea44 <strtol>
 100c968:	f1a0 030c 	sub.w	r3, r0, #12
 100c96c:	1e42      	subs	r2, r0, #1
 100c96e:	fab3 f383 	clz	r3, r3
 100c972:	4680      	mov	r8, r0
 100c974:	095b      	lsrs	r3, r3, #5
 100c976:	2a0f      	cmp	r2, #15
 100c978:	bf88      	it	hi
 100c97a:	f043 0301 	orrhi.w	r3, r3, #1
 100c97e:	2b00      	cmp	r3, #0
 100c980:	f47f ae1b 	bne.w	100c5ba <__loadlocale+0x156>
 100c984:	9b03      	ldr	r3, [sp, #12]
 100c986:	781b      	ldrb	r3, [r3, #0]
 100c988:	2b00      	cmp	r3, #0
 100c98a:	f47f ae16 	bne.w	100c5ba <__loadlocale+0x156>
 100c98e:	f645 71e4 	movw	r1, #24548	; 0x5fe4
 100c992:	4648      	mov	r0, r9
 100c994:	f2c0 1105 	movt	r1, #261	; 0x105
 100c998:	f001 fde0 	bl	100e55c <strcpy>
 100c99c:	f246 6267 	movw	r2, #26215	; 0x6667
 100c9a0:	f2c6 6266 	movt	r2, #26214	; 0x6666
 100c9a4:	f1b8 0f0a 	cmp.w	r8, #10
 100c9a8:	f04f 000a 	mov.w	r0, #10
 100c9ac:	bfc8      	it	gt
 100c9ae:	f10d 011a 	addgt.w	r1, sp, #26
 100c9b2:	fb82 c208 	smull	ip, r2, r2, r8
 100c9b6:	bfcc      	ite	gt
 100c9b8:	2331      	movgt	r3, #49	; 0x31
 100c9ba:	f10d 0119 	addle.w	r1, sp, #25
 100c9be:	f04f 0c00 	mov.w	ip, #0
 100c9c2:	bfc8      	it	gt
 100c9c4:	f88d 3019 	strbgt.w	r3, [sp, #25]
 100c9c8:	ea4f 73e8 	mov.w	r3, r8, asr #31
 100c9cc:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 100c9d0:	f881 c001 	strb.w	ip, [r1, #1]
 100c9d4:	fb00 8313 	mls	r3, r0, r3, r8
 100c9d8:	3330      	adds	r3, #48	; 0x30
 100c9da:	700b      	strb	r3, [r1, #0]
 100c9dc:	e685      	b.n	100c6ea <__loadlocale+0x286>
 100c9de:	f108 0801 	add.w	r8, r8, #1
 100c9e2:	e607      	b.n	100c5f4 <__loadlocale+0x190>
 100c9e4:	4649      	mov	r1, r9
 100c9e6:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 100c9ea:	9301      	str	r3, [sp, #4]
 100c9ec:	f001 fdb6 	bl	100e55c <strcpy>
 100c9f0:	9b01      	ldr	r3, [sp, #4]
 100c9f2:	4649      	mov	r1, r9
 100c9f4:	f8c6 b0e0 	str.w	fp, [r6, #224]	; 0xe0
 100c9f8:	4630      	mov	r0, r6
 100c9fa:	f8c6 a0e4 	str.w	sl, [r6, #228]	; 0xe4
 100c9fe:	f088 0801 	eor.w	r8, r8, #1
 100ca02:	f886 3128 	strb.w	r3, [r6, #296]	; 0x128
 100ca06:	f004 f81b 	bl	1010a40 <__set_ctype>
 100ca0a:	f018 0801 	ands.w	r8, r8, #1
 100ca0e:	d067      	beq.n	100cae0 <__loadlocale+0x67c>
 100ca10:	f89d 3010 	ldrb.w	r3, [sp, #16]
 100ca14:	2b55      	cmp	r3, #85	; 0x55
 100ca16:	d043      	beq.n	100caa0 <__loadlocale+0x63c>
 100ca18:	2001      	movs	r0, #1
 100ca1a:	e681      	b.n	100c720 <__loadlocale+0x2bc>
 100ca1c:	f108 0001 	add.w	r0, r8, #1
 100ca20:	f645 71a0 	movw	r1, #24480	; 0x5fa0
 100ca24:	f2c0 1105 	movt	r1, #261	; 0x105
 100ca28:	f001 fc2e 	bl	100e288 <strcmp>
 100ca2c:	fab0 f880 	clz	r8, r0
 100ca30:	ea4f 1858 	mov.w	r8, r8, lsr #5
 100ca34:	e56a      	b.n	100c50c <__loadlocale+0xa8>
 100ca36:	dc0f      	bgt.n	100ca58 <__loadlocale+0x5f4>
 100ca38:	f240 3362 	movw	r3, #866	; 0x362
 100ca3c:	4298      	cmp	r0, r3
 100ca3e:	f43f ae54 	beq.w	100c6ea <__loadlocale+0x286>
 100ca42:	f240 336a 	movw	r3, #874	; 0x36a
 100ca46:	4298      	cmp	r0, r3
 100ca48:	f43f ae4f 	beq.w	100c6ea <__loadlocale+0x286>
 100ca4c:	f240 335e 	movw	r3, #862	; 0x35e
 100ca50:	4298      	cmp	r0, r3
 100ca52:	f47f adb2 	bne.w	100c5ba <__loadlocale+0x156>
 100ca56:	e648      	b.n	100c6ea <__loadlocale+0x286>
 100ca58:	f240 4365 	movw	r3, #1125	; 0x465
 100ca5c:	4298      	cmp	r0, r3
 100ca5e:	f43f ae44 	beq.w	100c6ea <__loadlocale+0x286>
 100ca62:	f6ff adaa 	blt.w	100c5ba <__loadlocale+0x156>
 100ca66:	f2a0 40e2 	subw	r0, r0, #1250	; 0x4e2
 100ca6a:	2808      	cmp	r0, #8
 100ca6c:	f63f ada5 	bhi.w	100c5ba <__loadlocale+0x156>
 100ca70:	e63b      	b.n	100c6ea <__loadlocale+0x286>
 100ca72:	f5b0 7f55 	cmp.w	r0, #852	; 0x354
 100ca76:	f43f ae38 	beq.w	100c6ea <__loadlocale+0x286>
 100ca7a:	f240 3357 	movw	r3, #855	; 0x357
 100ca7e:	4298      	cmp	r0, r3
 100ca80:	f43f ae33 	beq.w	100c6ea <__loadlocale+0x286>
 100ca84:	f240 3352 	movw	r3, #850	; 0x352
 100ca88:	4298      	cmp	r0, r3
 100ca8a:	f47f ad96 	bne.w	100c5ba <__loadlocale+0x156>
 100ca8e:	e62c      	b.n	100c6ea <__loadlocale+0x286>
 100ca90:	f645 71fc 	movw	r1, #24572	; 0x5ffc
 100ca94:	4648      	mov	r0, r9
 100ca96:	f2c0 1105 	movt	r1, #261	; 0x105
 100ca9a:	f001 fd5f 	bl	100e55c <strcpy>
 100ca9e:	e624      	b.n	100c6ea <__loadlocale+0x286>
 100caa0:	f246 0144 	movw	r1, #24644	; 0x6044
 100caa4:	463a      	mov	r2, r7
 100caa6:	f2c0 1105 	movt	r1, #261	; 0x105
 100caaa:	4620      	mov	r0, r4
 100caac:	f001 fe84 	bl	100e7b8 <strncmp>
 100cab0:	2800      	cmp	r0, #0
 100cab2:	d0b1      	beq.n	100ca18 <__loadlocale+0x5b4>
 100cab4:	f246 0148 	movw	r1, #24648	; 0x6048
 100cab8:	463a      	mov	r2, r7
 100caba:	f2c0 1105 	movt	r1, #261	; 0x105
 100cabe:	4620      	mov	r0, r4
 100cac0:	f001 fe7a 	bl	100e7b8 <strncmp>
 100cac4:	2800      	cmp	r0, #0
 100cac6:	d0a7      	beq.n	100ca18 <__loadlocale+0x5b4>
 100cac8:	463a      	mov	r2, r7
 100caca:	f246 014c 	movw	r1, #24652	; 0x604c
 100cace:	4620      	mov	r0, r4
 100cad0:	f2c0 1105 	movt	r1, #261	; 0x105
 100cad4:	f001 fe70 	bl	100e7b8 <strncmp>
 100cad8:	fab0 f080 	clz	r0, r0
 100cadc:	0940      	lsrs	r0, r0, #5
 100cade:	e61f      	b.n	100c720 <__loadlocale+0x2bc>
 100cae0:	4640      	mov	r0, r8
 100cae2:	e61d      	b.n	100c720 <__loadlocale+0x2bc>

0100cae4 <__get_locale_env>:
 100cae4:	b538      	push	{r3, r4, r5, lr}
 100cae6:	460d      	mov	r5, r1
 100cae8:	f246 0150 	movw	r1, #24656	; 0x6050
 100caec:	f2c0 1105 	movt	r1, #261	; 0x105
 100caf0:	4604      	mov	r4, r0
 100caf2:	f005 f869 	bl	1011bc8 <_getenv_r>
 100caf6:	b108      	cbz	r0, 100cafc <__get_locale_env+0x18>
 100caf8:	7803      	ldrb	r3, [r0, #0]
 100cafa:	b9a3      	cbnz	r3, 100cb26 <__get_locale_env+0x42>
 100cafc:	f643 433c 	movw	r3, #15420	; 0x3c3c
 100cb00:	f2c0 1305 	movt	r3, #261	; 0x105
 100cb04:	4620      	mov	r0, r4
 100cb06:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 100cb0a:	f005 f85d 	bl	1011bc8 <_getenv_r>
 100cb0e:	b108      	cbz	r0, 100cb14 <__get_locale_env+0x30>
 100cb10:	7803      	ldrb	r3, [r0, #0]
 100cb12:	b943      	cbnz	r3, 100cb26 <__get_locale_env+0x42>
 100cb14:	f246 0158 	movw	r1, #24664	; 0x6058
 100cb18:	4620      	mov	r0, r4
 100cb1a:	f2c0 1105 	movt	r1, #261	; 0x105
 100cb1e:	f005 f853 	bl	1011bc8 <_getenv_r>
 100cb22:	b908      	cbnz	r0, 100cb28 <__get_locale_env+0x44>
 100cb24:	4803      	ldr	r0, [pc, #12]	; (100cb34 <__get_locale_env+0x50>)
 100cb26:	bd38      	pop	{r3, r4, r5, pc}
 100cb28:	7802      	ldrb	r2, [r0, #0]
 100cb2a:	4b02      	ldr	r3, [pc, #8]	; (100cb34 <__get_locale_env+0x50>)
 100cb2c:	2a00      	cmp	r2, #0
 100cb2e:	bf08      	it	eq
 100cb30:	4618      	moveq	r0, r3
 100cb32:	bd38      	pop	{r3, r4, r5, pc}
 100cb34:	01056abc 	.word	0x01056abc

0100cb38 <_setlocale_r>:
 100cb38:	2906      	cmp	r1, #6
 100cb3a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100cb3e:	4681      	mov	r9, r0
 100cb40:	b083      	sub	sp, #12
 100cb42:	d868      	bhi.n	100cc16 <_setlocale_r+0xde>
 100cb44:	468b      	mov	fp, r1
 100cb46:	4692      	mov	sl, r2
 100cb48:	2a00      	cmp	r2, #0
 100cb4a:	f000 80a3 	beq.w	100cc94 <_setlocale_r+0x15c>
 100cb4e:	f8df 8228 	ldr.w	r8, [pc, #552]	; 100cd78 <_setlocale_r+0x240>
 100cb52:	4e86      	ldr	r6, [pc, #536]	; (100cd6c <_setlocale_r+0x234>)
 100cb54:	f108 07c0 	add.w	r7, r8, #192	; 0xc0
 100cb58:	4644      	mov	r4, r8
 100cb5a:	4635      	mov	r5, r6
 100cb5c:	4629      	mov	r1, r5
 100cb5e:	4620      	mov	r0, r4
 100cb60:	3420      	adds	r4, #32
 100cb62:	f001 fcfb 	bl	100e55c <strcpy>
 100cb66:	42bc      	cmp	r4, r7
 100cb68:	f105 0520 	add.w	r5, r5, #32
 100cb6c:	d1f6      	bne.n	100cb5c <_setlocale_r+0x24>
 100cb6e:	f89a 3000 	ldrb.w	r3, [sl]
 100cb72:	bbb3      	cbnz	r3, 100cbe2 <_setlocale_r+0xaa>
 100cb74:	f1bb 0f00 	cmp.w	fp, #0
 100cb78:	f040 8098 	bne.w	100ccac <_setlocale_r+0x174>
 100cb7c:	4645      	mov	r5, r8
 100cb7e:	2401      	movs	r4, #1
 100cb80:	4621      	mov	r1, r4
 100cb82:	4648      	mov	r0, r9
 100cb84:	f7ff ffae 	bl	100cae4 <__get_locale_env>
 100cb88:	3401      	adds	r4, #1
 100cb8a:	4607      	mov	r7, r0
 100cb8c:	f001 fd78 	bl	100e680 <strlen>
 100cb90:	4639      	mov	r1, r7
 100cb92:	281f      	cmp	r0, #31
 100cb94:	4628      	mov	r0, r5
 100cb96:	f105 0520 	add.w	r5, r5, #32
 100cb9a:	d83c      	bhi.n	100cc16 <_setlocale_r+0xde>
 100cb9c:	f001 fcde 	bl	100e55c <strcpy>
 100cba0:	2c07      	cmp	r4, #7
 100cba2:	d1ed      	bne.n	100cb80 <_setlocale_r+0x48>
 100cba4:	4f72      	ldr	r7, [pc, #456]	; (100cd70 <_setlocale_r+0x238>)
 100cba6:	f646 1a50 	movw	sl, #26960	; 0x6950
 100cbaa:	f2c0 1a05 	movt	sl, #261	; 0x105
 100cbae:	4645      	mov	r5, r8
 100cbb0:	2401      	movs	r4, #1
 100cbb2:	46bb      	mov	fp, r7
 100cbb4:	4631      	mov	r1, r6
 100cbb6:	4658      	mov	r0, fp
 100cbb8:	f001 fcd0 	bl	100e55c <strcpy>
 100cbbc:	462a      	mov	r2, r5
 100cbbe:	4621      	mov	r1, r4
 100cbc0:	4650      	mov	r0, sl
 100cbc2:	f7ff fc4f 	bl	100c464 <__loadlocale>
 100cbc6:	f10b 0b20 	add.w	fp, fp, #32
 100cbca:	3620      	adds	r6, #32
 100cbcc:	3520      	adds	r5, #32
 100cbce:	4603      	mov	r3, r0
 100cbd0:	2800      	cmp	r0, #0
 100cbd2:	d07c      	beq.n	100ccce <_setlocale_r+0x196>
 100cbd4:	3401      	adds	r4, #1
 100cbd6:	2c07      	cmp	r4, #7
 100cbd8:	d1ec      	bne.n	100cbb4 <_setlocale_r+0x7c>
 100cbda:	b003      	add	sp, #12
 100cbdc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100cbe0:	e40a      	b.n	100c3f8 <currentlocale>
 100cbe2:	f1bb 0f00 	cmp.w	fp, #0
 100cbe6:	d01e      	beq.n	100cc26 <_setlocale_r+0xee>
 100cbe8:	4650      	mov	r0, sl
 100cbea:	f001 fd49 	bl	100e680 <strlen>
 100cbee:	281f      	cmp	r0, #31
 100cbf0:	d811      	bhi.n	100cc16 <_setlocale_r+0xde>
 100cbf2:	4c60      	ldr	r4, [pc, #384]	; (100cd74 <_setlocale_r+0x23c>)
 100cbf4:	4651      	mov	r1, sl
 100cbf6:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 100cbfa:	4620      	mov	r0, r4
 100cbfc:	f001 fcae 	bl	100e55c <strcpy>
 100cc00:	4622      	mov	r2, r4
 100cc02:	4659      	mov	r1, fp
 100cc04:	f646 1050 	movw	r0, #26960	; 0x6950
 100cc08:	f2c0 1005 	movt	r0, #261	; 0x105
 100cc0c:	b003      	add	sp, #12
 100cc0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100cc12:	f7ff bc27 	b.w	100c464 <__loadlocale>
 100cc16:	2300      	movs	r3, #0
 100cc18:	2216      	movs	r2, #22
 100cc1a:	f8c9 2000 	str.w	r2, [r9]
 100cc1e:	4618      	mov	r0, r3
 100cc20:	b003      	add	sp, #12
 100cc22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100cc26:	212f      	movs	r1, #47	; 0x2f
 100cc28:	4650      	mov	r0, sl
 100cc2a:	f001 faad 	bl	100e188 <strchr>
 100cc2e:	4604      	mov	r4, r0
 100cc30:	2800      	cmp	r0, #0
 100cc32:	f000 808b 	beq.w	100cd4c <_setlocale_r+0x214>
 100cc36:	7842      	ldrb	r2, [r0, #1]
 100cc38:	2a2f      	cmp	r2, #47	; 0x2f
 100cc3a:	bf08      	it	eq
 100cc3c:	1c43      	addeq	r3, r0, #1
 100cc3e:	d104      	bne.n	100cc4a <_setlocale_r+0x112>
 100cc40:	461c      	mov	r4, r3
 100cc42:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 100cc46:	2a2f      	cmp	r2, #47	; 0x2f
 100cc48:	d0fa      	beq.n	100cc40 <_setlocale_r+0x108>
 100cc4a:	2a00      	cmp	r2, #0
 100cc4c:	d0e3      	beq.n	100cc16 <_setlocale_r+0xde>
 100cc4e:	46c3      	mov	fp, r8
 100cc50:	2501      	movs	r5, #1
 100cc52:	eba4 020a 	sub.w	r2, r4, sl
 100cc56:	2a1f      	cmp	r2, #31
 100cc58:	dcdd      	bgt.n	100cc16 <_setlocale_r+0xde>
 100cc5a:	3201      	adds	r2, #1
 100cc5c:	4651      	mov	r1, sl
 100cc5e:	4658      	mov	r0, fp
 100cc60:	3501      	adds	r5, #1
 100cc62:	f001 fcdd 	bl	100e620 <strlcpy>
 100cc66:	7823      	ldrb	r3, [r4, #0]
 100cc68:	2b2f      	cmp	r3, #47	; 0x2f
 100cc6a:	d103      	bne.n	100cc74 <_setlocale_r+0x13c>
 100cc6c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 100cc70:	2b2f      	cmp	r3, #47	; 0x2f
 100cc72:	d0fb      	beq.n	100cc6c <_setlocale_r+0x134>
 100cc74:	2b00      	cmp	r3, #0
 100cc76:	d059      	beq.n	100cd2c <_setlocale_r+0x1f4>
 100cc78:	4622      	mov	r2, r4
 100cc7a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 100cc7e:	2b00      	cmp	r3, #0
 100cc80:	bf18      	it	ne
 100cc82:	2b2f      	cmpne	r3, #47	; 0x2f
 100cc84:	d1f9      	bne.n	100cc7a <_setlocale_r+0x142>
 100cc86:	2d07      	cmp	r5, #7
 100cc88:	f10b 0b20 	add.w	fp, fp, #32
 100cc8c:	46a2      	mov	sl, r4
 100cc8e:	d089      	beq.n	100cba4 <_setlocale_r+0x6c>
 100cc90:	4614      	mov	r4, r2
 100cc92:	e7de      	b.n	100cc52 <_setlocale_r+0x11a>
 100cc94:	2900      	cmp	r1, #0
 100cc96:	d0a0      	beq.n	100cbda <_setlocale_r+0xa2>
 100cc98:	f646 1350 	movw	r3, #26960	; 0x6950
 100cc9c:	f2c0 1305 	movt	r3, #261	; 0x105
 100cca0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 100cca4:	4618      	mov	r0, r3
 100cca6:	b003      	add	sp, #12
 100cca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ccac:	4659      	mov	r1, fp
 100ccae:	4648      	mov	r0, r9
 100ccb0:	f7ff ff18 	bl	100cae4 <__get_locale_env>
 100ccb4:	4605      	mov	r5, r0
 100ccb6:	f001 fce3 	bl	100e680 <strlen>
 100ccba:	281f      	cmp	r0, #31
 100ccbc:	d8ab      	bhi.n	100cc16 <_setlocale_r+0xde>
 100ccbe:	4c2d      	ldr	r4, [pc, #180]	; (100cd74 <_setlocale_r+0x23c>)
 100ccc0:	4629      	mov	r1, r5
 100ccc2:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 100ccc6:	4620      	mov	r0, r4
 100ccc8:	f001 fc48 	bl	100e55c <strcpy>
 100cccc:	e798      	b.n	100cc00 <_setlocale_r+0xc8>
 100ccce:	2c01      	cmp	r4, #1
 100ccd0:	f8d9 b000 	ldr.w	fp, [r9]
 100ccd4:	d027      	beq.n	100cd26 <_setlocale_r+0x1ee>
 100ccd6:	f646 1650 	movw	r6, #26960	; 0x6950
 100ccda:	f645 7a88 	movw	sl, #24456	; 0x5f88
 100ccde:	f2c0 1605 	movt	r6, #261	; 0x105
 100cce2:	f2c0 1a05 	movt	sl, #261	; 0x105
 100cce6:	2501      	movs	r5, #1
 100cce8:	e004      	b.n	100ccf4 <_setlocale_r+0x1bc>
 100ccea:	3501      	adds	r5, #1
 100ccec:	f108 0820 	add.w	r8, r8, #32
 100ccf0:	42a5      	cmp	r5, r4
 100ccf2:	d018      	beq.n	100cd26 <_setlocale_r+0x1ee>
 100ccf4:	4639      	mov	r1, r7
 100ccf6:	4640      	mov	r0, r8
 100ccf8:	9301      	str	r3, [sp, #4]
 100ccfa:	f001 fc2f 	bl	100e55c <strcpy>
 100ccfe:	4642      	mov	r2, r8
 100cd00:	4629      	mov	r1, r5
 100cd02:	4630      	mov	r0, r6
 100cd04:	3720      	adds	r7, #32
 100cd06:	f7ff fbad 	bl	100c464 <__loadlocale>
 100cd0a:	9b01      	ldr	r3, [sp, #4]
 100cd0c:	2800      	cmp	r0, #0
 100cd0e:	d1ec      	bne.n	100ccea <_setlocale_r+0x1b2>
 100cd10:	4651      	mov	r1, sl
 100cd12:	4640      	mov	r0, r8
 100cd14:	f001 fc22 	bl	100e55c <strcpy>
 100cd18:	4642      	mov	r2, r8
 100cd1a:	4629      	mov	r1, r5
 100cd1c:	4630      	mov	r0, r6
 100cd1e:	f7ff fba1 	bl	100c464 <__loadlocale>
 100cd22:	9b01      	ldr	r3, [sp, #4]
 100cd24:	e7e1      	b.n	100ccea <_setlocale_r+0x1b2>
 100cd26:	f8c9 b000 	str.w	fp, [r9]
 100cd2a:	e778      	b.n	100cc1e <_setlocale_r+0xe6>
 100cd2c:	2d07      	cmp	r5, #7
 100cd2e:	bf1c      	itt	ne
 100cd30:	4b10      	ldrne	r3, [pc, #64]	; (100cd74 <_setlocale_r+0x23c>)
 100cd32:	eb03 1545 	addne.w	r5, r3, r5, lsl #5
 100cd36:	f43f af35 	beq.w	100cba4 <_setlocale_r+0x6c>
 100cd3a:	f1a5 0120 	sub.w	r1, r5, #32
 100cd3e:	4628      	mov	r0, r5
 100cd40:	3520      	adds	r5, #32
 100cd42:	f001 fc0b 	bl	100e55c <strcpy>
 100cd46:	42bd      	cmp	r5, r7
 100cd48:	d1f7      	bne.n	100cd3a <_setlocale_r+0x202>
 100cd4a:	e72b      	b.n	100cba4 <_setlocale_r+0x6c>
 100cd4c:	4650      	mov	r0, sl
 100cd4e:	f001 fc97 	bl	100e680 <strlen>
 100cd52:	281f      	cmp	r0, #31
 100cd54:	f63f af5f 	bhi.w	100cc16 <_setlocale_r+0xde>
 100cd58:	4644      	mov	r4, r8
 100cd5a:	4620      	mov	r0, r4
 100cd5c:	4651      	mov	r1, sl
 100cd5e:	3420      	adds	r4, #32
 100cd60:	f001 fbfc 	bl	100e55c <strcpy>
 100cd64:	42bc      	cmp	r4, r7
 100cd66:	d1f8      	bne.n	100cd5a <_setlocale_r+0x222>
 100cd68:	e71c      	b.n	100cba4 <_setlocale_r+0x6c>
 100cd6a:	bf00      	nop
 100cd6c:	01056970 	.word	0x01056970
 100cd70:	0105c25c 	.word	0x0105c25c
 100cd74:	0105c15c 	.word	0x0105c15c
 100cd78:	0105c17c 	.word	0x0105c17c

0100cd7c <__locale_mb_cur_max>:
 100cd7c:	f246 5320 	movw	r3, #25888	; 0x6520
 100cd80:	f2c0 1305 	movt	r3, #261	; 0x105
 100cd84:	f646 1250 	movw	r2, #26960	; 0x6950
 100cd88:	f2c0 1205 	movt	r2, #261	; 0x105
 100cd8c:	681b      	ldr	r3, [r3, #0]
 100cd8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100cd90:	2b00      	cmp	r3, #0
 100cd92:	bf08      	it	eq
 100cd94:	4613      	moveq	r3, r2
 100cd96:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 100cd9a:	4770      	bx	lr

0100cd9c <__locale_ctype_ptr_l>:
 100cd9c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 100cda0:	4770      	bx	lr
 100cda2:	bf00      	nop

0100cda4 <__locale_ctype_ptr>:
 100cda4:	f246 5320 	movw	r3, #25888	; 0x6520
 100cda8:	f2c0 1305 	movt	r3, #261	; 0x105
 100cdac:	f646 1250 	movw	r2, #26960	; 0x6950
 100cdb0:	f2c0 1205 	movt	r2, #261	; 0x105
 100cdb4:	681b      	ldr	r3, [r3, #0]
 100cdb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100cdb8:	2b00      	cmp	r3, #0
 100cdba:	bf08      	it	eq
 100cdbc:	4613      	moveq	r3, r2
 100cdbe:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 100cdc2:	4770      	bx	lr

0100cdc4 <setlocale>:
 100cdc4:	f246 5320 	movw	r3, #25888	; 0x6520
 100cdc8:	f2c0 1305 	movt	r3, #261	; 0x105
 100cdcc:	460a      	mov	r2, r1
 100cdce:	4601      	mov	r1, r0
 100cdd0:	6818      	ldr	r0, [r3, #0]
 100cdd2:	f7ff beb1 	b.w	100cb38 <_setlocale_r>
 100cdd6:	bf00      	nop

0100cdd8 <memalign>:
 100cdd8:	f246 5320 	movw	r3, #25888	; 0x6520
 100cddc:	f2c0 1305 	movt	r3, #261	; 0x105
 100cde0:	460a      	mov	r2, r1
 100cde2:	4601      	mov	r1, r0
 100cde4:	6818      	ldr	r0, [r3, #0]
 100cde6:	f000 b801 	b.w	100cdec <_memalign_r>
 100cdea:	bf00      	nop

0100cdec <_memalign_r>:
 100cdec:	2908      	cmp	r1, #8
 100cdee:	d962      	bls.n	100ceb6 <_memalign_r+0xca>
 100cdf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 100cdf4:	f102 050b 	add.w	r5, r2, #11
 100cdf8:	2d16      	cmp	r5, #22
 100cdfa:	4607      	mov	r7, r0
 100cdfc:	bf8d      	iteet	hi
 100cdfe:	f025 0507 	bichi.w	r5, r5, #7
 100ce02:	2300      	movls	r3, #0
 100ce04:	2510      	movls	r5, #16
 100ce06:	0feb      	lsrhi	r3, r5, #31
 100ce08:	4295      	cmp	r5, r2
 100ce0a:	bf2c      	ite	cs
 100ce0c:	461a      	movcs	r2, r3
 100ce0e:	f043 0201 	orrcc.w	r2, r3, #1
 100ce12:	2a00      	cmp	r2, #0
 100ce14:	d149      	bne.n	100ceaa <_memalign_r+0xbe>
 100ce16:	2910      	cmp	r1, #16
 100ce18:	bf38      	it	cc
 100ce1a:	2110      	movcc	r1, #16
 100ce1c:	460c      	mov	r4, r1
 100ce1e:	3110      	adds	r1, #16
 100ce20:	4429      	add	r1, r5
 100ce22:	f000 f86d 	bl	100cf00 <_malloc_r>
 100ce26:	4606      	mov	r6, r0
 100ce28:	b3e0      	cbz	r0, 100cea4 <_memalign_r+0xb8>
 100ce2a:	4638      	mov	r0, r7
 100ce2c:	f1a6 0808 	sub.w	r8, r6, #8
 100ce30:	f001 f8c6 	bl	100dfc0 <__malloc_lock>
 100ce34:	4621      	mov	r1, r4
 100ce36:	4630      	mov	r0, r6
 100ce38:	f7fe fd78 	bl	100b92c <__aeabi_uidivmod>
 100ce3c:	b341      	cbz	r1, 100ce90 <_memalign_r+0xa4>
 100ce3e:	1e63      	subs	r3, r4, #1
 100ce40:	4261      	negs	r1, r4
 100ce42:	4433      	add	r3, r6
 100ce44:	4638      	mov	r0, r7
 100ce46:	4019      	ands	r1, r3
 100ce48:	f856 3c04 	ldr.w	r3, [r6, #-4]
 100ce4c:	3908      	subs	r1, #8
 100ce4e:	eba1 0208 	sub.w	r2, r1, r8
 100ce52:	f023 0303 	bic.w	r3, r3, #3
 100ce56:	2a0f      	cmp	r2, #15
 100ce58:	bfdc      	itt	le
 100ce5a:	1909      	addle	r1, r1, r4
 100ce5c:	eba1 0208 	suble.w	r2, r1, r8
 100ce60:	1a9b      	subs	r3, r3, r2
 100ce62:	4688      	mov	r8, r1
 100ce64:	eb08 0403 	add.w	r4, r8, r3
 100ce68:	f043 0301 	orr.w	r3, r3, #1
 100ce6c:	f8c8 3004 	str.w	r3, [r8, #4]
 100ce70:	4631      	mov	r1, r6
 100ce72:	6863      	ldr	r3, [r4, #4]
 100ce74:	f043 0301 	orr.w	r3, r3, #1
 100ce78:	6063      	str	r3, [r4, #4]
 100ce7a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 100ce7e:	f003 0301 	and.w	r3, r3, #1
 100ce82:	431a      	orrs	r2, r3
 100ce84:	f846 2c04 	str.w	r2, [r6, #-4]
 100ce88:	f004 fd62 	bl	1011950 <_free_r>
 100ce8c:	f108 0608 	add.w	r6, r8, #8
 100ce90:	f8d8 3004 	ldr.w	r3, [r8, #4]
 100ce94:	f023 0303 	bic.w	r3, r3, #3
 100ce98:	1b5b      	subs	r3, r3, r5
 100ce9a:	2b0f      	cmp	r3, #15
 100ce9c:	dc0e      	bgt.n	100cebc <_memalign_r+0xd0>
 100ce9e:	4638      	mov	r0, r7
 100cea0:	f001 f890 	bl	100dfc4 <__malloc_unlock>
 100cea4:	4630      	mov	r0, r6
 100cea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100ceaa:	2600      	movs	r6, #0
 100ceac:	230c      	movs	r3, #12
 100ceae:	6003      	str	r3, [r0, #0]
 100ceb0:	4630      	mov	r0, r6
 100ceb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100ceb6:	4611      	mov	r1, r2
 100ceb8:	f000 b822 	b.w	100cf00 <_malloc_r>
 100cebc:	eb08 0205 	add.w	r2, r8, r5
 100cec0:	f043 0301 	orr.w	r3, r3, #1
 100cec4:	f102 0108 	add.w	r1, r2, #8
 100cec8:	4638      	mov	r0, r7
 100ceca:	6053      	str	r3, [r2, #4]
 100cecc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 100ced0:	f003 0301 	and.w	r3, r3, #1
 100ced4:	431d      	orrs	r5, r3
 100ced6:	f8c8 5004 	str.w	r5, [r8, #4]
 100ceda:	f004 fd39 	bl	1011950 <_free_r>
 100cede:	e7de      	b.n	100ce9e <_memalign_r+0xb2>

0100cee0 <malloc>:
 100cee0:	f246 5320 	movw	r3, #25888	; 0x6520
 100cee4:	f2c0 1305 	movt	r3, #261	; 0x105
 100cee8:	4601      	mov	r1, r0
 100ceea:	6818      	ldr	r0, [r3, #0]
 100ceec:	f000 b808 	b.w	100cf00 <_malloc_r>

0100cef0 <free>:
 100cef0:	f246 5320 	movw	r3, #25888	; 0x6520
 100cef4:	f2c0 1305 	movt	r3, #261	; 0x105
 100cef8:	4601      	mov	r1, r0
 100cefa:	6818      	ldr	r0, [r3, #0]
 100cefc:	f004 bd28 	b.w	1011950 <_free_r>

0100cf00 <_malloc_r>:
 100cf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100cf04:	f101 050b 	add.w	r5, r1, #11
 100cf08:	2d16      	cmp	r5, #22
 100cf0a:	b083      	sub	sp, #12
 100cf0c:	4607      	mov	r7, r0
 100cf0e:	d82c      	bhi.n	100cf6a <_malloc_r+0x6a>
 100cf10:	2910      	cmp	r1, #16
 100cf12:	d823      	bhi.n	100cf5c <_malloc_r+0x5c>
 100cf14:	f001 f854 	bl	100dfc0 <__malloc_lock>
 100cf18:	2510      	movs	r5, #16
 100cf1a:	2002      	movs	r0, #2
 100cf1c:	2318      	movs	r3, #24
 100cf1e:	f646 26dc 	movw	r6, #27356	; 0x6adc
 100cf22:	f2c0 1605 	movt	r6, #261	; 0x105
 100cf26:	4433      	add	r3, r6
 100cf28:	f1a3 0108 	sub.w	r1, r3, #8
 100cf2c:	685a      	ldr	r2, [r3, #4]
 100cf2e:	428a      	cmp	r2, r1
 100cf30:	d04f      	beq.n	100cfd2 <_malloc_r+0xd2>
 100cf32:	6853      	ldr	r3, [r2, #4]
 100cf34:	f102 0408 	add.w	r4, r2, #8
 100cf38:	68d1      	ldr	r1, [r2, #12]
 100cf3a:	4638      	mov	r0, r7
 100cf3c:	f023 0303 	bic.w	r3, r3, #3
 100cf40:	6895      	ldr	r5, [r2, #8]
 100cf42:	441a      	add	r2, r3
 100cf44:	6853      	ldr	r3, [r2, #4]
 100cf46:	60e9      	str	r1, [r5, #12]
 100cf48:	f043 0301 	orr.w	r3, r3, #1
 100cf4c:	608d      	str	r5, [r1, #8]
 100cf4e:	6053      	str	r3, [r2, #4]
 100cf50:	f001 f838 	bl	100dfc4 <__malloc_unlock>
 100cf54:	4620      	mov	r0, r4
 100cf56:	b003      	add	sp, #12
 100cf58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100cf5c:	2400      	movs	r4, #0
 100cf5e:	230c      	movs	r3, #12
 100cf60:	4620      	mov	r0, r4
 100cf62:	603b      	str	r3, [r7, #0]
 100cf64:	b003      	add	sp, #12
 100cf66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100cf6a:	f025 0507 	bic.w	r5, r5, #7
 100cf6e:	42a9      	cmp	r1, r5
 100cf70:	bf94      	ite	ls
 100cf72:	2100      	movls	r1, #0
 100cf74:	2101      	movhi	r1, #1
 100cf76:	ea51 73d5 	orrs.w	r3, r1, r5, lsr #31
 100cf7a:	d1ef      	bne.n	100cf5c <_malloc_r+0x5c>
 100cf7c:	f001 f820 	bl	100dfc0 <__malloc_lock>
 100cf80:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 100cf84:	f0c0 81c5 	bcc.w	100d312 <_malloc_r+0x412>
 100cf88:	0a6b      	lsrs	r3, r5, #9
 100cf8a:	f000 8111 	beq.w	100d1b0 <_malloc_r+0x2b0>
 100cf8e:	2b04      	cmp	r3, #4
 100cf90:	f200 819b 	bhi.w	100d2ca <_malloc_r+0x3ca>
 100cf94:	09ab      	lsrs	r3, r5, #6
 100cf96:	f103 0039 	add.w	r0, r3, #57	; 0x39
 100cf9a:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 100cf9e:	00c3      	lsls	r3, r0, #3
 100cfa0:	f646 26dc 	movw	r6, #27356	; 0x6adc
 100cfa4:	f2c0 1605 	movt	r6, #261	; 0x105
 100cfa8:	4433      	add	r3, r6
 100cfaa:	f1a3 0408 	sub.w	r4, r3, #8
 100cfae:	685b      	ldr	r3, [r3, #4]
 100cfb0:	429c      	cmp	r4, r3
 100cfb2:	d106      	bne.n	100cfc2 <_malloc_r+0xc2>
 100cfb4:	e012      	b.n	100cfdc <_malloc_r+0xdc>
 100cfb6:	2900      	cmp	r1, #0
 100cfb8:	f280 8155 	bge.w	100d266 <_malloc_r+0x366>
 100cfbc:	68db      	ldr	r3, [r3, #12]
 100cfbe:	429c      	cmp	r4, r3
 100cfc0:	d00c      	beq.n	100cfdc <_malloc_r+0xdc>
 100cfc2:	685a      	ldr	r2, [r3, #4]
 100cfc4:	f022 0203 	bic.w	r2, r2, #3
 100cfc8:	1b51      	subs	r1, r2, r5
 100cfca:	290f      	cmp	r1, #15
 100cfcc:	ddf3      	ble.n	100cfb6 <_malloc_r+0xb6>
 100cfce:	4660      	mov	r0, ip
 100cfd0:	e004      	b.n	100cfdc <_malloc_r+0xdc>
 100cfd2:	68da      	ldr	r2, [r3, #12]
 100cfd4:	4293      	cmp	r3, r2
 100cfd6:	bf08      	it	eq
 100cfd8:	3002      	addeq	r0, #2
 100cfda:	d1aa      	bne.n	100cf32 <_malloc_r+0x32>
 100cfdc:	6932      	ldr	r2, [r6, #16]
 100cfde:	f8df e480 	ldr.w	lr, [pc, #1152]	; 100d460 <_malloc_r+0x560>
 100cfe2:	4572      	cmp	r2, lr
 100cfe4:	bf08      	it	eq
 100cfe6:	6871      	ldreq	r1, [r6, #4]
 100cfe8:	d029      	beq.n	100d03e <_malloc_r+0x13e>
 100cfea:	6853      	ldr	r3, [r2, #4]
 100cfec:	f023 0c03 	bic.w	ip, r3, #3
 100cff0:	ebac 0305 	sub.w	r3, ip, r5
 100cff4:	2b0f      	cmp	r3, #15
 100cff6:	f300 8190 	bgt.w	100d31a <_malloc_r+0x41a>
 100cffa:	2b00      	cmp	r3, #0
 100cffc:	e9c6 ee04 	strd	lr, lr, [r6, #16]
 100d000:	f280 8114 	bge.w	100d22c <_malloc_r+0x32c>
 100d004:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 100d008:	f080 813f 	bcs.w	100d28a <_malloc_r+0x38a>
 100d00c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 100d010:	2101      	movs	r1, #1
 100d012:	eb0c 0401 	add.w	r4, ip, r1
 100d016:	6873      	ldr	r3, [r6, #4]
 100d018:	ea4f 0cac 	mov.w	ip, ip, asr #2
 100d01c:	f856 9034 	ldr.w	r9, [r6, r4, lsl #3]
 100d020:	fa01 fc0c 	lsl.w	ip, r1, ip
 100d024:	eb06 08c4 	add.w	r8, r6, r4, lsl #3
 100d028:	ea4c 0103 	orr.w	r1, ip, r3
 100d02c:	f1a8 0308 	sub.w	r3, r8, #8
 100d030:	6071      	str	r1, [r6, #4]
 100d032:	e9c2 9302 	strd	r9, r3, [r2, #8]
 100d036:	f846 2034 	str.w	r2, [r6, r4, lsl #3]
 100d03a:	f8c9 200c 	str.w	r2, [r9, #12]
 100d03e:	1083      	asrs	r3, r0, #2
 100d040:	2401      	movs	r4, #1
 100d042:	409c      	lsls	r4, r3
 100d044:	428c      	cmp	r4, r1
 100d046:	f240 80b9 	bls.w	100d1bc <_malloc_r+0x2bc>
 100d04a:	68b4      	ldr	r4, [r6, #8]
 100d04c:	6863      	ldr	r3, [r4, #4]
 100d04e:	f023 0803 	bic.w	r8, r3, #3
 100d052:	45a8      	cmp	r8, r5
 100d054:	eba8 0205 	sub.w	r2, r8, r5
 100d058:	bf2c      	ite	cs
 100d05a:	2300      	movcs	r3, #0
 100d05c:	2301      	movcc	r3, #1
 100d05e:	2a0f      	cmp	r2, #15
 100d060:	bfd8      	it	le
 100d062:	f043 0301 	orrle.w	r3, r3, #1
 100d066:	2b00      	cmp	r3, #0
 100d068:	f000 80ed 	beq.w	100d246 <_malloc_r+0x346>
 100d06c:	f24c 3920 	movw	r9, #49952	; 0xc320
 100d070:	f2c0 1905 	movt	r9, #261	; 0x105
 100d074:	f8d6 3408 	ldr.w	r3, [r6, #1032]	; 0x408
 100d078:	4638      	mov	r0, r7
 100d07a:	f8d9 1000 	ldr.w	r1, [r9]
 100d07e:	eb04 0b08 	add.w	fp, r4, r8
 100d082:	3301      	adds	r3, #1
 100d084:	4429      	add	r1, r5
 100d086:	bf17      	itett	ne
 100d088:	f501 5180 	addne.w	r1, r1, #4096	; 0x1000
 100d08c:	f101 0310 	addeq.w	r3, r1, #16
 100d090:	310f      	addne	r1, #15
 100d092:	f421 637f 	bicne.w	r3, r1, #4080	; 0xff0
 100d096:	bf18      	it	ne
 100d098:	f023 030f 	bicne.w	r3, r3, #15
 100d09c:	9301      	str	r3, [sp, #4]
 100d09e:	4619      	mov	r1, r3
 100d0a0:	f000 ff92 	bl	100dfc8 <_sbrk_r>
 100d0a4:	9b01      	ldr	r3, [sp, #4]
 100d0a6:	f1b0 3fff 	cmp.w	r0, #4294967295
 100d0aa:	4682      	mov	sl, r0
 100d0ac:	f000 8181 	beq.w	100d3b2 <_malloc_r+0x4b2>
 100d0b0:	42b4      	cmp	r4, r6
 100d0b2:	bf18      	it	ne
 100d0b4:	4583      	cmpne	fp, r0
 100d0b6:	f200 817c 	bhi.w	100d3b2 <_malloc_r+0x4b2>
 100d0ba:	f8d9 0004 	ldr.w	r0, [r9, #4]
 100d0be:	45d3      	cmp	fp, sl
 100d0c0:	4418      	add	r0, r3
 100d0c2:	f8c9 0004 	str.w	r0, [r9, #4]
 100d0c6:	f000 8166 	beq.w	100d396 <_malloc_r+0x496>
 100d0ca:	f8d6 2408 	ldr.w	r2, [r6, #1032]	; 0x408
 100d0ce:	3201      	adds	r2, #1
 100d0d0:	bf0f      	iteee	eq
 100d0d2:	f8c6 a408 	streq.w	sl, [r6, #1032]	; 0x408
 100d0d6:	ebaa 0b0b 	subne.w	fp, sl, fp
 100d0da:	4458      	addne	r0, fp
 100d0dc:	f8c9 0004 	strne.w	r0, [r9, #4]
 100d0e0:	f01a 0b07 	ands.w	fp, sl, #7
 100d0e4:	4638      	mov	r0, r7
 100d0e6:	bf1f      	itttt	ne
 100d0e8:	f1cb 0208 	rsbne	r2, fp, #8
 100d0ec:	f5cb 5b80 	rsbne	fp, fp, #4096	; 0x1000
 100d0f0:	4492      	addne	sl, r2
 100d0f2:	f10b 0b08 	addne.w	fp, fp, #8
 100d0f6:	4453      	add	r3, sl
 100d0f8:	bf08      	it	eq
 100d0fa:	f44f 5b80 	moveq.w	fp, #4096	; 0x1000
 100d0fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 100d102:	ebab 0b03 	sub.w	fp, fp, r3
 100d106:	4659      	mov	r1, fp
 100d108:	f000 ff5e 	bl	100dfc8 <_sbrk_r>
 100d10c:	f8c6 a008 	str.w	sl, [r6, #8]
 100d110:	1c43      	adds	r3, r0, #1
 100d112:	bf18      	it	ne
 100d114:	eba0 010a 	subne.w	r1, r0, sl
 100d118:	f8d9 0004 	ldr.w	r0, [r9, #4]
 100d11c:	bf15      	itete	ne
 100d11e:	4459      	addne	r1, fp
 100d120:	2101      	moveq	r1, #1
 100d122:	f041 0101 	orrne.w	r1, r1, #1
 100d126:	f04f 0b00 	moveq.w	fp, #0
 100d12a:	42b4      	cmp	r4, r6
 100d12c:	4458      	add	r0, fp
 100d12e:	f8ca 1004 	str.w	r1, [sl, #4]
 100d132:	f8c9 0004 	str.w	r0, [r9, #4]
 100d136:	f000 813a 	beq.w	100d3ae <_malloc_r+0x4ae>
 100d13a:	f1b8 0f0f 	cmp.w	r8, #15
 100d13e:	bf9c      	itt	ls
 100d140:	2301      	movls	r3, #1
 100d142:	f8ca 3004 	strls.w	r3, [sl, #4]
 100d146:	d92e      	bls.n	100d1a6 <_malloc_r+0x2a6>
 100d148:	f1a8 030c 	sub.w	r3, r8, #12
 100d14c:	6862      	ldr	r2, [r4, #4]
 100d14e:	f023 0307 	bic.w	r3, r3, #7
 100d152:	f04f 0c05 	mov.w	ip, #5
 100d156:	18e1      	adds	r1, r4, r3
 100d158:	2b0f      	cmp	r3, #15
 100d15a:	f002 0201 	and.w	r2, r2, #1
 100d15e:	ea42 0203 	orr.w	r2, r2, r3
 100d162:	6062      	str	r2, [r4, #4]
 100d164:	e9c1 cc01 	strd	ip, ip, [r1, #4]
 100d168:	f200 8159 	bhi.w	100d41e <_malloc_r+0x51e>
 100d16c:	f8da 1004 	ldr.w	r1, [sl, #4]
 100d170:	4654      	mov	r4, sl
 100d172:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 100d176:	4283      	cmp	r3, r0
 100d178:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
 100d17c:	bf38      	it	cc
 100d17e:	f8c9 002c 	strcc.w	r0, [r9, #44]	; 0x2c
 100d182:	4283      	cmp	r3, r0
 100d184:	bf38      	it	cc
 100d186:	f8c9 0030 	strcc.w	r0, [r9, #48]	; 0x30
 100d18a:	f021 0103 	bic.w	r1, r1, #3
 100d18e:	1b4a      	subs	r2, r1, r5
 100d190:	2a0f      	cmp	r2, #15
 100d192:	bfcc      	ite	gt
 100d194:	2300      	movgt	r3, #0
 100d196:	2301      	movle	r3, #1
 100d198:	42a9      	cmp	r1, r5
 100d19a:	bf2c      	ite	cs
 100d19c:	4619      	movcs	r1, r3
 100d19e:	f043 0101 	orrcc.w	r1, r3, #1
 100d1a2:	2900      	cmp	r1, #0
 100d1a4:	d04f      	beq.n	100d246 <_malloc_r+0x346>
 100d1a6:	4638      	mov	r0, r7
 100d1a8:	2400      	movs	r4, #0
 100d1aa:	f000 ff0b 	bl	100dfc4 <__malloc_unlock>
 100d1ae:	e6d1      	b.n	100cf54 <_malloc_r+0x54>
 100d1b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 100d1b4:	2040      	movs	r0, #64	; 0x40
 100d1b6:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 100d1ba:	e6f1      	b.n	100cfa0 <_malloc_r+0xa0>
 100d1bc:	420c      	tst	r4, r1
 100d1be:	d105      	bne.n	100d1cc <_malloc_r+0x2cc>
 100d1c0:	f020 0003 	bic.w	r0, r0, #3
 100d1c4:	0064      	lsls	r4, r4, #1
 100d1c6:	3004      	adds	r0, #4
 100d1c8:	420c      	tst	r4, r1
 100d1ca:	d0fb      	beq.n	100d1c4 <_malloc_r+0x2c4>
 100d1cc:	eb06 09c0 	add.w	r9, r6, r0, lsl #3
 100d1d0:	4680      	mov	r8, r0
 100d1d2:	46cc      	mov	ip, r9
 100d1d4:	f8dc 300c 	ldr.w	r3, [ip, #12]
 100d1d8:	459c      	cmp	ip, r3
 100d1da:	d106      	bne.n	100d1ea <_malloc_r+0x2ea>
 100d1dc:	e081      	b.n	100d2e2 <_malloc_r+0x3e2>
 100d1de:	2a00      	cmp	r2, #0
 100d1e0:	f280 8088 	bge.w	100d2f4 <_malloc_r+0x3f4>
 100d1e4:	68db      	ldr	r3, [r3, #12]
 100d1e6:	459c      	cmp	ip, r3
 100d1e8:	d07b      	beq.n	100d2e2 <_malloc_r+0x3e2>
 100d1ea:	6859      	ldr	r1, [r3, #4]
 100d1ec:	f021 0103 	bic.w	r1, r1, #3
 100d1f0:	1b4a      	subs	r2, r1, r5
 100d1f2:	2a0f      	cmp	r2, #15
 100d1f4:	ddf3      	ble.n	100d1de <_malloc_r+0x2de>
 100d1f6:	68dc      	ldr	r4, [r3, #12]
 100d1f8:	eb03 0c05 	add.w	ip, r3, r5
 100d1fc:	f8d3 8008 	ldr.w	r8, [r3, #8]
 100d200:	f045 0501 	orr.w	r5, r5, #1
 100d204:	4638      	mov	r0, r7
 100d206:	605d      	str	r5, [r3, #4]
 100d208:	f042 0501 	orr.w	r5, r2, #1
 100d20c:	f8c8 400c 	str.w	r4, [r8, #12]
 100d210:	f8c4 8008 	str.w	r8, [r4, #8]
 100d214:	f103 0408 	add.w	r4, r3, #8
 100d218:	e9c6 cc04 	strd	ip, ip, [r6, #16]
 100d21c:	e9cc ee02 	strd	lr, lr, [ip, #8]
 100d220:	f8cc 5004 	str.w	r5, [ip, #4]
 100d224:	505a      	str	r2, [r3, r1]
 100d226:	f000 fecd 	bl	100dfc4 <__malloc_unlock>
 100d22a:	e693      	b.n	100cf54 <_malloc_r+0x54>
 100d22c:	4494      	add	ip, r2
 100d22e:	4638      	mov	r0, r7
 100d230:	f102 0408 	add.w	r4, r2, #8
 100d234:	f8dc 3004 	ldr.w	r3, [ip, #4]
 100d238:	f043 0301 	orr.w	r3, r3, #1
 100d23c:	f8cc 3004 	str.w	r3, [ip, #4]
 100d240:	f000 fec0 	bl	100dfc4 <__malloc_unlock>
 100d244:	e686      	b.n	100cf54 <_malloc_r+0x54>
 100d246:	1963      	adds	r3, r4, r5
 100d248:	f042 0201 	orr.w	r2, r2, #1
 100d24c:	4638      	mov	r0, r7
 100d24e:	f045 0501 	orr.w	r5, r5, #1
 100d252:	6065      	str	r5, [r4, #4]
 100d254:	3408      	adds	r4, #8
 100d256:	60b3      	str	r3, [r6, #8]
 100d258:	605a      	str	r2, [r3, #4]
 100d25a:	f000 feb3 	bl	100dfc4 <__malloc_unlock>
 100d25e:	4620      	mov	r0, r4
 100d260:	b003      	add	sp, #12
 100d262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d266:	441a      	add	r2, r3
 100d268:	e9d3 6502 	ldrd	r6, r5, [r3, #8]
 100d26c:	4638      	mov	r0, r7
 100d26e:	f103 0408 	add.w	r4, r3, #8
 100d272:	6851      	ldr	r1, [r2, #4]
 100d274:	60f5      	str	r5, [r6, #12]
 100d276:	f041 0101 	orr.w	r1, r1, #1
 100d27a:	60ae      	str	r6, [r5, #8]
 100d27c:	6051      	str	r1, [r2, #4]
 100d27e:	f000 fea1 	bl	100dfc4 <__malloc_unlock>
 100d282:	4620      	mov	r0, r4
 100d284:	b003      	add	sp, #12
 100d286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d28a:	ea4f 215c 	mov.w	r1, ip, lsr #9
 100d28e:	2904      	cmp	r1, #4
 100d290:	d956      	bls.n	100d340 <_malloc_r+0x440>
 100d292:	2914      	cmp	r1, #20
 100d294:	f200 809b 	bhi.w	100d3ce <_malloc_r+0x4ce>
 100d298:	f101 035c 	add.w	r3, r1, #92	; 0x5c
 100d29c:	315b      	adds	r1, #91	; 0x5b
 100d29e:	00db      	lsls	r3, r3, #3
 100d2a0:	18f4      	adds	r4, r6, r3
 100d2a2:	58f3      	ldr	r3, [r6, r3]
 100d2a4:	3c08      	subs	r4, #8
 100d2a6:	429c      	cmp	r4, r3
 100d2a8:	f000 8086 	beq.w	100d3b8 <_malloc_r+0x4b8>
 100d2ac:	6859      	ldr	r1, [r3, #4]
 100d2ae:	f021 0103 	bic.w	r1, r1, #3
 100d2b2:	4561      	cmp	r1, ip
 100d2b4:	d902      	bls.n	100d2bc <_malloc_r+0x3bc>
 100d2b6:	689b      	ldr	r3, [r3, #8]
 100d2b8:	429c      	cmp	r4, r3
 100d2ba:	d1f7      	bne.n	100d2ac <_malloc_r+0x3ac>
 100d2bc:	68dc      	ldr	r4, [r3, #12]
 100d2be:	6871      	ldr	r1, [r6, #4]
 100d2c0:	e9c2 3402 	strd	r3, r4, [r2, #8]
 100d2c4:	60a2      	str	r2, [r4, #8]
 100d2c6:	60da      	str	r2, [r3, #12]
 100d2c8:	e6b9      	b.n	100d03e <_malloc_r+0x13e>
 100d2ca:	2b14      	cmp	r3, #20
 100d2cc:	d93f      	bls.n	100d34e <_malloc_r+0x44e>
 100d2ce:	2b54      	cmp	r3, #84	; 0x54
 100d2d0:	f200 8086 	bhi.w	100d3e0 <_malloc_r+0x4e0>
 100d2d4:	0b2b      	lsrs	r3, r5, #12
 100d2d6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 100d2da:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 100d2de:	00c3      	lsls	r3, r0, #3
 100d2e0:	e65e      	b.n	100cfa0 <_malloc_r+0xa0>
 100d2e2:	f108 0801 	add.w	r8, r8, #1
 100d2e6:	f10c 0c08 	add.w	ip, ip, #8
 100d2ea:	f018 0f03 	tst.w	r8, #3
 100d2ee:	f47f af71 	bne.w	100d1d4 <_malloc_r+0x2d4>
 100d2f2:	e036      	b.n	100d362 <_malloc_r+0x462>
 100d2f4:	4419      	add	r1, r3
 100d2f6:	461c      	mov	r4, r3
 100d2f8:	68da      	ldr	r2, [r3, #12]
 100d2fa:	4638      	mov	r0, r7
 100d2fc:	f854 5f08 	ldr.w	r5, [r4, #8]!
 100d300:	684b      	ldr	r3, [r1, #4]
 100d302:	f043 0301 	orr.w	r3, r3, #1
 100d306:	604b      	str	r3, [r1, #4]
 100d308:	60ea      	str	r2, [r5, #12]
 100d30a:	6095      	str	r5, [r2, #8]
 100d30c:	f000 fe5a 	bl	100dfc4 <__malloc_unlock>
 100d310:	e620      	b.n	100cf54 <_malloc_r+0x54>
 100d312:	08e8      	lsrs	r0, r5, #3
 100d314:	f105 0308 	add.w	r3, r5, #8
 100d318:	e601      	b.n	100cf1e <_malloc_r+0x1e>
 100d31a:	1951      	adds	r1, r2, r5
 100d31c:	4638      	mov	r0, r7
 100d31e:	f045 0501 	orr.w	r5, r5, #1
 100d322:	6055      	str	r5, [r2, #4]
 100d324:	e9c6 1104 	strd	r1, r1, [r6, #16]
 100d328:	f043 0501 	orr.w	r5, r3, #1
 100d32c:	e9c1 ee02 	strd	lr, lr, [r1, #8]
 100d330:	f102 0408 	add.w	r4, r2, #8
 100d334:	604d      	str	r5, [r1, #4]
 100d336:	f842 300c 	str.w	r3, [r2, ip]
 100d33a:	f000 fe43 	bl	100dfc4 <__malloc_unlock>
 100d33e:	e609      	b.n	100cf54 <_malloc_r+0x54>
 100d340:	ea4f 119c 	mov.w	r1, ip, lsr #6
 100d344:	f101 0339 	add.w	r3, r1, #57	; 0x39
 100d348:	3138      	adds	r1, #56	; 0x38
 100d34a:	00db      	lsls	r3, r3, #3
 100d34c:	e7a8      	b.n	100d2a0 <_malloc_r+0x3a0>
 100d34e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 100d352:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 100d356:	00c3      	lsls	r3, r0, #3
 100d358:	e622      	b.n	100cfa0 <_malloc_r+0xa0>
 100d35a:	f859 3908 	ldr.w	r3, [r9], #-8
 100d35e:	454b      	cmp	r3, r9
 100d360:	d17c      	bne.n	100d45c <_malloc_r+0x55c>
 100d362:	f010 0f03 	tst.w	r0, #3
 100d366:	f100 30ff 	add.w	r0, r0, #4294967295
 100d36a:	d1f6      	bne.n	100d35a <_malloc_r+0x45a>
 100d36c:	6873      	ldr	r3, [r6, #4]
 100d36e:	ea23 0304 	bic.w	r3, r3, r4
 100d372:	6073      	str	r3, [r6, #4]
 100d374:	0064      	lsls	r4, r4, #1
 100d376:	429c      	cmp	r4, r3
 100d378:	bf8c      	ite	hi
 100d37a:	2200      	movhi	r2, #0
 100d37c:	2201      	movls	r2, #1
 100d37e:	2c00      	cmp	r4, #0
 100d380:	bf08      	it	eq
 100d382:	2200      	moveq	r2, #0
 100d384:	b91a      	cbnz	r2, 100d38e <_malloc_r+0x48e>
 100d386:	e660      	b.n	100d04a <_malloc_r+0x14a>
 100d388:	0064      	lsls	r4, r4, #1
 100d38a:	f108 0804 	add.w	r8, r8, #4
 100d38e:	421c      	tst	r4, r3
 100d390:	d0fa      	beq.n	100d388 <_malloc_r+0x488>
 100d392:	4640      	mov	r0, r8
 100d394:	e71a      	b.n	100d1cc <_malloc_r+0x2cc>
 100d396:	f3cb 020b 	ubfx	r2, fp, #0, #12
 100d39a:	2a00      	cmp	r2, #0
 100d39c:	f47f ae95 	bne.w	100d0ca <_malloc_r+0x1ca>
 100d3a0:	68b4      	ldr	r4, [r6, #8]
 100d3a2:	eb08 0103 	add.w	r1, r8, r3
 100d3a6:	f041 0101 	orr.w	r1, r1, #1
 100d3aa:	6061      	str	r1, [r4, #4]
 100d3ac:	e6e1      	b.n	100d172 <_malloc_r+0x272>
 100d3ae:	4654      	mov	r4, sl
 100d3b0:	e6df      	b.n	100d172 <_malloc_r+0x272>
 100d3b2:	68b4      	ldr	r4, [r6, #8]
 100d3b4:	6861      	ldr	r1, [r4, #4]
 100d3b6:	e6e8      	b.n	100d18a <_malloc_r+0x28a>
 100d3b8:	ea4f 0ca1 	mov.w	ip, r1, asr #2
 100d3bc:	f04f 0801 	mov.w	r8, #1
 100d3c0:	6871      	ldr	r1, [r6, #4]
 100d3c2:	fa08 fc0c 	lsl.w	ip, r8, ip
 100d3c6:	ea4c 0101 	orr.w	r1, ip, r1
 100d3ca:	6071      	str	r1, [r6, #4]
 100d3cc:	e778      	b.n	100d2c0 <_malloc_r+0x3c0>
 100d3ce:	2954      	cmp	r1, #84	; 0x54
 100d3d0:	d810      	bhi.n	100d3f4 <_malloc_r+0x4f4>
 100d3d2:	ea4f 311c 	mov.w	r1, ip, lsr #12
 100d3d6:	f101 036f 	add.w	r3, r1, #111	; 0x6f
 100d3da:	316e      	adds	r1, #110	; 0x6e
 100d3dc:	00db      	lsls	r3, r3, #3
 100d3de:	e75f      	b.n	100d2a0 <_malloc_r+0x3a0>
 100d3e0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 100d3e4:	d810      	bhi.n	100d408 <_malloc_r+0x508>
 100d3e6:	0beb      	lsrs	r3, r5, #15
 100d3e8:	f103 0078 	add.w	r0, r3, #120	; 0x78
 100d3ec:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 100d3f0:	00c3      	lsls	r3, r0, #3
 100d3f2:	e5d5      	b.n	100cfa0 <_malloc_r+0xa0>
 100d3f4:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 100d3f8:	d81b      	bhi.n	100d432 <_malloc_r+0x532>
 100d3fa:	ea4f 31dc 	mov.w	r1, ip, lsr #15
 100d3fe:	f101 0378 	add.w	r3, r1, #120	; 0x78
 100d402:	3177      	adds	r1, #119	; 0x77
 100d404:	00db      	lsls	r3, r3, #3
 100d406:	e74b      	b.n	100d2a0 <_malloc_r+0x3a0>
 100d408:	f240 5254 	movw	r2, #1364	; 0x554
 100d40c:	4293      	cmp	r3, r2
 100d40e:	d81f      	bhi.n	100d450 <_malloc_r+0x550>
 100d410:	0cab      	lsrs	r3, r5, #18
 100d412:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 100d416:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 100d41a:	00c3      	lsls	r3, r0, #3
 100d41c:	e5c0      	b.n	100cfa0 <_malloc_r+0xa0>
 100d41e:	f104 0108 	add.w	r1, r4, #8
 100d422:	4638      	mov	r0, r7
 100d424:	f004 fa94 	bl	1011950 <_free_r>
 100d428:	68b4      	ldr	r4, [r6, #8]
 100d42a:	f8d9 0004 	ldr.w	r0, [r9, #4]
 100d42e:	6861      	ldr	r1, [r4, #4]
 100d430:	e69f      	b.n	100d172 <_malloc_r+0x272>
 100d432:	f240 5354 	movw	r3, #1364	; 0x554
 100d436:	4299      	cmp	r1, r3
 100d438:	bf9b      	ittet	ls
 100d43a:	ea4f 419c 	movls.w	r1, ip, lsr #18
 100d43e:	f101 037d 	addls.w	r3, r1, #125	; 0x7d
 100d442:	f44f 737e 	movhi.w	r3, #1016	; 0x3f8
 100d446:	317c      	addls	r1, #124	; 0x7c
 100d448:	bf8c      	ite	hi
 100d44a:	217e      	movhi	r1, #126	; 0x7e
 100d44c:	00db      	lslls	r3, r3, #3
 100d44e:	e727      	b.n	100d2a0 <_malloc_r+0x3a0>
 100d450:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 100d454:	207f      	movs	r0, #127	; 0x7f
 100d456:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 100d45a:	e5a1      	b.n	100cfa0 <_malloc_r+0xa0>
 100d45c:	6873      	ldr	r3, [r6, #4]
 100d45e:	e789      	b.n	100d374 <_malloc_r+0x474>
 100d460:	01056ae4 	.word	0x01056ae4

0100d464 <_mbtowc_r>:
 100d464:	b430      	push	{r4, r5}
 100d466:	f246 5420 	movw	r4, #25888	; 0x6520
 100d46a:	f2c0 1405 	movt	r4, #261	; 0x105
 100d46e:	f646 1550 	movw	r5, #26960	; 0x6950
 100d472:	f2c0 1505 	movt	r5, #261	; 0x105
 100d476:	6824      	ldr	r4, [r4, #0]
 100d478:	6b64      	ldr	r4, [r4, #52]	; 0x34
 100d47a:	2c00      	cmp	r4, #0
 100d47c:	bf08      	it	eq
 100d47e:	462c      	moveq	r4, r5
 100d480:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 100d484:	46a4      	mov	ip, r4
 100d486:	bc30      	pop	{r4, r5}
 100d488:	4760      	bx	ip
 100d48a:	bf00      	nop

0100d48c <__ascii_mbtowc>:
 100d48c:	b082      	sub	sp, #8
 100d48e:	b151      	cbz	r1, 100d4a6 <__ascii_mbtowc+0x1a>
 100d490:	4610      	mov	r0, r2
 100d492:	b132      	cbz	r2, 100d4a2 <__ascii_mbtowc+0x16>
 100d494:	b14b      	cbz	r3, 100d4aa <__ascii_mbtowc+0x1e>
 100d496:	7813      	ldrb	r3, [r2, #0]
 100d498:	600b      	str	r3, [r1, #0]
 100d49a:	7812      	ldrb	r2, [r2, #0]
 100d49c:	1c10      	adds	r0, r2, #0
 100d49e:	bf18      	it	ne
 100d4a0:	2001      	movne	r0, #1
 100d4a2:	b002      	add	sp, #8
 100d4a4:	4770      	bx	lr
 100d4a6:	a901      	add	r1, sp, #4
 100d4a8:	e7f2      	b.n	100d490 <__ascii_mbtowc+0x4>
 100d4aa:	f06f 0001 	mvn.w	r0, #1
 100d4ae:	e7f8      	b.n	100d4a2 <__ascii_mbtowc+0x16>

0100d4b0 <__utf8_mbtowc>:
 100d4b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 100d4b2:	b083      	sub	sp, #12
 100d4b4:	4607      	mov	r7, r0
 100d4b6:	9c08      	ldr	r4, [sp, #32]
 100d4b8:	2900      	cmp	r1, #0
 100d4ba:	d035      	beq.n	100d528 <__utf8_mbtowc+0x78>
 100d4bc:	4610      	mov	r0, r2
 100d4be:	b34a      	cbz	r2, 100d514 <__utf8_mbtowc+0x64>
 100d4c0:	2b00      	cmp	r3, #0
 100d4c2:	f000 80db 	beq.w	100d67c <__utf8_mbtowc+0x1cc>
 100d4c6:	6826      	ldr	r6, [r4, #0]
 100d4c8:	bb36      	cbnz	r6, 100d518 <__utf8_mbtowc+0x68>
 100d4ca:	7810      	ldrb	r0, [r2, #0]
 100d4cc:	2501      	movs	r5, #1
 100d4ce:	b338      	cbz	r0, 100d520 <__utf8_mbtowc+0x70>
 100d4d0:	287f      	cmp	r0, #127	; 0x7f
 100d4d2:	dd66      	ble.n	100d5a2 <__utf8_mbtowc+0xf2>
 100d4d4:	f1a0 0cc0 	sub.w	ip, r0, #192	; 0xc0
 100d4d8:	f1bc 0f1f 	cmp.w	ip, #31
 100d4dc:	d826      	bhi.n	100d52c <__utf8_mbtowc+0x7c>
 100d4de:	7120      	strb	r0, [r4, #4]
 100d4e0:	b926      	cbnz	r6, 100d4ec <__utf8_mbtowc+0x3c>
 100d4e2:	2601      	movs	r6, #1
 100d4e4:	42b3      	cmp	r3, r6
 100d4e6:	6026      	str	r6, [r4, #0]
 100d4e8:	f240 80c8 	bls.w	100d67c <__utf8_mbtowc+0x1cc>
 100d4ec:	5d52      	ldrb	r2, [r2, r5]
 100d4ee:	3501      	adds	r5, #1
 100d4f0:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 100d4f4:	2b3f      	cmp	r3, #63	; 0x3f
 100d4f6:	f200 80c7 	bhi.w	100d688 <__utf8_mbtowc+0x1d8>
 100d4fa:	28c1      	cmp	r0, #193	; 0xc1
 100d4fc:	f340 80c4 	ble.w	100d688 <__utf8_mbtowc+0x1d8>
 100d500:	0183      	lsls	r3, r0, #6
 100d502:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100d506:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 100d50a:	4628      	mov	r0, r5
 100d50c:	4313      	orrs	r3, r2
 100d50e:	2200      	movs	r2, #0
 100d510:	6022      	str	r2, [r4, #0]
 100d512:	600b      	str	r3, [r1, #0]
 100d514:	b003      	add	sp, #12
 100d516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100d518:	7920      	ldrb	r0, [r4, #4]
 100d51a:	2500      	movs	r5, #0
 100d51c:	2800      	cmp	r0, #0
 100d51e:	d1d7      	bne.n	100d4d0 <__utf8_mbtowc+0x20>
 100d520:	6008      	str	r0, [r1, #0]
 100d522:	6020      	str	r0, [r4, #0]
 100d524:	b003      	add	sp, #12
 100d526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100d528:	a901      	add	r1, sp, #4
 100d52a:	e7c7      	b.n	100d4bc <__utf8_mbtowc+0xc>
 100d52c:	f1a0 0ce0 	sub.w	ip, r0, #224	; 0xe0
 100d530:	f1bc 0f0f 	cmp.w	ip, #15
 100d534:	d83b      	bhi.n	100d5ae <__utf8_mbtowc+0xfe>
 100d536:	7120      	strb	r0, [r4, #4]
 100d538:	2e00      	cmp	r6, #0
 100d53a:	f000 8088 	beq.w	100d64e <__utf8_mbtowc+0x19e>
 100d53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 100d542:	bf18      	it	ne
 100d544:	3301      	addne	r3, #1
 100d546:	2e01      	cmp	r6, #1
 100d548:	bf18      	it	ne
 100d54a:	f894 c005 	ldrbne.w	ip, [r4, #5]
 100d54e:	f000 8082 	beq.w	100d656 <__utf8_mbtowc+0x1a6>
 100d552:	f1bc 0f9f 	cmp.w	ip, #159	; 0x9f
 100d556:	bfd8      	it	le
 100d558:	28e0      	cmple	r0, #224	; 0xe0
 100d55a:	f000 8095 	beq.w	100d688 <__utf8_mbtowc+0x1d8>
 100d55e:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 100d562:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 100d566:	f200 808f 	bhi.w	100d688 <__utf8_mbtowc+0x1d8>
 100d56a:	2e01      	cmp	r6, #1
 100d56c:	f884 c005 	strb.w	ip, [r4, #5]
 100d570:	d07f      	beq.n	100d672 <__utf8_mbtowc+0x1c2>
 100d572:	5d53      	ldrb	r3, [r2, r5]
 100d574:	3501      	adds	r5, #1
 100d576:	f1a3 0280 	sub.w	r2, r3, #128	; 0x80
 100d57a:	2a3f      	cmp	r2, #63	; 0x3f
 100d57c:	f200 8084 	bhi.w	100d688 <__utf8_mbtowc+0x1d8>
 100d580:	0300      	lsls	r0, r0, #12
 100d582:	ea4f 1c8c 	mov.w	ip, ip, lsl #6
 100d586:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 100d58a:	f40c 6c7c 	and.w	ip, ip, #4032	; 0xfc0
 100d58e:	b283      	uxth	r3, r0
 100d590:	4628      	mov	r0, r5
 100d592:	ea43 0c0c 	orr.w	ip, r3, ip
 100d596:	2500      	movs	r5, #0
 100d598:	ea4c 0202 	orr.w	r2, ip, r2
 100d59c:	6025      	str	r5, [r4, #0]
 100d59e:	600a      	str	r2, [r1, #0]
 100d5a0:	e7b8      	b.n	100d514 <__utf8_mbtowc+0x64>
 100d5a2:	2300      	movs	r3, #0
 100d5a4:	6023      	str	r3, [r4, #0]
 100d5a6:	6008      	str	r0, [r1, #0]
 100d5a8:	2001      	movs	r0, #1
 100d5aa:	b003      	add	sp, #12
 100d5ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100d5ae:	f1a0 0cf0 	sub.w	ip, r0, #240	; 0xf0
 100d5b2:	f1bc 0f04 	cmp.w	ip, #4
 100d5b6:	d867      	bhi.n	100d688 <__utf8_mbtowc+0x1d8>
 100d5b8:	7120      	strb	r0, [r4, #4]
 100d5ba:	2e00      	cmp	r6, #0
 100d5bc:	d050      	beq.n	100d660 <__utf8_mbtowc+0x1b0>
 100d5be:	f1b3 3fff 	cmp.w	r3, #4294967295
 100d5c2:	bf18      	it	ne
 100d5c4:	3301      	addne	r3, #1
 100d5c6:	2e01      	cmp	r6, #1
 100d5c8:	bf18      	it	ne
 100d5ca:	f894 c005 	ldrbne.w	ip, [r4, #5]
 100d5ce:	d04b      	beq.n	100d668 <__utf8_mbtowc+0x1b8>
 100d5d0:	28f0      	cmp	r0, #240	; 0xf0
 100d5d2:	d056      	beq.n	100d682 <__utf8_mbtowc+0x1d2>
 100d5d4:	f1a0 0ef4 	sub.w	lr, r0, #244	; 0xf4
 100d5d8:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 100d5dc:	fabe fe8e 	clz	lr, lr
 100d5e0:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 100d5e4:	bfd8      	it	le
 100d5e6:	f04f 0e00 	movle.w	lr, #0
 100d5ea:	f1be 0f00 	cmp.w	lr, #0
 100d5ee:	d14b      	bne.n	100d688 <__utf8_mbtowc+0x1d8>
 100d5f0:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 100d5f4:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 100d5f8:	d846      	bhi.n	100d688 <__utf8_mbtowc+0x1d8>
 100d5fa:	2e01      	cmp	r6, #1
 100d5fc:	f884 c005 	strb.w	ip, [r4, #5]
 100d600:	d047      	beq.n	100d692 <__utf8_mbtowc+0x1e2>
 100d602:	1c5e      	adds	r6, r3, #1
 100d604:	6826      	ldr	r6, [r4, #0]
 100d606:	bf18      	it	ne
 100d608:	3301      	addne	r3, #1
 100d60a:	2e02      	cmp	r6, #2
 100d60c:	d045      	beq.n	100d69a <__utf8_mbtowc+0x1ea>
 100d60e:	79a6      	ldrb	r6, [r4, #6]
 100d610:	f1a6 0380 	sub.w	r3, r6, #128	; 0x80
 100d614:	2b3f      	cmp	r3, #63	; 0x3f
 100d616:	d837      	bhi.n	100d688 <__utf8_mbtowc+0x1d8>
 100d618:	5d52      	ldrb	r2, [r2, r5]
 100d61a:	3501      	adds	r5, #1
 100d61c:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 100d620:	2b3f      	cmp	r3, #63	; 0x3f
 100d622:	d831      	bhi.n	100d688 <__utf8_mbtowc+0x1d8>
 100d624:	0483      	lsls	r3, r0, #18
 100d626:	ea4f 3c0c 	mov.w	ip, ip, lsl #12
 100d62a:	f403 13e0 	and.w	r3, r3, #1835008	; 0x1c0000
 100d62e:	f40c 3c7c 	and.w	ip, ip, #258048	; 0x3f000
 100d632:	01b0      	lsls	r0, r6, #6
 100d634:	ea43 030c 	orr.w	r3, r3, ip
 100d638:	f400 607c 	and.w	r0, r0, #4032	; 0xfc0
 100d63c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100d640:	4303      	orrs	r3, r0
 100d642:	4628      	mov	r0, r5
 100d644:	4313      	orrs	r3, r2
 100d646:	2200      	movs	r2, #0
 100d648:	600b      	str	r3, [r1, #0]
 100d64a:	6022      	str	r2, [r4, #0]
 100d64c:	e762      	b.n	100d514 <__utf8_mbtowc+0x64>
 100d64e:	2601      	movs	r6, #1
 100d650:	42b3      	cmp	r3, r6
 100d652:	6026      	str	r6, [r4, #0]
 100d654:	d912      	bls.n	100d67c <__utf8_mbtowc+0x1cc>
 100d656:	f812 c005 	ldrb.w	ip, [r2, r5]
 100d65a:	2601      	movs	r6, #1
 100d65c:	4435      	add	r5, r6
 100d65e:	e778      	b.n	100d552 <__utf8_mbtowc+0xa2>
 100d660:	2601      	movs	r6, #1
 100d662:	42b3      	cmp	r3, r6
 100d664:	6026      	str	r6, [r4, #0]
 100d666:	d909      	bls.n	100d67c <__utf8_mbtowc+0x1cc>
 100d668:	f812 c005 	ldrb.w	ip, [r2, r5]
 100d66c:	2601      	movs	r6, #1
 100d66e:	4435      	add	r5, r6
 100d670:	e7ae      	b.n	100d5d0 <__utf8_mbtowc+0x120>
 100d672:	2602      	movs	r6, #2
 100d674:	42b3      	cmp	r3, r6
 100d676:	6026      	str	r6, [r4, #0]
 100d678:	f47f af7b 	bne.w	100d572 <__utf8_mbtowc+0xc2>
 100d67c:	f06f 0001 	mvn.w	r0, #1
 100d680:	e748      	b.n	100d514 <__utf8_mbtowc+0x64>
 100d682:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 100d686:	dcb3      	bgt.n	100d5f0 <__utf8_mbtowc+0x140>
 100d688:	238a      	movs	r3, #138	; 0x8a
 100d68a:	f04f 30ff 	mov.w	r0, #4294967295
 100d68e:	603b      	str	r3, [r7, #0]
 100d690:	e740      	b.n	100d514 <__utf8_mbtowc+0x64>
 100d692:	2602      	movs	r6, #2
 100d694:	42b3      	cmp	r3, r6
 100d696:	6026      	str	r6, [r4, #0]
 100d698:	d0f0      	beq.n	100d67c <__utf8_mbtowc+0x1cc>
 100d69a:	5d56      	ldrb	r6, [r2, r5]
 100d69c:	3501      	adds	r5, #1
 100d69e:	f1a6 0e80 	sub.w	lr, r6, #128	; 0x80
 100d6a2:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 100d6a6:	d8ef      	bhi.n	100d688 <__utf8_mbtowc+0x1d8>
 100d6a8:	f04f 0e03 	mov.w	lr, #3
 100d6ac:	4573      	cmp	r3, lr
 100d6ae:	71a6      	strb	r6, [r4, #6]
 100d6b0:	f8c4 e000 	str.w	lr, [r4]
 100d6b4:	d1b0      	bne.n	100d618 <__utf8_mbtowc+0x168>
 100d6b6:	e7e1      	b.n	100d67c <__utf8_mbtowc+0x1cc>

0100d6b8 <__sjis_mbtowc>:
 100d6b8:	b4f0      	push	{r4, r5, r6, r7}
 100d6ba:	b082      	sub	sp, #8
 100d6bc:	4606      	mov	r6, r0
 100d6be:	9f06      	ldr	r7, [sp, #24]
 100d6c0:	2900      	cmp	r1, #0
 100d6c2:	d035      	beq.n	100d730 <__sjis_mbtowc+0x78>
 100d6c4:	4610      	mov	r0, r2
 100d6c6:	b332      	cbz	r2, 100d716 <__sjis_mbtowc+0x5e>
 100d6c8:	2b00      	cmp	r3, #0
 100d6ca:	d033      	beq.n	100d734 <__sjis_mbtowc+0x7c>
 100d6cc:	6838      	ldr	r0, [r7, #0]
 100d6ce:	7814      	ldrb	r4, [r2, #0]
 100d6d0:	bb20      	cbnz	r0, 100d71c <__sjis_mbtowc+0x64>
 100d6d2:	f1a4 0581 	sub.w	r5, r4, #129	; 0x81
 100d6d6:	f1a4 00e0 	sub.w	r0, r4, #224	; 0xe0
 100d6da:	280f      	cmp	r0, #15
 100d6dc:	bf88      	it	hi
 100d6de:	2d1e      	cmphi	r5, #30
 100d6e0:	d81e      	bhi.n	100d720 <__sjis_mbtowc+0x68>
 100d6e2:	2001      	movs	r0, #1
 100d6e4:	4283      	cmp	r3, r0
 100d6e6:	713c      	strb	r4, [r7, #4]
 100d6e8:	6038      	str	r0, [r7, #0]
 100d6ea:	d923      	bls.n	100d734 <__sjis_mbtowc+0x7c>
 100d6ec:	7854      	ldrb	r4, [r2, #1]
 100d6ee:	2002      	movs	r0, #2
 100d6f0:	f1a4 0340 	sub.w	r3, r4, #64	; 0x40
 100d6f4:	f1a4 0280 	sub.w	r2, r4, #128	; 0x80
 100d6f8:	2a7c      	cmp	r2, #124	; 0x7c
 100d6fa:	bf88      	it	hi
 100d6fc:	2b3e      	cmphi	r3, #62	; 0x3e
 100d6fe:	bf95      	itete	ls
 100d700:	793a      	ldrbls	r2, [r7, #4]
 100d702:	f04f 30ff 	movhi.w	r0, #4294967295
 100d706:	2300      	movls	r3, #0
 100d708:	238a      	movhi	r3, #138	; 0x8a
 100d70a:	bf8f      	iteee	hi
 100d70c:	6033      	strhi	r3, [r6, #0]
 100d70e:	eb04 2402 	addls.w	r4, r4, r2, lsl #8
 100d712:	600c      	strls	r4, [r1, #0]
 100d714:	603b      	strls	r3, [r7, #0]
 100d716:	b002      	add	sp, #8
 100d718:	bcf0      	pop	{r4, r5, r6, r7}
 100d71a:	4770      	bx	lr
 100d71c:	2801      	cmp	r0, #1
 100d71e:	d0e7      	beq.n	100d6f0 <__sjis_mbtowc+0x38>
 100d720:	600c      	str	r4, [r1, #0]
 100d722:	7810      	ldrb	r0, [r2, #0]
 100d724:	3000      	adds	r0, #0
 100d726:	bf18      	it	ne
 100d728:	2001      	movne	r0, #1
 100d72a:	b002      	add	sp, #8
 100d72c:	bcf0      	pop	{r4, r5, r6, r7}
 100d72e:	4770      	bx	lr
 100d730:	a901      	add	r1, sp, #4
 100d732:	e7c7      	b.n	100d6c4 <__sjis_mbtowc+0xc>
 100d734:	f06f 0001 	mvn.w	r0, #1
 100d738:	e7ed      	b.n	100d716 <__sjis_mbtowc+0x5e>
 100d73a:	bf00      	nop

0100d73c <__eucjp_mbtowc>:
 100d73c:	b4f0      	push	{r4, r5, r6, r7}
 100d73e:	b082      	sub	sp, #8
 100d740:	4607      	mov	r7, r0
 100d742:	9e06      	ldr	r6, [sp, #24]
 100d744:	2900      	cmp	r1, #0
 100d746:	d040      	beq.n	100d7ca <__eucjp_mbtowc+0x8e>
 100d748:	4610      	mov	r0, r2
 100d74a:	b37a      	cbz	r2, 100d7ac <__eucjp_mbtowc+0x70>
 100d74c:	2b00      	cmp	r3, #0
 100d74e:	d048      	beq.n	100d7e2 <__eucjp_mbtowc+0xa6>
 100d750:	6830      	ldr	r0, [r6, #0]
 100d752:	7814      	ldrb	r4, [r2, #0]
 100d754:	bb68      	cbnz	r0, 100d7b2 <__eucjp_mbtowc+0x76>
 100d756:	f1a4 058e 	sub.w	r5, r4, #142	; 0x8e
 100d75a:	f1a4 00a1 	sub.w	r0, r4, #161	; 0xa1
 100d75e:	285d      	cmp	r0, #93	; 0x5d
 100d760:	bf88      	it	hi
 100d762:	2d01      	cmphi	r5, #1
 100d764:	d829      	bhi.n	100d7ba <__eucjp_mbtowc+0x7e>
 100d766:	2001      	movs	r0, #1
 100d768:	4283      	cmp	r3, r0
 100d76a:	7134      	strb	r4, [r6, #4]
 100d76c:	6030      	str	r0, [r6, #0]
 100d76e:	d938      	bls.n	100d7e2 <__eucjp_mbtowc+0xa6>
 100d770:	7854      	ldrb	r4, [r2, #1]
 100d772:	2002      	movs	r0, #2
 100d774:	f1a4 05a1 	sub.w	r5, r4, #161	; 0xa1
 100d778:	2d5d      	cmp	r5, #93	; 0x5d
 100d77a:	d835      	bhi.n	100d7e8 <__eucjp_mbtowc+0xac>
 100d77c:	7935      	ldrb	r5, [r6, #4]
 100d77e:	2d8f      	cmp	r5, #143	; 0x8f
 100d780:	d125      	bne.n	100d7ce <__eucjp_mbtowc+0x92>
 100d782:	4298      	cmp	r0, r3
 100d784:	7174      	strb	r4, [r6, #5]
 100d786:	f04f 0402 	mov.w	r4, #2
 100d78a:	6034      	str	r4, [r6, #0]
 100d78c:	4604      	mov	r4, r0
 100d78e:	d228      	bcs.n	100d7e2 <__eucjp_mbtowc+0xa6>
 100d790:	5d14      	ldrb	r4, [r2, r4]
 100d792:	3001      	adds	r0, #1
 100d794:	f1a4 03a1 	sub.w	r3, r4, #161	; 0xa1
 100d798:	2b5d      	cmp	r3, #93	; 0x5d
 100d79a:	d825      	bhi.n	100d7e8 <__eucjp_mbtowc+0xac>
 100d79c:	7972      	ldrb	r2, [r6, #5]
 100d79e:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 100d7a2:	2300      	movs	r3, #0
 100d7a4:	eb04 2402 	add.w	r4, r4, r2, lsl #8
 100d7a8:	600c      	str	r4, [r1, #0]
 100d7aa:	6033      	str	r3, [r6, #0]
 100d7ac:	b002      	add	sp, #8
 100d7ae:	bcf0      	pop	{r4, r5, r6, r7}
 100d7b0:	4770      	bx	lr
 100d7b2:	2801      	cmp	r0, #1
 100d7b4:	d0de      	beq.n	100d774 <__eucjp_mbtowc+0x38>
 100d7b6:	2802      	cmp	r0, #2
 100d7b8:	d011      	beq.n	100d7de <__eucjp_mbtowc+0xa2>
 100d7ba:	600c      	str	r4, [r1, #0]
 100d7bc:	7810      	ldrb	r0, [r2, #0]
 100d7be:	3000      	adds	r0, #0
 100d7c0:	bf18      	it	ne
 100d7c2:	2001      	movne	r0, #1
 100d7c4:	b002      	add	sp, #8
 100d7c6:	bcf0      	pop	{r4, r5, r6, r7}
 100d7c8:	4770      	bx	lr
 100d7ca:	a901      	add	r1, sp, #4
 100d7cc:	e7bc      	b.n	100d748 <__eucjp_mbtowc+0xc>
 100d7ce:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 100d7d2:	2300      	movs	r3, #0
 100d7d4:	600c      	str	r4, [r1, #0]
 100d7d6:	6033      	str	r3, [r6, #0]
 100d7d8:	b002      	add	sp, #8
 100d7da:	bcf0      	pop	{r4, r5, r6, r7}
 100d7dc:	4770      	bx	lr
 100d7de:	2001      	movs	r0, #1
 100d7e0:	e7d8      	b.n	100d794 <__eucjp_mbtowc+0x58>
 100d7e2:	f06f 0001 	mvn.w	r0, #1
 100d7e6:	e7e1      	b.n	100d7ac <__eucjp_mbtowc+0x70>
 100d7e8:	238a      	movs	r3, #138	; 0x8a
 100d7ea:	f04f 30ff 	mov.w	r0, #4294967295
 100d7ee:	603b      	str	r3, [r7, #0]
 100d7f0:	e7dc      	b.n	100d7ac <__eucjp_mbtowc+0x70>
 100d7f2:	bf00      	nop

0100d7f4 <__jis_mbtowc>:
 100d7f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100d7f8:	b083      	sub	sp, #12
 100d7fa:	4682      	mov	sl, r0
 100d7fc:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 100d800:	2900      	cmp	r1, #0
 100d802:	d042      	beq.n	100d88a <__jis_mbtowc+0x96>
 100d804:	2a00      	cmp	r2, #0
 100d806:	d043      	beq.n	100d890 <__jis_mbtowc+0x9c>
 100d808:	2b00      	cmp	r3, #0
 100d80a:	d07d      	beq.n	100d908 <__jis_mbtowc+0x114>
 100d80c:	f89e 4000 	ldrb.w	r4, [lr]
 100d810:	4610      	mov	r0, r2
 100d812:	f643 57c4 	movw	r7, #15812	; 0x3dc4
 100d816:	3a01      	subs	r2, #1
 100d818:	f1c0 0801 	rsb	r8, r0, #1
 100d81c:	f2c0 1705 	movt	r7, #261	; 0x105
 100d820:	7855      	ldrb	r5, [r2, #1]
 100d822:	eb02 0c08 	add.w	ip, r2, r8
 100d826:	f102 0b01 	add.w	fp, r2, #1
 100d82a:	2d28      	cmp	r5, #40	; 0x28
 100d82c:	d06a      	beq.n	100d904 <__jis_mbtowc+0x110>
 100d82e:	d81d      	bhi.n	100d86c <__jis_mbtowc+0x78>
 100d830:	2d1b      	cmp	r5, #27
 100d832:	bf08      	it	eq
 100d834:	2600      	moveq	r6, #0
 100d836:	d00a      	beq.n	100d84e <__jis_mbtowc+0x5a>
 100d838:	2d24      	cmp	r5, #36	; 0x24
 100d83a:	bf08      	it	eq
 100d83c:	2601      	moveq	r6, #1
 100d83e:	d006      	beq.n	100d84e <__jis_mbtowc+0x5a>
 100d840:	b30d      	cbz	r5, 100d886 <__jis_mbtowc+0x92>
 100d842:	f1a5 0621 	sub.w	r6, r5, #33	; 0x21
 100d846:	2e5e      	cmp	r6, #94	; 0x5e
 100d848:	bf34      	ite	cc
 100d84a:	2607      	movcc	r6, #7
 100d84c:	2608      	movcs	r6, #8
 100d84e:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 100d852:	443c      	add	r4, r7
 100d854:	eb04 0906 	add.w	r9, r4, r6
 100d858:	5da4      	ldrb	r4, [r4, r6]
 100d85a:	f899 6048 	ldrb.w	r6, [r9, #72]	; 0x48
 100d85e:	2e05      	cmp	r6, #5
 100d860:	d855      	bhi.n	100d90e <__jis_mbtowc+0x11a>
 100d862:	e8df f006 	tbb	[pc, r6]
 100d866:	2d23      	.short	0x2d23
 100d868:	1b4c4839 	.word	0x1b4c4839
 100d86c:	2d42      	cmp	r5, #66	; 0x42
 100d86e:	bf08      	it	eq
 100d870:	2604      	moveq	r6, #4
 100d872:	d0ec      	beq.n	100d84e <__jis_mbtowc+0x5a>
 100d874:	2d4a      	cmp	r5, #74	; 0x4a
 100d876:	bf08      	it	eq
 100d878:	2605      	moveq	r6, #5
 100d87a:	d0e8      	beq.n	100d84e <__jis_mbtowc+0x5a>
 100d87c:	2d40      	cmp	r5, #64	; 0x40
 100d87e:	bf08      	it	eq
 100d880:	2603      	moveq	r6, #3
 100d882:	d1de      	bne.n	100d842 <__jis_mbtowc+0x4e>
 100d884:	e7e3      	b.n	100d84e <__jis_mbtowc+0x5a>
 100d886:	2606      	movs	r6, #6
 100d888:	e7e1      	b.n	100d84e <__jis_mbtowc+0x5a>
 100d88a:	a901      	add	r1, sp, #4
 100d88c:	2a00      	cmp	r2, #0
 100d88e:	d1bb      	bne.n	100d808 <__jis_mbtowc+0x14>
 100d890:	2001      	movs	r0, #1
 100d892:	f8ce 2000 	str.w	r2, [lr]
 100d896:	b003      	add	sp, #12
 100d898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d89c:	2300      	movs	r3, #0
 100d89e:	f8ce 3000 	str.w	r3, [lr]
 100d8a2:	4618      	mov	r0, r3
 100d8a4:	600b      	str	r3, [r1, #0]
 100d8a6:	b003      	add	sp, #12
 100d8a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d8ac:	2300      	movs	r3, #0
 100d8ae:	f8ce 3000 	str.w	r3, [lr]
 100d8b2:	7803      	ldrb	r3, [r0, #0]
 100d8b4:	f10c 0001 	add.w	r0, ip, #1
 100d8b8:	600b      	str	r3, [r1, #0]
 100d8ba:	b003      	add	sp, #12
 100d8bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d8c0:	f88e 5004 	strb.w	r5, [lr, #4]
 100d8c4:	eb0b 0508 	add.w	r5, fp, r8
 100d8c8:	429d      	cmp	r5, r3
 100d8ca:	465a      	mov	r2, fp
 100d8cc:	d3a8      	bcc.n	100d820 <__jis_mbtowc+0x2c>
 100d8ce:	f8ce 4000 	str.w	r4, [lr]
 100d8d2:	f06f 0001 	mvn.w	r0, #1
 100d8d6:	e7e6      	b.n	100d8a6 <__jis_mbtowc+0xb2>
 100d8d8:	f89e 2004 	ldrb.w	r2, [lr, #4]
 100d8dc:	2301      	movs	r3, #1
 100d8de:	f8ce 3000 	str.w	r3, [lr]
 100d8e2:	eb0c 0003 	add.w	r0, ip, r3
 100d8e6:	f89b 3000 	ldrb.w	r3, [fp]
 100d8ea:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 100d8ee:	600b      	str	r3, [r1, #0]
 100d8f0:	b003      	add	sp, #12
 100d8f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d8f6:	1c90      	adds	r0, r2, #2
 100d8f8:	eb0b 0508 	add.w	r5, fp, r8
 100d8fc:	e7e4      	b.n	100d8c8 <__jis_mbtowc+0xd4>
 100d8fe:	eb0b 0508 	add.w	r5, fp, r8
 100d902:	e7e1      	b.n	100d8c8 <__jis_mbtowc+0xd4>
 100d904:	2602      	movs	r6, #2
 100d906:	e7a2      	b.n	100d84e <__jis_mbtowc+0x5a>
 100d908:	f06f 0001 	mvn.w	r0, #1
 100d90c:	e7cb      	b.n	100d8a6 <__jis_mbtowc+0xb2>
 100d90e:	238a      	movs	r3, #138	; 0x8a
 100d910:	f04f 30ff 	mov.w	r0, #4294967295
 100d914:	f8ca 3000 	str.w	r3, [sl]
 100d918:	e7c5      	b.n	100d8a6 <__jis_mbtowc+0xb2>
 100d91a:	bf00      	nop
	...

0100d940 <memcpy>:
 100d940:	e1a0c000 	mov	ip, r0
 100d944:	e3520040 	cmp	r2, #64	; 0x40
 100d948:	aa000028 	bge	100d9f0 <memcpy+0xb0>
 100d94c:	e202303c 	and	r3, r2, #60	; 0x3c
 100d950:	e08cc003 	add	ip, ip, r3
 100d954:	e0811003 	add	r1, r1, r3
 100d958:	e263303a 	rsb	r3, r3, #58	; 0x3a
 100d95c:	e08ff083 	add	pc, pc, r3, lsl #1
 100d960:	e511303c 	ldr	r3, [r1, #-60]	; 0xffffffc4
 100d964:	e50c303c 	str	r3, [ip, #-60]	; 0xffffffc4
 100d968:	e5113038 	ldr	r3, [r1, #-56]	; 0xffffffc8
 100d96c:	e50c3038 	str	r3, [ip, #-56]	; 0xffffffc8
 100d970:	e5113034 	ldr	r3, [r1, #-52]	; 0xffffffcc
 100d974:	e50c3034 	str	r3, [ip, #-52]	; 0xffffffcc
 100d978:	e5113030 	ldr	r3, [r1, #-48]	; 0xffffffd0
 100d97c:	e50c3030 	str	r3, [ip, #-48]	; 0xffffffd0
 100d980:	e511302c 	ldr	r3, [r1, #-44]	; 0xffffffd4
 100d984:	e50c302c 	str	r3, [ip, #-44]	; 0xffffffd4
 100d988:	e5113028 	ldr	r3, [r1, #-40]	; 0xffffffd8
 100d98c:	e50c3028 	str	r3, [ip, #-40]	; 0xffffffd8
 100d990:	e5113024 	ldr	r3, [r1, #-36]	; 0xffffffdc
 100d994:	e50c3024 	str	r3, [ip, #-36]	; 0xffffffdc
 100d998:	e5113020 	ldr	r3, [r1, #-32]	; 0xffffffe0
 100d99c:	e50c3020 	str	r3, [ip, #-32]	; 0xffffffe0
 100d9a0:	e511301c 	ldr	r3, [r1, #-28]	; 0xffffffe4
 100d9a4:	e50c301c 	str	r3, [ip, #-28]	; 0xffffffe4
 100d9a8:	e5113018 	ldr	r3, [r1, #-24]	; 0xffffffe8
 100d9ac:	e50c3018 	str	r3, [ip, #-24]	; 0xffffffe8
 100d9b0:	e5113014 	ldr	r3, [r1, #-20]	; 0xffffffec
 100d9b4:	e50c3014 	str	r3, [ip, #-20]	; 0xffffffec
 100d9b8:	e5113010 	ldr	r3, [r1, #-16]
 100d9bc:	e50c3010 	str	r3, [ip, #-16]
 100d9c0:	e511300c 	ldr	r3, [r1, #-12]
 100d9c4:	e50c300c 	str	r3, [ip, #-12]
 100d9c8:	e5113008 	ldr	r3, [r1, #-8]
 100d9cc:	e50c3008 	str	r3, [ip, #-8]
 100d9d0:	e5113004 	ldr	r3, [r1, #-4]
 100d9d4:	e50c3004 	str	r3, [ip, #-4]
 100d9d8:	e1b02f82 	lsls	r2, r2, #31
 100d9dc:	20d130b2 	ldrhcs	r3, [r1], #2
 100d9e0:	15d11000 	ldrbne	r1, [r1]
 100d9e4:	20cc30b2 	strhcs	r3, [ip], #2
 100d9e8:	15cc1000 	strbne	r1, [ip]
 100d9ec:	e12fff1e 	bx	lr
 100d9f0:	e52da020 	str	sl, [sp, #-32]!	; 0xffffffe0
 100d9f4:	e201a007 	and	sl, r1, #7
 100d9f8:	e20c3007 	and	r3, ip, #7
 100d9fc:	e153000a 	cmp	r3, sl
 100da00:	1a0000f1 	bne	100ddcc <memcpy+0x48c>
 100da04:	eeb00a40 	vmov.f32	s0, s0
 100da08:	e1b0ae8c 	lsls	sl, ip, #29
 100da0c:	0a000008 	beq	100da34 <memcpy+0xf4>
 100da10:	e27aa000 	rsbs	sl, sl, #0
 100da14:	e0422eaa 	sub	r2, r2, sl, lsr #29
 100da18:	44913004 	ldrmi	r3, [r1], #4
 100da1c:	448c3004 	strmi	r3, [ip], #4
 100da20:	e1b0a10a 	lsls	sl, sl, #2
 100da24:	20d130b2 	ldrhcs	r3, [r1], #2
 100da28:	14d1a001 	ldrbne	sl, [r1], #1
 100da2c:	20cc30b2 	strhcs	r3, [ip], #2
 100da30:	14cca001 	strbne	sl, [ip], #1
 100da34:	e252a040 	subs	sl, r2, #64	; 0x40
 100da38:	ba000017 	blt	100da9c <memcpy+0x15c>
 100da3c:	e35a0c02 	cmp	sl, #512	; 0x200
 100da40:	aa000032 	bge	100db10 <memcpy+0x1d0>
 100da44:	ed910b00 	vldr	d0, [r1]
 100da48:	e25aa040 	subs	sl, sl, #64	; 0x40
 100da4c:	ed911b02 	vldr	d1, [r1, #8]
 100da50:	ed8c0b00 	vstr	d0, [ip]
 100da54:	ed910b04 	vldr	d0, [r1, #16]
 100da58:	ed8c1b02 	vstr	d1, [ip, #8]
 100da5c:	ed911b06 	vldr	d1, [r1, #24]
 100da60:	ed8c0b04 	vstr	d0, [ip, #16]
 100da64:	ed910b08 	vldr	d0, [r1, #32]
 100da68:	ed8c1b06 	vstr	d1, [ip, #24]
 100da6c:	ed911b0a 	vldr	d1, [r1, #40]	; 0x28
 100da70:	ed8c0b08 	vstr	d0, [ip, #32]
 100da74:	ed910b0c 	vldr	d0, [r1, #48]	; 0x30
 100da78:	ed8c1b0a 	vstr	d1, [ip, #40]	; 0x28
 100da7c:	ed911b0e 	vldr	d1, [r1, #56]	; 0x38
 100da80:	ed8c0b0c 	vstr	d0, [ip, #48]	; 0x30
 100da84:	e2811040 	add	r1, r1, #64	; 0x40
 100da88:	ed8c1b0e 	vstr	d1, [ip, #56]	; 0x38
 100da8c:	e28cc040 	add	ip, ip, #64	; 0x40
 100da90:	aaffffeb 	bge	100da44 <memcpy+0x104>
 100da94:	e31a003f 	tst	sl, #63	; 0x3f
 100da98:	0a00001a 	beq	100db08 <memcpy+0x1c8>
 100da9c:	e20a3038 	and	r3, sl, #56	; 0x38
 100daa0:	e08cc003 	add	ip, ip, r3
 100daa4:	e0811003 	add	r1, r1, r3
 100daa8:	e2633034 	rsb	r3, r3, #52	; 0x34
 100daac:	e08ff003 	add	pc, pc, r3
 100dab0:	ed110b0e 	vldr	d0, [r1, #-56]	; 0xffffffc8
 100dab4:	ed0c0b0e 	vstr	d0, [ip, #-56]	; 0xffffffc8
 100dab8:	ed110b0c 	vldr	d0, [r1, #-48]	; 0xffffffd0
 100dabc:	ed0c0b0c 	vstr	d0, [ip, #-48]	; 0xffffffd0
 100dac0:	ed110b0a 	vldr	d0, [r1, #-40]	; 0xffffffd8
 100dac4:	ed0c0b0a 	vstr	d0, [ip, #-40]	; 0xffffffd8
 100dac8:	ed110b08 	vldr	d0, [r1, #-32]	; 0xffffffe0
 100dacc:	ed0c0b08 	vstr	d0, [ip, #-32]	; 0xffffffe0
 100dad0:	ed110b06 	vldr	d0, [r1, #-24]	; 0xffffffe8
 100dad4:	ed0c0b06 	vstr	d0, [ip, #-24]	; 0xffffffe8
 100dad8:	ed110b04 	vldr	d0, [r1, #-16]
 100dadc:	ed0c0b04 	vstr	d0, [ip, #-16]
 100dae0:	ed110b02 	vldr	d0, [r1, #-8]
 100dae4:	ed0c0b02 	vstr	d0, [ip, #-8]
 100dae8:	e31a0004 	tst	sl, #4
 100daec:	14913004 	ldrne	r3, [r1], #4
 100daf0:	148c3004 	strne	r3, [ip], #4
 100daf4:	e1b0af8a 	lsls	sl, sl, #31
 100daf8:	20d130b2 	ldrhcs	r3, [r1], #2
 100dafc:	15d1a000 	ldrbne	sl, [r1]
 100db00:	20cc30b2 	strhcs	r3, [ip], #2
 100db04:	15cca000 	strbne	sl, [ip]
 100db08:	e49da020 	ldr	sl, [sp], #32
 100db0c:	e12fff1e 	bx	lr
 100db10:	ed913b00 	vldr	d3, [r1]
 100db14:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100db18:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100db1c:	ed916b30 	vldr	d6, [r1, #192]	; 0xc0
 100db20:	ed917b40 	vldr	d7, [r1, #256]	; 0x100
 100db24:	ed910b02 	vldr	d0, [r1, #8]
 100db28:	ed911b04 	vldr	d1, [r1, #16]
 100db2c:	ed912b06 	vldr	d2, [r1, #24]
 100db30:	e2811020 	add	r1, r1, #32
 100db34:	e25aad0a 	subs	sl, sl, #640	; 0x280
 100db38:	ba000055 	blt	100dc94 <memcpy+0x354>
 100db3c:	ed8c3b00 	vstr	d3, [ip]
 100db40:	ed913b00 	vldr	d3, [r1]
 100db44:	ed8c0b02 	vstr	d0, [ip, #8]
 100db48:	ed910b02 	vldr	d0, [r1, #8]
 100db4c:	ed8c1b04 	vstr	d1, [ip, #16]
 100db50:	ed911b04 	vldr	d1, [r1, #16]
 100db54:	ed8c2b06 	vstr	d2, [ip, #24]
 100db58:	ed912b06 	vldr	d2, [r1, #24]
 100db5c:	ed8c3b08 	vstr	d3, [ip, #32]
 100db60:	ed913b48 	vldr	d3, [r1, #288]	; 0x120
 100db64:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100db68:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100db6c:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100db70:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100db74:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100db78:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100db7c:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 100db80:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100db84:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100db88:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100db8c:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100db90:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100db94:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100db98:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100db9c:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 100dba0:	ed914b58 	vldr	d4, [r1, #352]	; 0x160
 100dba4:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100dba8:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100dbac:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100dbb0:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100dbb4:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100dbb8:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100dbbc:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 100dbc0:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100dbc4:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 100dbc8:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 100dbcc:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 100dbd0:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 100dbd4:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 100dbd8:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 100dbdc:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 100dbe0:	ed915b68 	vldr	d5, [r1, #416]	; 0x1a0
 100dbe4:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 100dbe8:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 100dbec:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 100dbf0:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 100dbf4:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 100dbf8:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 100dbfc:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 100dc00:	e28110c0 	add	r1, r1, #192	; 0xc0
 100dc04:	ed8c6b00 	vstr	d6, [ip]
 100dc08:	ed916b00 	vldr	d6, [r1]
 100dc0c:	ed8c0b02 	vstr	d0, [ip, #8]
 100dc10:	ed910b02 	vldr	d0, [r1, #8]
 100dc14:	ed8c1b04 	vstr	d1, [ip, #16]
 100dc18:	ed911b04 	vldr	d1, [r1, #16]
 100dc1c:	ed8c2b06 	vstr	d2, [ip, #24]
 100dc20:	ed912b06 	vldr	d2, [r1, #24]
 100dc24:	ed8c6b08 	vstr	d6, [ip, #32]
 100dc28:	ed916b48 	vldr	d6, [r1, #288]	; 0x120
 100dc2c:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100dc30:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100dc34:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100dc38:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100dc3c:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100dc40:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100dc44:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 100dc48:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 100dc4c:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100dc50:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100dc54:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100dc58:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100dc5c:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100dc60:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100dc64:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 100dc68:	ed917b58 	vldr	d7, [r1, #352]	; 0x160
 100dc6c:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100dc70:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100dc74:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100dc78:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100dc7c:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100dc80:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100dc84:	e28cc080 	add	ip, ip, #128	; 0x80
 100dc88:	e2811080 	add	r1, r1, #128	; 0x80
 100dc8c:	e25aad05 	subs	sl, sl, #320	; 0x140
 100dc90:	aaffffa9 	bge	100db3c <memcpy+0x1fc>
 100dc94:	ed8c3b00 	vstr	d3, [ip]
 100dc98:	ed913b00 	vldr	d3, [r1]
 100dc9c:	ed8c0b02 	vstr	d0, [ip, #8]
 100dca0:	ed910b02 	vldr	d0, [r1, #8]
 100dca4:	ed8c1b04 	vstr	d1, [ip, #16]
 100dca8:	ed911b04 	vldr	d1, [r1, #16]
 100dcac:	ed8c2b06 	vstr	d2, [ip, #24]
 100dcb0:	ed912b06 	vldr	d2, [r1, #24]
 100dcb4:	ed8c3b08 	vstr	d3, [ip, #32]
 100dcb8:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100dcbc:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100dcc0:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100dcc4:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100dcc8:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100dccc:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100dcd0:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 100dcd4:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100dcd8:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100dcdc:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100dce0:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100dce4:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100dce8:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100dcec:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100dcf0:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 100dcf4:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100dcf8:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100dcfc:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100dd00:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100dd04:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100dd08:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100dd0c:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 100dd10:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100dd14:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 100dd18:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 100dd1c:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 100dd20:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 100dd24:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 100dd28:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 100dd2c:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 100dd30:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 100dd34:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 100dd38:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 100dd3c:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 100dd40:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 100dd44:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 100dd48:	e28110c0 	add	r1, r1, #192	; 0xc0
 100dd4c:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 100dd50:	ed8c6b00 	vstr	d6, [ip]
 100dd54:	ed916b00 	vldr	d6, [r1]
 100dd58:	ed8c0b02 	vstr	d0, [ip, #8]
 100dd5c:	ed910b02 	vldr	d0, [r1, #8]
 100dd60:	ed8c1b04 	vstr	d1, [ip, #16]
 100dd64:	ed911b04 	vldr	d1, [r1, #16]
 100dd68:	ed8c2b06 	vstr	d2, [ip, #24]
 100dd6c:	ed912b06 	vldr	d2, [r1, #24]
 100dd70:	ed8c6b08 	vstr	d6, [ip, #32]
 100dd74:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100dd78:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100dd7c:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100dd80:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100dd84:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100dd88:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100dd8c:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 100dd90:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 100dd94:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100dd98:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100dd9c:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100dda0:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100dda4:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100dda8:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100ddac:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 100ddb0:	e2811060 	add	r1, r1, #96	; 0x60
 100ddb4:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100ddb8:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100ddbc:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100ddc0:	e28cc080 	add	ip, ip, #128	; 0x80
 100ddc4:	e28aad05 	add	sl, sl, #320	; 0x140
 100ddc8:	eaffff1d 	b	100da44 <memcpy+0x104>
 100ddcc:	f5d1f000 	pld	[r1]
 100ddd0:	f5d1f040 	pld	[r1, #64]	; 0x40
 100ddd4:	e1b0ae8c 	lsls	sl, ip, #29
 100ddd8:	f5d1f080 	pld	[r1, #128]	; 0x80
 100dddc:	0a000008 	beq	100de04 <memcpy+0x4c4>
 100dde0:	e27aa000 	rsbs	sl, sl, #0
 100dde4:	e0422eaa 	sub	r2, r2, sl, lsr #29
 100dde8:	44913004 	ldrmi	r3, [r1], #4
 100ddec:	448c3004 	strmi	r3, [ip], #4
 100ddf0:	e1b0a10a 	lsls	sl, sl, #2
 100ddf4:	14d13001 	ldrbne	r3, [r1], #1
 100ddf8:	20d1a0b2 	ldrhcs	sl, [r1], #2
 100ddfc:	14cc3001 	strbne	r3, [ip], #1
 100de00:	20cca0b2 	strhcs	sl, [ip], #2
 100de04:	f5d1f0c0 	pld	[r1, #192]	; 0xc0
 100de08:	e2522040 	subs	r2, r2, #64	; 0x40
 100de0c:	449da020 	ldrmi	sl, [sp], #32
 100de10:	4afffecd 	bmi	100d94c <memcpy+0xc>
 100de14:	f5d1f100 	pld	[r1, #256]	; 0x100
 100de18:	e2411004 	sub	r1, r1, #4
 100de1c:	e24cc008 	sub	ip, ip, #8
 100de20:	e252a040 	subs	sl, r2, #64	; 0x40
 100de24:	e5912004 	ldr	r2, [r1, #4]
 100de28:	e5913008 	ldr	r3, [r1, #8]
 100de2c:	e1cd40f8 	strd	r4, [sp, #8]
 100de30:	e591400c 	ldr	r4, [r1, #12]
 100de34:	e5915010 	ldr	r5, [r1, #16]
 100de38:	e1cd61f0 	strd	r6, [sp, #16]
 100de3c:	e5916014 	ldr	r6, [r1, #20]
 100de40:	e5917018 	ldr	r7, [r1, #24]
 100de44:	e1cd81f8 	strd	r8, [sp, #24]
 100de48:	e591801c 	ldr	r8, [r1, #28]
 100de4c:	e5b19020 	ldr	r9, [r1, #32]!
 100de50:	ea000018 	b	100deb8 <memcpy+0x578>
 100de54:	e1a00000 	nop			; (mov r0, r0)
 100de58:	e1a00000 	nop			; (mov r0, r0)
 100de5c:	e1a00000 	nop			; (mov r0, r0)
 100de60:	e1a00000 	nop			; (mov r0, r0)
 100de64:	e1a00000 	nop			; (mov r0, r0)
 100de68:	e1a00000 	nop			; (mov r0, r0)
 100de6c:	e1a00000 	nop			; (mov r0, r0)
 100de70:	e1a00000 	nop			; (mov r0, r0)
 100de74:	e1a00000 	nop			; (mov r0, r0)
 100de78:	e1a00000 	nop			; (mov r0, r0)
 100de7c:	e1a00000 	nop			; (mov r0, r0)
 100de80:	f5d1f124 	pld	[r1, #292]	; 0x124
 100de84:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 100de88:	e5912024 	ldr	r2, [r1, #36]	; 0x24
 100de8c:	e5913028 	ldr	r3, [r1, #40]	; 0x28
 100de90:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 100de94:	e591402c 	ldr	r4, [r1, #44]	; 0x2c
 100de98:	e5915030 	ldr	r5, [r1, #48]	; 0x30
 100de9c:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 100dea0:	e5916034 	ldr	r6, [r1, #52]	; 0x34
 100dea4:	e5917038 	ldr	r7, [r1, #56]	; 0x38
 100dea8:	e1ec84f0 	strd	r8, [ip, #64]!	; 0x40
 100deac:	e591803c 	ldr	r8, [r1, #60]	; 0x3c
 100deb0:	e5b19040 	ldr	r9, [r1, #64]!	; 0x40
 100deb4:	e25aa040 	subs	sl, sl, #64	; 0x40
 100deb8:	e1cc20f8 	strd	r2, [ip, #8]
 100debc:	e5912004 	ldr	r2, [r1, #4]
 100dec0:	e5913008 	ldr	r3, [r1, #8]
 100dec4:	e1cc41f0 	strd	r4, [ip, #16]
 100dec8:	e591400c 	ldr	r4, [r1, #12]
 100decc:	e5915010 	ldr	r5, [r1, #16]
 100ded0:	e1cc61f8 	strd	r6, [ip, #24]
 100ded4:	e5916014 	ldr	r6, [r1, #20]
 100ded8:	e5917018 	ldr	r7, [r1, #24]
 100dedc:	e1cc82f0 	strd	r8, [ip, #32]
 100dee0:	e591801c 	ldr	r8, [r1, #28]
 100dee4:	e5919020 	ldr	r9, [r1, #32]
 100dee8:	2affffe4 	bcs	100de80 <memcpy+0x540>
 100deec:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 100def0:	e2811024 	add	r1, r1, #36	; 0x24
 100def4:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 100def8:	e1cd40d8 	ldrd	r4, [sp, #8]
 100defc:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 100df00:	e1cd61d0 	ldrd	r6, [sp, #16]
 100df04:	e1cc84f0 	strd	r8, [ip, #64]	; 0x40
 100df08:	e1cd81d8 	ldrd	r8, [sp, #24]
 100df0c:	e28cc048 	add	ip, ip, #72	; 0x48
 100df10:	e21a203f 	ands	r2, sl, #63	; 0x3f
 100df14:	e49da020 	ldr	sl, [sp], #32
 100df18:	1afffe8b 	bne	100d94c <memcpy+0xc>
 100df1c:	e12fff1e 	bx	lr

0100df20 <memset>:
 100df20:	b4f0      	push	{r4, r5, r6, r7}
 100df22:	0786      	lsls	r6, r0, #30
 100df24:	d046      	beq.n	100dfb4 <memset+0x94>
 100df26:	1e54      	subs	r4, r2, #1
 100df28:	2a00      	cmp	r2, #0
 100df2a:	d03c      	beq.n	100dfa6 <memset+0x86>
 100df2c:	b2ca      	uxtb	r2, r1
 100df2e:	4603      	mov	r3, r0
 100df30:	e002      	b.n	100df38 <memset+0x18>
 100df32:	f114 34ff 	adds.w	r4, r4, #4294967295
 100df36:	d336      	bcc.n	100dfa6 <memset+0x86>
 100df38:	f803 2b01 	strb.w	r2, [r3], #1
 100df3c:	079d      	lsls	r5, r3, #30
 100df3e:	d1f8      	bne.n	100df32 <memset+0x12>
 100df40:	2c03      	cmp	r4, #3
 100df42:	d929      	bls.n	100df98 <memset+0x78>
 100df44:	b2cd      	uxtb	r5, r1
 100df46:	2c0f      	cmp	r4, #15
 100df48:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 100df4c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 100df50:	d933      	bls.n	100dfba <memset+0x9a>
 100df52:	f1a4 0610 	sub.w	r6, r4, #16
 100df56:	f103 0720 	add.w	r7, r3, #32
 100df5a:	f103 0210 	add.w	r2, r3, #16
 100df5e:	0936      	lsrs	r6, r6, #4
 100df60:	eb07 1706 	add.w	r7, r7, r6, lsl #4
 100df64:	e942 5504 	strd	r5, r5, [r2, #-16]
 100df68:	e942 5502 	strd	r5, r5, [r2, #-8]
 100df6c:	3210      	adds	r2, #16
 100df6e:	42ba      	cmp	r2, r7
 100df70:	d1f8      	bne.n	100df64 <memset+0x44>
 100df72:	1c72      	adds	r2, r6, #1
 100df74:	f014 0f0c 	tst.w	r4, #12
 100df78:	f004 060f 	and.w	r6, r4, #15
 100df7c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 100df80:	d013      	beq.n	100dfaa <memset+0x8a>
 100df82:	1f33      	subs	r3, r6, #4
 100df84:	f023 0303 	bic.w	r3, r3, #3
 100df88:	3304      	adds	r3, #4
 100df8a:	4413      	add	r3, r2
 100df8c:	f842 5b04 	str.w	r5, [r2], #4
 100df90:	4293      	cmp	r3, r2
 100df92:	d1fb      	bne.n	100df8c <memset+0x6c>
 100df94:	f006 0403 	and.w	r4, r6, #3
 100df98:	b12c      	cbz	r4, 100dfa6 <memset+0x86>
 100df9a:	b2c9      	uxtb	r1, r1
 100df9c:	441c      	add	r4, r3
 100df9e:	f803 1b01 	strb.w	r1, [r3], #1
 100dfa2:	429c      	cmp	r4, r3
 100dfa4:	d1fb      	bne.n	100df9e <memset+0x7e>
 100dfa6:	bcf0      	pop	{r4, r5, r6, r7}
 100dfa8:	4770      	bx	lr
 100dfaa:	4634      	mov	r4, r6
 100dfac:	4613      	mov	r3, r2
 100dfae:	2c00      	cmp	r4, #0
 100dfb0:	d1f3      	bne.n	100df9a <memset+0x7a>
 100dfb2:	e7f8      	b.n	100dfa6 <memset+0x86>
 100dfb4:	4614      	mov	r4, r2
 100dfb6:	4603      	mov	r3, r0
 100dfb8:	e7c2      	b.n	100df40 <memset+0x20>
 100dfba:	461a      	mov	r2, r3
 100dfbc:	4626      	mov	r6, r4
 100dfbe:	e7e0      	b.n	100df82 <memset+0x62>

0100dfc0 <__malloc_lock>:
 100dfc0:	4770      	bx	lr
 100dfc2:	bf00      	nop

0100dfc4 <__malloc_unlock>:
 100dfc4:	4770      	bx	lr
 100dfc6:	bf00      	nop

0100dfc8 <_sbrk_r>:
 100dfc8:	b538      	push	{r3, r4, r5, lr}
 100dfca:	f246 7490 	movw	r4, #26512	; 0x6790
 100dfce:	f2c0 1406 	movt	r4, #262	; 0x106
 100dfd2:	4605      	mov	r5, r0
 100dfd4:	4608      	mov	r0, r1
 100dfd6:	2300      	movs	r3, #0
 100dfd8:	6023      	str	r3, [r4, #0]
 100dfda:	f005 edd0 	blx	1013b7c <_sbrk>
 100dfde:	1c43      	adds	r3, r0, #1
 100dfe0:	d000      	beq.n	100dfe4 <_sbrk_r+0x1c>
 100dfe2:	bd38      	pop	{r3, r4, r5, pc}
 100dfe4:	6823      	ldr	r3, [r4, #0]
 100dfe6:	2b00      	cmp	r3, #0
 100dfe8:	d0fb      	beq.n	100dfe2 <_sbrk_r+0x1a>
 100dfea:	602b      	str	r3, [r5, #0]
 100dfec:	bd38      	pop	{r3, r4, r5, pc}
 100dfee:	bf00      	nop

0100dff0 <_snprintf_r>:
 100dff0:	b408      	push	{r3}
 100dff2:	b570      	push	{r4, r5, r6, lr}
 100dff4:	1e14      	subs	r4, r2, #0
 100dff6:	4605      	mov	r5, r0
 100dff8:	b09d      	sub	sp, #116	; 0x74
 100dffa:	bfbe      	ittt	lt
 100dffc:	228b      	movlt	r2, #139	; 0x8b
 100dffe:	f04f 30ff 	movlt.w	r0, #4294967295
 100e002:	602a      	strlt	r2, [r5, #0]
 100e004:	db17      	blt.n	100e036 <_snprintf_r+0x46>
 100e006:	f44f 7302 	mov.w	r3, #520	; 0x208
 100e00a:	9102      	str	r1, [sp, #8]
 100e00c:	9106      	str	r1, [sp, #24]
 100e00e:	f8ad 3014 	strh.w	r3, [sp, #20]
 100e012:	d115      	bne.n	100e040 <_snprintf_r+0x50>
 100e014:	ae22      	add	r6, sp, #136	; 0x88
 100e016:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100e018:	a902      	add	r1, sp, #8
 100e01a:	9404      	str	r4, [sp, #16]
 100e01c:	4633      	mov	r3, r6
 100e01e:	9407      	str	r4, [sp, #28]
 100e020:	9601      	str	r6, [sp, #4]
 100e022:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100e026:	f8ad 4016 	strh.w	r4, [sp, #22]
 100e02a:	f000 fd25 	bl	100ea78 <_svfprintf_r>
 100e02e:	1c43      	adds	r3, r0, #1
 100e030:	da01      	bge.n	100e036 <_snprintf_r+0x46>
 100e032:	238b      	movs	r3, #139	; 0x8b
 100e034:	602b      	str	r3, [r5, #0]
 100e036:	b01d      	add	sp, #116	; 0x74
 100e038:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100e03c:	b001      	add	sp, #4
 100e03e:	4770      	bx	lr
 100e040:	ab22      	add	r3, sp, #136	; 0x88
 100e042:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100e044:	a902      	add	r1, sp, #8
 100e046:	9301      	str	r3, [sp, #4]
 100e048:	3c01      	subs	r4, #1
 100e04a:	9404      	str	r4, [sp, #16]
 100e04c:	9407      	str	r4, [sp, #28]
 100e04e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100e052:	f8ad 4016 	strh.w	r4, [sp, #22]
 100e056:	f000 fd0f 	bl	100ea78 <_svfprintf_r>
 100e05a:	1c42      	adds	r2, r0, #1
 100e05c:	f04f 0200 	mov.w	r2, #0
 100e060:	bfbc      	itt	lt
 100e062:	238b      	movlt	r3, #139	; 0x8b
 100e064:	602b      	strlt	r3, [r5, #0]
 100e066:	9b02      	ldr	r3, [sp, #8]
 100e068:	701a      	strb	r2, [r3, #0]
 100e06a:	b01d      	add	sp, #116	; 0x74
 100e06c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100e070:	b001      	add	sp, #4
 100e072:	4770      	bx	lr

0100e074 <snprintf>:
 100e074:	b40c      	push	{r2, r3}
 100e076:	f246 5320 	movw	r3, #25888	; 0x6520
 100e07a:	f2c0 1305 	movt	r3, #261	; 0x105
 100e07e:	b570      	push	{r4, r5, r6, lr}
 100e080:	1e0c      	subs	r4, r1, #0
 100e082:	681d      	ldr	r5, [r3, #0]
 100e084:	b09c      	sub	sp, #112	; 0x70
 100e086:	bfbe      	ittt	lt
 100e088:	238b      	movlt	r3, #139	; 0x8b
 100e08a:	f04f 30ff 	movlt.w	r0, #4294967295
 100e08e:	602b      	strlt	r3, [r5, #0]
 100e090:	db18      	blt.n	100e0c4 <snprintf+0x50>
 100e092:	f44f 7302 	mov.w	r3, #520	; 0x208
 100e096:	9002      	str	r0, [sp, #8]
 100e098:	9006      	str	r0, [sp, #24]
 100e09a:	f8ad 3014 	strh.w	r3, [sp, #20]
 100e09e:	d116      	bne.n	100e0ce <snprintf+0x5a>
 100e0a0:	ae21      	add	r6, sp, #132	; 0x84
 100e0a2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100e0a4:	a902      	add	r1, sp, #8
 100e0a6:	4628      	mov	r0, r5
 100e0a8:	4633      	mov	r3, r6
 100e0aa:	9404      	str	r4, [sp, #16]
 100e0ac:	9407      	str	r4, [sp, #28]
 100e0ae:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100e0b2:	9601      	str	r6, [sp, #4]
 100e0b4:	f8ad 4016 	strh.w	r4, [sp, #22]
 100e0b8:	f000 fcde 	bl	100ea78 <_svfprintf_r>
 100e0bc:	1c43      	adds	r3, r0, #1
 100e0be:	da01      	bge.n	100e0c4 <snprintf+0x50>
 100e0c0:	238b      	movs	r3, #139	; 0x8b
 100e0c2:	602b      	str	r3, [r5, #0]
 100e0c4:	b01c      	add	sp, #112	; 0x70
 100e0c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100e0ca:	b002      	add	sp, #8
 100e0cc:	4770      	bx	lr
 100e0ce:	ab21      	add	r3, sp, #132	; 0x84
 100e0d0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100e0d2:	a902      	add	r1, sp, #8
 100e0d4:	4628      	mov	r0, r5
 100e0d6:	9301      	str	r3, [sp, #4]
 100e0d8:	3c01      	subs	r4, #1
 100e0da:	9404      	str	r4, [sp, #16]
 100e0dc:	9407      	str	r4, [sp, #28]
 100e0de:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100e0e2:	f8ad 4016 	strh.w	r4, [sp, #22]
 100e0e6:	f000 fcc7 	bl	100ea78 <_svfprintf_r>
 100e0ea:	1c42      	adds	r2, r0, #1
 100e0ec:	f04f 0200 	mov.w	r2, #0
 100e0f0:	bfbc      	itt	lt
 100e0f2:	238b      	movlt	r3, #139	; 0x8b
 100e0f4:	602b      	strlt	r3, [r5, #0]
 100e0f6:	9b02      	ldr	r3, [sp, #8]
 100e0f8:	701a      	strb	r2, [r3, #0]
 100e0fa:	b01c      	add	sp, #112	; 0x70
 100e0fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100e100:	b002      	add	sp, #8
 100e102:	4770      	bx	lr

0100e104 <strcasecmp>:
 100e104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100e106:	4607      	mov	r7, r0
 100e108:	460e      	mov	r6, r1
 100e10a:	f817 4b01 	ldrb.w	r4, [r7], #1
 100e10e:	f7fe fe49 	bl	100cda4 <__locale_ctype_ptr>
 100e112:	f816 5b01 	ldrb.w	r5, [r6], #1
 100e116:	4420      	add	r0, r4
 100e118:	7843      	ldrb	r3, [r0, #1]
 100e11a:	f003 0303 	and.w	r3, r3, #3
 100e11e:	2b01      	cmp	r3, #1
 100e120:	bf08      	it	eq
 100e122:	3420      	addeq	r4, #32
 100e124:	f7fe fe3e 	bl	100cda4 <__locale_ctype_ptr>
 100e128:	4428      	add	r0, r5
 100e12a:	7843      	ldrb	r3, [r0, #1]
 100e12c:	f003 0303 	and.w	r3, r3, #3
 100e130:	2b01      	cmp	r3, #1
 100e132:	d004      	beq.n	100e13e <strcasecmp+0x3a>
 100e134:	1b60      	subs	r0, r4, r5
 100e136:	d101      	bne.n	100e13c <strcasecmp+0x38>
 100e138:	2d00      	cmp	r5, #0
 100e13a:	d1e6      	bne.n	100e10a <strcasecmp+0x6>
 100e13c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100e13e:	f105 0020 	add.w	r0, r5, #32
 100e142:	1a20      	subs	r0, r4, r0
 100e144:	d0e1      	beq.n	100e10a <strcasecmp+0x6>
 100e146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0100e148 <strcat>:
 100e148:	0783      	lsls	r3, r0, #30
 100e14a:	b510      	push	{r4, lr}
 100e14c:	4604      	mov	r4, r0
 100e14e:	d111      	bne.n	100e174 <strcat+0x2c>
 100e150:	6822      	ldr	r2, [r4, #0]
 100e152:	4620      	mov	r0, r4
 100e154:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100e158:	ea23 0302 	bic.w	r3, r3, r2
 100e15c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100e160:	d108      	bne.n	100e174 <strcat+0x2c>
 100e162:	f850 2f04 	ldr.w	r2, [r0, #4]!
 100e166:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100e16a:	ea23 0302 	bic.w	r3, r3, r2
 100e16e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100e172:	d0f6      	beq.n	100e162 <strcat+0x1a>
 100e174:	7803      	ldrb	r3, [r0, #0]
 100e176:	b11b      	cbz	r3, 100e180 <strcat+0x38>
 100e178:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100e17c:	2b00      	cmp	r3, #0
 100e17e:	d1fb      	bne.n	100e178 <strcat+0x30>
 100e180:	f000 f9ec 	bl	100e55c <strcpy>
 100e184:	4620      	mov	r0, r4
 100e186:	bd10      	pop	{r4, pc}

0100e188 <strchr>:
 100e188:	b2c9      	uxtb	r1, r1
 100e18a:	f000 0303 	and.w	r3, r0, #3
 100e18e:	2900      	cmp	r1, #0
 100e190:	d042      	beq.n	100e218 <strchr+0x90>
 100e192:	b17b      	cbz	r3, 100e1b4 <strchr+0x2c>
 100e194:	7803      	ldrb	r3, [r0, #0]
 100e196:	2b00      	cmp	r3, #0
 100e198:	d066      	beq.n	100e268 <strchr+0xe0>
 100e19a:	4299      	cmp	r1, r3
 100e19c:	d061      	beq.n	100e262 <strchr+0xda>
 100e19e:	1c43      	adds	r3, r0, #1
 100e1a0:	e005      	b.n	100e1ae <strchr+0x26>
 100e1a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 100e1a6:	2a00      	cmp	r2, #0
 100e1a8:	d05c      	beq.n	100e264 <strchr+0xdc>
 100e1aa:	428a      	cmp	r2, r1
 100e1ac:	d059      	beq.n	100e262 <strchr+0xda>
 100e1ae:	079a      	lsls	r2, r3, #30
 100e1b0:	4618      	mov	r0, r3
 100e1b2:	d1f6      	bne.n	100e1a2 <strchr+0x1a>
 100e1b4:	b470      	push	{r4, r5, r6}
 100e1b6:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 100e1ba:	6804      	ldr	r4, [r0, #0]
 100e1bc:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 100e1c0:	ea86 0504 	eor.w	r5, r6, r4
 100e1c4:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 100e1c8:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 100e1cc:	ea23 0304 	bic.w	r3, r3, r4
 100e1d0:	ea22 0205 	bic.w	r2, r2, r5
 100e1d4:	4313      	orrs	r3, r2
 100e1d6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100e1da:	d10f      	bne.n	100e1fc <strchr+0x74>
 100e1dc:	f850 4f04 	ldr.w	r4, [r0, #4]!
 100e1e0:	ea84 0506 	eor.w	r5, r4, r6
 100e1e4:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 100e1e8:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 100e1ec:	ea23 0304 	bic.w	r3, r3, r4
 100e1f0:	ea22 0205 	bic.w	r2, r2, r5
 100e1f4:	4313      	orrs	r3, r2
 100e1f6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100e1fa:	d0ef      	beq.n	100e1dc <strchr+0x54>
 100e1fc:	7803      	ldrb	r3, [r0, #0]
 100e1fe:	b143      	cbz	r3, 100e212 <strchr+0x8a>
 100e200:	4299      	cmp	r1, r3
 100e202:	d102      	bne.n	100e20a <strchr+0x82>
 100e204:	e006      	b.n	100e214 <strchr+0x8c>
 100e206:	428b      	cmp	r3, r1
 100e208:	d004      	beq.n	100e214 <strchr+0x8c>
 100e20a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100e20e:	2b00      	cmp	r3, #0
 100e210:	d1f9      	bne.n	100e206 <strchr+0x7e>
 100e212:	4618      	mov	r0, r3
 100e214:	bc70      	pop	{r4, r5, r6}
 100e216:	4770      	bx	lr
 100e218:	b15b      	cbz	r3, 100e232 <strchr+0xaa>
 100e21a:	7803      	ldrb	r3, [r0, #0]
 100e21c:	b30b      	cbz	r3, 100e262 <strchr+0xda>
 100e21e:	1c43      	adds	r3, r0, #1
 100e220:	e001      	b.n	100e226 <strchr+0x9e>
 100e222:	7802      	ldrb	r2, [r0, #0]
 100e224:	b1ea      	cbz	r2, 100e262 <strchr+0xda>
 100e226:	f013 0f03 	tst.w	r3, #3
 100e22a:	4618      	mov	r0, r3
 100e22c:	f103 0301 	add.w	r3, r3, #1
 100e230:	d1f7      	bne.n	100e222 <strchr+0x9a>
 100e232:	6802      	ldr	r2, [r0, #0]
 100e234:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100e238:	ea23 0302 	bic.w	r3, r3, r2
 100e23c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100e240:	d108      	bne.n	100e254 <strchr+0xcc>
 100e242:	f850 2f04 	ldr.w	r2, [r0, #4]!
 100e246:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100e24a:	ea23 0302 	bic.w	r3, r3, r2
 100e24e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100e252:	d0f6      	beq.n	100e242 <strchr+0xba>
 100e254:	7803      	ldrb	r3, [r0, #0]
 100e256:	b123      	cbz	r3, 100e262 <strchr+0xda>
 100e258:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100e25c:	2b00      	cmp	r3, #0
 100e25e:	d1fb      	bne.n	100e258 <strchr+0xd0>
 100e260:	4770      	bx	lr
 100e262:	4770      	bx	lr
 100e264:	4610      	mov	r0, r2
 100e266:	4770      	bx	lr
 100e268:	4618      	mov	r0, r3
 100e26a:	4770      	bx	lr
	...
 100e280:	eba2 0003 	sub.w	r0, r2, r3
 100e284:	4770      	bx	lr
 100e286:	bf00      	nop

0100e288 <strcmp>:
 100e288:	7802      	ldrb	r2, [r0, #0]
 100e28a:	780b      	ldrb	r3, [r1, #0]
 100e28c:	2a01      	cmp	r2, #1
 100e28e:	bf28      	it	cs
 100e290:	429a      	cmpcs	r2, r3
 100e292:	d1f5      	bne.n	100e280 <strchr+0xf8>
 100e294:	e96d 4504 	strd	r4, r5, [sp, #-16]!
 100e298:	ea40 0401 	orr.w	r4, r0, r1
 100e29c:	e9cd 6702 	strd	r6, r7, [sp, #8]
 100e2a0:	f06f 0c00 	mvn.w	ip, #0
 100e2a4:	ea4f 7244 	mov.w	r2, r4, lsl #29
 100e2a8:	b312      	cbz	r2, 100e2f0 <strcmp+0x68>
 100e2aa:	ea80 0401 	eor.w	r4, r0, r1
 100e2ae:	f014 0f07 	tst.w	r4, #7
 100e2b2:	d16a      	bne.n	100e38a <strcmp+0x102>
 100e2b4:	f000 0407 	and.w	r4, r0, #7
 100e2b8:	f020 0007 	bic.w	r0, r0, #7
 100e2bc:	f004 0503 	and.w	r5, r4, #3
 100e2c0:	f021 0107 	bic.w	r1, r1, #7
 100e2c4:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 100e2c8:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 100e2cc:	f014 0f04 	tst.w	r4, #4
 100e2d0:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 100e2d4:	fa0c f405 	lsl.w	r4, ip, r5
 100e2d8:	ea62 0204 	orn	r2, r2, r4
 100e2dc:	ea66 0604 	orn	r6, r6, r4
 100e2e0:	d00a      	beq.n	100e2f8 <strcmp+0x70>
 100e2e2:	ea63 0304 	orn	r3, r3, r4
 100e2e6:	4662      	mov	r2, ip
 100e2e8:	ea67 0704 	orn	r7, r7, r4
 100e2ec:	4666      	mov	r6, ip
 100e2ee:	e003      	b.n	100e2f8 <strcmp+0x70>
 100e2f0:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 100e2f4:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 100e2f8:	fa82 f54c 	uadd8	r5, r2, ip
 100e2fc:	ea82 0406 	eor.w	r4, r2, r6
 100e300:	faa4 f48c 	sel	r4, r4, ip
 100e304:	bb6c      	cbnz	r4, 100e362 <strcmp+0xda>
 100e306:	fa83 f54c 	uadd8	r5, r3, ip
 100e30a:	ea83 0507 	eor.w	r5, r3, r7
 100e30e:	faa5 f58c 	sel	r5, r5, ip
 100e312:	b995      	cbnz	r5, 100e33a <strcmp+0xb2>
 100e314:	e950 2302 	ldrd	r2, r3, [r0, #-8]
 100e318:	e951 6702 	ldrd	r6, r7, [r1, #-8]
 100e31c:	fa82 f54c 	uadd8	r5, r2, ip
 100e320:	ea82 0406 	eor.w	r4, r2, r6
 100e324:	faa4 f48c 	sel	r4, r4, ip
 100e328:	fa83 f54c 	uadd8	r5, r3, ip
 100e32c:	ea83 0507 	eor.w	r5, r3, r7
 100e330:	faa5 f58c 	sel	r5, r5, ip
 100e334:	4325      	orrs	r5, r4
 100e336:	d0db      	beq.n	100e2f0 <strcmp+0x68>
 100e338:	b99c      	cbnz	r4, 100e362 <strcmp+0xda>
 100e33a:	ba2d      	rev	r5, r5
 100e33c:	fab5 f485 	clz	r4, r5
 100e340:	f024 0407 	bic.w	r4, r4, #7
 100e344:	fa27 f104 	lsr.w	r1, r7, r4
 100e348:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 100e34c:	fa23 f304 	lsr.w	r3, r3, r4
 100e350:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 100e354:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100e358:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100e35c:	eba0 0001 	sub.w	r0, r0, r1
 100e360:	4770      	bx	lr
 100e362:	ba24      	rev	r4, r4
 100e364:	fab4 f484 	clz	r4, r4
 100e368:	f024 0407 	bic.w	r4, r4, #7
 100e36c:	fa26 f104 	lsr.w	r1, r6, r4
 100e370:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 100e374:	fa22 f204 	lsr.w	r2, r2, r4
 100e378:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 100e37c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100e380:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100e384:	eba0 0001 	sub.w	r0, r0, r1
 100e388:	4770      	bx	lr
 100e38a:	f014 0f03 	tst.w	r4, #3
 100e38e:	d13c      	bne.n	100e40a <strcmp+0x182>
 100e390:	f010 0403 	ands.w	r4, r0, #3
 100e394:	d128      	bne.n	100e3e8 <strcmp+0x160>
 100e396:	f850 2b08 	ldr.w	r2, [r0], #8
 100e39a:	f851 3b08 	ldr.w	r3, [r1], #8
 100e39e:	fa82 f54c 	uadd8	r5, r2, ip
 100e3a2:	ea82 0503 	eor.w	r5, r2, r3
 100e3a6:	faa5 f58c 	sel	r5, r5, ip
 100e3aa:	b95d      	cbnz	r5, 100e3c4 <strcmp+0x13c>
 100e3ac:	f850 2c04 	ldr.w	r2, [r0, #-4]
 100e3b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 100e3b4:	fa82 f54c 	uadd8	r5, r2, ip
 100e3b8:	ea82 0503 	eor.w	r5, r2, r3
 100e3bc:	faa5 f58c 	sel	r5, r5, ip
 100e3c0:	2d00      	cmp	r5, #0
 100e3c2:	d0e8      	beq.n	100e396 <strcmp+0x10e>
 100e3c4:	ba2d      	rev	r5, r5
 100e3c6:	fab5 f485 	clz	r4, r5
 100e3ca:	f024 0407 	bic.w	r4, r4, #7
 100e3ce:	fa23 f104 	lsr.w	r1, r3, r4
 100e3d2:	fa22 f204 	lsr.w	r2, r2, r4
 100e3d6:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 100e3da:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100e3de:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100e3e2:	eba0 0001 	sub.w	r0, r0, r1
 100e3e6:	4770      	bx	lr
 100e3e8:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 100e3ec:	f020 0003 	bic.w	r0, r0, #3
 100e3f0:	f850 2b08 	ldr.w	r2, [r0], #8
 100e3f4:	f021 0103 	bic.w	r1, r1, #3
 100e3f8:	f851 3b08 	ldr.w	r3, [r1], #8
 100e3fc:	fa0c f404 	lsl.w	r4, ip, r4
 100e400:	ea62 0204 	orn	r2, r2, r4
 100e404:	ea63 0304 	orn	r3, r3, r4
 100e408:	e7c9      	b.n	100e39e <strcmp+0x116>
 100e40a:	f010 0403 	ands.w	r4, r0, #3
 100e40e:	d01a      	beq.n	100e446 <strcmp+0x1be>
 100e410:	eba1 0104 	sub.w	r1, r1, r4
 100e414:	f020 0003 	bic.w	r0, r0, #3
 100e418:	07e4      	lsls	r4, r4, #31
 100e41a:	f850 2b04 	ldr.w	r2, [r0], #4
 100e41e:	d006      	beq.n	100e42e <strcmp+0x1a6>
 100e420:	d20f      	bcs.n	100e442 <strcmp+0x1ba>
 100e422:	788b      	ldrb	r3, [r1, #2]
 100e424:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
 100e428:	1ae4      	subs	r4, r4, r3
 100e42a:	d106      	bne.n	100e43a <strcmp+0x1b2>
 100e42c:	b12b      	cbz	r3, 100e43a <strcmp+0x1b2>
 100e42e:	78cb      	ldrb	r3, [r1, #3]
 100e430:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
 100e434:	1ae4      	subs	r4, r4, r3
 100e436:	d100      	bne.n	100e43a <strcmp+0x1b2>
 100e438:	b91b      	cbnz	r3, 100e442 <strcmp+0x1ba>
 100e43a:	4620      	mov	r0, r4
 100e43c:	f85d 4b10 	ldr.w	r4, [sp], #16
 100e440:	4770      	bx	lr
 100e442:	f101 0104 	add.w	r1, r1, #4
 100e446:	f850 2b04 	ldr.w	r2, [r0], #4
 100e44a:	07cc      	lsls	r4, r1, #31
 100e44c:	f021 0103 	bic.w	r1, r1, #3
 100e450:	f851 3b04 	ldr.w	r3, [r1], #4
 100e454:	d848      	bhi.n	100e4e8 <strcmp+0x260>
 100e456:	d224      	bcs.n	100e4a2 <strcmp+0x21a>
 100e458:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 100e45c:	fa82 f54c 	uadd8	r5, r2, ip
 100e460:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
 100e464:	faa5 f58c 	sel	r5, r5, ip
 100e468:	d10a      	bne.n	100e480 <strcmp+0x1f8>
 100e46a:	b965      	cbnz	r5, 100e486 <strcmp+0x1fe>
 100e46c:	f851 3b04 	ldr.w	r3, [r1], #4
 100e470:	ea84 0402 	eor.w	r4, r4, r2
 100e474:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
 100e478:	d10e      	bne.n	100e498 <strcmp+0x210>
 100e47a:	f850 2b04 	ldr.w	r2, [r0], #4
 100e47e:	e7eb      	b.n	100e458 <strcmp+0x1d0>
 100e480:	ea4f 2313 	mov.w	r3, r3, lsr #8
 100e484:	e055      	b.n	100e532 <strcmp+0x2aa>
 100e486:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 100e48a:	d14d      	bne.n	100e528 <strcmp+0x2a0>
 100e48c:	7808      	ldrb	r0, [r1, #0]
 100e48e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100e492:	f1c0 0000 	rsb	r0, r0, #0
 100e496:	4770      	bx	lr
 100e498:	ea4f 6212 	mov.w	r2, r2, lsr #24
 100e49c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 100e4a0:	e047      	b.n	100e532 <strcmp+0x2aa>
 100e4a2:	ea02 441c 	and.w	r4, r2, ip, lsr #16
 100e4a6:	fa82 f54c 	uadd8	r5, r2, ip
 100e4aa:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
 100e4ae:	faa5 f58c 	sel	r5, r5, ip
 100e4b2:	d10a      	bne.n	100e4ca <strcmp+0x242>
 100e4b4:	b965      	cbnz	r5, 100e4d0 <strcmp+0x248>
 100e4b6:	f851 3b04 	ldr.w	r3, [r1], #4
 100e4ba:	ea84 0402 	eor.w	r4, r4, r2
 100e4be:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
 100e4c2:	d10c      	bne.n	100e4de <strcmp+0x256>
 100e4c4:	f850 2b04 	ldr.w	r2, [r0], #4
 100e4c8:	e7eb      	b.n	100e4a2 <strcmp+0x21a>
 100e4ca:	ea4f 4313 	mov.w	r3, r3, lsr #16
 100e4ce:	e030      	b.n	100e532 <strcmp+0x2aa>
 100e4d0:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
 100e4d4:	d128      	bne.n	100e528 <strcmp+0x2a0>
 100e4d6:	880b      	ldrh	r3, [r1, #0]
 100e4d8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100e4dc:	e029      	b.n	100e532 <strcmp+0x2aa>
 100e4de:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100e4e2:	ea03 431c 	and.w	r3, r3, ip, lsr #16
 100e4e6:	e024      	b.n	100e532 <strcmp+0x2aa>
 100e4e8:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 100e4ec:	fa82 f54c 	uadd8	r5, r2, ip
 100e4f0:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
 100e4f4:	faa5 f58c 	sel	r5, r5, ip
 100e4f8:	d10a      	bne.n	100e510 <strcmp+0x288>
 100e4fa:	b965      	cbnz	r5, 100e516 <strcmp+0x28e>
 100e4fc:	f851 3b04 	ldr.w	r3, [r1], #4
 100e500:	ea84 0402 	eor.w	r4, r4, r2
 100e504:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
 100e508:	d109      	bne.n	100e51e <strcmp+0x296>
 100e50a:	f850 2b04 	ldr.w	r2, [r0], #4
 100e50e:	e7eb      	b.n	100e4e8 <strcmp+0x260>
 100e510:	ea4f 6313 	mov.w	r3, r3, lsr #24
 100e514:	e00d      	b.n	100e532 <strcmp+0x2aa>
 100e516:	f015 0fff 	tst.w	r5, #255	; 0xff
 100e51a:	d105      	bne.n	100e528 <strcmp+0x2a0>
 100e51c:	680b      	ldr	r3, [r1, #0]
 100e51e:	ea4f 2212 	mov.w	r2, r2, lsr #8
 100e522:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 100e526:	e004      	b.n	100e532 <strcmp+0x2aa>
 100e528:	f04f 0000 	mov.w	r0, #0
 100e52c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100e530:	4770      	bx	lr
 100e532:	ba12      	rev	r2, r2
 100e534:	ba1b      	rev	r3, r3
 100e536:	fa82 f44c 	uadd8	r4, r2, ip
 100e53a:	ea82 0403 	eor.w	r4, r2, r3
 100e53e:	faa4 f58c 	sel	r5, r4, ip
 100e542:	fab5 f485 	clz	r4, r5
 100e546:	fa02 f204 	lsl.w	r2, r2, r4
 100e54a:	fa03 f304 	lsl.w	r3, r3, r4
 100e54e:	ea4f 6012 	mov.w	r0, r2, lsr #24
 100e552:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100e556:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
 100e55a:	4770      	bx	lr

0100e55c <strcpy>:
 100e55c:	f891 f000 	pld	[r1]
 100e560:	ea80 0201 	eor.w	r2, r0, r1
 100e564:	4684      	mov	ip, r0
 100e566:	f012 0f03 	tst.w	r2, #3
 100e56a:	d151      	bne.n	100e610 <strcpy+0xb4>
 100e56c:	f011 0f03 	tst.w	r1, #3
 100e570:	d134      	bne.n	100e5dc <strcpy+0x80>
 100e572:	f84d 4d04 	str.w	r4, [sp, #-4]!
 100e576:	f011 0f04 	tst.w	r1, #4
 100e57a:	f851 3b04 	ldr.w	r3, [r1], #4
 100e57e:	d00b      	beq.n	100e598 <strcpy+0x3c>
 100e580:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 100e584:	439a      	bics	r2, r3
 100e586:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100e58a:	bf04      	itt	eq
 100e58c:	f84c 3b04 	streq.w	r3, [ip], #4
 100e590:	f851 3b04 	ldreq.w	r3, [r1], #4
 100e594:	d118      	bne.n	100e5c8 <strcpy+0x6c>
 100e596:	bf00      	nop
 100e598:	f891 f008 	pld	[r1, #8]
 100e59c:	f851 4b04 	ldr.w	r4, [r1], #4
 100e5a0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 100e5a4:	439a      	bics	r2, r3
 100e5a6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100e5aa:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 100e5ae:	d10b      	bne.n	100e5c8 <strcpy+0x6c>
 100e5b0:	f84c 3b04 	str.w	r3, [ip], #4
 100e5b4:	43a2      	bics	r2, r4
 100e5b6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100e5ba:	bf04      	itt	eq
 100e5bc:	f851 3b04 	ldreq.w	r3, [r1], #4
 100e5c0:	f84c 4b04 	streq.w	r4, [ip], #4
 100e5c4:	d0e8      	beq.n	100e598 <strcpy+0x3c>
 100e5c6:	4623      	mov	r3, r4
 100e5c8:	f80c 3b01 	strb.w	r3, [ip], #1
 100e5cc:	f013 0fff 	tst.w	r3, #255	; 0xff
 100e5d0:	ea4f 2333 	mov.w	r3, r3, ror #8
 100e5d4:	d1f8      	bne.n	100e5c8 <strcpy+0x6c>
 100e5d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 100e5da:	4770      	bx	lr
 100e5dc:	f011 0f01 	tst.w	r1, #1
 100e5e0:	d006      	beq.n	100e5f0 <strcpy+0x94>
 100e5e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 100e5e6:	f80c 2b01 	strb.w	r2, [ip], #1
 100e5ea:	2a00      	cmp	r2, #0
 100e5ec:	bf08      	it	eq
 100e5ee:	4770      	bxeq	lr
 100e5f0:	f011 0f02 	tst.w	r1, #2
 100e5f4:	d0bd      	beq.n	100e572 <strcpy+0x16>
 100e5f6:	f831 2b02 	ldrh.w	r2, [r1], #2
 100e5fa:	f012 0fff 	tst.w	r2, #255	; 0xff
 100e5fe:	bf16      	itet	ne
 100e600:	f82c 2b02 	strhne.w	r2, [ip], #2
 100e604:	f88c 2000 	strbeq.w	r2, [ip]
 100e608:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 100e60c:	d1b1      	bne.n	100e572 <strcpy+0x16>
 100e60e:	4770      	bx	lr
 100e610:	f811 2b01 	ldrb.w	r2, [r1], #1
 100e614:	f80c 2b01 	strb.w	r2, [ip], #1
 100e618:	2a00      	cmp	r2, #0
 100e61a:	d1f9      	bne.n	100e610 <strcpy+0xb4>
 100e61c:	4770      	bx	lr
 100e61e:	bf00      	nop

0100e620 <strlcpy>:
 100e620:	b19a      	cbz	r2, 100e64a <strlcpy+0x2a>
 100e622:	2a01      	cmp	r2, #1
 100e624:	d019      	beq.n	100e65a <strlcpy+0x3a>
 100e626:	b470      	push	{r4, r5, r6}
 100e628:	460b      	mov	r3, r1
 100e62a:	4605      	mov	r5, r0
 100e62c:	e001      	b.n	100e632 <strlcpy+0x12>
 100e62e:	42e0      	cmn	r0, r4
 100e630:	d017      	beq.n	100e662 <strlcpy+0x42>
 100e632:	f813 6b01 	ldrb.w	r6, [r3], #1
 100e636:	f805 6b01 	strb.w	r6, [r5], #1
 100e63a:	43ec      	mvns	r4, r5
 100e63c:	4414      	add	r4, r2
 100e63e:	2e00      	cmp	r6, #0
 100e640:	d1f5      	bne.n	100e62e <strlcpy+0xe>
 100e642:	1a58      	subs	r0, r3, r1
 100e644:	3801      	subs	r0, #1
 100e646:	bc70      	pop	{r4, r5, r6}
 100e648:	4770      	bx	lr
 100e64a:	460b      	mov	r3, r1
 100e64c:	f813 2b01 	ldrb.w	r2, [r3], #1
 100e650:	2a00      	cmp	r2, #0
 100e652:	d1fb      	bne.n	100e64c <strlcpy+0x2c>
 100e654:	1a58      	subs	r0, r3, r1
 100e656:	3801      	subs	r0, #1
 100e658:	4770      	bx	lr
 100e65a:	2200      	movs	r2, #0
 100e65c:	460b      	mov	r3, r1
 100e65e:	7002      	strb	r2, [r0, #0]
 100e660:	e7f4      	b.n	100e64c <strlcpy+0x2c>
 100e662:	2200      	movs	r2, #0
 100e664:	702a      	strb	r2, [r5, #0]
 100e666:	f813 2b01 	ldrb.w	r2, [r3], #1
 100e66a:	2a00      	cmp	r2, #0
 100e66c:	d1fb      	bne.n	100e666 <strlcpy+0x46>
 100e66e:	1a58      	subs	r0, r3, r1
 100e670:	3801      	subs	r0, #1
 100e672:	bc70      	pop	{r4, r5, r6}
 100e674:	4770      	bx	lr
 100e676:	bf00      	nop
	...

0100e680 <strlen>:
 100e680:	f890 f000 	pld	[r0]
 100e684:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 100e688:	f020 0107 	bic.w	r1, r0, #7
 100e68c:	f06f 0c00 	mvn.w	ip, #0
 100e690:	f010 0407 	ands.w	r4, r0, #7
 100e694:	f891 f020 	pld	[r1, #32]
 100e698:	f040 8049 	bne.w	100e72e <strlen+0xae>
 100e69c:	f04f 0400 	mov.w	r4, #0
 100e6a0:	f06f 0007 	mvn.w	r0, #7
 100e6a4:	e9d1 2300 	ldrd	r2, r3, [r1]
 100e6a8:	f891 f040 	pld	[r1, #64]	; 0x40
 100e6ac:	f100 0008 	add.w	r0, r0, #8
 100e6b0:	fa82 f24c 	uadd8	r2, r2, ip
 100e6b4:	faa4 f28c 	sel	r2, r4, ip
 100e6b8:	fa83 f34c 	uadd8	r3, r3, ip
 100e6bc:	faa2 f38c 	sel	r3, r2, ip
 100e6c0:	bb4b      	cbnz	r3, 100e716 <strlen+0x96>
 100e6c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 100e6c6:	fa82 f24c 	uadd8	r2, r2, ip
 100e6ca:	f100 0008 	add.w	r0, r0, #8
 100e6ce:	faa4 f28c 	sel	r2, r4, ip
 100e6d2:	fa83 f34c 	uadd8	r3, r3, ip
 100e6d6:	faa2 f38c 	sel	r3, r2, ip
 100e6da:	b9e3      	cbnz	r3, 100e716 <strlen+0x96>
 100e6dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 100e6e0:	fa82 f24c 	uadd8	r2, r2, ip
 100e6e4:	f100 0008 	add.w	r0, r0, #8
 100e6e8:	faa4 f28c 	sel	r2, r4, ip
 100e6ec:	fa83 f34c 	uadd8	r3, r3, ip
 100e6f0:	faa2 f38c 	sel	r3, r2, ip
 100e6f4:	b97b      	cbnz	r3, 100e716 <strlen+0x96>
 100e6f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 100e6fa:	f101 0120 	add.w	r1, r1, #32
 100e6fe:	fa82 f24c 	uadd8	r2, r2, ip
 100e702:	f100 0008 	add.w	r0, r0, #8
 100e706:	faa4 f28c 	sel	r2, r4, ip
 100e70a:	fa83 f34c 	uadd8	r3, r3, ip
 100e70e:	faa2 f38c 	sel	r3, r2, ip
 100e712:	2b00      	cmp	r3, #0
 100e714:	d0c6      	beq.n	100e6a4 <strlen+0x24>
 100e716:	2a00      	cmp	r2, #0
 100e718:	bf04      	itt	eq
 100e71a:	3004      	addeq	r0, #4
 100e71c:	461a      	moveq	r2, r3
 100e71e:	ba12      	rev	r2, r2
 100e720:	fab2 f282 	clz	r2, r2
 100e724:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 100e728:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 100e72c:	4770      	bx	lr
 100e72e:	e9d1 2300 	ldrd	r2, r3, [r1]
 100e732:	f004 0503 	and.w	r5, r4, #3
 100e736:	f1c4 0000 	rsb	r0, r4, #0
 100e73a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 100e73e:	f014 0f04 	tst.w	r4, #4
 100e742:	f891 f040 	pld	[r1, #64]	; 0x40
 100e746:	fa0c f505 	lsl.w	r5, ip, r5
 100e74a:	ea62 0205 	orn	r2, r2, r5
 100e74e:	bf1c      	itt	ne
 100e750:	ea63 0305 	ornne	r3, r3, r5
 100e754:	4662      	movne	r2, ip
 100e756:	f04f 0400 	mov.w	r4, #0
 100e75a:	e7a9      	b.n	100e6b0 <strlen+0x30>

0100e75c <strncasecmp>:
 100e75c:	b34a      	cbz	r2, 100e7b2 <strncasecmp+0x56>
 100e75e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 100e762:	4606      	mov	r6, r0
 100e764:	460f      	mov	r7, r1
 100e766:	eb00 0802 	add.w	r8, r0, r2
 100e76a:	e004      	b.n	100e776 <strncasecmp+0x1a>
 100e76c:	1b60      	subs	r0, r4, r5
 100e76e:	d11b      	bne.n	100e7a8 <strncasecmp+0x4c>
 100e770:	b1e5      	cbz	r5, 100e7ac <strncasecmp+0x50>
 100e772:	45b0      	cmp	r8, r6
 100e774:	d01a      	beq.n	100e7ac <strncasecmp+0x50>
 100e776:	f816 4b01 	ldrb.w	r4, [r6], #1
 100e77a:	f7fe fb13 	bl	100cda4 <__locale_ctype_ptr>
 100e77e:	f817 5b01 	ldrb.w	r5, [r7], #1
 100e782:	4420      	add	r0, r4
 100e784:	7843      	ldrb	r3, [r0, #1]
 100e786:	f003 0303 	and.w	r3, r3, #3
 100e78a:	2b01      	cmp	r3, #1
 100e78c:	bf08      	it	eq
 100e78e:	3420      	addeq	r4, #32
 100e790:	f7fe fb08 	bl	100cda4 <__locale_ctype_ptr>
 100e794:	4428      	add	r0, r5
 100e796:	7843      	ldrb	r3, [r0, #1]
 100e798:	f003 0303 	and.w	r3, r3, #3
 100e79c:	2b01      	cmp	r3, #1
 100e79e:	d1e5      	bne.n	100e76c <strncasecmp+0x10>
 100e7a0:	f105 0020 	add.w	r0, r5, #32
 100e7a4:	1a20      	subs	r0, r4, r0
 100e7a6:	d0e4      	beq.n	100e772 <strncasecmp+0x16>
 100e7a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100e7ac:	2000      	movs	r0, #0
 100e7ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100e7b2:	2000      	movs	r0, #0
 100e7b4:	4770      	bx	lr
 100e7b6:	bf00      	nop

0100e7b8 <strncmp>:
 100e7b8:	2a00      	cmp	r2, #0
 100e7ba:	d049      	beq.n	100e850 <strncmp+0x98>
 100e7bc:	ea40 0301 	orr.w	r3, r0, r1
 100e7c0:	f013 0303 	ands.w	r3, r3, #3
 100e7c4:	b4f0      	push	{r4, r5, r6, r7}
 100e7c6:	d125      	bne.n	100e814 <strncmp+0x5c>
 100e7c8:	2a03      	cmp	r2, #3
 100e7ca:	d923      	bls.n	100e814 <strncmp+0x5c>
 100e7cc:	6804      	ldr	r4, [r0, #0]
 100e7ce:	680d      	ldr	r5, [r1, #0]
 100e7d0:	42ac      	cmp	r4, r5
 100e7d2:	d11f      	bne.n	100e814 <strncmp+0x5c>
 100e7d4:	3a04      	subs	r2, #4
 100e7d6:	d038      	beq.n	100e84a <strncmp+0x92>
 100e7d8:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 100e7dc:	ea25 0404 	bic.w	r4, r5, r4
 100e7e0:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100e7e4:	d131      	bne.n	100e84a <strncmp+0x92>
 100e7e6:	1d07      	adds	r7, r0, #4
 100e7e8:	1d0d      	adds	r5, r1, #4
 100e7ea:	e00d      	b.n	100e808 <strncmp+0x50>
 100e7ec:	f857 3b04 	ldr.w	r3, [r7], #4
 100e7f0:	680e      	ldr	r6, [r1, #0]
 100e7f2:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
 100e7f6:	42b3      	cmp	r3, r6
 100e7f8:	ea24 0403 	bic.w	r4, r4, r3
 100e7fc:	d10a      	bne.n	100e814 <strncmp+0x5c>
 100e7fe:	3a04      	subs	r2, #4
 100e800:	d023      	beq.n	100e84a <strncmp+0x92>
 100e802:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100e806:	d120      	bne.n	100e84a <strncmp+0x92>
 100e808:	2a03      	cmp	r2, #3
 100e80a:	4629      	mov	r1, r5
 100e80c:	4638      	mov	r0, r7
 100e80e:	f105 0504 	add.w	r5, r5, #4
 100e812:	d8eb      	bhi.n	100e7ec <strncmp+0x34>
 100e814:	7804      	ldrb	r4, [r0, #0]
 100e816:	780e      	ldrb	r6, [r1, #0]
 100e818:	42a6      	cmp	r6, r4
 100e81a:	d11b      	bne.n	100e854 <strncmp+0x9c>
 100e81c:	2a01      	cmp	r2, #1
 100e81e:	bf18      	it	ne
 100e820:	2e00      	cmpne	r6, #0
 100e822:	d012      	beq.n	100e84a <strncmp+0x92>
 100e824:	4605      	mov	r5, r0
 100e826:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 100e82a:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 100e82e:	42b4      	cmp	r4, r6
 100e830:	ea6f 0305 	mvn.w	r3, r5
 100e834:	4413      	add	r3, r2
 100e836:	d10d      	bne.n	100e854 <strncmp+0x9c>
 100e838:	42d8      	cmn	r0, r3
 100e83a:	bf0c      	ite	eq
 100e83c:	2301      	moveq	r3, #1
 100e83e:	2300      	movne	r3, #0
 100e840:	2c00      	cmp	r4, #0
 100e842:	bf08      	it	eq
 100e844:	2301      	moveq	r3, #1
 100e846:	2b00      	cmp	r3, #0
 100e848:	d0ed      	beq.n	100e826 <strncmp+0x6e>
 100e84a:	2000      	movs	r0, #0
 100e84c:	bcf0      	pop	{r4, r5, r6, r7}
 100e84e:	4770      	bx	lr
 100e850:	4610      	mov	r0, r2
 100e852:	4770      	bx	lr
 100e854:	1ba0      	subs	r0, r4, r6
 100e856:	bcf0      	pop	{r4, r5, r6, r7}
 100e858:	4770      	bx	lr
 100e85a:	bf00      	nop

0100e85c <strncpy>:
 100e85c:	2a03      	cmp	r2, #3
 100e85e:	ea40 0301 	orr.w	r3, r0, r1
 100e862:	b470      	push	{r4, r5, r6}
 100e864:	f3c3 0401 	ubfx	r4, r3, #0, #2
 100e868:	bf94      	ite	ls
 100e86a:	2500      	movls	r5, #0
 100e86c:	2501      	movhi	r5, #1
 100e86e:	2c00      	cmp	r4, #0
 100e870:	4606      	mov	r6, r0
 100e872:	bf18      	it	ne
 100e874:	2500      	movne	r5, #0
 100e876:	b9a5      	cbnz	r5, 100e8a2 <strncpy+0x46>
 100e878:	b18a      	cbz	r2, 100e89e <strncpy+0x42>
 100e87a:	780c      	ldrb	r4, [r1, #0]
 100e87c:	4633      	mov	r3, r6
 100e87e:	1e55      	subs	r5, r2, #1
 100e880:	f803 4b01 	strb.w	r4, [r3], #1
 100e884:	b1fc      	cbz	r4, 100e8c6 <strncpy+0x6a>
 100e886:	4432      	add	r2, r6
 100e888:	442e      	add	r6, r5
 100e88a:	e004      	b.n	100e896 <strncpy+0x3a>
 100e88c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 100e890:	f803 4b01 	strb.w	r4, [r3], #1
 100e894:	b1bc      	cbz	r4, 100e8c6 <strncpy+0x6a>
 100e896:	429a      	cmp	r2, r3
 100e898:	eba6 0503 	sub.w	r5, r6, r3
 100e89c:	d1f6      	bne.n	100e88c <strncpy+0x30>
 100e89e:	bc70      	pop	{r4, r5, r6}
 100e8a0:	4770      	bx	lr
 100e8a2:	460b      	mov	r3, r1
 100e8a4:	4619      	mov	r1, r3
 100e8a6:	f853 5b04 	ldr.w	r5, [r3], #4
 100e8aa:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 100e8ae:	ea24 0405 	bic.w	r4, r4, r5
 100e8b2:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100e8b6:	d1e0      	bne.n	100e87a <strncpy+0x1e>
 100e8b8:	3a04      	subs	r2, #4
 100e8ba:	f846 5b04 	str.w	r5, [r6], #4
 100e8be:	2a03      	cmp	r2, #3
 100e8c0:	4619      	mov	r1, r3
 100e8c2:	d8ef      	bhi.n	100e8a4 <strncpy+0x48>
 100e8c4:	e7d8      	b.n	100e878 <strncpy+0x1c>
 100e8c6:	2d00      	cmp	r5, #0
 100e8c8:	d0e9      	beq.n	100e89e <strncpy+0x42>
 100e8ca:	441d      	add	r5, r3
 100e8cc:	2200      	movs	r2, #0
 100e8ce:	f803 2b01 	strb.w	r2, [r3], #1
 100e8d2:	42ab      	cmp	r3, r5
 100e8d4:	d1fb      	bne.n	100e8ce <strncpy+0x72>
 100e8d6:	bc70      	pop	{r4, r5, r6}
 100e8d8:	4770      	bx	lr
 100e8da:	bf00      	nop

0100e8dc <_strtol_l.isra.0>:
 100e8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100e8e0:	b083      	sub	sp, #12
 100e8e2:	460f      	mov	r7, r1
 100e8e4:	4690      	mov	r8, r2
 100e8e6:	9001      	str	r0, [sp, #4]
 100e8e8:	461e      	mov	r6, r3
 100e8ea:	468b      	mov	fp, r1
 100e8ec:	e000      	b.n	100e8f0 <_strtol_l.isra.0+0x14>
 100e8ee:	46ab      	mov	fp, r5
 100e8f0:	465d      	mov	r5, fp
 100e8f2:	980c      	ldr	r0, [sp, #48]	; 0x30
 100e8f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 100e8f8:	f7fe fa50 	bl	100cd9c <__locale_ctype_ptr_l>
 100e8fc:	4420      	add	r0, r4
 100e8fe:	7842      	ldrb	r2, [r0, #1]
 100e900:	f012 0208 	ands.w	r2, r2, #8
 100e904:	d1f3      	bne.n	100e8ee <_strtol_l.isra.0+0x12>
 100e906:	2c2d      	cmp	r4, #45	; 0x2d
 100e908:	d061      	beq.n	100e9ce <_strtol_l.isra.0+0xf2>
 100e90a:	2c2b      	cmp	r4, #43	; 0x2b
 100e90c:	4692      	mov	sl, r2
 100e90e:	bf04      	itt	eq
 100e910:	782c      	ldrbeq	r4, [r5, #0]
 100e912:	f10b 0502 	addeq.w	r5, fp, #2
 100e916:	f036 0310 	bics.w	r3, r6, #16
 100e91a:	d103      	bne.n	100e924 <_strtol_l.isra.0+0x48>
 100e91c:	2c30      	cmp	r4, #48	; 0x30
 100e91e:	d05c      	beq.n	100e9da <_strtol_l.isra.0+0xfe>
 100e920:	b906      	cbnz	r6, 100e924 <_strtol_l.isra.0+0x48>
 100e922:	260a      	movs	r6, #10
 100e924:	46b3      	mov	fp, r6
 100e926:	f1ba 0f00 	cmp.w	sl, #0
 100e92a:	4659      	mov	r1, fp
 100e92c:	bf14      	ite	ne
 100e92e:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
 100e932:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
 100e936:	4648      	mov	r0, r9
 100e938:	f7fc fff8 	bl	100b92c <__aeabi_uidivmod>
 100e93c:	2200      	movs	r2, #0
 100e93e:	4686      	mov	lr, r0
 100e940:	4610      	mov	r0, r2
 100e942:	e00e      	b.n	100e962 <_strtol_l.isra.0+0x86>
 100e944:	ebae 0400 	sub.w	r4, lr, r0
 100e948:	4299      	cmp	r1, r3
 100e94a:	fab4 f484 	clz	r4, r4
 100e94e:	ea4f 1454 	mov.w	r4, r4, lsr #5
 100e952:	bfa8      	it	ge
 100e954:	2400      	movge	r4, #0
 100e956:	b9f4      	cbnz	r4, 100e996 <_strtol_l.isra.0+0xba>
 100e958:	fb0b 3000 	mla	r0, fp, r0, r3
 100e95c:	2201      	movs	r2, #1
 100e95e:	f815 4b01 	ldrb.w	r4, [r5], #1
 100e962:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 100e966:	2b09      	cmp	r3, #9
 100e968:	d90c      	bls.n	100e984 <_strtol_l.isra.0+0xa8>
 100e96a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 100e96e:	2b19      	cmp	r3, #25
 100e970:	bf98      	it	ls
 100e972:	f1a4 0337 	subls.w	r3, r4, #55	; 0x37
 100e976:	d905      	bls.n	100e984 <_strtol_l.isra.0+0xa8>
 100e978:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 100e97c:	2b19      	cmp	r3, #25
 100e97e:	d80d      	bhi.n	100e99c <_strtol_l.isra.0+0xc0>
 100e980:	f1a4 0357 	sub.w	r3, r4, #87	; 0x57
 100e984:	429e      	cmp	r6, r3
 100e986:	dd09      	ble.n	100e99c <_strtol_l.isra.0+0xc0>
 100e988:	4586      	cmp	lr, r0
 100e98a:	bf2c      	ite	cs
 100e98c:	2400      	movcs	r4, #0
 100e98e:	2401      	movcc	r4, #1
 100e990:	ea54 72d2 	orrs.w	r2, r4, r2, lsr #31
 100e994:	d0d6      	beq.n	100e944 <_strtol_l.isra.0+0x68>
 100e996:	f04f 32ff 	mov.w	r2, #4294967295
 100e99a:	e7e0      	b.n	100e95e <_strtol_l.isra.0+0x82>
 100e99c:	1c53      	adds	r3, r2, #1
 100e99e:	d00c      	beq.n	100e9ba <_strtol_l.isra.0+0xde>
 100e9a0:	f1ba 0f00 	cmp.w	sl, #0
 100e9a4:	d000      	beq.n	100e9a8 <_strtol_l.isra.0+0xcc>
 100e9a6:	4240      	negs	r0, r0
 100e9a8:	f1b8 0f00 	cmp.w	r8, #0
 100e9ac:	d002      	beq.n	100e9b4 <_strtol_l.isra.0+0xd8>
 100e9ae:	bb1a      	cbnz	r2, 100e9f8 <_strtol_l.isra.0+0x11c>
 100e9b0:	f8c8 7000 	str.w	r7, [r8]
 100e9b4:	b003      	add	sp, #12
 100e9b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100e9ba:	9a01      	ldr	r2, [sp, #4]
 100e9bc:	2322      	movs	r3, #34	; 0x22
 100e9be:	4648      	mov	r0, r9
 100e9c0:	6013      	str	r3, [r2, #0]
 100e9c2:	f1b8 0f00 	cmp.w	r8, #0
 100e9c6:	d0f5      	beq.n	100e9b4 <_strtol_l.isra.0+0xd8>
 100e9c8:	1e6f      	subs	r7, r5, #1
 100e9ca:	4648      	mov	r0, r9
 100e9cc:	e7f0      	b.n	100e9b0 <_strtol_l.isra.0+0xd4>
 100e9ce:	782c      	ldrb	r4, [r5, #0]
 100e9d0:	f04f 0a01 	mov.w	sl, #1
 100e9d4:	f10b 0502 	add.w	r5, fp, #2
 100e9d8:	e79d      	b.n	100e916 <_strtol_l.isra.0+0x3a>
 100e9da:	782b      	ldrb	r3, [r5, #0]
 100e9dc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 100e9e0:	2b58      	cmp	r3, #88	; 0x58
 100e9e2:	d104      	bne.n	100e9ee <_strtol_l.isra.0+0x112>
 100e9e4:	2610      	movs	r6, #16
 100e9e6:	786c      	ldrb	r4, [r5, #1]
 100e9e8:	46b3      	mov	fp, r6
 100e9ea:	3502      	adds	r5, #2
 100e9ec:	e79b      	b.n	100e926 <_strtol_l.isra.0+0x4a>
 100e9ee:	2e00      	cmp	r6, #0
 100e9f0:	d198      	bne.n	100e924 <_strtol_l.isra.0+0x48>
 100e9f2:	2608      	movs	r6, #8
 100e9f4:	46b3      	mov	fp, r6
 100e9f6:	e796      	b.n	100e926 <_strtol_l.isra.0+0x4a>
 100e9f8:	4681      	mov	r9, r0
 100e9fa:	e7e5      	b.n	100e9c8 <_strtol_l.isra.0+0xec>

0100e9fc <_strtol_r>:
 100e9fc:	b530      	push	{r4, r5, lr}
 100e9fe:	f246 5420 	movw	r4, #25888	; 0x6520
 100ea02:	f2c0 1405 	movt	r4, #261	; 0x105
 100ea06:	b083      	sub	sp, #12
 100ea08:	f646 1550 	movw	r5, #26960	; 0x6950
 100ea0c:	f2c0 1505 	movt	r5, #261	; 0x105
 100ea10:	6824      	ldr	r4, [r4, #0]
 100ea12:	6b64      	ldr	r4, [r4, #52]	; 0x34
 100ea14:	2c00      	cmp	r4, #0
 100ea16:	bf08      	it	eq
 100ea18:	462c      	moveq	r4, r5
 100ea1a:	9400      	str	r4, [sp, #0]
 100ea1c:	f7ff ff5e 	bl	100e8dc <_strtol_l.isra.0>
 100ea20:	b003      	add	sp, #12
 100ea22:	bd30      	pop	{r4, r5, pc}

0100ea24 <strtol_l>:
 100ea24:	b510      	push	{r4, lr}
 100ea26:	f246 5420 	movw	r4, #25888	; 0x6520
 100ea2a:	b082      	sub	sp, #8
 100ea2c:	f2c0 1405 	movt	r4, #261	; 0x105
 100ea30:	9300      	str	r3, [sp, #0]
 100ea32:	4613      	mov	r3, r2
 100ea34:	460a      	mov	r2, r1
 100ea36:	4601      	mov	r1, r0
 100ea38:	6820      	ldr	r0, [r4, #0]
 100ea3a:	f7ff ff4f 	bl	100e8dc <_strtol_l.isra.0>
 100ea3e:	b002      	add	sp, #8
 100ea40:	bd10      	pop	{r4, pc}
 100ea42:	bf00      	nop

0100ea44 <strtol>:
 100ea44:	f246 5320 	movw	r3, #25888	; 0x6520
 100ea48:	f2c0 1305 	movt	r3, #261	; 0x105
 100ea4c:	b570      	push	{r4, r5, r6, lr}
 100ea4e:	b082      	sub	sp, #8
 100ea50:	681e      	ldr	r6, [r3, #0]
 100ea52:	f646 1550 	movw	r5, #26960	; 0x6950
 100ea56:	f2c0 1505 	movt	r5, #261	; 0x105
 100ea5a:	4613      	mov	r3, r2
 100ea5c:	460a      	mov	r2, r1
 100ea5e:	4601      	mov	r1, r0
 100ea60:	6b74      	ldr	r4, [r6, #52]	; 0x34
 100ea62:	4630      	mov	r0, r6
 100ea64:	2c00      	cmp	r4, #0
 100ea66:	bf08      	it	eq
 100ea68:	462c      	moveq	r4, r5
 100ea6a:	9400      	str	r4, [sp, #0]
 100ea6c:	f7ff ff36 	bl	100e8dc <_strtol_l.isra.0>
 100ea70:	b002      	add	sp, #8
 100ea72:	bd70      	pop	{r4, r5, r6, pc}
 100ea74:	0000      	movs	r0, r0
	...

0100ea78 <_svfprintf_r>:
 100ea78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100ea7c:	460c      	mov	r4, r1
 100ea7e:	ed2d 8b0a 	vpush	{d8-d12}
 100ea82:	4615      	mov	r5, r2
 100ea84:	4682      	mov	sl, r0
 100ea86:	b0d5      	sub	sp, #340	; 0x154
 100ea88:	f10d 0b90 	add.w	fp, sp, #144	; 0x90
 100ea8c:	9108      	str	r1, [sp, #32]
 100ea8e:	9309      	str	r3, [sp, #36]	; 0x24
 100ea90:	f003 f8a4 	bl	1011bdc <_localeconv_r>
 100ea94:	6803      	ldr	r3, [r0, #0]
 100ea96:	4618      	mov	r0, r3
 100ea98:	9317      	str	r3, [sp, #92]	; 0x5c
 100ea9a:	f7ff fdf1 	bl	100e680 <strlen>
 100ea9e:	2208      	movs	r2, #8
 100eaa0:	2100      	movs	r1, #0
 100eaa2:	9016      	str	r0, [sp, #88]	; 0x58
 100eaa4:	4658      	mov	r0, fp
 100eaa6:	f7ff fa3b 	bl	100df20 <memset>
 100eaaa:	89a3      	ldrh	r3, [r4, #12]
 100eaac:	061a      	lsls	r2, r3, #24
 100eaae:	d503      	bpl.n	100eab8 <_svfprintf_r+0x40>
 100eab0:	6923      	ldr	r3, [r4, #16]
 100eab2:	2b00      	cmp	r3, #0
 100eab4:	f000 87d7 	beq.w	100fa66 <_svfprintf_r+0xfee>
 100eab8:	eeb4 bb00 	vmov.f64	d11, #64	; 0x3e000000  0.125
 100eabc:	f246 5820 	movw	r8, #25888	; 0x6520
 100eac0:	ed9f 8b75 	vldr	d8, [pc, #468]	; 100ec98 <_svfprintf_r+0x220>
 100eac4:	f2c0 1805 	movt	r8, #261	; 0x105
 100eac8:	462f      	mov	r7, r5
 100eaca:	2300      	movs	r3, #0
 100eacc:	f646 1150 	movw	r1, #26960	; 0x6950
 100ead0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ead4:	f2c0 1105 	movt	r1, #261	; 0x105
 100ead8:	9312      	str	r3, [sp, #72]	; 0x48
 100eada:	910f      	str	r1, [sp, #60]	; 0x3c
 100eadc:	9315      	str	r3, [sp, #84]	; 0x54
 100eade:	9318      	str	r3, [sp, #96]	; 0x60
 100eae0:	9314      	str	r3, [sp, #80]	; 0x50
 100eae2:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 100eae6:	eeb3 9b00 	vmov.f64	d9, #48	; 0x41800000  16.0
 100eaea:	9305      	str	r3, [sp, #20]
 100eaec:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 100eaf0:	f8cd 90a0 	str.w	r9, [sp, #160]	; 0xa0
 100eaf4:	eeb6 ab00 	vmov.f64	d10, #96	; 0x3f000000  0.5
 100eaf8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 100eafa:	463c      	mov	r4, r7
 100eafc:	f8d8 3000 	ldr.w	r3, [r8]
 100eb00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100eb02:	2b00      	cmp	r3, #0
 100eb04:	bf08      	it	eq
 100eb06:	4633      	moveq	r3, r6
 100eb08:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 100eb0c:	f7fe f936 	bl	100cd7c <__locale_mb_cur_max>
 100eb10:	f8cd b000 	str.w	fp, [sp]
 100eb14:	4622      	mov	r2, r4
 100eb16:	a920      	add	r1, sp, #128	; 0x80
 100eb18:	4603      	mov	r3, r0
 100eb1a:	4650      	mov	r0, sl
 100eb1c:	47a8      	blx	r5
 100eb1e:	2800      	cmp	r0, #0
 100eb20:	4603      	mov	r3, r0
 100eb22:	f000 8083 	beq.w	100ec2c <_svfprintf_r+0x1b4>
 100eb26:	db79      	blt.n	100ec1c <_svfprintf_r+0x1a4>
 100eb28:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100eb2a:	2a25      	cmp	r2, #37	; 0x25
 100eb2c:	d001      	beq.n	100eb32 <_svfprintf_r+0xba>
 100eb2e:	441c      	add	r4, r3
 100eb30:	e7e4      	b.n	100eafc <_svfprintf_r+0x84>
 100eb32:	1be6      	subs	r6, r4, r7
 100eb34:	4605      	mov	r5, r0
 100eb36:	d17c      	bne.n	100ec32 <_svfprintf_r+0x1ba>
 100eb38:	2300      	movs	r3, #0
 100eb3a:	1c67      	adds	r7, r4, #1
 100eb3c:	461e      	mov	r6, r3
 100eb3e:	9306      	str	r3, [sp, #24]
 100eb40:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100eb44:	f04f 32ff 	mov.w	r2, #4294967295
 100eb48:	7863      	ldrb	r3, [r4, #1]
 100eb4a:	240a      	movs	r4, #10
 100eb4c:	9204      	str	r2, [sp, #16]
 100eb4e:	3701      	adds	r7, #1
 100eb50:	f1a3 0220 	sub.w	r2, r3, #32
 100eb54:	2a5a      	cmp	r2, #90	; 0x5a
 100eb56:	f200 83b7 	bhi.w	100f2c8 <_svfprintf_r+0x850>
 100eb5a:	e8df f012 	tbh	[pc, r2, lsl #1]
 100eb5e:	01f3      	.short	0x01f3
 100eb60:	03b503b5 	.word	0x03b503b5
 100eb64:	03b501ef 	.word	0x03b501ef
 100eb68:	03b503b5 	.word	0x03b503b5
 100eb6c:	03b501d2 	.word	0x03b501d2
 100eb70:	01c403b5 	.word	0x01c403b5
 100eb74:	03b5037a 	.word	0x03b5037a
 100eb78:	020f0229 	.word	0x020f0229
 100eb7c:	020b03b5 	.word	0x020b03b5
 100eb80:	01a201a2 	.word	0x01a201a2
 100eb84:	01a201a2 	.word	0x01a201a2
 100eb88:	01a201a2 	.word	0x01a201a2
 100eb8c:	01a201a2 	.word	0x01a201a2
 100eb90:	03b501a2 	.word	0x03b501a2
 100eb94:	03b503b5 	.word	0x03b503b5
 100eb98:	03b503b5 	.word	0x03b503b5
 100eb9c:	03b503b5 	.word	0x03b503b5
 100eba0:	03b5037f 	.word	0x03b5037f
 100eba4:	03100350 	.word	0x03100350
 100eba8:	037f037f 	.word	0x037f037f
 100ebac:	03b5037f 	.word	0x03b5037f
 100ebb0:	03b503b5 	.word	0x03b503b5
 100ebb4:	02e603b5 	.word	0x02e603b5
 100ebb8:	03b503b5 	.word	0x03b503b5
 100ebbc:	03b502da 	.word	0x03b502da
 100ebc0:	03b503b5 	.word	0x03b503b5
 100ebc4:	03b502aa 	.word	0x03b502aa
 100ebc8:	03b5029b 	.word	0x03b5029b
 100ebcc:	026d03b5 	.word	0x026d03b5
 100ebd0:	03b503b5 	.word	0x03b503b5
 100ebd4:	03b503b5 	.word	0x03b503b5
 100ebd8:	03b503b5 	.word	0x03b503b5
 100ebdc:	03b503b5 	.word	0x03b503b5
 100ebe0:	03b5037f 	.word	0x03b5037f
 100ebe4:	02410350 	.word	0x02410350
 100ebe8:	037f037f 	.word	0x037f037f
 100ebec:	0237037f 	.word	0x0237037f
 100ebf0:	005b0241 	.word	0x005b0241
 100ebf4:	022d03b5 	.word	0x022d03b5
 100ebf8:	02fb03b5 	.word	0x02fb03b5
 100ebfc:	01af02ea 	.word	0x01af02ea
 100ec00:	03b5005b 	.word	0x03b5005b
 100ec04:	005d02aa 	.word	0x005d02aa
 100ec08:	03b501fd 	.word	0x03b501fd
 100ec0c:	00a103b5 	.word	0x00a103b5
 100ec10:	005d03b5 	.word	0x005d03b5
 100ec14:	f046 0620 	orr.w	r6, r6, #32
 100ec18:	783b      	ldrb	r3, [r7, #0]
 100ec1a:	e798      	b.n	100eb4e <_svfprintf_r+0xd6>
 100ec1c:	2208      	movs	r2, #8
 100ec1e:	2100      	movs	r1, #0
 100ec20:	4658      	mov	r0, fp
 100ec22:	f7ff f97d 	bl	100df20 <memset>
 100ec26:	2301      	movs	r3, #1
 100ec28:	441c      	add	r4, r3
 100ec2a:	e767      	b.n	100eafc <_svfprintf_r+0x84>
 100ec2c:	1be6      	subs	r6, r4, r7
 100ec2e:	4605      	mov	r5, r0
 100ec30:	d012      	beq.n	100ec58 <_svfprintf_r+0x1e0>
 100ec32:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100ec36:	e9c9 7600 	strd	r7, r6, [r9]
 100ec3a:	3301      	adds	r3, #1
 100ec3c:	4432      	add	r2, r6
 100ec3e:	2b07      	cmp	r3, #7
 100ec40:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100ec44:	bfd8      	it	le
 100ec46:	f109 0908 	addle.w	r9, r9, #8
 100ec4a:	dc19      	bgt.n	100ec80 <_svfprintf_r+0x208>
 100ec4c:	9b05      	ldr	r3, [sp, #20]
 100ec4e:	4433      	add	r3, r6
 100ec50:	9305      	str	r3, [sp, #20]
 100ec52:	2d00      	cmp	r5, #0
 100ec54:	f47f af70 	bne.w	100eb38 <_svfprintf_r+0xc0>
 100ec58:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 100ec5a:	2b00      	cmp	r3, #0
 100ec5c:	f041 826d 	bne.w	101013a <_svfprintf_r+0x16c2>
 100ec60:	9b08      	ldr	r3, [sp, #32]
 100ec62:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 100ec66:	f013 0f40 	tst.w	r3, #64	; 0x40
 100ec6a:	9b05      	ldr	r3, [sp, #20]
 100ec6c:	bf18      	it	ne
 100ec6e:	f04f 33ff 	movne.w	r3, #4294967295
 100ec72:	9305      	str	r3, [sp, #20]
 100ec74:	9805      	ldr	r0, [sp, #20]
 100ec76:	b055      	add	sp, #340	; 0x154
 100ec78:	ecbd 8b0a 	vpop	{d8-d12}
 100ec7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ec80:	aa28      	add	r2, sp, #160	; 0xa0
 100ec82:	9908      	ldr	r1, [sp, #32]
 100ec84:	4650      	mov	r0, sl
 100ec86:	f003 fd2b 	bl	10126e0 <__ssprint_r>
 100ec8a:	2800      	cmp	r0, #0
 100ec8c:	d1e8      	bne.n	100ec60 <_svfprintf_r+0x1e8>
 100ec8e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ec92:	e7db      	b.n	100ec4c <_svfprintf_r+0x1d4>
 100ec94:	f3af 8000 	nop.w
	...
 100eca0:	06b0      	lsls	r0, r6, #26
 100eca2:	930e      	str	r3, [sp, #56]	; 0x38
 100eca4:	f246 03b8 	movw	r3, #24760	; 0x60b8
 100eca8:	f2c0 1305 	movt	r3, #261	; 0x105
 100ecac:	9315      	str	r3, [sp, #84]	; 0x54
 100ecae:	f140 81cc 	bpl.w	100f04a <_svfprintf_r+0x5d2>
 100ecb2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100ecb4:	3507      	adds	r5, #7
 100ecb6:	f025 0307 	bic.w	r3, r5, #7
 100ecba:	e8f3 4502 	ldrd	r4, r5, [r3], #8
 100ecbe:	9309      	str	r3, [sp, #36]	; 0x24
 100ecc0:	ea54 0305 	orrs.w	r3, r4, r5
 100ecc4:	f006 0301 	and.w	r3, r6, #1
 100ecc8:	bf08      	it	eq
 100ecca:	2300      	moveq	r3, #0
 100eccc:	2b00      	cmp	r3, #0
 100ecce:	f040 81d8 	bne.w	100f082 <_svfprintf_r+0x60a>
 100ecd2:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 100ecd6:	9303      	str	r3, [sp, #12]
 100ecd8:	2302      	movs	r3, #2
 100ecda:	9904      	ldr	r1, [sp, #16]
 100ecdc:	2200      	movs	r2, #0
 100ecde:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100ece2:	1c4a      	adds	r2, r1, #1
 100ece4:	f000 826c 	beq.w	100f1c0 <_svfprintf_r+0x748>
 100ece8:	ea54 0205 	orrs.w	r2, r4, r5
 100ecec:	9a03      	ldr	r2, [sp, #12]
 100ecee:	f022 0680 	bic.w	r6, r2, #128	; 0x80
 100ecf2:	bf14      	ite	ne
 100ecf4:	2201      	movne	r2, #1
 100ecf6:	2200      	moveq	r2, #0
 100ecf8:	2900      	cmp	r1, #0
 100ecfa:	bf18      	it	ne
 100ecfc:	2201      	movne	r2, #1
 100ecfe:	2a00      	cmp	r2, #0
 100ed00:	f040 873e 	bne.w	100fb80 <_svfprintf_r+0x1108>
 100ed04:	2b00      	cmp	r3, #0
 100ed06:	f040 84da 	bne.w	100f6be <_svfprintf_r+0xc46>
 100ed0a:	9a03      	ldr	r2, [sp, #12]
 100ed0c:	9304      	str	r3, [sp, #16]
 100ed0e:	f012 0201 	ands.w	r2, r2, #1
 100ed12:	9207      	str	r2, [sp, #28]
 100ed14:	bf04      	itt	eq
 100ed16:	ab54      	addeq	r3, sp, #336	; 0x150
 100ed18:	930b      	streq	r3, [sp, #44]	; 0x2c
 100ed1a:	d005      	beq.n	100ed28 <_svfprintf_r+0x2b0>
 100ed1c:	2330      	movs	r3, #48	; 0x30
 100ed1e:	f88d 314f 	strb.w	r3, [sp, #335]	; 0x14f
 100ed22:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100ed26:	930b      	str	r3, [sp, #44]	; 0x2c
 100ed28:	2300      	movs	r3, #0
 100ed2a:	9a04      	ldr	r2, [sp, #16]
 100ed2c:	930a      	str	r3, [sp, #40]	; 0x28
 100ed2e:	9313      	str	r3, [sp, #76]	; 0x4c
 100ed30:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100ed34:	9b07      	ldr	r3, [sp, #28]
 100ed36:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100ed3a:	4293      	cmp	r3, r2
 100ed3c:	bfb8      	it	lt
 100ed3e:	4613      	movlt	r3, r2
 100ed40:	9303      	str	r3, [sp, #12]
 100ed42:	b111      	cbz	r1, 100ed4a <_svfprintf_r+0x2d2>
 100ed44:	9b03      	ldr	r3, [sp, #12]
 100ed46:	3301      	adds	r3, #1
 100ed48:	9303      	str	r3, [sp, #12]
 100ed4a:	f016 0302 	ands.w	r3, r6, #2
 100ed4e:	930c      	str	r3, [sp, #48]	; 0x30
 100ed50:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100ed52:	bf1e      	ittt	ne
 100ed54:	9b03      	ldrne	r3, [sp, #12]
 100ed56:	3302      	addne	r3, #2
 100ed58:	9303      	strne	r3, [sp, #12]
 100ed5a:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 100ed5e:	930d      	str	r3, [sp, #52]	; 0x34
 100ed60:	d104      	bne.n	100ed6c <_svfprintf_r+0x2f4>
 100ed62:	9b06      	ldr	r3, [sp, #24]
 100ed64:	9803      	ldr	r0, [sp, #12]
 100ed66:	1a1c      	subs	r4, r3, r0
 100ed68:	2c00      	cmp	r4, #0
 100ed6a:	dc60      	bgt.n	100ee2e <_svfprintf_r+0x3b6>
 100ed6c:	b189      	cbz	r1, 100ed92 <_svfprintf_r+0x31a>
 100ed6e:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100ed70:	f10d 0077 	add.w	r0, sp, #119	; 0x77
 100ed74:	3201      	adds	r2, #1
 100ed76:	f8c9 0000 	str.w	r0, [r9]
 100ed7a:	3101      	adds	r1, #1
 100ed7c:	2001      	movs	r0, #1
 100ed7e:	2907      	cmp	r1, #7
 100ed80:	f8c9 0004 	str.w	r0, [r9, #4]
 100ed84:	922a      	str	r2, [sp, #168]	; 0xa8
 100ed86:	bfd8      	it	le
 100ed88:	f109 0908 	addle.w	r9, r9, #8
 100ed8c:	9129      	str	r1, [sp, #164]	; 0xa4
 100ed8e:	f300 843e 	bgt.w	100f60e <_svfprintf_r+0xb96>
 100ed92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100ed94:	b183      	cbz	r3, 100edb8 <_svfprintf_r+0x340>
 100ed96:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100ed98:	a91e      	add	r1, sp, #120	; 0x78
 100ed9a:	3202      	adds	r2, #2
 100ed9c:	f8c9 1000 	str.w	r1, [r9]
 100eda0:	3301      	adds	r3, #1
 100eda2:	2102      	movs	r1, #2
 100eda4:	2b07      	cmp	r3, #7
 100eda6:	f8c9 1004 	str.w	r1, [r9, #4]
 100edaa:	922a      	str	r2, [sp, #168]	; 0xa8
 100edac:	bfd8      	it	le
 100edae:	f109 0908 	addle.w	r9, r9, #8
 100edb2:	9329      	str	r3, [sp, #164]	; 0xa4
 100edb4:	f300 8437 	bgt.w	100f626 <_svfprintf_r+0xbae>
 100edb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100edba:	2b80      	cmp	r3, #128	; 0x80
 100edbc:	f000 8309 	beq.w	100f3d2 <_svfprintf_r+0x95a>
 100edc0:	9b04      	ldr	r3, [sp, #16]
 100edc2:	9907      	ldr	r1, [sp, #28]
 100edc4:	1a5c      	subs	r4, r3, r1
 100edc6:	2c00      	cmp	r4, #0
 100edc8:	f300 8350 	bgt.w	100f46c <_svfprintf_r+0x9f4>
 100edcc:	05f5      	lsls	r5, r6, #23
 100edce:	f100 82a1 	bmi.w	100f314 <_svfprintf_r+0x89c>
 100edd2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100edd4:	9907      	ldr	r1, [sp, #28]
 100edd6:	3301      	adds	r3, #1
 100edd8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100edda:	2b07      	cmp	r3, #7
 100eddc:	440a      	add	r2, r1
 100edde:	f8c9 1004 	str.w	r1, [r9, #4]
 100ede2:	f8c9 0000 	str.w	r0, [r9]
 100ede6:	922a      	str	r2, [sp, #168]	; 0xa8
 100ede8:	9329      	str	r3, [sp, #164]	; 0xa4
 100edea:	f300 8404 	bgt.w	100f5f6 <_svfprintf_r+0xb7e>
 100edee:	f109 0908 	add.w	r9, r9, #8
 100edf2:	0771      	lsls	r1, r6, #29
 100edf4:	d505      	bpl.n	100ee02 <_svfprintf_r+0x38a>
 100edf6:	9b06      	ldr	r3, [sp, #24]
 100edf8:	9903      	ldr	r1, [sp, #12]
 100edfa:	1a5c      	subs	r4, r3, r1
 100edfc:	2c00      	cmp	r4, #0
 100edfe:	f300 841e 	bgt.w	100f63e <_svfprintf_r+0xbc6>
 100ee02:	e9dd 3105 	ldrd	r3, r1, [sp, #20]
 100ee06:	9803      	ldr	r0, [sp, #12]
 100ee08:	4281      	cmp	r1, r0
 100ee0a:	bfac      	ite	ge
 100ee0c:	185b      	addge	r3, r3, r1
 100ee0e:	181b      	addlt	r3, r3, r0
 100ee10:	9305      	str	r3, [sp, #20]
 100ee12:	2a00      	cmp	r2, #0
 100ee14:	f040 838b 	bne.w	100f52e <_svfprintf_r+0xab6>
 100ee18:	2300      	movs	r3, #0
 100ee1a:	9329      	str	r3, [sp, #164]	; 0xa4
 100ee1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100ee1e:	b11b      	cbz	r3, 100ee28 <_svfprintf_r+0x3b0>
 100ee20:	990a      	ldr	r1, [sp, #40]	; 0x28
 100ee22:	4650      	mov	r0, sl
 100ee24:	f002 fd94 	bl	1011950 <_free_r>
 100ee28:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ee2c:	e664      	b.n	100eaf8 <_svfprintf_r+0x80>
 100ee2e:	2c10      	cmp	r4, #16
 100ee30:	f643 6554 	movw	r5, #15956	; 0x3e54
 100ee34:	bfc8      	it	gt
 100ee36:	961b      	strgt	r6, [sp, #108]	; 0x6c
 100ee38:	f2c0 1505 	movt	r5, #261	; 0x105
 100ee3c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100ee3e:	bfc4      	itt	gt
 100ee40:	2310      	movgt	r3, #16
 100ee42:	9e08      	ldrgt	r6, [sp, #32]
 100ee44:	dc03      	bgt.n	100ee4e <_svfprintf_r+0x3d6>
 100ee46:	e01e      	b.n	100ee86 <_svfprintf_r+0x40e>
 100ee48:	3c10      	subs	r4, #16
 100ee4a:	2c10      	cmp	r4, #16
 100ee4c:	dd1a      	ble.n	100ee84 <_svfprintf_r+0x40c>
 100ee4e:	3101      	adds	r1, #1
 100ee50:	3210      	adds	r2, #16
 100ee52:	2907      	cmp	r1, #7
 100ee54:	e9c9 5300 	strd	r5, r3, [r9]
 100ee58:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100ee5c:	f109 0908 	add.w	r9, r9, #8
 100ee60:	ddf2      	ble.n	100ee48 <_svfprintf_r+0x3d0>
 100ee62:	aa28      	add	r2, sp, #160	; 0xa0
 100ee64:	4631      	mov	r1, r6
 100ee66:	4650      	mov	r0, sl
 100ee68:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ee6c:	f003 fc38 	bl	10126e0 <__ssprint_r>
 100ee70:	2800      	cmp	r0, #0
 100ee72:	f040 8364 	bne.w	100f53e <_svfprintf_r+0xac6>
 100ee76:	3c10      	subs	r4, #16
 100ee78:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100ee7c:	2c10      	cmp	r4, #16
 100ee7e:	f04f 0310 	mov.w	r3, #16
 100ee82:	dce4      	bgt.n	100ee4e <_svfprintf_r+0x3d6>
 100ee84:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 100ee86:	3101      	adds	r1, #1
 100ee88:	4422      	add	r2, r4
 100ee8a:	2907      	cmp	r1, #7
 100ee8c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100ee90:	e9c9 5400 	strd	r5, r4, [r9]
 100ee94:	f300 86f5 	bgt.w	100fc82 <_svfprintf_r+0x120a>
 100ee98:	f109 0908 	add.w	r9, r9, #8
 100ee9c:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100eea0:	e764      	b.n	100ed6c <_svfprintf_r+0x2f4>
 100eea2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100eea6:	2100      	movs	r1, #0
 100eea8:	f817 3b01 	ldrb.w	r3, [r7], #1
 100eeac:	fb04 2101 	mla	r1, r4, r1, r2
 100eeb0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100eeb4:	2a09      	cmp	r2, #9
 100eeb6:	d9f7      	bls.n	100eea8 <_svfprintf_r+0x430>
 100eeb8:	9106      	str	r1, [sp, #24]
 100eeba:	e649      	b.n	100eb50 <_svfprintf_r+0xd8>
 100eebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100eebe:	f046 0202 	orr.w	r2, r6, #2
 100eec2:	f246 01b8 	movw	r1, #24760	; 0x60b8
 100eec6:	9203      	str	r2, [sp, #12]
 100eec8:	f2c0 1105 	movt	r1, #261	; 0x105
 100eecc:	f647 0230 	movw	r2, #30768	; 0x7830
 100eed0:	f853 4b04 	ldr.w	r4, [r3], #4
 100eed4:	2500      	movs	r5, #0
 100eed6:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
 100eeda:	2278      	movs	r2, #120	; 0x78
 100eedc:	9115      	str	r1, [sp, #84]	; 0x54
 100eede:	9309      	str	r3, [sp, #36]	; 0x24
 100eee0:	2302      	movs	r3, #2
 100eee2:	920e      	str	r2, [sp, #56]	; 0x38
 100eee4:	e6f9      	b.n	100ecda <_svfprintf_r+0x262>
 100eee6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100eee8:	783b      	ldrb	r3, [r7, #0]
 100eeea:	f852 1b04 	ldr.w	r1, [r2], #4
 100eeee:	2900      	cmp	r1, #0
 100eef0:	9106      	str	r1, [sp, #24]
 100eef2:	bfa8      	it	ge
 100eef4:	9209      	strge	r2, [sp, #36]	; 0x24
 100eef6:	f6bf ae2a 	bge.w	100eb4e <_svfprintf_r+0xd6>
 100eefa:	4249      	negs	r1, r1
 100eefc:	9209      	str	r2, [sp, #36]	; 0x24
 100eefe:	9106      	str	r1, [sp, #24]
 100ef00:	e057      	b.n	100efb2 <_svfprintf_r+0x53a>
 100ef02:	4650      	mov	r0, sl
 100ef04:	f002 fe6a 	bl	1011bdc <_localeconv_r>
 100ef08:	6843      	ldr	r3, [r0, #4]
 100ef0a:	4618      	mov	r0, r3
 100ef0c:	931a      	str	r3, [sp, #104]	; 0x68
 100ef0e:	f7ff fbb7 	bl	100e680 <strlen>
 100ef12:	4605      	mov	r5, r0
 100ef14:	9019      	str	r0, [sp, #100]	; 0x64
 100ef16:	4650      	mov	r0, sl
 100ef18:	f002 fe60 	bl	1011bdc <_localeconv_r>
 100ef1c:	6883      	ldr	r3, [r0, #8]
 100ef1e:	2d00      	cmp	r5, #0
 100ef20:	bf18      	it	ne
 100ef22:	2b00      	cmpne	r3, #0
 100ef24:	9314      	str	r3, [sp, #80]	; 0x50
 100ef26:	f43f ae77 	beq.w	100ec18 <_svfprintf_r+0x1a0>
 100ef2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100ef2c:	781a      	ldrb	r2, [r3, #0]
 100ef2e:	783b      	ldrb	r3, [r7, #0]
 100ef30:	2a00      	cmp	r2, #0
 100ef32:	f43f ae0c 	beq.w	100eb4e <_svfprintf_r+0xd6>
 100ef36:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 100ef3a:	e608      	b.n	100eb4e <_svfprintf_r+0xd6>
 100ef3c:	f046 0601 	orr.w	r6, r6, #1
 100ef40:	783b      	ldrb	r3, [r7, #0]
 100ef42:	e604      	b.n	100eb4e <_svfprintf_r+0xd6>
 100ef44:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 100ef48:	783b      	ldrb	r3, [r7, #0]
 100ef4a:	2a00      	cmp	r2, #0
 100ef4c:	f47f adff 	bne.w	100eb4e <_svfprintf_r+0xd6>
 100ef50:	2220      	movs	r2, #32
 100ef52:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100ef56:	e5fa      	b.n	100eb4e <_svfprintf_r+0xd6>
 100ef58:	06b0      	lsls	r0, r6, #26
 100ef5a:	930e      	str	r3, [sp, #56]	; 0x38
 100ef5c:	f140 8531 	bpl.w	100f9c2 <_svfprintf_r+0xf4a>
 100ef60:	9603      	str	r6, [sp, #12]
 100ef62:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100ef64:	2301      	movs	r3, #1
 100ef66:	3507      	adds	r5, #7
 100ef68:	f025 0207 	bic.w	r2, r5, #7
 100ef6c:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100ef70:	9209      	str	r2, [sp, #36]	; 0x24
 100ef72:	e6b2      	b.n	100ecda <_svfprintf_r+0x262>
 100ef74:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 100ef78:	783b      	ldrb	r3, [r7, #0]
 100ef7a:	e5e8      	b.n	100eb4e <_svfprintf_r+0xd6>
 100ef7c:	4639      	mov	r1, r7
 100ef7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 100ef82:	2b2a      	cmp	r3, #42	; 0x2a
 100ef84:	f001 82e5 	beq.w	1010552 <_svfprintf_r+0x1ada>
 100ef88:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100ef8c:	460f      	mov	r7, r1
 100ef8e:	2a09      	cmp	r2, #9
 100ef90:	bf84      	itt	hi
 100ef92:	2200      	movhi	r2, #0
 100ef94:	9204      	strhi	r2, [sp, #16]
 100ef96:	f63f addb 	bhi.w	100eb50 <_svfprintf_r+0xd8>
 100ef9a:	2100      	movs	r1, #0
 100ef9c:	f817 3b01 	ldrb.w	r3, [r7], #1
 100efa0:	fb04 2101 	mla	r1, r4, r1, r2
 100efa4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100efa8:	2a09      	cmp	r2, #9
 100efaa:	d9f7      	bls.n	100ef9c <_svfprintf_r+0x524>
 100efac:	9104      	str	r1, [sp, #16]
 100efae:	e5cf      	b.n	100eb50 <_svfprintf_r+0xd8>
 100efb0:	783b      	ldrb	r3, [r7, #0]
 100efb2:	f046 0604 	orr.w	r6, r6, #4
 100efb6:	e5ca      	b.n	100eb4e <_svfprintf_r+0xd6>
 100efb8:	783b      	ldrb	r3, [r7, #0]
 100efba:	2b6c      	cmp	r3, #108	; 0x6c
 100efbc:	bf09      	itett	eq
 100efbe:	f046 0620 	orreq.w	r6, r6, #32
 100efc2:	f046 0610 	orrne.w	r6, r6, #16
 100efc6:	787b      	ldrbeq	r3, [r7, #1]
 100efc8:	3701      	addeq	r7, #1
 100efca:	e5c0      	b.n	100eb4e <_svfprintf_r+0xd6>
 100efcc:	783b      	ldrb	r3, [r7, #0]
 100efce:	2b68      	cmp	r3, #104	; 0x68
 100efd0:	bf09      	itett	eq
 100efd2:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 100efd6:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 100efda:	787b      	ldrbeq	r3, [r7, #1]
 100efdc:	3701      	addeq	r7, #1
 100efde:	e5b6      	b.n	100eb4e <_svfprintf_r+0xd6>
 100efe0:	06b5      	lsls	r5, r6, #26
 100efe2:	930e      	str	r3, [sp, #56]	; 0x38
 100efe4:	f140 84d5 	bpl.w	100f992 <_svfprintf_r+0xf1a>
 100efe8:	9603      	str	r6, [sp, #12]
 100efea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100efec:	3507      	adds	r5, #7
 100efee:	f025 0307 	bic.w	r3, r5, #7
 100eff2:	4619      	mov	r1, r3
 100eff4:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 100eff8:	4614      	mov	r4, r2
 100effa:	461d      	mov	r5, r3
 100effc:	9109      	str	r1, [sp, #36]	; 0x24
 100effe:	2a00      	cmp	r2, #0
 100f000:	f173 0300 	sbcs.w	r3, r3, #0
 100f004:	f2c0 80cf 	blt.w	100f1a6 <_svfprintf_r+0x72e>
 100f008:	9b04      	ldr	r3, [sp, #16]
 100f00a:	3301      	adds	r3, #1
 100f00c:	f000 8173 	beq.w	100f2f6 <_svfprintf_r+0x87e>
 100f010:	ea54 0305 	orrs.w	r3, r4, r5
 100f014:	9a04      	ldr	r2, [sp, #16]
 100f016:	9b03      	ldr	r3, [sp, #12]
 100f018:	f023 0680 	bic.w	r6, r3, #128	; 0x80
 100f01c:	bf14      	ite	ne
 100f01e:	2301      	movne	r3, #1
 100f020:	2300      	moveq	r3, #0
 100f022:	2a00      	cmp	r2, #0
 100f024:	bf18      	it	ne
 100f026:	2301      	movne	r3, #1
 100f028:	2b00      	cmp	r3, #0
 100f02a:	f040 8163 	bne.w	100f2f4 <_svfprintf_r+0x87c>
 100f02e:	aa54      	add	r2, sp, #336	; 0x150
 100f030:	9304      	str	r3, [sp, #16]
 100f032:	920b      	str	r2, [sp, #44]	; 0x2c
 100f034:	9307      	str	r3, [sp, #28]
 100f036:	e677      	b.n	100ed28 <_svfprintf_r+0x2b0>
 100f038:	06b0      	lsls	r0, r6, #26
 100f03a:	930e      	str	r3, [sp, #56]	; 0x38
 100f03c:	f645 7368 	movw	r3, #24424	; 0x5f68
 100f040:	f2c0 1305 	movt	r3, #261	; 0x105
 100f044:	9315      	str	r3, [sp, #84]	; 0x54
 100f046:	f53f ae34 	bmi.w	100ecb2 <_svfprintf_r+0x23a>
 100f04a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f04c:	06f1      	lsls	r1, r6, #27
 100f04e:	f853 4b04 	ldr.w	r4, [r3], #4
 100f052:	9309      	str	r3, [sp, #36]	; 0x24
 100f054:	d40b      	bmi.n	100f06e <_svfprintf_r+0x5f6>
 100f056:	0672      	lsls	r2, r6, #25
 100f058:	bf44      	itt	mi
 100f05a:	b2a4      	uxthmi	r4, r4
 100f05c:	2500      	movmi	r5, #0
 100f05e:	f53f ae2f 	bmi.w	100ecc0 <_svfprintf_r+0x248>
 100f062:	05b3      	lsls	r3, r6, #22
 100f064:	bf44      	itt	mi
 100f066:	b2e4      	uxtbmi	r4, r4
 100f068:	2500      	movmi	r5, #0
 100f06a:	f53f ae29 	bmi.w	100ecc0 <_svfprintf_r+0x248>
 100f06e:	2500      	movs	r5, #0
 100f070:	ea54 0305 	orrs.w	r3, r4, r5
 100f074:	f006 0301 	and.w	r3, r6, #1
 100f078:	bf08      	it	eq
 100f07a:	2300      	moveq	r3, #0
 100f07c:	2b00      	cmp	r3, #0
 100f07e:	f43f ae28 	beq.w	100ecd2 <_svfprintf_r+0x25a>
 100f082:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100f084:	f046 0602 	orr.w	r6, r6, #2
 100f088:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 100f08c:	2330      	movs	r3, #48	; 0x30
 100f08e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 100f092:	e61e      	b.n	100ecd2 <_svfprintf_r+0x25a>
 100f094:	06b4      	lsls	r4, r6, #26
 100f096:	930e      	str	r3, [sp, #56]	; 0x38
 100f098:	f046 0310 	orr.w	r3, r6, #16
 100f09c:	9303      	str	r3, [sp, #12]
 100f09e:	f53f af60 	bmi.w	100ef62 <_svfprintf_r+0x4ea>
 100f0a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f0a4:	1d1a      	adds	r2, r3, #4
 100f0a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f0a8:	2500      	movs	r5, #0
 100f0aa:	9209      	str	r2, [sp, #36]	; 0x24
 100f0ac:	681c      	ldr	r4, [r3, #0]
 100f0ae:	2301      	movs	r3, #1
 100f0b0:	e613      	b.n	100ecda <_svfprintf_r+0x262>
 100f0b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f0b4:	930e      	str	r3, [sp, #56]	; 0x38
 100f0b6:	2300      	movs	r3, #0
 100f0b8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f0bc:	f855 2b04 	ldr.w	r2, [r5], #4
 100f0c0:	920b      	str	r2, [sp, #44]	; 0x2c
 100f0c2:	2a00      	cmp	r2, #0
 100f0c4:	f000 84bb 	beq.w	100fa3e <_svfprintf_r+0xfc6>
 100f0c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100f0ca:	2b53      	cmp	r3, #83	; 0x53
 100f0cc:	f000 8600 	beq.w	100fcd0 <_svfprintf_r+0x1258>
 100f0d0:	f016 0310 	ands.w	r3, r6, #16
 100f0d4:	9310      	str	r3, [sp, #64]	; 0x40
 100f0d6:	f040 85fb 	bne.w	100fcd0 <_svfprintf_r+0x1258>
 100f0da:	9a04      	ldr	r2, [sp, #16]
 100f0dc:	1c53      	adds	r3, r2, #1
 100f0de:	f001 801b 	beq.w	1010118 <_svfprintf_r+0x16a0>
 100f0e2:	9910      	ldr	r1, [sp, #64]	; 0x40
 100f0e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100f0e6:	f002 fd9b 	bl	1011c20 <memchr>
 100f0ea:	900a      	str	r0, [sp, #40]	; 0x28
 100f0ec:	2800      	cmp	r0, #0
 100f0ee:	f001 81dc 	beq.w	10104aa <_svfprintf_r+0x1a32>
 100f0f2:	e9dd 320a 	ldrd	r3, r2, [sp, #40]	; 0x28
 100f0f6:	9509      	str	r5, [sp, #36]	; 0x24
 100f0f8:	1a9a      	subs	r2, r3, r2
 100f0fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100f0fc:	9207      	str	r2, [sp, #28]
 100f0fe:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100f102:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 100f106:	9304      	str	r3, [sp, #16]
 100f108:	9313      	str	r3, [sp, #76]	; 0x4c
 100f10a:	9203      	str	r2, [sp, #12]
 100f10c:	9311      	str	r3, [sp, #68]	; 0x44
 100f10e:	930a      	str	r3, [sp, #40]	; 0x28
 100f110:	e617      	b.n	100ed42 <_svfprintf_r+0x2ca>
 100f112:	06b4      	lsls	r4, r6, #26
 100f114:	930e      	str	r3, [sp, #56]	; 0x38
 100f116:	f046 0310 	orr.w	r3, r6, #16
 100f11a:	d40f      	bmi.n	100f13c <_svfprintf_r+0x6c4>
 100f11c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f11e:	3204      	adds	r2, #4
 100f120:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f122:	2500      	movs	r5, #0
 100f124:	9209      	str	r2, [sp, #36]	; 0x24
 100f126:	680c      	ldr	r4, [r1, #0]
 100f128:	e00f      	b.n	100f14a <_svfprintf_r+0x6d2>
 100f12a:	f046 0608 	orr.w	r6, r6, #8
 100f12e:	783b      	ldrb	r3, [r7, #0]
 100f130:	e50d      	b.n	100eb4e <_svfprintf_r+0xd6>
 100f132:	06b0      	lsls	r0, r6, #26
 100f134:	930e      	str	r3, [sp, #56]	; 0x38
 100f136:	f140 845e 	bpl.w	100f9f6 <_svfprintf_r+0xf7e>
 100f13a:	4633      	mov	r3, r6
 100f13c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f13e:	3507      	adds	r5, #7
 100f140:	f025 0207 	bic.w	r2, r5, #7
 100f144:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100f148:	9209      	str	r2, [sp, #36]	; 0x24
 100f14a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 100f14e:	9303      	str	r3, [sp, #12]
 100f150:	2300      	movs	r3, #0
 100f152:	e5c2      	b.n	100ecda <_svfprintf_r+0x262>
 100f154:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f156:	06b0      	lsls	r0, r6, #26
 100f158:	f102 0304 	add.w	r3, r2, #4
 100f15c:	f100 8441 	bmi.w	100f9e2 <_svfprintf_r+0xf6a>
 100f160:	06f1      	lsls	r1, r6, #27
 100f162:	f100 8608 	bmi.w	100fd76 <_svfprintf_r+0x12fe>
 100f166:	0672      	lsls	r2, r6, #25
 100f168:	f100 87c4 	bmi.w	10100f4 <_svfprintf_r+0x167c>
 100f16c:	05b5      	lsls	r5, r6, #22
 100f16e:	f140 8602 	bpl.w	100fd76 <_svfprintf_r+0x12fe>
 100f172:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f174:	9309      	str	r3, [sp, #36]	; 0x24
 100f176:	9b05      	ldr	r3, [sp, #20]
 100f178:	6812      	ldr	r2, [r2, #0]
 100f17a:	7013      	strb	r3, [r2, #0]
 100f17c:	e4bc      	b.n	100eaf8 <_svfprintf_r+0x80>
 100f17e:	930e      	str	r3, [sp, #56]	; 0x38
 100f180:	f046 0310 	orr.w	r3, r6, #16
 100f184:	06b6      	lsls	r6, r6, #26
 100f186:	9303      	str	r3, [sp, #12]
 100f188:	f53f af2f 	bmi.w	100efea <_svfprintf_r+0x572>
 100f18c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f18e:	1d1a      	adds	r2, r3, #4
 100f190:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f192:	9209      	str	r2, [sp, #36]	; 0x24
 100f194:	681c      	ldr	r4, [r3, #0]
 100f196:	17e5      	asrs	r5, r4, #31
 100f198:	4622      	mov	r2, r4
 100f19a:	2a00      	cmp	r2, #0
 100f19c:	462b      	mov	r3, r5
 100f19e:	f173 0300 	sbcs.w	r3, r3, #0
 100f1a2:	f6bf af31 	bge.w	100f008 <_svfprintf_r+0x590>
 100f1a6:	4264      	negs	r4, r4
 100f1a8:	9904      	ldr	r1, [sp, #16]
 100f1aa:	f04f 032d 	mov.w	r3, #45	; 0x2d
 100f1ae:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f1b2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 100f1b6:	1c4a      	adds	r2, r1, #1
 100f1b8:	f04f 0301 	mov.w	r3, #1
 100f1bc:	f47f ad94 	bne.w	100ece8 <_svfprintf_r+0x270>
 100f1c0:	2b01      	cmp	r3, #1
 100f1c2:	f000 8098 	beq.w	100f2f6 <_svfprintf_r+0x87e>
 100f1c6:	2b02      	cmp	r3, #2
 100f1c8:	bf18      	it	ne
 100f1ca:	a954      	addne	r1, sp, #336	; 0x150
 100f1cc:	f040 818f 	bne.w	100f4ee <_svfprintf_r+0xa76>
 100f1d0:	ab54      	add	r3, sp, #336	; 0x150
 100f1d2:	9e15      	ldr	r6, [sp, #84]	; 0x54
 100f1d4:	461a      	mov	r2, r3
 100f1d6:	f004 010f 	and.w	r1, r4, #15
 100f1da:	0923      	lsrs	r3, r4, #4
 100f1dc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 100f1e0:	0928      	lsrs	r0, r5, #4
 100f1e2:	5c71      	ldrb	r1, [r6, r1]
 100f1e4:	461c      	mov	r4, r3
 100f1e6:	4605      	mov	r5, r0
 100f1e8:	ea54 0305 	orrs.w	r3, r4, r5
 100f1ec:	f802 1d01 	strb.w	r1, [r2, #-1]!
 100f1f0:	d1f1      	bne.n	100f1d6 <_svfprintf_r+0x75e>
 100f1f2:	ab54      	add	r3, sp, #336	; 0x150
 100f1f4:	920b      	str	r2, [sp, #44]	; 0x2c
 100f1f6:	1a9b      	subs	r3, r3, r2
 100f1f8:	9e03      	ldr	r6, [sp, #12]
 100f1fa:	9307      	str	r3, [sp, #28]
 100f1fc:	e594      	b.n	100ed28 <_svfprintf_r+0x2b0>
 100f1fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f200:	2b43      	cmp	r3, #67	; 0x43
 100f202:	930e      	str	r3, [sp, #56]	; 0x38
 100f204:	f102 0504 	add.w	r5, r2, #4
 100f208:	d002      	beq.n	100f210 <_svfprintf_r+0x798>
 100f20a:	06f3      	lsls	r3, r6, #27
 100f20c:	f140 8402 	bpl.w	100fa14 <_svfprintf_r+0xf9c>
 100f210:	2208      	movs	r2, #8
 100f212:	2100      	movs	r1, #0
 100f214:	a826      	add	r0, sp, #152	; 0x98
 100f216:	ac3b      	add	r4, sp, #236	; 0xec
 100f218:	f7fe fe82 	bl	100df20 <memset>
 100f21c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f21e:	ab26      	add	r3, sp, #152	; 0x98
 100f220:	4621      	mov	r1, r4
 100f222:	4650      	mov	r0, sl
 100f224:	6812      	ldr	r2, [r2, #0]
 100f226:	f001 fa13 	bl	1010650 <_wcrtomb_r>
 100f22a:	1c43      	adds	r3, r0, #1
 100f22c:	9007      	str	r0, [sp, #28]
 100f22e:	f001 80eb 	beq.w	1010408 <_svfprintf_r+0x1990>
 100f232:	9b07      	ldr	r3, [sp, #28]
 100f234:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100f238:	9303      	str	r3, [sp, #12]
 100f23a:	2300      	movs	r3, #0
 100f23c:	9509      	str	r5, [sp, #36]	; 0x24
 100f23e:	4619      	mov	r1, r3
 100f240:	940b      	str	r4, [sp, #44]	; 0x2c
 100f242:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f246:	930a      	str	r3, [sp, #40]	; 0x28
 100f248:	9304      	str	r3, [sp, #16]
 100f24a:	9313      	str	r3, [sp, #76]	; 0x4c
 100f24c:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100f250:	e57b      	b.n	100ed4a <_svfprintf_r+0x2d2>
 100f252:	232b      	movs	r3, #43	; 0x2b
 100f254:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f258:	783b      	ldrb	r3, [r7, #0]
 100f25a:	e478      	b.n	100eb4e <_svfprintf_r+0xd6>
 100f25c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f25e:	930e      	str	r3, [sp, #56]	; 0x38
 100f260:	3507      	adds	r5, #7
 100f262:	ed9f 7bbd 	vldr	d7, [pc, #756]	; 100f558 <_svfprintf_r+0xae0>
 100f266:	f025 0307 	bic.w	r3, r5, #7
 100f26a:	ecb3 8b02 	vldmia	r3!, {d8}
 100f26e:	eeb0 6bc8 	vabs.f64	d6, d8
 100f272:	9309      	str	r3, [sp, #36]	; 0x24
 100f274:	eeb4 6b47 	vcmp.f64	d6, d7
 100f278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f27c:	f340 8309 	ble.w	100f892 <_svfprintf_r+0xe1a>
 100f280:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 100f284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f288:	bf58      	it	pl
 100f28a:	f89d 1077 	ldrbpl.w	r1, [sp, #119]	; 0x77
 100f28e:	d502      	bpl.n	100f296 <_svfprintf_r+0x81e>
 100f290:	212d      	movs	r1, #45	; 0x2d
 100f292:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 100f296:	f246 03a8 	movw	r3, #24744	; 0x60a8
 100f29a:	f246 04ac 	movw	r4, #24748	; 0x60ac
 100f29e:	f2c0 1305 	movt	r3, #261	; 0x105
 100f2a2:	f2c0 1405 	movt	r4, #261	; 0x105
 100f2a6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 100f2a8:	2200      	movs	r2, #0
 100f2aa:	2003      	movs	r0, #3
 100f2ac:	920a      	str	r2, [sp, #40]	; 0x28
 100f2ae:	2d47      	cmp	r5, #71	; 0x47
 100f2b0:	bfc8      	it	gt
 100f2b2:	4623      	movgt	r3, r4
 100f2b4:	9003      	str	r0, [sp, #12]
 100f2b6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 100f2ba:	930b      	str	r3, [sp, #44]	; 0x2c
 100f2bc:	9007      	str	r0, [sp, #28]
 100f2be:	9204      	str	r2, [sp, #16]
 100f2c0:	9213      	str	r2, [sp, #76]	; 0x4c
 100f2c2:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100f2c6:	e53c      	b.n	100ed42 <_svfprintf_r+0x2ca>
 100f2c8:	461a      	mov	r2, r3
 100f2ca:	930e      	str	r3, [sp, #56]	; 0x38
 100f2cc:	2b00      	cmp	r3, #0
 100f2ce:	f43f acc3 	beq.w	100ec58 <_svfprintf_r+0x1e0>
 100f2d2:	2300      	movs	r3, #0
 100f2d4:	2001      	movs	r0, #1
 100f2d6:	4619      	mov	r1, r3
 100f2d8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f2dc:	930a      	str	r3, [sp, #40]	; 0x28
 100f2de:	9304      	str	r3, [sp, #16]
 100f2e0:	9313      	str	r3, [sp, #76]	; 0x4c
 100f2e2:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100f2e6:	ab3b      	add	r3, sp, #236	; 0xec
 100f2e8:	9003      	str	r0, [sp, #12]
 100f2ea:	f88d 20ec 	strb.w	r2, [sp, #236]	; 0xec
 100f2ee:	9007      	str	r0, [sp, #28]
 100f2f0:	930b      	str	r3, [sp, #44]	; 0x2c
 100f2f2:	e52a      	b.n	100ed4a <_svfprintf_r+0x2d2>
 100f2f4:	9603      	str	r6, [sp, #12]
 100f2f6:	2d00      	cmp	r5, #0
 100f2f8:	bf08      	it	eq
 100f2fa:	2c0a      	cmpeq	r4, #10
 100f2fc:	f080 8544 	bcs.w	100fd88 <_svfprintf_r+0x1310>
 100f300:	2301      	movs	r3, #1
 100f302:	3430      	adds	r4, #48	; 0x30
 100f304:	9307      	str	r3, [sp, #28]
 100f306:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100f30a:	9e03      	ldr	r6, [sp, #12]
 100f30c:	f88d 414f 	strb.w	r4, [sp, #335]	; 0x14f
 100f310:	930b      	str	r3, [sp, #44]	; 0x2c
 100f312:	e509      	b.n	100ed28 <_svfprintf_r+0x2b0>
 100f314:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100f316:	2b65      	cmp	r3, #101	; 0x65
 100f318:	f340 8124 	ble.w	100f564 <_svfprintf_r+0xaec>
 100f31c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100f320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f324:	f040 81d1 	bne.w	100f6ca <_svfprintf_r+0xc52>
 100f328:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f32a:	3201      	adds	r2, #1
 100f32c:	2101      	movs	r1, #1
 100f32e:	922a      	str	r2, [sp, #168]	; 0xa8
 100f330:	3301      	adds	r3, #1
 100f332:	f246 02d4 	movw	r2, #24788	; 0x60d4
 100f336:	2b07      	cmp	r3, #7
 100f338:	f2c0 1205 	movt	r2, #261	; 0x105
 100f33c:	9329      	str	r3, [sp, #164]	; 0xa4
 100f33e:	e9c9 2100 	strd	r2, r1, [r9]
 100f342:	bfd8      	it	le
 100f344:	f109 0908 	addle.w	r9, r9, #8
 100f348:	f300 84b6 	bgt.w	100fcb8 <_svfprintf_r+0x1240>
 100f34c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100f34e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 100f350:	4293      	cmp	r3, r2
 100f352:	f280 8298 	bge.w	100f886 <_svfprintf_r+0xe0e>
 100f356:	9917      	ldr	r1, [sp, #92]	; 0x5c
 100f358:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100f35c:	f8c9 1000 	str.w	r1, [r9]
 100f360:	3301      	adds	r3, #1
 100f362:	9916      	ldr	r1, [sp, #88]	; 0x58
 100f364:	2b07      	cmp	r3, #7
 100f366:	440a      	add	r2, r1
 100f368:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100f36c:	f8c9 1004 	str.w	r1, [r9, #4]
 100f370:	bfd8      	it	le
 100f372:	f109 0908 	addle.w	r9, r9, #8
 100f376:	f300 8356 	bgt.w	100fa26 <_svfprintf_r+0xfae>
 100f37a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100f37c:	1e5c      	subs	r4, r3, #1
 100f37e:	2c00      	cmp	r4, #0
 100f380:	f77f ad37 	ble.w	100edf2 <_svfprintf_r+0x37a>
 100f384:	2c10      	cmp	r4, #16
 100f386:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f388:	f340 84d0 	ble.w	100fd2c <_svfprintf_r+0x12b4>
 100f38c:	9604      	str	r6, [sp, #16]
 100f38e:	2510      	movs	r5, #16
 100f390:	4626      	mov	r6, r4
 100f392:	4619      	mov	r1, r3
 100f394:	9c08      	ldr	r4, [sp, #32]
 100f396:	e003      	b.n	100f3a0 <_svfprintf_r+0x928>
 100f398:	3e10      	subs	r6, #16
 100f39a:	2e10      	cmp	r6, #16
 100f39c:	f340 84c3 	ble.w	100fd26 <_svfprintf_r+0x12ae>
 100f3a0:	3101      	adds	r1, #1
 100f3a2:	4b6f      	ldr	r3, [pc, #444]	; (100f560 <_svfprintf_r+0xae8>)
 100f3a4:	2907      	cmp	r1, #7
 100f3a6:	f102 0210 	add.w	r2, r2, #16
 100f3aa:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f3ae:	e9c9 3500 	strd	r3, r5, [r9]
 100f3b2:	f109 0908 	add.w	r9, r9, #8
 100f3b6:	ddef      	ble.n	100f398 <_svfprintf_r+0x920>
 100f3b8:	aa28      	add	r2, sp, #160	; 0xa0
 100f3ba:	4621      	mov	r1, r4
 100f3bc:	4650      	mov	r0, sl
 100f3be:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f3c2:	f003 f98d 	bl	10126e0 <__ssprint_r>
 100f3c6:	2800      	cmp	r0, #0
 100f3c8:	f040 80b9 	bne.w	100f53e <_svfprintf_r+0xac6>
 100f3cc:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100f3d0:	e7e2      	b.n	100f398 <_svfprintf_r+0x920>
 100f3d2:	9b06      	ldr	r3, [sp, #24]
 100f3d4:	9903      	ldr	r1, [sp, #12]
 100f3d6:	1a5c      	subs	r4, r3, r1
 100f3d8:	2c00      	cmp	r4, #0
 100f3da:	f77f acf1 	ble.w	100edc0 <_svfprintf_r+0x348>
 100f3de:	2c10      	cmp	r4, #16
 100f3e0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f3e2:	dd26      	ble.n	100f432 <_svfprintf_r+0x9ba>
 100f3e4:	960c      	str	r6, [sp, #48]	; 0x30
 100f3e6:	2510      	movs	r5, #16
 100f3e8:	4626      	mov	r6, r4
 100f3ea:	4619      	mov	r1, r3
 100f3ec:	9c08      	ldr	r4, [sp, #32]
 100f3ee:	e002      	b.n	100f3f6 <_svfprintf_r+0x97e>
 100f3f0:	3e10      	subs	r6, #16
 100f3f2:	2e10      	cmp	r6, #16
 100f3f4:	dd1a      	ble.n	100f42c <_svfprintf_r+0x9b4>
 100f3f6:	3101      	adds	r1, #1
 100f3f8:	4b59      	ldr	r3, [pc, #356]	; (100f560 <_svfprintf_r+0xae8>)
 100f3fa:	2907      	cmp	r1, #7
 100f3fc:	f102 0210 	add.w	r2, r2, #16
 100f400:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f404:	e9c9 3500 	strd	r3, r5, [r9]
 100f408:	f109 0908 	add.w	r9, r9, #8
 100f40c:	ddf0      	ble.n	100f3f0 <_svfprintf_r+0x978>
 100f40e:	aa28      	add	r2, sp, #160	; 0xa0
 100f410:	4621      	mov	r1, r4
 100f412:	4650      	mov	r0, sl
 100f414:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f418:	f003 f962 	bl	10126e0 <__ssprint_r>
 100f41c:	2800      	cmp	r0, #0
 100f41e:	f040 808e 	bne.w	100f53e <_svfprintf_r+0xac6>
 100f422:	3e10      	subs	r6, #16
 100f424:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100f428:	2e10      	cmp	r6, #16
 100f42a:	dce4      	bgt.n	100f3f6 <_svfprintf_r+0x97e>
 100f42c:	4634      	mov	r4, r6
 100f42e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 100f430:	460b      	mov	r3, r1
 100f432:	3301      	adds	r3, #1
 100f434:	494a      	ldr	r1, [pc, #296]	; (100f560 <_svfprintf_r+0xae8>)
 100f436:	2b07      	cmp	r3, #7
 100f438:	4422      	add	r2, r4
 100f43a:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100f43e:	e9c9 1400 	strd	r1, r4, [r9]
 100f442:	bfd8      	it	le
 100f444:	f109 0908 	addle.w	r9, r9, #8
 100f448:	f77f acba 	ble.w	100edc0 <_svfprintf_r+0x348>
 100f44c:	aa28      	add	r2, sp, #160	; 0xa0
 100f44e:	9908      	ldr	r1, [sp, #32]
 100f450:	4650      	mov	r0, sl
 100f452:	f003 f945 	bl	10126e0 <__ssprint_r>
 100f456:	2800      	cmp	r0, #0
 100f458:	d171      	bne.n	100f53e <_svfprintf_r+0xac6>
 100f45a:	9b04      	ldr	r3, [sp, #16]
 100f45c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f460:	9907      	ldr	r1, [sp, #28]
 100f462:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100f464:	1a5c      	subs	r4, r3, r1
 100f466:	2c00      	cmp	r4, #0
 100f468:	f77f acb0 	ble.w	100edcc <_svfprintf_r+0x354>
 100f46c:	2c10      	cmp	r4, #16
 100f46e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f470:	dd25      	ble.n	100f4be <_svfprintf_r+0xa46>
 100f472:	9604      	str	r6, [sp, #16]
 100f474:	2510      	movs	r5, #16
 100f476:	4626      	mov	r6, r4
 100f478:	4619      	mov	r1, r3
 100f47a:	9c08      	ldr	r4, [sp, #32]
 100f47c:	e002      	b.n	100f484 <_svfprintf_r+0xa0c>
 100f47e:	3e10      	subs	r6, #16
 100f480:	2e10      	cmp	r6, #16
 100f482:	dd19      	ble.n	100f4b8 <_svfprintf_r+0xa40>
 100f484:	3101      	adds	r1, #1
 100f486:	4b36      	ldr	r3, [pc, #216]	; (100f560 <_svfprintf_r+0xae8>)
 100f488:	2907      	cmp	r1, #7
 100f48a:	f102 0210 	add.w	r2, r2, #16
 100f48e:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f492:	e9c9 3500 	strd	r3, r5, [r9]
 100f496:	f109 0908 	add.w	r9, r9, #8
 100f49a:	ddf0      	ble.n	100f47e <_svfprintf_r+0xa06>
 100f49c:	aa28      	add	r2, sp, #160	; 0xa0
 100f49e:	4621      	mov	r1, r4
 100f4a0:	4650      	mov	r0, sl
 100f4a2:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f4a6:	f003 f91b 	bl	10126e0 <__ssprint_r>
 100f4aa:	2800      	cmp	r0, #0
 100f4ac:	d147      	bne.n	100f53e <_svfprintf_r+0xac6>
 100f4ae:	3e10      	subs	r6, #16
 100f4b0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100f4b4:	2e10      	cmp	r6, #16
 100f4b6:	dce5      	bgt.n	100f484 <_svfprintf_r+0xa0c>
 100f4b8:	4634      	mov	r4, r6
 100f4ba:	9e04      	ldr	r6, [sp, #16]
 100f4bc:	460b      	mov	r3, r1
 100f4be:	3301      	adds	r3, #1
 100f4c0:	4927      	ldr	r1, [pc, #156]	; (100f560 <_svfprintf_r+0xae8>)
 100f4c2:	2b07      	cmp	r3, #7
 100f4c4:	4422      	add	r2, r4
 100f4c6:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100f4ca:	e9c9 1400 	strd	r1, r4, [r9]
 100f4ce:	bfd8      	it	le
 100f4d0:	f109 0908 	addle.w	r9, r9, #8
 100f4d4:	f77f ac7a 	ble.w	100edcc <_svfprintf_r+0x354>
 100f4d8:	aa28      	add	r2, sp, #160	; 0xa0
 100f4da:	9908      	ldr	r1, [sp, #32]
 100f4dc:	4650      	mov	r0, sl
 100f4de:	f003 f8ff 	bl	10126e0 <__ssprint_r>
 100f4e2:	bb60      	cbnz	r0, 100f53e <_svfprintf_r+0xac6>
 100f4e4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100f4e6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f4ea:	e46f      	b.n	100edcc <_svfprintf_r+0x354>
 100f4ec:	4611      	mov	r1, r2
 100f4ee:	08e2      	lsrs	r2, r4, #3
 100f4f0:	08e8      	lsrs	r0, r5, #3
 100f4f2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 100f4f6:	f004 0307 	and.w	r3, r4, #7
 100f4fa:	4605      	mov	r5, r0
 100f4fc:	3330      	adds	r3, #48	; 0x30
 100f4fe:	4614      	mov	r4, r2
 100f500:	ea54 0005 	orrs.w	r0, r4, r5
 100f504:	f801 3c01 	strb.w	r3, [r1, #-1]
 100f508:	f101 32ff 	add.w	r2, r1, #4294967295
 100f50c:	d1ee      	bne.n	100f4ec <_svfprintf_r+0xa74>
 100f50e:	9e03      	ldr	r6, [sp, #12]
 100f510:	920b      	str	r2, [sp, #44]	; 0x2c
 100f512:	4630      	mov	r0, r6
 100f514:	2b30      	cmp	r3, #48	; 0x30
 100f516:	bf0c      	ite	eq
 100f518:	2000      	moveq	r0, #0
 100f51a:	f000 0001 	andne.w	r0, r0, #1
 100f51e:	2800      	cmp	r0, #0
 100f520:	f040 840f 	bne.w	100fd42 <_svfprintf_r+0x12ca>
 100f524:	ab54      	add	r3, sp, #336	; 0x150
 100f526:	1a9b      	subs	r3, r3, r2
 100f528:	9307      	str	r3, [sp, #28]
 100f52a:	f7ff bbfd 	b.w	100ed28 <_svfprintf_r+0x2b0>
 100f52e:	aa28      	add	r2, sp, #160	; 0xa0
 100f530:	9908      	ldr	r1, [sp, #32]
 100f532:	4650      	mov	r0, sl
 100f534:	f003 f8d4 	bl	10126e0 <__ssprint_r>
 100f538:	2800      	cmp	r0, #0
 100f53a:	f43f ac6d 	beq.w	100ee18 <_svfprintf_r+0x3a0>
 100f53e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100f540:	2b00      	cmp	r3, #0
 100f542:	f43f ab8d 	beq.w	100ec60 <_svfprintf_r+0x1e8>
 100f546:	990a      	ldr	r1, [sp, #40]	; 0x28
 100f548:	4650      	mov	r0, sl
 100f54a:	f002 fa01 	bl	1011950 <_free_r>
 100f54e:	f7ff bb87 	b.w	100ec60 <_svfprintf_r+0x1e8>
 100f552:	bf00      	nop
 100f554:	f3af 8000 	nop.w
 100f558:	ffffffff 	.word	0xffffffff
 100f55c:	7fefffff 	.word	0x7fefffff
 100f560:	01053e64 	.word	0x01053e64
 100f564:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100f566:	3201      	adds	r2, #1
 100f568:	9829      	ldr	r0, [sp, #164]	; 0xa4
 100f56a:	f109 0308 	add.w	r3, r9, #8
 100f56e:	2c01      	cmp	r4, #1
 100f570:	f100 0101 	add.w	r1, r0, #1
 100f574:	f340 8134 	ble.w	100f7e0 <_svfprintf_r+0xd68>
 100f578:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100f57a:	2907      	cmp	r1, #7
 100f57c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f580:	f8c9 0000 	str.w	r0, [r9]
 100f584:	f04f 0001 	mov.w	r0, #1
 100f588:	f8c9 0004 	str.w	r0, [r9, #4]
 100f58c:	f300 8163 	bgt.w	100f856 <_svfprintf_r+0xdde>
 100f590:	3101      	adds	r1, #1
 100f592:	9816      	ldr	r0, [sp, #88]	; 0x58
 100f594:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100f596:	2907      	cmp	r1, #7
 100f598:	4402      	add	r2, r0
 100f59a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f59e:	e9c3 4000 	strd	r4, r0, [r3]
 100f5a2:	bfd8      	it	le
 100f5a4:	3308      	addle	r3, #8
 100f5a6:	f300 8162 	bgt.w	100f86e <_svfprintf_r+0xdf6>
 100f5aa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100f5ae:	1c48      	adds	r0, r1, #1
 100f5b0:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100f5b2:	f103 0908 	add.w	r9, r3, #8
 100f5b6:	4684      	mov	ip, r0
 100f5b8:	3c01      	subs	r4, #1
 100f5ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f5be:	f000 8122 	beq.w	100f806 <_svfprintf_r+0xd8e>
 100f5c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 100f5c4:	2807      	cmp	r0, #7
 100f5c6:	4422      	add	r2, r4
 100f5c8:	605c      	str	r4, [r3, #4]
 100f5ca:	f105 0501 	add.w	r5, r5, #1
 100f5ce:	922a      	str	r2, [sp, #168]	; 0xa8
 100f5d0:	601d      	str	r5, [r3, #0]
 100f5d2:	9029      	str	r0, [sp, #164]	; 0xa4
 100f5d4:	f300 82de 	bgt.w	100fb94 <_svfprintf_r+0x111c>
 100f5d8:	f103 0410 	add.w	r4, r3, #16
 100f5dc:	1c88      	adds	r0, r1, #2
 100f5de:	464b      	mov	r3, r9
 100f5e0:	46a1      	mov	r9, r4
 100f5e2:	9918      	ldr	r1, [sp, #96]	; 0x60
 100f5e4:	2807      	cmp	r0, #7
 100f5e6:	9029      	str	r0, [sp, #164]	; 0xa4
 100f5e8:	440a      	add	r2, r1
 100f5ea:	922a      	str	r2, [sp, #168]	; 0xa8
 100f5ec:	6059      	str	r1, [r3, #4]
 100f5ee:	a922      	add	r1, sp, #136	; 0x88
 100f5f0:	6019      	str	r1, [r3, #0]
 100f5f2:	f77f abfe 	ble.w	100edf2 <_svfprintf_r+0x37a>
 100f5f6:	aa28      	add	r2, sp, #160	; 0xa0
 100f5f8:	9908      	ldr	r1, [sp, #32]
 100f5fa:	4650      	mov	r0, sl
 100f5fc:	f003 f870 	bl	10126e0 <__ssprint_r>
 100f600:	2800      	cmp	r0, #0
 100f602:	d19c      	bne.n	100f53e <_svfprintf_r+0xac6>
 100f604:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100f606:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f60a:	f7ff bbf2 	b.w	100edf2 <_svfprintf_r+0x37a>
 100f60e:	aa28      	add	r2, sp, #160	; 0xa0
 100f610:	9908      	ldr	r1, [sp, #32]
 100f612:	4650      	mov	r0, sl
 100f614:	f003 f864 	bl	10126e0 <__ssprint_r>
 100f618:	2800      	cmp	r0, #0
 100f61a:	d190      	bne.n	100f53e <_svfprintf_r+0xac6>
 100f61c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100f61e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f622:	f7ff bbb6 	b.w	100ed92 <_svfprintf_r+0x31a>
 100f626:	aa28      	add	r2, sp, #160	; 0xa0
 100f628:	9908      	ldr	r1, [sp, #32]
 100f62a:	4650      	mov	r0, sl
 100f62c:	f003 f858 	bl	10126e0 <__ssprint_r>
 100f630:	2800      	cmp	r0, #0
 100f632:	d184      	bne.n	100f53e <_svfprintf_r+0xac6>
 100f634:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100f636:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f63a:	f7ff bbbd 	b.w	100edb8 <_svfprintf_r+0x340>
 100f63e:	2c10      	cmp	r4, #16
 100f640:	f643 6554 	movw	r5, #15956	; 0x3e54
 100f644:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f646:	f2c0 1505 	movt	r5, #261	; 0x105
 100f64a:	dd24      	ble.n	100f696 <_svfprintf_r+0xc1e>
 100f64c:	9704      	str	r7, [sp, #16]
 100f64e:	2610      	movs	r6, #16
 100f650:	462f      	mov	r7, r5
 100f652:	4619      	mov	r1, r3
 100f654:	9d08      	ldr	r5, [sp, #32]
 100f656:	e002      	b.n	100f65e <_svfprintf_r+0xbe6>
 100f658:	3c10      	subs	r4, #16
 100f65a:	2c10      	cmp	r4, #16
 100f65c:	dd18      	ble.n	100f690 <_svfprintf_r+0xc18>
 100f65e:	3101      	adds	r1, #1
 100f660:	3210      	adds	r2, #16
 100f662:	2907      	cmp	r1, #7
 100f664:	e9c9 7600 	strd	r7, r6, [r9]
 100f668:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f66c:	f109 0908 	add.w	r9, r9, #8
 100f670:	ddf2      	ble.n	100f658 <_svfprintf_r+0xbe0>
 100f672:	aa28      	add	r2, sp, #160	; 0xa0
 100f674:	4629      	mov	r1, r5
 100f676:	4650      	mov	r0, sl
 100f678:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f67c:	f003 f830 	bl	10126e0 <__ssprint_r>
 100f680:	2800      	cmp	r0, #0
 100f682:	f47f af5c 	bne.w	100f53e <_svfprintf_r+0xac6>
 100f686:	3c10      	subs	r4, #16
 100f688:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100f68c:	2c10      	cmp	r4, #16
 100f68e:	dce6      	bgt.n	100f65e <_svfprintf_r+0xbe6>
 100f690:	463d      	mov	r5, r7
 100f692:	9f04      	ldr	r7, [sp, #16]
 100f694:	460b      	mov	r3, r1
 100f696:	3301      	adds	r3, #1
 100f698:	4422      	add	r2, r4
 100f69a:	2b07      	cmp	r3, #7
 100f69c:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100f6a0:	e9c9 5400 	strd	r5, r4, [r9]
 100f6a4:	f77f abad 	ble.w	100ee02 <_svfprintf_r+0x38a>
 100f6a8:	aa28      	add	r2, sp, #160	; 0xa0
 100f6aa:	9908      	ldr	r1, [sp, #32]
 100f6ac:	4650      	mov	r0, sl
 100f6ae:	f003 f817 	bl	10126e0 <__ssprint_r>
 100f6b2:	2800      	cmp	r0, #0
 100f6b4:	f47f af43 	bne.w	100f53e <_svfprintf_r+0xac6>
 100f6b8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100f6ba:	f7ff bba2 	b.w	100ee02 <_svfprintf_r+0x38a>
 100f6be:	ab54      	add	r3, sp, #336	; 0x150
 100f6c0:	9204      	str	r2, [sp, #16]
 100f6c2:	930b      	str	r3, [sp, #44]	; 0x2c
 100f6c4:	9207      	str	r2, [sp, #28]
 100f6c6:	f7ff bb2f 	b.w	100ed28 <_svfprintf_r+0x2b0>
 100f6ca:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100f6cc:	2900      	cmp	r1, #0
 100f6ce:	f340 82a2 	ble.w	100fc16 <_svfprintf_r+0x119e>
 100f6d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100f6d4:	9912      	ldr	r1, [sp, #72]	; 0x48
 100f6d6:	428b      	cmp	r3, r1
 100f6d8:	bfa8      	it	ge
 100f6da:	460b      	movge	r3, r1
 100f6dc:	2b00      	cmp	r3, #0
 100f6de:	461c      	mov	r4, r3
 100f6e0:	dd0f      	ble.n	100f702 <_svfprintf_r+0xc8a>
 100f6e2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f6e4:	4422      	add	r2, r4
 100f6e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100f6e8:	3301      	adds	r3, #1
 100f6ea:	f8c9 4004 	str.w	r4, [r9, #4]
 100f6ee:	2b07      	cmp	r3, #7
 100f6f0:	922a      	str	r2, [sp, #168]	; 0xa8
 100f6f2:	f8c9 1000 	str.w	r1, [r9]
 100f6f6:	bfd8      	it	le
 100f6f8:	f109 0908 	addle.w	r9, r9, #8
 100f6fc:	9329      	str	r3, [sp, #164]	; 0xa4
 100f6fe:	f300 84e1 	bgt.w	10100c4 <_svfprintf_r+0x164c>
 100f702:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100f704:	2c00      	cmp	r4, #0
 100f706:	bfa8      	it	ge
 100f708:	1b1b      	subge	r3, r3, r4
 100f70a:	2b00      	cmp	r3, #0
 100f70c:	461c      	mov	r4, r3
 100f70e:	f300 81b9 	bgt.w	100fa84 <_svfprintf_r+0x100c>
 100f712:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100f714:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100f716:	440b      	add	r3, r1
 100f718:	0571      	lsls	r1, r6, #21
 100f71a:	461d      	mov	r5, r3
 100f71c:	f100 81db 	bmi.w	100fad6 <_svfprintf_r+0x105e>
 100f720:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 100f722:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100f724:	429c      	cmp	r4, r3
 100f726:	db02      	blt.n	100f72e <_svfprintf_r+0xcb6>
 100f728:	07f3      	lsls	r3, r6, #31
 100f72a:	f140 84d8 	bpl.w	10100de <_svfprintf_r+0x1666>
 100f72e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f730:	9916      	ldr	r1, [sp, #88]	; 0x58
 100f732:	3301      	adds	r3, #1
 100f734:	9817      	ldr	r0, [sp, #92]	; 0x5c
 100f736:	2b07      	cmp	r3, #7
 100f738:	440a      	add	r2, r1
 100f73a:	f8c9 1004 	str.w	r1, [r9, #4]
 100f73e:	f8c9 0000 	str.w	r0, [r9]
 100f742:	bfd8      	it	le
 100f744:	f109 0908 	addle.w	r9, r9, #8
 100f748:	922a      	str	r2, [sp, #168]	; 0xa8
 100f74a:	9329      	str	r3, [sp, #164]	; 0xa4
 100f74c:	f300 85c4 	bgt.w	10102d8 <_svfprintf_r+0x1860>
 100f750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100f752:	4619      	mov	r1, r3
 100f754:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100f756:	4419      	add	r1, r3
 100f758:	1b1b      	subs	r3, r3, r4
 100f75a:	1b4c      	subs	r4, r1, r5
 100f75c:	429c      	cmp	r4, r3
 100f75e:	bfa8      	it	ge
 100f760:	461c      	movge	r4, r3
 100f762:	2c00      	cmp	r4, #0
 100f764:	dd0e      	ble.n	100f784 <_svfprintf_r+0xd0c>
 100f766:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100f768:	4422      	add	r2, r4
 100f76a:	f8c9 5000 	str.w	r5, [r9]
 100f76e:	3101      	adds	r1, #1
 100f770:	f8c9 4004 	str.w	r4, [r9, #4]
 100f774:	2907      	cmp	r1, #7
 100f776:	922a      	str	r2, [sp, #168]	; 0xa8
 100f778:	9129      	str	r1, [sp, #164]	; 0xa4
 100f77a:	bfd8      	it	le
 100f77c:	f109 0908 	addle.w	r9, r9, #8
 100f780:	f300 85b8 	bgt.w	10102f4 <_svfprintf_r+0x187c>
 100f784:	2c00      	cmp	r4, #0
 100f786:	bfac      	ite	ge
 100f788:	1b1c      	subge	r4, r3, r4
 100f78a:	461c      	movlt	r4, r3
 100f78c:	2c00      	cmp	r4, #0
 100f78e:	f77f ab30 	ble.w	100edf2 <_svfprintf_r+0x37a>
 100f792:	2c10      	cmp	r4, #16
 100f794:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f796:	f340 82c9 	ble.w	100fd2c <_svfprintf_r+0x12b4>
 100f79a:	9604      	str	r6, [sp, #16]
 100f79c:	2510      	movs	r5, #16
 100f79e:	4626      	mov	r6, r4
 100f7a0:	4619      	mov	r1, r3
 100f7a2:	9c08      	ldr	r4, [sp, #32]
 100f7a4:	e003      	b.n	100f7ae <_svfprintf_r+0xd36>
 100f7a6:	3e10      	subs	r6, #16
 100f7a8:	2e10      	cmp	r6, #16
 100f7aa:	f340 82bc 	ble.w	100fd26 <_svfprintf_r+0x12ae>
 100f7ae:	3101      	adds	r1, #1
 100f7b0:	4bb9      	ldr	r3, [pc, #740]	; (100fa98 <_svfprintf_r+0x1020>)
 100f7b2:	2907      	cmp	r1, #7
 100f7b4:	f102 0210 	add.w	r2, r2, #16
 100f7b8:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f7bc:	e9c9 3500 	strd	r3, r5, [r9]
 100f7c0:	f109 0908 	add.w	r9, r9, #8
 100f7c4:	ddef      	ble.n	100f7a6 <_svfprintf_r+0xd2e>
 100f7c6:	aa28      	add	r2, sp, #160	; 0xa0
 100f7c8:	4621      	mov	r1, r4
 100f7ca:	4650      	mov	r0, sl
 100f7cc:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f7d0:	f002 ff86 	bl	10126e0 <__ssprint_r>
 100f7d4:	2800      	cmp	r0, #0
 100f7d6:	f47f aeb2 	bne.w	100f53e <_svfprintf_r+0xac6>
 100f7da:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100f7de:	e7e2      	b.n	100f7a6 <_svfprintf_r+0xd2e>
 100f7e0:	07f4      	lsls	r4, r6, #31
 100f7e2:	f53f aec9 	bmi.w	100f578 <_svfprintf_r+0xb00>
 100f7e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 100f7e8:	2907      	cmp	r1, #7
 100f7ea:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f7ee:	f8c9 4000 	str.w	r4, [r9]
 100f7f2:	f04f 0401 	mov.w	r4, #1
 100f7f6:	f8c9 4004 	str.w	r4, [r9, #4]
 100f7fa:	f300 81cb 	bgt.w	100fb94 <_svfprintf_r+0x111c>
 100f7fe:	3002      	adds	r0, #2
 100f800:	f109 0910 	add.w	r9, r9, #16
 100f804:	e6ed      	b.n	100f5e2 <_svfprintf_r+0xb6a>
 100f806:	2c00      	cmp	r4, #0
 100f808:	f77f aeeb 	ble.w	100f5e2 <_svfprintf_r+0xb6a>
 100f80c:	2c10      	cmp	r4, #16
 100f80e:	f340 869e 	ble.w	101054e <_svfprintf_r+0x1ad6>
 100f812:	2510      	movs	r5, #16
 100f814:	f8dd 9020 	ldr.w	r9, [sp, #32]
 100f818:	e005      	b.n	100f826 <_svfprintf_r+0xdae>
 100f81a:	3c10      	subs	r4, #16
 100f81c:	f101 0c01 	add.w	ip, r1, #1
 100f820:	2c10      	cmp	r4, #16
 100f822:	f340 8302 	ble.w	100fe2a <_svfprintf_r+0x13b2>
 100f826:	489c      	ldr	r0, [pc, #624]	; (100fa98 <_svfprintf_r+0x1020>)
 100f828:	4661      	mov	r1, ip
 100f82a:	2907      	cmp	r1, #7
 100f82c:	f102 0210 	add.w	r2, r2, #16
 100f830:	e9cd c229 	strd	ip, r2, [sp, #164]	; 0xa4
 100f834:	e9c3 0500 	strd	r0, r5, [r3]
 100f838:	f103 0308 	add.w	r3, r3, #8
 100f83c:	dded      	ble.n	100f81a <_svfprintf_r+0xda2>
 100f83e:	aa28      	add	r2, sp, #160	; 0xa0
 100f840:	4649      	mov	r1, r9
 100f842:	4650      	mov	r0, sl
 100f844:	f002 ff4c 	bl	10126e0 <__ssprint_r>
 100f848:	ab2b      	add	r3, sp, #172	; 0xac
 100f84a:	2800      	cmp	r0, #0
 100f84c:	f47f ae77 	bne.w	100f53e <_svfprintf_r+0xac6>
 100f850:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100f854:	e7e1      	b.n	100f81a <_svfprintf_r+0xda2>
 100f856:	aa28      	add	r2, sp, #160	; 0xa0
 100f858:	9908      	ldr	r1, [sp, #32]
 100f85a:	4650      	mov	r0, sl
 100f85c:	f002 ff40 	bl	10126e0 <__ssprint_r>
 100f860:	2800      	cmp	r0, #0
 100f862:	f47f ae6c 	bne.w	100f53e <_svfprintf_r+0xac6>
 100f866:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100f868:	ab2b      	add	r3, sp, #172	; 0xac
 100f86a:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100f86c:	e690      	b.n	100f590 <_svfprintf_r+0xb18>
 100f86e:	aa28      	add	r2, sp, #160	; 0xa0
 100f870:	9908      	ldr	r1, [sp, #32]
 100f872:	4650      	mov	r0, sl
 100f874:	f002 ff34 	bl	10126e0 <__ssprint_r>
 100f878:	2800      	cmp	r0, #0
 100f87a:	f47f ae60 	bne.w	100f53e <_svfprintf_r+0xac6>
 100f87e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100f880:	ab2b      	add	r3, sp, #172	; 0xac
 100f882:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100f884:	e691      	b.n	100f5aa <_svfprintf_r+0xb32>
 100f886:	07f4      	lsls	r4, r6, #31
 100f888:	bf58      	it	pl
 100f88a:	9a2a      	ldrpl	r2, [sp, #168]	; 0xa8
 100f88c:	f57f aab1 	bpl.w	100edf2 <_svfprintf_r+0x37a>
 100f890:	e561      	b.n	100f356 <_svfprintf_r+0x8de>
 100f892:	eeb4 8b48 	vcmp.f64	d8, d8
 100f896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f89a:	f180 862f 	bvs.w	10104fc <_svfprintf_r+0x1a84>
 100f89e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100f8a0:	f023 0420 	bic.w	r4, r3, #32
 100f8a4:	2c41      	cmp	r4, #65	; 0x41
 100f8a6:	f040 82e6 	bne.w	100fe76 <_svfprintf_r+0x13fe>
 100f8aa:	2b61      	cmp	r3, #97	; 0x61
 100f8ac:	f04f 0230 	mov.w	r2, #48	; 0x30
 100f8b0:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 100f8b4:	bf0c      	ite	eq
 100f8b6:	2378      	moveq	r3, #120	; 0x78
 100f8b8:	2358      	movne	r3, #88	; 0x58
 100f8ba:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 100f8be:	9b04      	ldr	r3, [sp, #16]
 100f8c0:	2b63      	cmp	r3, #99	; 0x63
 100f8c2:	f300 848e 	bgt.w	10101e2 <_svfprintf_r+0x176a>
 100f8c6:	2300      	movs	r3, #0
 100f8c8:	930a      	str	r3, [sp, #40]	; 0x28
 100f8ca:	ab3b      	add	r3, sp, #236	; 0xec
 100f8cc:	930b      	str	r3, [sp, #44]	; 0x2c
 100f8ce:	ee18 3a90 	vmov	r3, s17
 100f8d2:	2b00      	cmp	r3, #0
 100f8d4:	f280 855a 	bge.w	101038c <_svfprintf_r+0x1914>
 100f8d8:	eeb1 0b48 	vneg.f64	d0, d8
 100f8dc:	232d      	movs	r3, #45	; 0x2d
 100f8de:	930c      	str	r3, [sp, #48]	; 0x30
 100f8e0:	a81f      	add	r0, sp, #124	; 0x7c
 100f8e2:	f002 febd 	bl	1012660 <frexp>
 100f8e6:	9a04      	ldr	r2, [sp, #16]
 100f8e8:	990e      	ldr	r1, [sp, #56]	; 0x38
 100f8ea:	f246 00b8 	movw	r0, #24760	; 0x60b8
 100f8ee:	f2c0 1005 	movt	r0, #261	; 0x105
 100f8f2:	3a01      	subs	r2, #1
 100f8f4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 100f8f6:	ee20 0b0b 	vmul.f64	d0, d0, d11
 100f8fa:	eeb5 0b40 	vcmp.f64	d0, #0.0
 100f8fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f902:	bf04      	itt	eq
 100f904:	2301      	moveq	r3, #1
 100f906:	931f      	streq	r3, [sp, #124]	; 0x7c
 100f908:	f645 7368 	movw	r3, #24424	; 0x5f68
 100f90c:	f2c0 1305 	movt	r3, #261	; 0x105
 100f910:	2961      	cmp	r1, #97	; 0x61
 100f912:	bf18      	it	ne
 100f914:	4618      	movne	r0, r3
 100f916:	e005      	b.n	100f924 <_svfprintf_r+0xeac>
 100f918:	eeb5 0b40 	vcmp.f64	d0, #0.0
 100f91c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f920:	d015      	beq.n	100f94e <_svfprintf_r+0xed6>
 100f922:	461d      	mov	r5, r3
 100f924:	ee20 0b09 	vmul.f64	d0, d0, d9
 100f928:	f1b2 3fff 	cmp.w	r2, #4294967295
 100f92c:	462b      	mov	r3, r5
 100f92e:	4611      	mov	r1, r2
 100f930:	f102 32ff 	add.w	r2, r2, #4294967295
 100f934:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 100f938:	ee17 ca90 	vmov	ip, s15
 100f93c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 100f940:	ee30 0b46 	vsub.f64	d0, d0, d6
 100f944:	f810 c00c 	ldrb.w	ip, [r0, ip]
 100f948:	f803 cb01 	strb.w	ip, [r3], #1
 100f94c:	d1e4      	bne.n	100f918 <_svfprintf_r+0xea0>
 100f94e:	eeb4 0bca 	vcmpe.f64	d0, d10
 100f952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f956:	f300 855f 	bgt.w	1010418 <_svfprintf_r+0x19a0>
 100f95a:	eeb4 0b4a 	vcmp.f64	d0, d10
 100f95e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f962:	d104      	bne.n	100f96e <_svfprintf_r+0xef6>
 100f964:	ee17 2a90 	vmov	r2, s15
 100f968:	07d2      	lsls	r2, r2, #31
 100f96a:	f100 8555 	bmi.w	1010418 <_svfprintf_r+0x19a0>
 100f96e:	2900      	cmp	r1, #0
 100f970:	bfa2      	ittt	ge
 100f972:	1c4a      	addge	r2, r1, #1
 100f974:	18d2      	addge	r2, r2, r3
 100f976:	2130      	movge	r1, #48	; 0x30
 100f978:	db03      	blt.n	100f982 <_svfprintf_r+0xf0a>
 100f97a:	f803 1b01 	strb.w	r1, [r3], #1
 100f97e:	4293      	cmp	r3, r2
 100f980:	d1fb      	bne.n	100f97a <_svfprintf_r+0xf02>
 100f982:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100f984:	f046 0602 	orr.w	r6, r6, #2
 100f988:	1a9b      	subs	r3, r3, r2
 100f98a:	9312      	str	r3, [sp, #72]	; 0x48
 100f98c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100f98e:	9310      	str	r3, [sp, #64]	; 0x40
 100f990:	e2b5      	b.n	100fefe <_svfprintf_r+0x1486>
 100f992:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f994:	06f4      	lsls	r4, r6, #27
 100f996:	f103 0204 	add.w	r2, r3, #4
 100f99a:	f100 85ea 	bmi.w	1010572 <_svfprintf_r+0x1afa>
 100f99e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f9a0:	0670      	lsls	r0, r6, #25
 100f9a2:	bf48      	it	mi
 100f9a4:	f9b3 4000 	ldrshmi.w	r4, [r3]
 100f9a8:	d404      	bmi.n	100f9b4 <_svfprintf_r+0xf3c>
 100f9aa:	05b1      	lsls	r1, r6, #22
 100f9ac:	f140 83a9 	bpl.w	1010102 <_svfprintf_r+0x168a>
 100f9b0:	f993 4000 	ldrsb.w	r4, [r3]
 100f9b4:	17e5      	asrs	r5, r4, #31
 100f9b6:	9209      	str	r2, [sp, #36]	; 0x24
 100f9b8:	9603      	str	r6, [sp, #12]
 100f9ba:	4622      	mov	r2, r4
 100f9bc:	462b      	mov	r3, r5
 100f9be:	f7ff bb1e 	b.w	100effe <_svfprintf_r+0x586>
 100f9c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f9c4:	06f1      	lsls	r1, r6, #27
 100f9c6:	f852 4b04 	ldr.w	r4, [r2], #4
 100f9ca:	f100 85d5 	bmi.w	1010578 <_svfprintf_r+0x1b00>
 100f9ce:	0673      	lsls	r3, r6, #25
 100f9d0:	9209      	str	r2, [sp, #36]	; 0x24
 100f9d2:	9603      	str	r6, [sp, #12]
 100f9d4:	f140 823b 	bpl.w	100fe4e <_svfprintf_r+0x13d6>
 100f9d8:	b2a4      	uxth	r4, r4
 100f9da:	2500      	movs	r5, #0
 100f9dc:	2301      	movs	r3, #1
 100f9de:	f7ff b97c 	b.w	100ecda <_svfprintf_r+0x262>
 100f9e2:	9905      	ldr	r1, [sp, #20]
 100f9e4:	6812      	ldr	r2, [r2, #0]
 100f9e6:	9309      	str	r3, [sp, #36]	; 0x24
 100f9e8:	17cd      	asrs	r5, r1, #31
 100f9ea:	4608      	mov	r0, r1
 100f9ec:	4629      	mov	r1, r5
 100f9ee:	e9c2 0100 	strd	r0, r1, [r2]
 100f9f2:	f7ff b881 	b.w	100eaf8 <_svfprintf_r+0x80>
 100f9f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f9f8:	06f1      	lsls	r1, r6, #27
 100f9fa:	f852 4b04 	ldr.w	r4, [r2], #4
 100f9fe:	f100 85db 	bmi.w	10105b8 <_svfprintf_r+0x1b40>
 100fa02:	0673      	lsls	r3, r6, #25
 100fa04:	f140 822b 	bpl.w	100fe5e <_svfprintf_r+0x13e6>
 100fa08:	4633      	mov	r3, r6
 100fa0a:	9209      	str	r2, [sp, #36]	; 0x24
 100fa0c:	b2a4      	uxth	r4, r4
 100fa0e:	2500      	movs	r5, #0
 100fa10:	f7ff bb9b 	b.w	100f14a <_svfprintf_r+0x6d2>
 100fa14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100fa16:	2201      	movs	r2, #1
 100fa18:	ac3b      	add	r4, sp, #236	; 0xec
 100fa1a:	9203      	str	r2, [sp, #12]
 100fa1c:	9207      	str	r2, [sp, #28]
 100fa1e:	681b      	ldr	r3, [r3, #0]
 100fa20:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 100fa24:	e409      	b.n	100f23a <_svfprintf_r+0x7c2>
 100fa26:	aa28      	add	r2, sp, #160	; 0xa0
 100fa28:	9908      	ldr	r1, [sp, #32]
 100fa2a:	4650      	mov	r0, sl
 100fa2c:	f002 fe58 	bl	10126e0 <__ssprint_r>
 100fa30:	2800      	cmp	r0, #0
 100fa32:	f47f ad84 	bne.w	100f53e <_svfprintf_r+0xac6>
 100fa36:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fa38:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fa3c:	e49d      	b.n	100f37a <_svfprintf_r+0x902>
 100fa3e:	9804      	ldr	r0, [sp, #16]
 100fa40:	f246 03cc 	movw	r3, #24780	; 0x60cc
 100fa44:	9204      	str	r2, [sp, #16]
 100fa46:	f2c0 1305 	movt	r3, #261	; 0x105
 100fa4a:	2806      	cmp	r0, #6
 100fa4c:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 100fa50:	4611      	mov	r1, r2
 100fa52:	9213      	str	r2, [sp, #76]	; 0x4c
 100fa54:	bf28      	it	cs
 100fa56:	2006      	movcs	r0, #6
 100fa58:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100fa5c:	9003      	str	r0, [sp, #12]
 100fa5e:	9007      	str	r0, [sp, #28]
 100fa60:	930b      	str	r3, [sp, #44]	; 0x2c
 100fa62:	f7ff b96e 	b.w	100ed42 <_svfprintf_r+0x2ca>
 100fa66:	2140      	movs	r1, #64	; 0x40
 100fa68:	4650      	mov	r0, sl
 100fa6a:	f7fd fa49 	bl	100cf00 <_malloc_r>
 100fa6e:	9b08      	ldr	r3, [sp, #32]
 100fa70:	6018      	str	r0, [r3, #0]
 100fa72:	6118      	str	r0, [r3, #16]
 100fa74:	2800      	cmp	r0, #0
 100fa76:	f000 8591 	beq.w	101059c <_svfprintf_r+0x1b24>
 100fa7a:	9a08      	ldr	r2, [sp, #32]
 100fa7c:	2340      	movs	r3, #64	; 0x40
 100fa7e:	6153      	str	r3, [r2, #20]
 100fa80:	f7ff b81a 	b.w	100eab8 <_svfprintf_r+0x40>
 100fa84:	2c10      	cmp	r4, #16
 100fa86:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fa88:	f340 82a9 	ble.w	100ffde <_svfprintf_r+0x1566>
 100fa8c:	9604      	str	r6, [sp, #16]
 100fa8e:	2510      	movs	r5, #16
 100fa90:	4626      	mov	r6, r4
 100fa92:	4619      	mov	r1, r3
 100fa94:	9c08      	ldr	r4, [sp, #32]
 100fa96:	e005      	b.n	100faa4 <_svfprintf_r+0x102c>
 100fa98:	01053e64 	.word	0x01053e64
 100fa9c:	3e10      	subs	r6, #16
 100fa9e:	2e10      	cmp	r6, #16
 100faa0:	f340 829a 	ble.w	100ffd8 <_svfprintf_r+0x1560>
 100faa4:	3101      	adds	r1, #1
 100faa6:	4bb7      	ldr	r3, [pc, #732]	; (100fd84 <_svfprintf_r+0x130c>)
 100faa8:	2907      	cmp	r1, #7
 100faaa:	f102 0210 	add.w	r2, r2, #16
 100faae:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100fab2:	e9c9 3500 	strd	r3, r5, [r9]
 100fab6:	f109 0908 	add.w	r9, r9, #8
 100faba:	ddef      	ble.n	100fa9c <_svfprintf_r+0x1024>
 100fabc:	aa28      	add	r2, sp, #160	; 0xa0
 100fabe:	4621      	mov	r1, r4
 100fac0:	4650      	mov	r0, sl
 100fac2:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fac6:	f002 fe0b 	bl	10126e0 <__ssprint_r>
 100faca:	2800      	cmp	r0, #0
 100facc:	f47f ad37 	bne.w	100f53e <_svfprintf_r+0xac6>
 100fad0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100fad4:	e7e2      	b.n	100fa9c <_svfprintf_r+0x1024>
 100fad6:	9911      	ldr	r1, [sp, #68]	; 0x44
 100fad8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 100fada:	2b00      	cmp	r3, #0
 100fadc:	bfd8      	it	le
 100fade:	2900      	cmple	r1, #0
 100fae0:	f340 8556 	ble.w	1010590 <_svfprintf_r+0x1b18>
 100fae4:	e9cd 780d 	strd	r7, r8, [sp, #52]	; 0x34
 100fae8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 100faec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100faee:	9812      	ldr	r0, [sp, #72]	; 0x48
 100faf0:	960c      	str	r6, [sp, #48]	; 0x30
 100faf2:	461e      	mov	r6, r3
 100faf4:	4401      	add	r1, r0
 100faf6:	9107      	str	r1, [sp, #28]
 100faf8:	2e00      	cmp	r6, #0
 100fafa:	d044      	beq.n	100fb86 <_svfprintf_r+0x110e>
 100fafc:	3e01      	subs	r6, #1
 100fafe:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fb00:	9919      	ldr	r1, [sp, #100]	; 0x64
 100fb02:	3301      	adds	r3, #1
 100fb04:	981a      	ldr	r0, [sp, #104]	; 0x68
 100fb06:	2b07      	cmp	r3, #7
 100fb08:	440a      	add	r2, r1
 100fb0a:	f8c9 1004 	str.w	r1, [r9, #4]
 100fb0e:	f8c9 0000 	str.w	r0, [r9]
 100fb12:	bfd8      	it	le
 100fb14:	f109 0908 	addle.w	r9, r9, #8
 100fb18:	922a      	str	r2, [sp, #168]	; 0xa8
 100fb1a:	9329      	str	r3, [sp, #164]	; 0xa4
 100fb1c:	f300 80c0 	bgt.w	100fca0 <_svfprintf_r+0x1228>
 100fb20:	9814      	ldr	r0, [sp, #80]	; 0x50
 100fb22:	9907      	ldr	r1, [sp, #28]
 100fb24:	7803      	ldrb	r3, [r0, #0]
 100fb26:	1b4c      	subs	r4, r1, r5
 100fb28:	9104      	str	r1, [sp, #16]
 100fb2a:	429c      	cmp	r4, r3
 100fb2c:	bfa8      	it	ge
 100fb2e:	461c      	movge	r4, r3
 100fb30:	2c00      	cmp	r4, #0
 100fb32:	dd0e      	ble.n	100fb52 <_svfprintf_r+0x10da>
 100fb34:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fb36:	4422      	add	r2, r4
 100fb38:	f8c9 5000 	str.w	r5, [r9]
 100fb3c:	3301      	adds	r3, #1
 100fb3e:	922a      	str	r2, [sp, #168]	; 0xa8
 100fb40:	2b07      	cmp	r3, #7
 100fb42:	f8c9 4004 	str.w	r4, [r9, #4]
 100fb46:	9329      	str	r3, [sp, #164]	; 0xa4
 100fb48:	f300 8107 	bgt.w	100fd5a <_svfprintf_r+0x12e2>
 100fb4c:	7803      	ldrb	r3, [r0, #0]
 100fb4e:	f109 0908 	add.w	r9, r9, #8
 100fb52:	2c00      	cmp	r4, #0
 100fb54:	bfac      	ite	ge
 100fb56:	1b1c      	subge	r4, r3, r4
 100fb58:	461c      	movlt	r4, r3
 100fb5a:	2c00      	cmp	r4, #0
 100fb5c:	dc29      	bgt.n	100fbb2 <_svfprintf_r+0x113a>
 100fb5e:	441d      	add	r5, r3
 100fb60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100fb62:	2e00      	cmp	r6, #0
 100fb64:	bfd8      	it	le
 100fb66:	2b00      	cmple	r3, #0
 100fb68:	dcc6      	bgt.n	100faf8 <_svfprintf_r+0x1080>
 100fb6a:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 100fb6e:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 100fb72:	9904      	ldr	r1, [sp, #16]
 100fb74:	462b      	mov	r3, r5
 100fb76:	428d      	cmp	r5, r1
 100fb78:	bf28      	it	cs
 100fb7a:	460b      	movcs	r3, r1
 100fb7c:	461d      	mov	r5, r3
 100fb7e:	e5cf      	b.n	100f720 <_svfprintf_r+0xca8>
 100fb80:	9603      	str	r6, [sp, #12]
 100fb82:	f7ff bb1d 	b.w	100f1c0 <_svfprintf_r+0x748>
 100fb86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100fb88:	3b01      	subs	r3, #1
 100fb8a:	9314      	str	r3, [sp, #80]	; 0x50
 100fb8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100fb8e:	3b01      	subs	r3, #1
 100fb90:	9311      	str	r3, [sp, #68]	; 0x44
 100fb92:	e7b4      	b.n	100fafe <_svfprintf_r+0x1086>
 100fb94:	aa28      	add	r2, sp, #160	; 0xa0
 100fb96:	9908      	ldr	r1, [sp, #32]
 100fb98:	4650      	mov	r0, sl
 100fb9a:	f002 fda1 	bl	10126e0 <__ssprint_r>
 100fb9e:	2800      	cmp	r0, #0
 100fba0:	f47f accd 	bne.w	100f53e <_svfprintf_r+0xac6>
 100fba4:	9829      	ldr	r0, [sp, #164]	; 0xa4
 100fba6:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 100fbaa:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fbac:	ab2b      	add	r3, sp, #172	; 0xac
 100fbae:	3001      	adds	r0, #1
 100fbb0:	e517      	b.n	100f5e2 <_svfprintf_r+0xb6a>
 100fbb2:	2c10      	cmp	r4, #16
 100fbb4:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100fbb6:	dd1f      	ble.n	100fbf8 <_svfprintf_r+0x1180>
 100fbb8:	2710      	movs	r7, #16
 100fbba:	e002      	b.n	100fbc2 <_svfprintf_r+0x114a>
 100fbbc:	3c10      	subs	r4, #16
 100fbbe:	2c10      	cmp	r4, #16
 100fbc0:	dd1a      	ble.n	100fbf8 <_svfprintf_r+0x1180>
 100fbc2:	3101      	adds	r1, #1
 100fbc4:	4b6f      	ldr	r3, [pc, #444]	; (100fd84 <_svfprintf_r+0x130c>)
 100fbc6:	2907      	cmp	r1, #7
 100fbc8:	f102 0210 	add.w	r2, r2, #16
 100fbcc:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100fbd0:	e9c9 3700 	strd	r3, r7, [r9]
 100fbd4:	f109 0908 	add.w	r9, r9, #8
 100fbd8:	ddf0      	ble.n	100fbbc <_svfprintf_r+0x1144>
 100fbda:	aa28      	add	r2, sp, #160	; 0xa0
 100fbdc:	4641      	mov	r1, r8
 100fbde:	4650      	mov	r0, sl
 100fbe0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fbe4:	f002 fd7c 	bl	10126e0 <__ssprint_r>
 100fbe8:	2800      	cmp	r0, #0
 100fbea:	f47f aca8 	bne.w	100f53e <_svfprintf_r+0xac6>
 100fbee:	3c10      	subs	r4, #16
 100fbf0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100fbf4:	2c10      	cmp	r4, #16
 100fbf6:	dce4      	bgt.n	100fbc2 <_svfprintf_r+0x114a>
 100fbf8:	3101      	adds	r1, #1
 100fbfa:	4b62      	ldr	r3, [pc, #392]	; (100fd84 <_svfprintf_r+0x130c>)
 100fbfc:	2907      	cmp	r1, #7
 100fbfe:	4422      	add	r2, r4
 100fc00:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100fc04:	e9c9 3400 	strd	r3, r4, [r9]
 100fc08:	f300 8337 	bgt.w	101027a <_svfprintf_r+0x1802>
 100fc0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100fc0e:	f109 0908 	add.w	r9, r9, #8
 100fc12:	781b      	ldrb	r3, [r3, #0]
 100fc14:	e7a3      	b.n	100fb5e <_svfprintf_r+0x10e6>
 100fc16:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fc18:	3201      	adds	r2, #1
 100fc1a:	f246 00d4 	movw	r0, #24788	; 0x60d4
 100fc1e:	2401      	movs	r4, #1
 100fc20:	3301      	adds	r3, #1
 100fc22:	f2c0 1005 	movt	r0, #261	; 0x105
 100fc26:	2b07      	cmp	r3, #7
 100fc28:	e9c9 0400 	strd	r0, r4, [r9]
 100fc2c:	922a      	str	r2, [sp, #168]	; 0xa8
 100fc2e:	bfd8      	it	le
 100fc30:	f109 0908 	addle.w	r9, r9, #8
 100fc34:	9329      	str	r3, [sp, #164]	; 0xa4
 100fc36:	f300 822c 	bgt.w	1010092 <_svfprintf_r+0x161a>
 100fc3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100fc3c:	430b      	orrs	r3, r1
 100fc3e:	f000 8338 	beq.w	10102b2 <_svfprintf_r+0x183a>
 100fc42:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fc44:	9816      	ldr	r0, [sp, #88]	; 0x58
 100fc46:	3301      	adds	r3, #1
 100fc48:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100fc4a:	2b07      	cmp	r3, #7
 100fc4c:	4402      	add	r2, r0
 100fc4e:	f8c9 0004 	str.w	r0, [r9, #4]
 100fc52:	f8c9 4000 	str.w	r4, [r9]
 100fc56:	bfd8      	it	le
 100fc58:	f109 0908 	addle.w	r9, r9, #8
 100fc5c:	922a      	str	r2, [sp, #168]	; 0xa8
 100fc5e:	9329      	str	r3, [sp, #164]	; 0xa4
 100fc60:	f300 8319 	bgt.w	1010296 <_svfprintf_r+0x181e>
 100fc64:	2900      	cmp	r1, #0
 100fc66:	f2c0 8397 	blt.w	1010398 <_svfprintf_r+0x1920>
 100fc6a:	3301      	adds	r3, #1
 100fc6c:	9912      	ldr	r1, [sp, #72]	; 0x48
 100fc6e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100fc70:	2b07      	cmp	r3, #7
 100fc72:	440a      	add	r2, r1
 100fc74:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100fc78:	e9c9 0100 	strd	r0, r1, [r9]
 100fc7c:	f77f a8b7 	ble.w	100edee <_svfprintf_r+0x376>
 100fc80:	e4b9      	b.n	100f5f6 <_svfprintf_r+0xb7e>
 100fc82:	aa28      	add	r2, sp, #160	; 0xa0
 100fc84:	9908      	ldr	r1, [sp, #32]
 100fc86:	4650      	mov	r0, sl
 100fc88:	f002 fd2a 	bl	10126e0 <__ssprint_r>
 100fc8c:	2800      	cmp	r0, #0
 100fc8e:	f47f ac56 	bne.w	100f53e <_svfprintf_r+0xac6>
 100fc92:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100fc96:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fc9a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fc9c:	f7ff b866 	b.w	100ed6c <_svfprintf_r+0x2f4>
 100fca0:	aa28      	add	r2, sp, #160	; 0xa0
 100fca2:	4641      	mov	r1, r8
 100fca4:	4650      	mov	r0, sl
 100fca6:	f002 fd1b 	bl	10126e0 <__ssprint_r>
 100fcaa:	2800      	cmp	r0, #0
 100fcac:	f47f ac47 	bne.w	100f53e <_svfprintf_r+0xac6>
 100fcb0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fcb2:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fcb6:	e733      	b.n	100fb20 <_svfprintf_r+0x10a8>
 100fcb8:	aa28      	add	r2, sp, #160	; 0xa0
 100fcba:	9908      	ldr	r1, [sp, #32]
 100fcbc:	4650      	mov	r0, sl
 100fcbe:	f002 fd0f 	bl	10126e0 <__ssprint_r>
 100fcc2:	2800      	cmp	r0, #0
 100fcc4:	f47f ac3b 	bne.w	100f53e <_svfprintf_r+0xac6>
 100fcc8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fccc:	f7ff bb3e 	b.w	100f34c <_svfprintf_r+0x8d4>
 100fcd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100fcd2:	2208      	movs	r2, #8
 100fcd4:	2100      	movs	r1, #0
 100fcd6:	a826      	add	r0, sp, #152	; 0x98
 100fcd8:	9321      	str	r3, [sp, #132]	; 0x84
 100fcda:	f7fe f921 	bl	100df20 <memset>
 100fcde:	9b04      	ldr	r3, [sp, #16]
 100fce0:	1c5a      	adds	r2, r3, #1
 100fce2:	f000 8196 	beq.w	1010012 <_svfprintf_r+0x159a>
 100fce6:	2400      	movs	r4, #0
 100fce8:	9603      	str	r6, [sp, #12]
 100fcea:	f8cd 9010 	str.w	r9, [sp, #16]
 100fcee:	4626      	mov	r6, r4
 100fcf0:	4699      	mov	r9, r3
 100fcf2:	9509      	str	r5, [sp, #36]	; 0x24
 100fcf4:	e009      	b.n	100fd0a <_svfprintf_r+0x1292>
 100fcf6:	f000 fcab 	bl	1010650 <_wcrtomb_r>
 100fcfa:	1833      	adds	r3, r6, r0
 100fcfc:	3001      	adds	r0, #1
 100fcfe:	f000 8383 	beq.w	1010408 <_svfprintf_r+0x1990>
 100fd02:	454b      	cmp	r3, r9
 100fd04:	dc0a      	bgt.n	100fd1c <_svfprintf_r+0x12a4>
 100fd06:	461e      	mov	r6, r3
 100fd08:	d008      	beq.n	100fd1c <_svfprintf_r+0x12a4>
 100fd0a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100fd0c:	ab26      	add	r3, sp, #152	; 0x98
 100fd0e:	a93b      	add	r1, sp, #236	; 0xec
 100fd10:	4650      	mov	r0, sl
 100fd12:	5915      	ldr	r5, [r2, r4]
 100fd14:	3404      	adds	r4, #4
 100fd16:	462a      	mov	r2, r5
 100fd18:	2d00      	cmp	r5, #0
 100fd1a:	d1ec      	bne.n	100fcf6 <_svfprintf_r+0x127e>
 100fd1c:	9607      	str	r6, [sp, #28]
 100fd1e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100fd20:	e9dd 6903 	ldrd	r6, r9, [sp, #12]
 100fd24:	e183      	b.n	101002e <_svfprintf_r+0x15b6>
 100fd26:	4634      	mov	r4, r6
 100fd28:	9e04      	ldr	r6, [sp, #16]
 100fd2a:	460b      	mov	r3, r1
 100fd2c:	3301      	adds	r3, #1
 100fd2e:	4915      	ldr	r1, [pc, #84]	; (100fd84 <_svfprintf_r+0x130c>)
 100fd30:	2b07      	cmp	r3, #7
 100fd32:	4422      	add	r2, r4
 100fd34:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100fd38:	e9c9 1400 	strd	r1, r4, [r9]
 100fd3c:	f77f a857 	ble.w	100edee <_svfprintf_r+0x376>
 100fd40:	e459      	b.n	100f5f6 <_svfprintf_r+0xb7e>
 100fd42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100fd44:	3902      	subs	r1, #2
 100fd46:	2330      	movs	r3, #48	; 0x30
 100fd48:	9e03      	ldr	r6, [sp, #12]
 100fd4a:	910b      	str	r1, [sp, #44]	; 0x2c
 100fd4c:	f802 3c01 	strb.w	r3, [r2, #-1]
 100fd50:	ab54      	add	r3, sp, #336	; 0x150
 100fd52:	1a5b      	subs	r3, r3, r1
 100fd54:	9307      	str	r3, [sp, #28]
 100fd56:	f7fe bfe7 	b.w	100ed28 <_svfprintf_r+0x2b0>
 100fd5a:	aa28      	add	r2, sp, #160	; 0xa0
 100fd5c:	4641      	mov	r1, r8
 100fd5e:	4650      	mov	r0, sl
 100fd60:	f002 fcbe 	bl	10126e0 <__ssprint_r>
 100fd64:	2800      	cmp	r0, #0
 100fd66:	f47f abea 	bne.w	100f53e <_svfprintf_r+0xac6>
 100fd6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100fd6c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fd70:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fd72:	781b      	ldrb	r3, [r3, #0]
 100fd74:	e6ed      	b.n	100fb52 <_svfprintf_r+0x10da>
 100fd76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100fd78:	6812      	ldr	r2, [r2, #0]
 100fd7a:	9309      	str	r3, [sp, #36]	; 0x24
 100fd7c:	9b05      	ldr	r3, [sp, #20]
 100fd7e:	6013      	str	r3, [r2, #0]
 100fd80:	f7fe beba 	b.w	100eaf8 <_svfprintf_r+0x80>
 100fd84:	01053e64 	.word	0x01053e64
 100fd88:	9b03      	ldr	r3, [sp, #12]
 100fd8a:	2200      	movs	r2, #0
 100fd8c:	f8cd 901c 	str.w	r9, [sp, #28]
 100fd90:	ae54      	add	r6, sp, #336	; 0x150
 100fd92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 100fd96:	970c      	str	r7, [sp, #48]	; 0x30
 100fd98:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 100fd9c:	4691      	mov	r9, r2
 100fd9e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100fda2:	461f      	mov	r7, r3
 100fda4:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 100fda8:	e008      	b.n	100fdbc <_svfprintf_r+0x1344>
 100fdaa:	f7fc f9f1 	bl	100c190 <__aeabi_uldivmod>
 100fdae:	2d00      	cmp	r5, #0
 100fdb0:	bf08      	it	eq
 100fdb2:	2c0a      	cmpeq	r4, #10
 100fdb4:	d329      	bcc.n	100fe0a <_svfprintf_r+0x1392>
 100fdb6:	4604      	mov	r4, r0
 100fdb8:	4656      	mov	r6, sl
 100fdba:	460d      	mov	r5, r1
 100fdbc:	220a      	movs	r2, #10
 100fdbe:	2300      	movs	r3, #0
 100fdc0:	4620      	mov	r0, r4
 100fdc2:	4629      	mov	r1, r5
 100fdc4:	f7fc f9e4 	bl	100c190 <__aeabi_uldivmod>
 100fdc8:	f109 0901 	add.w	r9, r9, #1
 100fdcc:	4620      	mov	r0, r4
 100fdce:	4629      	mov	r1, r5
 100fdd0:	f106 3aff 	add.w	sl, r6, #4294967295
 100fdd4:	2300      	movs	r3, #0
 100fdd6:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 100fdda:	220a      	movs	r2, #10
 100fddc:	f806 cc01 	strb.w	ip, [r6, #-1]
 100fde0:	2f00      	cmp	r7, #0
 100fde2:	d0e2      	beq.n	100fdaa <_svfprintf_r+0x1332>
 100fde4:	f898 6000 	ldrb.w	r6, [r8]
 100fde8:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 100fdec:	bf18      	it	ne
 100fdee:	f04f 0c01 	movne.w	ip, #1
 100fdf2:	454e      	cmp	r6, r9
 100fdf4:	bf18      	it	ne
 100fdf6:	f04f 0c00 	movne.w	ip, #0
 100fdfa:	f1bc 0f00 	cmp.w	ip, #0
 100fdfe:	d0d4      	beq.n	100fdaa <_svfprintf_r+0x1332>
 100fe00:	429d      	cmp	r5, r3
 100fe02:	bf08      	it	eq
 100fe04:	4294      	cmpeq	r4, r2
 100fe06:	f080 8285 	bcs.w	1010314 <_svfprintf_r+0x189c>
 100fe0a:	4652      	mov	r2, sl
 100fe0c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 100fe10:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 100fe14:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 100fe18:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 100fe1c:	f8dd 901c 	ldr.w	r9, [sp, #28]
 100fe20:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 100fe24:	9e03      	ldr	r6, [sp, #12]
 100fe26:	f7ff bb7d 	b.w	100f524 <_svfprintf_r+0xaac>
 100fe2a:	f103 0108 	add.w	r1, r3, #8
 100fe2e:	4660      	mov	r0, ip
 100fe30:	4db8      	ldr	r5, [pc, #736]	; (1010114 <_svfprintf_r+0x169c>)
 100fe32:	2807      	cmp	r0, #7
 100fe34:	4422      	add	r2, r4
 100fe36:	605c      	str	r4, [r3, #4]
 100fe38:	922a      	str	r2, [sp, #168]	; 0xa8
 100fe3a:	601d      	str	r5, [r3, #0]
 100fe3c:	9029      	str	r0, [sp, #164]	; 0xa4
 100fe3e:	f73f aea9 	bgt.w	100fb94 <_svfprintf_r+0x111c>
 100fe42:	3001      	adds	r0, #1
 100fe44:	f101 0908 	add.w	r9, r1, #8
 100fe48:	460b      	mov	r3, r1
 100fe4a:	f7ff bbca 	b.w	100f5e2 <_svfprintf_r+0xb6a>
 100fe4e:	05b5      	lsls	r5, r6, #22
 100fe50:	f04f 0301 	mov.w	r3, #1
 100fe54:	bf48      	it	mi
 100fe56:	b2e4      	uxtbmi	r4, r4
 100fe58:	2500      	movs	r5, #0
 100fe5a:	f7fe bf3e 	b.w	100ecda <_svfprintf_r+0x262>
 100fe5e:	05b5      	lsls	r5, r6, #22
 100fe60:	bf45      	ittet	mi
 100fe62:	9209      	strmi	r2, [sp, #36]	; 0x24
 100fe64:	b2e4      	uxtbmi	r4, r4
 100fe66:	9209      	strpl	r2, [sp, #36]	; 0x24
 100fe68:	4633      	movmi	r3, r6
 100fe6a:	bf4e      	itee	mi
 100fe6c:	2500      	movmi	r5, #0
 100fe6e:	2500      	movpl	r5, #0
 100fe70:	4633      	movpl	r3, r6
 100fe72:	f7ff b96a 	b.w	100f14a <_svfprintf_r+0x6d2>
 100fe76:	9b04      	ldr	r3, [sp, #16]
 100fe78:	1c5a      	adds	r2, r3, #1
 100fe7a:	f000 816a 	beq.w	1010152 <_svfprintf_r+0x16da>
 100fe7e:	2b00      	cmp	r3, #0
 100fe80:	bf08      	it	eq
 100fe82:	2c47      	cmpeq	r4, #71	; 0x47
 100fe84:	f040 8167 	bne.w	1010156 <_svfprintf_r+0x16de>
 100fe88:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 100fe8c:	930d      	str	r3, [sp, #52]	; 0x34
 100fe8e:	ee18 3a90 	vmov	r3, s17
 100fe92:	2b00      	cmp	r3, #0
 100fe94:	f04f 0301 	mov.w	r3, #1
 100fe98:	9304      	str	r3, [sp, #16]
 100fe9a:	f2c0 8311 	blt.w	10104c0 <_svfprintf_r+0x1a48>
 100fe9e:	eeb0 cb48 	vmov.f64	d12, d8
 100fea2:	461d      	mov	r5, r3
 100fea4:	2300      	movs	r3, #0
 100fea6:	930c      	str	r3, [sp, #48]	; 0x30
 100fea8:	ab26      	add	r3, sp, #152	; 0x98
 100feaa:	aa21      	add	r2, sp, #132	; 0x84
 100feac:	9301      	str	r3, [sp, #4]
 100feae:	2102      	movs	r1, #2
 100feb0:	9200      	str	r2, [sp, #0]
 100feb2:	ab1f      	add	r3, sp, #124	; 0x7c
 100feb4:	462a      	mov	r2, r5
 100feb6:	eeb0 0b4c 	vmov.f64	d0, d12
 100feba:	4650      	mov	r0, sl
 100febc:	f000 fe6c 	bl	1010b98 <_dtoa_r>
 100fec0:	2c47      	cmp	r4, #71	; 0x47
 100fec2:	900b      	str	r0, [sp, #44]	; 0x2c
 100fec4:	f040 8177 	bne.w	10101b6 <_svfprintf_r+0x173e>
 100fec8:	07f3      	lsls	r3, r6, #31
 100feca:	f100 8174 	bmi.w	10101b6 <_svfprintf_r+0x173e>
 100fece:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100fed0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100fed2:	2c47      	cmp	r4, #71	; 0x47
 100fed4:	eba3 0302 	sub.w	r3, r3, r2
 100fed8:	9312      	str	r3, [sp, #72]	; 0x48
 100feda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100fedc:	9310      	str	r3, [sp, #64]	; 0x40
 100fede:	f040 81b1 	bne.w	1010244 <_svfprintf_r+0x17cc>
 100fee2:	9a04      	ldr	r2, [sp, #16]
 100fee4:	f113 0f03 	cmn.w	r3, #3
 100fee8:	bfa8      	it	ge
 100feea:	429a      	cmpge	r2, r3
 100feec:	f280 8185 	bge.w	10101fa <_svfprintf_r+0x1782>
 100fef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100fef2:	2200      	movs	r2, #0
 100fef4:	920a      	str	r2, [sp, #40]	; 0x28
 100fef6:	3b02      	subs	r3, #2
 100fef8:	930e      	str	r3, [sp, #56]	; 0x38
 100fefa:	f023 0420 	bic.w	r4, r3, #32
 100fefe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100ff00:	2c41      	cmp	r4, #65	; 0x41
 100ff02:	f103 32ff 	add.w	r2, r3, #4294967295
 100ff06:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 100ff0a:	921f      	str	r2, [sp, #124]	; 0x7c
 100ff0c:	bf04      	itt	eq
 100ff0e:	330f      	addeq	r3, #15
 100ff10:	b2db      	uxtbeq	r3, r3
 100ff12:	2a00      	cmp	r2, #0
 100ff14:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 100ff18:	bfb7      	itett	lt
 100ff1a:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 100ff1c:	232b      	movge	r3, #43	; 0x2b
 100ff1e:	f1c3 0201 	rsblt	r2, r3, #1
 100ff22:	232d      	movlt	r3, #45	; 0x2d
 100ff24:	2a09      	cmp	r2, #9
 100ff26:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 100ff2a:	f340 82d5 	ble.w	10104d8 <_svfprintf_r+0x1a60>
 100ff2e:	f10d 0c9f 	add.w	ip, sp, #159	; 0x9f
 100ff32:	f246 6567 	movw	r5, #26215	; 0x6667
 100ff36:	f04f 0e0a 	mov.w	lr, #10
 100ff3a:	f2c6 6566 	movt	r5, #26214	; 0x6666
 100ff3e:	4664      	mov	r4, ip
 100ff40:	e000      	b.n	100ff44 <_svfprintf_r+0x14cc>
 100ff42:	460c      	mov	r4, r1
 100ff44:	fb85 3002 	smull	r3, r0, r5, r2
 100ff48:	17d3      	asrs	r3, r2, #31
 100ff4a:	2a63      	cmp	r2, #99	; 0x63
 100ff4c:	f104 31ff 	add.w	r1, r4, #4294967295
 100ff50:	ebc3 03a0 	rsb	r3, r3, r0, asr #2
 100ff54:	fb0e 2013 	mls	r0, lr, r3, r2
 100ff58:	461a      	mov	r2, r3
 100ff5a:	f100 0030 	add.w	r0, r0, #48	; 0x30
 100ff5e:	f804 0c01 	strb.w	r0, [r4, #-1]
 100ff62:	dcee      	bgt.n	100ff42 <_svfprintf_r+0x14ca>
 100ff64:	1ea2      	subs	r2, r4, #2
 100ff66:	3330      	adds	r3, #48	; 0x30
 100ff68:	4594      	cmp	ip, r2
 100ff6a:	b2db      	uxtb	r3, r3
 100ff6c:	f801 3c01 	strb.w	r3, [r1, #-1]
 100ff70:	f240 831f 	bls.w	10105b2 <_svfprintf_r+0x1b3a>
 100ff74:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 100ff78:	e001      	b.n	100ff7e <_svfprintf_r+0x1506>
 100ff7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 100ff7e:	458c      	cmp	ip, r1
 100ff80:	f802 3b01 	strb.w	r3, [r2], #1
 100ff84:	d1f9      	bne.n	100ff7a <_svfprintf_r+0x1502>
 100ff86:	f10d 03a1 	add.w	r3, sp, #161	; 0xa1
 100ff8a:	f10d 018a 	add.w	r1, sp, #138	; 0x8a
 100ff8e:	1b1b      	subs	r3, r3, r4
 100ff90:	aa22      	add	r2, sp, #136	; 0x88
 100ff92:	440b      	add	r3, r1
 100ff94:	1a9b      	subs	r3, r3, r2
 100ff96:	9318      	str	r3, [sp, #96]	; 0x60
 100ff98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100ff9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 100ff9c:	2b01      	cmp	r3, #1
 100ff9e:	441a      	add	r2, r3
 100ffa0:	9207      	str	r2, [sp, #28]
 100ffa2:	f340 82be 	ble.w	1010522 <_svfprintf_r+0x1aaa>
 100ffa6:	9b07      	ldr	r3, [sp, #28]
 100ffa8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100ffaa:	4413      	add	r3, r2
 100ffac:	9307      	str	r3, [sp, #28]
 100ffae:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 100ffb2:	2200      	movs	r2, #0
 100ffb4:	f443 7680 	orr.w	r6, r3, #256	; 0x100
 100ffb8:	9b07      	ldr	r3, [sp, #28]
 100ffba:	9213      	str	r2, [sp, #76]	; 0x4c
 100ffbc:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100ffc0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100ffc4:	9303      	str	r3, [sp, #12]
 100ffc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100ffc8:	2b00      	cmp	r3, #0
 100ffca:	f040 8134 	bne.w	1010236 <_svfprintf_r+0x17be>
 100ffce:	9304      	str	r3, [sp, #16]
 100ffd0:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100ffd4:	f7fe beb5 	b.w	100ed42 <_svfprintf_r+0x2ca>
 100ffd8:	4634      	mov	r4, r6
 100ffda:	9e04      	ldr	r6, [sp, #16]
 100ffdc:	460b      	mov	r3, r1
 100ffde:	3301      	adds	r3, #1
 100ffe0:	494c      	ldr	r1, [pc, #304]	; (1010114 <_svfprintf_r+0x169c>)
 100ffe2:	2b07      	cmp	r3, #7
 100ffe4:	4422      	add	r2, r4
 100ffe6:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100ffea:	e9c9 1400 	strd	r1, r4, [r9]
 100ffee:	bfd8      	it	le
 100fff0:	f109 0908 	addle.w	r9, r9, #8
 100fff4:	f77f ab8d 	ble.w	100f712 <_svfprintf_r+0xc9a>
 100fff8:	aa28      	add	r2, sp, #160	; 0xa0
 100fffa:	9908      	ldr	r1, [sp, #32]
 100fffc:	4650      	mov	r0, sl
 100fffe:	f002 fb6f 	bl	10126e0 <__ssprint_r>
 1010002:	2800      	cmp	r0, #0
 1010004:	f47f aa9b 	bne.w	100f53e <_svfprintf_r+0xac6>
 1010008:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 101000a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 101000e:	f7ff bb80 	b.w	100f712 <_svfprintf_r+0xc9a>
 1010012:	2300      	movs	r3, #0
 1010014:	aa26      	add	r2, sp, #152	; 0x98
 1010016:	4619      	mov	r1, r3
 1010018:	9200      	str	r2, [sp, #0]
 101001a:	4650      	mov	r0, sl
 101001c:	aa21      	add	r2, sp, #132	; 0x84
 101001e:	f000 fb6d 	bl	10106fc <_wcsrtombs_r>
 1010022:	1c43      	adds	r3, r0, #1
 1010024:	9007      	str	r0, [sp, #28]
 1010026:	f000 81ef 	beq.w	1010408 <_svfprintf_r+0x1990>
 101002a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 101002c:	9321      	str	r3, [sp, #132]	; 0x84
 101002e:	9b07      	ldr	r3, [sp, #28]
 1010030:	2b00      	cmp	r3, #0
 1010032:	d03b      	beq.n	10100ac <_svfprintf_r+0x1634>
 1010034:	2b63      	cmp	r3, #99	; 0x63
 1010036:	f340 8087 	ble.w	1010148 <_svfprintf_r+0x16d0>
 101003a:	1c59      	adds	r1, r3, #1
 101003c:	4650      	mov	r0, sl
 101003e:	f7fc ff5f 	bl	100cf00 <_malloc_r>
 1010042:	900b      	str	r0, [sp, #44]	; 0x2c
 1010044:	2800      	cmp	r0, #0
 1010046:	f000 81df 	beq.w	1010408 <_svfprintf_r+0x1990>
 101004a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 101004c:	930a      	str	r3, [sp, #40]	; 0x28
 101004e:	2208      	movs	r2, #8
 1010050:	2100      	movs	r1, #0
 1010052:	a826      	add	r0, sp, #152	; 0x98
 1010054:	f7fd ff64 	bl	100df20 <memset>
 1010058:	9c07      	ldr	r4, [sp, #28]
 101005a:	ab26      	add	r3, sp, #152	; 0x98
 101005c:	aa21      	add	r2, sp, #132	; 0x84
 101005e:	9300      	str	r3, [sp, #0]
 1010060:	4650      	mov	r0, sl
 1010062:	4623      	mov	r3, r4
 1010064:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1010066:	f000 fb49 	bl	10106fc <_wcsrtombs_r>
 101006a:	4284      	cmp	r4, r0
 101006c:	f040 8287 	bne.w	101057e <_svfprintf_r+0x1b06>
 1010070:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1010072:	2300      	movs	r3, #0
 1010074:	9509      	str	r5, [sp, #36]	; 0x24
 1010076:	9304      	str	r3, [sp, #16]
 1010078:	4614      	mov	r4, r2
 101007a:	9a07      	ldr	r2, [sp, #28]
 101007c:	9313      	str	r3, [sp, #76]	; 0x4c
 101007e:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 1010082:	54a3      	strb	r3, [r4, r2]
 1010084:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 1010088:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 101008c:	9303      	str	r3, [sp, #12]
 101008e:	f7fe be58 	b.w	100ed42 <_svfprintf_r+0x2ca>
 1010092:	aa28      	add	r2, sp, #160	; 0xa0
 1010094:	9908      	ldr	r1, [sp, #32]
 1010096:	4650      	mov	r0, sl
 1010098:	f002 fb22 	bl	10126e0 <__ssprint_r>
 101009c:	2800      	cmp	r0, #0
 101009e:	f47f aa4e 	bne.w	100f53e <_svfprintf_r+0xac6>
 10100a2:	991f      	ldr	r1, [sp, #124]	; 0x7c
 10100a4:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10100a8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10100aa:	e5c6      	b.n	100fc3a <_svfprintf_r+0x11c2>
 10100ac:	9b07      	ldr	r3, [sp, #28]
 10100ae:	9509      	str	r5, [sp, #36]	; 0x24
 10100b0:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 10100b4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 10100b8:	9313      	str	r3, [sp, #76]	; 0x4c
 10100ba:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 10100be:	930a      	str	r3, [sp, #40]	; 0x28
 10100c0:	f7fe be3f 	b.w	100ed42 <_svfprintf_r+0x2ca>
 10100c4:	aa28      	add	r2, sp, #160	; 0xa0
 10100c6:	9908      	ldr	r1, [sp, #32]
 10100c8:	4650      	mov	r0, sl
 10100ca:	f002 fb09 	bl	10126e0 <__ssprint_r>
 10100ce:	2800      	cmp	r0, #0
 10100d0:	f47f aa35 	bne.w	100f53e <_svfprintf_r+0xac6>
 10100d4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10100d6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10100da:	f7ff bb12 	b.w	100f702 <_svfprintf_r+0xc8a>
 10100de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10100e0:	4619      	mov	r1, r3
 10100e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10100e4:	4419      	add	r1, r3
 10100e6:	1b1b      	subs	r3, r3, r4
 10100e8:	1b4c      	subs	r4, r1, r5
 10100ea:	429c      	cmp	r4, r3
 10100ec:	bfa8      	it	ge
 10100ee:	461c      	movge	r4, r3
 10100f0:	f7ff bb48 	b.w	100f784 <_svfprintf_r+0xd0c>
 10100f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 10100f6:	9309      	str	r3, [sp, #36]	; 0x24
 10100f8:	9b05      	ldr	r3, [sp, #20]
 10100fa:	6812      	ldr	r2, [r2, #0]
 10100fc:	8013      	strh	r3, [r2, #0]
 10100fe:	f7fe bcfb 	b.w	100eaf8 <_svfprintf_r+0x80>
 1010102:	681c      	ldr	r4, [r3, #0]
 1010104:	9209      	str	r2, [sp, #36]	; 0x24
 1010106:	9603      	str	r6, [sp, #12]
 1010108:	17e5      	asrs	r5, r4, #31
 101010a:	4622      	mov	r2, r4
 101010c:	462b      	mov	r3, r5
 101010e:	f7fe bf76 	b.w	100effe <_svfprintf_r+0x586>
 1010112:	bf00      	nop
 1010114:	01053e64 	.word	0x01053e64
 1010118:	9c10      	ldr	r4, [sp, #64]	; 0x40
 101011a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 101011c:	9404      	str	r4, [sp, #16]
 101011e:	f7fe faaf 	bl	100e680 <strlen>
 1010122:	9509      	str	r5, [sp, #36]	; 0x24
 1010124:	9413      	str	r4, [sp, #76]	; 0x4c
 1010126:	9411      	str	r4, [sp, #68]	; 0x44
 1010128:	940a      	str	r4, [sp, #40]	; 0x28
 101012a:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 101012e:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 1010132:	9007      	str	r0, [sp, #28]
 1010134:	9303      	str	r3, [sp, #12]
 1010136:	f7fe be04 	b.w	100ed42 <_svfprintf_r+0x2ca>
 101013a:	4650      	mov	r0, sl
 101013c:	aa28      	add	r2, sp, #160	; 0xa0
 101013e:	9908      	ldr	r1, [sp, #32]
 1010140:	f002 face 	bl	10126e0 <__ssprint_r>
 1010144:	f7fe bd8c 	b.w	100ec60 <_svfprintf_r+0x1e8>
 1010148:	2300      	movs	r3, #0
 101014a:	930a      	str	r3, [sp, #40]	; 0x28
 101014c:	ab3b      	add	r3, sp, #236	; 0xec
 101014e:	930b      	str	r3, [sp, #44]	; 0x2c
 1010150:	e77d      	b.n	101004e <_svfprintf_r+0x15d6>
 1010152:	2306      	movs	r3, #6
 1010154:	9304      	str	r3, [sp, #16]
 1010156:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 101015a:	930d      	str	r3, [sp, #52]	; 0x34
 101015c:	ee18 3a90 	vmov	r3, s17
 1010160:	2b00      	cmp	r3, #0
 1010162:	f2c0 81ad 	blt.w	10104c0 <_svfprintf_r+0x1a48>
 1010166:	eeb0 cb48 	vmov.f64	d12, d8
 101016a:	2300      	movs	r3, #0
 101016c:	930c      	str	r3, [sp, #48]	; 0x30
 101016e:	2c46      	cmp	r4, #70	; 0x46
 1010170:	f040 80f9 	bne.w	1010366 <_svfprintf_r+0x18ee>
 1010174:	ab26      	add	r3, sp, #152	; 0x98
 1010176:	aa21      	add	r2, sp, #132	; 0x84
 1010178:	9301      	str	r3, [sp, #4]
 101017a:	2103      	movs	r1, #3
 101017c:	ab1f      	add	r3, sp, #124	; 0x7c
 101017e:	9200      	str	r2, [sp, #0]
 1010180:	eeb0 0b4c 	vmov.f64	d0, d12
 1010184:	9a04      	ldr	r2, [sp, #16]
 1010186:	4650      	mov	r0, sl
 1010188:	f000 fd06 	bl	1010b98 <_dtoa_r>
 101018c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 101018e:	eeb5 cb40 	vcmp.f64	d12, #0.0
 1010192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010196:	7802      	ldrb	r2, [r0, #0]
 1010198:	4603      	mov	r3, r0
 101019a:	bf14      	ite	ne
 101019c:	2301      	movne	r3, #1
 101019e:	2300      	moveq	r3, #0
 10101a0:	2a30      	cmp	r2, #48	; 0x30
 10101a2:	bf14      	ite	ne
 10101a4:	2300      	movne	r3, #0
 10101a6:	f003 0301 	andeq.w	r3, r3, #1
 10101aa:	900b      	str	r0, [sp, #44]	; 0x2c
 10101ac:	2b00      	cmp	r3, #0
 10101ae:	f040 81db 	bne.w	1010568 <_svfprintf_r+0x1af0>
 10101b2:	9b04      	ldr	r3, [sp, #16]
 10101b4:	441d      	add	r5, r3
 10101b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10101b8:	eeb5 cb40 	vcmp.f64	d12, #0.0
 10101bc:	441d      	add	r5, r3
 10101be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10101c2:	bf08      	it	eq
 10101c4:	462b      	moveq	r3, r5
 10101c6:	f43f ae83 	beq.w	100fed0 <_svfprintf_r+0x1458>
 10101ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 10101cc:	42ab      	cmp	r3, r5
 10101ce:	f4bf ae7f 	bcs.w	100fed0 <_svfprintf_r+0x1458>
 10101d2:	2130      	movs	r1, #48	; 0x30
 10101d4:	1c5a      	adds	r2, r3, #1
 10101d6:	9226      	str	r2, [sp, #152]	; 0x98
 10101d8:	7019      	strb	r1, [r3, #0]
 10101da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 10101dc:	429d      	cmp	r5, r3
 10101de:	d8f9      	bhi.n	10101d4 <_svfprintf_r+0x175c>
 10101e0:	e676      	b.n	100fed0 <_svfprintf_r+0x1458>
 10101e2:	1c59      	adds	r1, r3, #1
 10101e4:	4650      	mov	r0, sl
 10101e6:	f7fc fe8b 	bl	100cf00 <_malloc_r>
 10101ea:	900b      	str	r0, [sp, #44]	; 0x2c
 10101ec:	2800      	cmp	r0, #0
 10101ee:	f000 810b 	beq.w	1010408 <_svfprintf_r+0x1990>
 10101f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10101f4:	930a      	str	r3, [sp, #40]	; 0x28
 10101f6:	f7ff bb6a 	b.w	100f8ce <_svfprintf_r+0xe56>
 10101fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10101fc:	4619      	mov	r1, r3
 10101fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1010200:	4299      	cmp	r1, r3
 1010202:	f300 809c 	bgt.w	101033e <_svfprintf_r+0x18c6>
 1010206:	07f5      	lsls	r5, r6, #31
 1010208:	f140 814c 	bpl.w	10104a4 <_svfprintf_r+0x1a2c>
 101020c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 101020e:	4413      	add	r3, r2
 1010210:	9307      	str	r3, [sp, #28]
 1010212:	0574      	lsls	r4, r6, #21
 1010214:	d503      	bpl.n	101021e <_svfprintf_r+0x17a6>
 1010216:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1010218:	2b00      	cmp	r3, #0
 101021a:	f300 8118 	bgt.w	101044e <_svfprintf_r+0x19d6>
 101021e:	9b07      	ldr	r3, [sp, #28]
 1010220:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1010224:	9303      	str	r3, [sp, #12]
 1010226:	2367      	movs	r3, #103	; 0x67
 1010228:	930e      	str	r3, [sp, #56]	; 0x38
 101022a:	2300      	movs	r3, #0
 101022c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 101022e:	930a      	str	r3, [sp, #40]	; 0x28
 1010230:	9313      	str	r3, [sp, #76]	; 0x4c
 1010232:	9311      	str	r3, [sp, #68]	; 0x44
 1010234:	e6c7      	b.n	100ffc6 <_svfprintf_r+0x154e>
 1010236:	212d      	movs	r1, #45	; 0x2d
 1010238:	2300      	movs	r3, #0
 101023a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 101023e:	9304      	str	r3, [sp, #16]
 1010240:	f7fe bd80 	b.w	100ed44 <_svfprintf_r+0x2cc>
 1010244:	2c46      	cmp	r4, #70	; 0x46
 1010246:	f040 81b1 	bne.w	10105ac <_svfprintf_r+0x1b34>
 101024a:	9910      	ldr	r1, [sp, #64]	; 0x40
 101024c:	f006 0301 	and.w	r3, r6, #1
 1010250:	9a04      	ldr	r2, [sp, #16]
 1010252:	2900      	cmp	r1, #0
 1010254:	ea43 0302 	orr.w	r3, r3, r2
 1010258:	f340 8167 	ble.w	101052a <_svfprintf_r+0x1ab2>
 101025c:	2b00      	cmp	r3, #0
 101025e:	f040 8134 	bne.w	10104ca <_svfprintf_r+0x1a52>
 1010262:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1010264:	9307      	str	r3, [sp, #28]
 1010266:	2366      	movs	r3, #102	; 0x66
 1010268:	930e      	str	r3, [sp, #56]	; 0x38
 101026a:	0572      	lsls	r2, r6, #21
 101026c:	f100 80f1 	bmi.w	1010452 <_svfprintf_r+0x19da>
 1010270:	9b07      	ldr	r3, [sp, #28]
 1010272:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1010276:	9303      	str	r3, [sp, #12]
 1010278:	e7d7      	b.n	101022a <_svfprintf_r+0x17b2>
 101027a:	aa28      	add	r2, sp, #160	; 0xa0
 101027c:	4641      	mov	r1, r8
 101027e:	4650      	mov	r0, sl
 1010280:	f002 fa2e 	bl	10126e0 <__ssprint_r>
 1010284:	2800      	cmp	r0, #0
 1010286:	f47f a95a 	bne.w	100f53e <_svfprintf_r+0xac6>
 101028a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 101028c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010290:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010292:	781b      	ldrb	r3, [r3, #0]
 1010294:	e463      	b.n	100fb5e <_svfprintf_r+0x10e6>
 1010296:	aa28      	add	r2, sp, #160	; 0xa0
 1010298:	9908      	ldr	r1, [sp, #32]
 101029a:	4650      	mov	r0, sl
 101029c:	f002 fa20 	bl	10126e0 <__ssprint_r>
 10102a0:	2800      	cmp	r0, #0
 10102a2:	f47f a94c 	bne.w	100f53e <_svfprintf_r+0xac6>
 10102a6:	991f      	ldr	r1, [sp, #124]	; 0x7c
 10102a8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10102ac:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 10102b0:	e4d8      	b.n	100fc64 <_svfprintf_r+0x11ec>
 10102b2:	07f0      	lsls	r0, r6, #31
 10102b4:	f57e ad9d 	bpl.w	100edf2 <_svfprintf_r+0x37a>
 10102b8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 10102ba:	9916      	ldr	r1, [sp, #88]	; 0x58
 10102bc:	3301      	adds	r3, #1
 10102be:	9817      	ldr	r0, [sp, #92]	; 0x5c
 10102c0:	2b07      	cmp	r3, #7
 10102c2:	440a      	add	r2, r1
 10102c4:	f8c9 1004 	str.w	r1, [r9, #4]
 10102c8:	f8c9 0000 	str.w	r0, [r9]
 10102cc:	922a      	str	r2, [sp, #168]	; 0xa8
 10102ce:	9329      	str	r3, [sp, #164]	; 0xa4
 10102d0:	dce1      	bgt.n	1010296 <_svfprintf_r+0x181e>
 10102d2:	f109 0908 	add.w	r9, r9, #8
 10102d6:	e4c8      	b.n	100fc6a <_svfprintf_r+0x11f2>
 10102d8:	aa28      	add	r2, sp, #160	; 0xa0
 10102da:	9908      	ldr	r1, [sp, #32]
 10102dc:	4650      	mov	r0, sl
 10102de:	f002 f9ff 	bl	10126e0 <__ssprint_r>
 10102e2:	2800      	cmp	r0, #0
 10102e4:	f47f a92b 	bne.w	100f53e <_svfprintf_r+0xac6>
 10102e8:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 10102ea:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10102ee:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10102f0:	f7ff ba2e 	b.w	100f750 <_svfprintf_r+0xcd8>
 10102f4:	aa28      	add	r2, sp, #160	; 0xa0
 10102f6:	9908      	ldr	r1, [sp, #32]
 10102f8:	4650      	mov	r0, sl
 10102fa:	f002 f9f1 	bl	10126e0 <__ssprint_r>
 10102fe:	2800      	cmp	r0, #0
 1010300:	f47f a91d 	bne.w	100f53e <_svfprintf_r+0xac6>
 1010304:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 1010306:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 101030a:	9912      	ldr	r1, [sp, #72]	; 0x48
 101030c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 101030e:	1acb      	subs	r3, r1, r3
 1010310:	f7ff ba38 	b.w	100f784 <_svfprintf_r+0xd0c>
 1010314:	9a19      	ldr	r2, [sp, #100]	; 0x64
 1010316:	991a      	ldr	r1, [sp, #104]	; 0x68
 1010318:	ebaa 0a02 	sub.w	sl, sl, r2
 101031c:	4650      	mov	r0, sl
 101031e:	f7fe fa9d 	bl	100e85c <strncpy>
 1010322:	f898 3001 	ldrb.w	r3, [r8, #1]
 1010326:	b10b      	cbz	r3, 101032c <_svfprintf_r+0x18b4>
 1010328:	f108 0801 	add.w	r8, r8, #1
 101032c:	4620      	mov	r0, r4
 101032e:	4629      	mov	r1, r5
 1010330:	220a      	movs	r2, #10
 1010332:	2300      	movs	r3, #0
 1010334:	f7fb ff2c 	bl	100c190 <__aeabi_uldivmod>
 1010338:	f04f 0900 	mov.w	r9, #0
 101033c:	e53b      	b.n	100fdb6 <_svfprintf_r+0x133e>
 101033e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1010340:	9a16      	ldr	r2, [sp, #88]	; 0x58
 1010342:	189a      	adds	r2, r3, r2
 1010344:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1010346:	9207      	str	r2, [sp, #28]
 1010348:	2b00      	cmp	r3, #0
 101034a:	bfc4      	itt	gt
 101034c:	2367      	movgt	r3, #103	; 0x67
 101034e:	930e      	strgt	r3, [sp, #56]	; 0x38
 1010350:	dc8b      	bgt.n	101026a <_svfprintf_r+0x17f2>
 1010352:	f1c3 0301 	rsb	r3, r3, #1
 1010356:	2167      	movs	r1, #103	; 0x67
 1010358:	441a      	add	r2, r3
 101035a:	910e      	str	r1, [sp, #56]	; 0x38
 101035c:	9207      	str	r2, [sp, #28]
 101035e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 1010362:	9303      	str	r3, [sp, #12]
 1010364:	e761      	b.n	101022a <_svfprintf_r+0x17b2>
 1010366:	2c45      	cmp	r4, #69	; 0x45
 1010368:	f040 8110 	bne.w	101058c <_svfprintf_r+0x1b14>
 101036c:	9b04      	ldr	r3, [sp, #16]
 101036e:	aa26      	add	r2, sp, #152	; 0x98
 1010370:	2102      	movs	r1, #2
 1010372:	9201      	str	r2, [sp, #4]
 1010374:	1c5d      	adds	r5, r3, #1
 1010376:	eeb0 0b4c 	vmov.f64	d0, d12
 101037a:	ab21      	add	r3, sp, #132	; 0x84
 101037c:	4650      	mov	r0, sl
 101037e:	9300      	str	r3, [sp, #0]
 1010380:	462a      	mov	r2, r5
 1010382:	ab1f      	add	r3, sp, #124	; 0x7c
 1010384:	f000 fc08 	bl	1010b98 <_dtoa_r>
 1010388:	900b      	str	r0, [sp, #44]	; 0x2c
 101038a:	e714      	b.n	10101b6 <_svfprintf_r+0x173e>
 101038c:	2300      	movs	r3, #0
 101038e:	eeb0 0b48 	vmov.f64	d0, d8
 1010392:	930c      	str	r3, [sp, #48]	; 0x30
 1010394:	f7ff baa4 	b.w	100f8e0 <_svfprintf_r+0xe68>
 1010398:	424c      	negs	r4, r1
 101039a:	3110      	adds	r1, #16
 101039c:	da1d      	bge.n	10103da <_svfprintf_r+0x1962>
 101039e:	2510      	movs	r5, #16
 10103a0:	e002      	b.n	10103a8 <_svfprintf_r+0x1930>
 10103a2:	3c10      	subs	r4, #16
 10103a4:	2c10      	cmp	r4, #16
 10103a6:	dd18      	ble.n	10103da <_svfprintf_r+0x1962>
 10103a8:	3301      	adds	r3, #1
 10103aa:	4985      	ldr	r1, [pc, #532]	; (10105c0 <_svfprintf_r+0x1b48>)
 10103ac:	2b07      	cmp	r3, #7
 10103ae:	f102 0210 	add.w	r2, r2, #16
 10103b2:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10103b6:	e9c9 1500 	strd	r1, r5, [r9]
 10103ba:	f109 0908 	add.w	r9, r9, #8
 10103be:	ddf0      	ble.n	10103a2 <_svfprintf_r+0x192a>
 10103c0:	aa28      	add	r2, sp, #160	; 0xa0
 10103c2:	9908      	ldr	r1, [sp, #32]
 10103c4:	4650      	mov	r0, sl
 10103c6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10103ca:	f002 f989 	bl	10126e0 <__ssprint_r>
 10103ce:	2800      	cmp	r0, #0
 10103d0:	f47f a8b5 	bne.w	100f53e <_svfprintf_r+0xac6>
 10103d4:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 10103d8:	e7e3      	b.n	10103a2 <_svfprintf_r+0x192a>
 10103da:	3301      	adds	r3, #1
 10103dc:	4978      	ldr	r1, [pc, #480]	; (10105c0 <_svfprintf_r+0x1b48>)
 10103de:	2b07      	cmp	r3, #7
 10103e0:	4422      	add	r2, r4
 10103e2:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10103e6:	e9c9 1400 	strd	r1, r4, [r9]
 10103ea:	f77f af72 	ble.w	10102d2 <_svfprintf_r+0x185a>
 10103ee:	aa28      	add	r2, sp, #160	; 0xa0
 10103f0:	9908      	ldr	r1, [sp, #32]
 10103f2:	4650      	mov	r0, sl
 10103f4:	f002 f974 	bl	10126e0 <__ssprint_r>
 10103f8:	2800      	cmp	r0, #0
 10103fa:	f47f a8a0 	bne.w	100f53e <_svfprintf_r+0xac6>
 10103fe:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010400:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010404:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1010406:	e430      	b.n	100fc6a <_svfprintf_r+0x11f2>
 1010408:	9a08      	ldr	r2, [sp, #32]
 101040a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 101040e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1010412:	8193      	strh	r3, [r2, #12]
 1010414:	f7fe bc27 	b.w	100ec66 <_svfprintf_r+0x1ee>
 1010418:	9526      	str	r5, [sp, #152]	; 0x98
 101041a:	4619      	mov	r1, r3
 101041c:	7bc5      	ldrb	r5, [r0, #15]
 101041e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 1010422:	4295      	cmp	r5, r2
 1010424:	d10a      	bne.n	101043c <_svfprintf_r+0x19c4>
 1010426:	f04f 0c30 	mov.w	ip, #48	; 0x30
 101042a:	f801 cc01 	strb.w	ip, [r1, #-1]
 101042e:	9926      	ldr	r1, [sp, #152]	; 0x98
 1010430:	1e4a      	subs	r2, r1, #1
 1010432:	9226      	str	r2, [sp, #152]	; 0x98
 1010434:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 1010438:	4295      	cmp	r5, r2
 101043a:	d0f6      	beq.n	101042a <_svfprintf_r+0x19b2>
 101043c:	2a39      	cmp	r2, #57	; 0x39
 101043e:	bf16      	itet	ne
 1010440:	3201      	addne	r2, #1
 1010442:	7a82      	ldrbeq	r2, [r0, #10]
 1010444:	b2d2      	uxtbne	r2, r2
 1010446:	f801 2c01 	strb.w	r2, [r1, #-1]
 101044a:	f7ff ba9a 	b.w	100f982 <_svfprintf_r+0xf0a>
 101044e:	2367      	movs	r3, #103	; 0x67
 1010450:	930e      	str	r3, [sp, #56]	; 0x38
 1010452:	9814      	ldr	r0, [sp, #80]	; 0x50
 1010454:	2200      	movs	r2, #0
 1010456:	9213      	str	r2, [sp, #76]	; 0x4c
 1010458:	9211      	str	r2, [sp, #68]	; 0x44
 101045a:	7803      	ldrb	r3, [r0, #0]
 101045c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 101045e:	2bff      	cmp	r3, #255	; 0xff
 1010460:	d00b      	beq.n	101047a <_svfprintf_r+0x1a02>
 1010462:	4293      	cmp	r3, r2
 1010464:	da09      	bge.n	101047a <_svfprintf_r+0x1a02>
 1010466:	7841      	ldrb	r1, [r0, #1]
 1010468:	1ad2      	subs	r2, r2, r3
 101046a:	b1b9      	cbz	r1, 101049c <_svfprintf_r+0x1a24>
 101046c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 101046e:	3001      	adds	r0, #1
 1010470:	3301      	adds	r3, #1
 1010472:	9311      	str	r3, [sp, #68]	; 0x44
 1010474:	460b      	mov	r3, r1
 1010476:	2bff      	cmp	r3, #255	; 0xff
 1010478:	d1f3      	bne.n	1010462 <_svfprintf_r+0x19ea>
 101047a:	9210      	str	r2, [sp, #64]	; 0x40
 101047c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 101047e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 1010480:	9907      	ldr	r1, [sp, #28]
 1010482:	4413      	add	r3, r2
 1010484:	2200      	movs	r2, #0
 1010486:	920a      	str	r2, [sp, #40]	; 0x28
 1010488:	9a19      	ldr	r2, [sp, #100]	; 0x64
 101048a:	9014      	str	r0, [sp, #80]	; 0x50
 101048c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 101048e:	fb02 1303 	mla	r3, r2, r3, r1
 1010492:	9307      	str	r3, [sp, #28]
 1010494:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1010498:	9303      	str	r3, [sp, #12]
 101049a:	e594      	b.n	100ffc6 <_svfprintf_r+0x154e>
 101049c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 101049e:	3101      	adds	r1, #1
 10104a0:	9113      	str	r1, [sp, #76]	; 0x4c
 10104a2:	e7dc      	b.n	101045e <_svfprintf_r+0x19e6>
 10104a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 10104a6:	9307      	str	r3, [sp, #28]
 10104a8:	e6b3      	b.n	1010212 <_svfprintf_r+0x179a>
 10104aa:	9b04      	ldr	r3, [sp, #16]
 10104ac:	9509      	str	r5, [sp, #36]	; 0x24
 10104ae:	9004      	str	r0, [sp, #16]
 10104b0:	9303      	str	r3, [sp, #12]
 10104b2:	9307      	str	r3, [sp, #28]
 10104b4:	9013      	str	r0, [sp, #76]	; 0x4c
 10104b6:	9011      	str	r0, [sp, #68]	; 0x44
 10104b8:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 10104bc:	f7fe bc41 	b.w	100ed42 <_svfprintf_r+0x2ca>
 10104c0:	232d      	movs	r3, #45	; 0x2d
 10104c2:	eeb1 cb48 	vneg.f64	d12, d8
 10104c6:	930c      	str	r3, [sp, #48]	; 0x30
 10104c8:	e651      	b.n	101016e <_svfprintf_r+0x16f6>
 10104ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 10104cc:	18cb      	adds	r3, r1, r3
 10104ce:	2166      	movs	r1, #102	; 0x66
 10104d0:	441a      	add	r2, r3
 10104d2:	910e      	str	r1, [sp, #56]	; 0x38
 10104d4:	9207      	str	r2, [sp, #28]
 10104d6:	e6c8      	b.n	101026a <_svfprintf_r+0x17f2>
 10104d8:	2c41      	cmp	r4, #65	; 0x41
 10104da:	a922      	add	r1, sp, #136	; 0x88
 10104dc:	bf08      	it	eq
 10104de:	f10d 038a 	addeq.w	r3, sp, #138	; 0x8a
 10104e2:	f102 0230 	add.w	r2, r2, #48	; 0x30
 10104e6:	bf1e      	ittt	ne
 10104e8:	2330      	movne	r3, #48	; 0x30
 10104ea:	f88d 308a 	strbne.w	r3, [sp, #138]	; 0x8a
 10104ee:	f10d 038b 	addne.w	r3, sp, #139	; 0x8b
 10104f2:	f803 2b01 	strb.w	r2, [r3], #1
 10104f6:	1a5b      	subs	r3, r3, r1
 10104f8:	9318      	str	r3, [sp, #96]	; 0x60
 10104fa:	e54d      	b.n	100ff98 <_svfprintf_r+0x1520>
 10104fc:	ee18 3a90 	vmov	r3, s17
 1010500:	f246 04b4 	movw	r4, #24756	; 0x60b4
 1010504:	f2c0 1405 	movt	r4, #261	; 0x105
 1010508:	2b00      	cmp	r3, #0
 101050a:	f246 03b0 	movw	r3, #24752	; 0x60b0
 101050e:	f2c0 1305 	movt	r3, #261	; 0x105
 1010512:	bfb6      	itet	lt
 1010514:	212d      	movlt	r1, #45	; 0x2d
 1010516:	f89d 1077 	ldrbge.w	r1, [sp, #119]	; 0x77
 101051a:	f88d 1077 	strblt.w	r1, [sp, #119]	; 0x77
 101051e:	f7fe bec2 	b.w	100f2a6 <_svfprintf_r+0x82e>
 1010522:	07f3      	lsls	r3, r6, #31
 1010524:	f57f ad43 	bpl.w	100ffae <_svfprintf_r+0x1536>
 1010528:	e53d      	b.n	100ffa6 <_svfprintf_r+0x152e>
 101052a:	b92b      	cbnz	r3, 1010538 <_svfprintf_r+0x1ac0>
 101052c:	2301      	movs	r3, #1
 101052e:	2266      	movs	r2, #102	; 0x66
 1010530:	9303      	str	r3, [sp, #12]
 1010532:	920e      	str	r2, [sp, #56]	; 0x38
 1010534:	9307      	str	r3, [sp, #28]
 1010536:	e678      	b.n	101022a <_svfprintf_r+0x17b2>
 1010538:	9b16      	ldr	r3, [sp, #88]	; 0x58
 101053a:	2266      	movs	r2, #102	; 0x66
 101053c:	920e      	str	r2, [sp, #56]	; 0x38
 101053e:	9a04      	ldr	r2, [sp, #16]
 1010540:	3301      	adds	r3, #1
 1010542:	441a      	add	r2, r3
 1010544:	9207      	str	r2, [sp, #28]
 1010546:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 101054a:	9303      	str	r3, [sp, #12]
 101054c:	e66d      	b.n	101022a <_svfprintf_r+0x17b2>
 101054e:	4649      	mov	r1, r9
 1010550:	e46e      	b.n	100fe30 <_svfprintf_r+0x13b8>
 1010552:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1010554:	787b      	ldrb	r3, [r7, #1]
 1010556:	460f      	mov	r7, r1
 1010558:	f852 0b04 	ldr.w	r0, [r2], #4
 101055c:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 1010560:	9209      	str	r2, [sp, #36]	; 0x24
 1010562:	9104      	str	r1, [sp, #16]
 1010564:	f7fe baf3 	b.w	100eb4e <_svfprintf_r+0xd6>
 1010568:	9b04      	ldr	r3, [sp, #16]
 101056a:	f1c3 0501 	rsb	r5, r3, #1
 101056e:	951f      	str	r5, [sp, #124]	; 0x7c
 1010570:	e61f      	b.n	10101b2 <_svfprintf_r+0x173a>
 1010572:	9603      	str	r6, [sp, #12]
 1010574:	f7fe be0c 	b.w	100f190 <_svfprintf_r+0x718>
 1010578:	9603      	str	r6, [sp, #12]
 101057a:	f7fe bd94 	b.w	100f0a6 <_svfprintf_r+0x62e>
 101057e:	9a08      	ldr	r2, [sp, #32]
 1010580:	8993      	ldrh	r3, [r2, #12]
 1010582:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1010586:	8193      	strh	r3, [r2, #12]
 1010588:	f7fe bfd9 	b.w	100f53e <_svfprintf_r+0xac6>
 101058c:	9d04      	ldr	r5, [sp, #16]
 101058e:	e48b      	b.n	100fea8 <_svfprintf_r+0x1430>
 1010590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1010592:	9912      	ldr	r1, [sp, #72]	; 0x48
 1010594:	440b      	add	r3, r1
 1010596:	9304      	str	r3, [sp, #16]
 1010598:	f7ff baeb 	b.w	100fb72 <_svfprintf_r+0x10fa>
 101059c:	230c      	movs	r3, #12
 101059e:	f04f 32ff 	mov.w	r2, #4294967295
 10105a2:	f8ca 3000 	str.w	r3, [sl]
 10105a6:	9205      	str	r2, [sp, #20]
 10105a8:	f7fe bb64 	b.w	100ec74 <_svfprintf_r+0x1fc>
 10105ac:	2300      	movs	r3, #0
 10105ae:	930a      	str	r3, [sp, #40]	; 0x28
 10105b0:	e4a5      	b.n	100fefe <_svfprintf_r+0x1486>
 10105b2:	2302      	movs	r3, #2
 10105b4:	9318      	str	r3, [sp, #96]	; 0x60
 10105b6:	e4ef      	b.n	100ff98 <_svfprintf_r+0x1520>
 10105b8:	4633      	mov	r3, r6
 10105ba:	f7fe bdb1 	b.w	100f120 <_svfprintf_r+0x6a8>
 10105be:	bf00      	nop
 10105c0:	01053e64 	.word	0x01053e64

010105c4 <_vsnprintf_r>:
 10105c4:	b530      	push	{r4, r5, lr}
 10105c6:	1e14      	subs	r4, r2, #0
 10105c8:	4605      	mov	r5, r0
 10105ca:	b09b      	sub	sp, #108	; 0x6c
 10105cc:	bfbe      	ittt	lt
 10105ce:	238b      	movlt	r3, #139	; 0x8b
 10105d0:	f04f 30ff 	movlt.w	r0, #4294967295
 10105d4:	602b      	strlt	r3, [r5, #0]
 10105d6:	db15      	blt.n	1010604 <_vsnprintf_r+0x40>
 10105d8:	461a      	mov	r2, r3
 10105da:	9100      	str	r1, [sp, #0]
 10105dc:	f44f 7302 	mov.w	r3, #520	; 0x208
 10105e0:	9104      	str	r1, [sp, #16]
 10105e2:	f8ad 300c 	strh.w	r3, [sp, #12]
 10105e6:	4669      	mov	r1, sp
 10105e8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 10105ea:	d10d      	bne.n	1010608 <_vsnprintf_r+0x44>
 10105ec:	9402      	str	r4, [sp, #8]
 10105ee:	9405      	str	r4, [sp, #20]
 10105f0:	f64f 74ff 	movw	r4, #65535	; 0xffff
 10105f4:	f8ad 400e 	strh.w	r4, [sp, #14]
 10105f8:	f7fe fa3e 	bl	100ea78 <_svfprintf_r>
 10105fc:	1c43      	adds	r3, r0, #1
 10105fe:	da01      	bge.n	1010604 <_vsnprintf_r+0x40>
 1010600:	238b      	movs	r3, #139	; 0x8b
 1010602:	602b      	str	r3, [r5, #0]
 1010604:	b01b      	add	sp, #108	; 0x6c
 1010606:	bd30      	pop	{r4, r5, pc}
 1010608:	3c01      	subs	r4, #1
 101060a:	9402      	str	r4, [sp, #8]
 101060c:	9405      	str	r4, [sp, #20]
 101060e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 1010612:	f8ad 400e 	strh.w	r4, [sp, #14]
 1010616:	f7fe fa2f 	bl	100ea78 <_svfprintf_r>
 101061a:	1c42      	adds	r2, r0, #1
 101061c:	f04f 0200 	mov.w	r2, #0
 1010620:	bfbc      	itt	lt
 1010622:	238b      	movlt	r3, #139	; 0x8b
 1010624:	602b      	strlt	r3, [r5, #0]
 1010626:	9b00      	ldr	r3, [sp, #0]
 1010628:	701a      	strb	r2, [r3, #0]
 101062a:	b01b      	add	sp, #108	; 0x6c
 101062c:	bd30      	pop	{r4, r5, pc}
 101062e:	bf00      	nop

01010630 <vsnprintf>:
 1010630:	b510      	push	{r4, lr}
 1010632:	f246 5420 	movw	r4, #25888	; 0x6520
 1010636:	b082      	sub	sp, #8
 1010638:	f2c0 1405 	movt	r4, #261	; 0x105
 101063c:	9300      	str	r3, [sp, #0]
 101063e:	4613      	mov	r3, r2
 1010640:	460a      	mov	r2, r1
 1010642:	4601      	mov	r1, r0
 1010644:	6820      	ldr	r0, [r4, #0]
 1010646:	f7ff ffbd 	bl	10105c4 <_vsnprintf_r>
 101064a:	b002      	add	sp, #8
 101064c:	bd10      	pop	{r4, pc}
 101064e:	bf00      	nop

01010650 <_wcrtomb_r>:
 1010650:	b570      	push	{r4, r5, r6, lr}
 1010652:	4605      	mov	r5, r0
 1010654:	b084      	sub	sp, #16
 1010656:	f500 748a 	add.w	r4, r0, #276	; 0x114
 101065a:	b103      	cbz	r3, 101065e <_wcrtomb_r+0xe>
 101065c:	461c      	mov	r4, r3
 101065e:	f246 5320 	movw	r3, #25888	; 0x6520
 1010662:	f2c0 1305 	movt	r3, #261	; 0x105
 1010666:	681b      	ldr	r3, [r3, #0]
 1010668:	6b58      	ldr	r0, [r3, #52]	; 0x34
 101066a:	f646 1350 	movw	r3, #26960	; 0x6950
 101066e:	f2c0 1305 	movt	r3, #261	; 0x105
 1010672:	2800      	cmp	r0, #0
 1010674:	bf08      	it	eq
 1010676:	4618      	moveq	r0, r3
 1010678:	b161      	cbz	r1, 1010694 <_wcrtomb_r+0x44>
 101067a:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 101067e:	4623      	mov	r3, r4
 1010680:	4628      	mov	r0, r5
 1010682:	47b0      	blx	r6
 1010684:	1c43      	adds	r3, r0, #1
 1010686:	bf01      	itttt	eq
 1010688:	2200      	moveq	r2, #0
 101068a:	238a      	moveq	r3, #138	; 0x8a
 101068c:	6022      	streq	r2, [r4, #0]
 101068e:	602b      	streq	r3, [r5, #0]
 1010690:	b004      	add	sp, #16
 1010692:	bd70      	pop	{r4, r5, r6, pc}
 1010694:	460a      	mov	r2, r1
 1010696:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 101069a:	4623      	mov	r3, r4
 101069c:	a901      	add	r1, sp, #4
 101069e:	4628      	mov	r0, r5
 10106a0:	47b0      	blx	r6
 10106a2:	e7ef      	b.n	1010684 <_wcrtomb_r+0x34>

010106a4 <wcrtomb>:
 10106a4:	f246 5320 	movw	r3, #25888	; 0x6520
 10106a8:	f2c0 1305 	movt	r3, #261	; 0x105
 10106ac:	b570      	push	{r4, r5, r6, lr}
 10106ae:	b084      	sub	sp, #16
 10106b0:	681d      	ldr	r5, [r3, #0]
 10106b2:	f505 768a 	add.w	r6, r5, #276	; 0x114
 10106b6:	b102      	cbz	r2, 10106ba <wcrtomb+0x16>
 10106b8:	4616      	mov	r6, r2
 10106ba:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 10106bc:	f646 1350 	movw	r3, #26960	; 0x6950
 10106c0:	f2c0 1305 	movt	r3, #261	; 0x105
 10106c4:	2c00      	cmp	r4, #0
 10106c6:	bf08      	it	eq
 10106c8:	461c      	moveq	r4, r3
 10106ca:	b170      	cbz	r0, 10106ea <wcrtomb+0x46>
 10106cc:	460a      	mov	r2, r1
 10106ce:	4633      	mov	r3, r6
 10106d0:	4601      	mov	r1, r0
 10106d2:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 10106d6:	4628      	mov	r0, r5
 10106d8:	47a0      	blx	r4
 10106da:	1c43      	adds	r3, r0, #1
 10106dc:	bf01      	itttt	eq
 10106de:	2200      	moveq	r2, #0
 10106e0:	238a      	moveq	r3, #138	; 0x8a
 10106e2:	6032      	streq	r2, [r6, #0]
 10106e4:	602b      	streq	r3, [r5, #0]
 10106e6:	b004      	add	sp, #16
 10106e8:	bd70      	pop	{r4, r5, r6, pc}
 10106ea:	4602      	mov	r2, r0
 10106ec:	4633      	mov	r3, r6
 10106ee:	a901      	add	r1, sp, #4
 10106f0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 10106f4:	4628      	mov	r0, r5
 10106f6:	47a0      	blx	r4
 10106f8:	e7ef      	b.n	10106da <wcrtomb+0x36>
 10106fa:	bf00      	nop

010106fc <_wcsrtombs_r>:
 10106fc:	b510      	push	{r4, lr}
 10106fe:	b082      	sub	sp, #8
 1010700:	9c04      	ldr	r4, [sp, #16]
 1010702:	9300      	str	r3, [sp, #0]
 1010704:	f04f 33ff 	mov.w	r3, #4294967295
 1010708:	9401      	str	r4, [sp, #4]
 101070a:	f002 ffab 	bl	1013664 <_wcsnrtombs_r>
 101070e:	b002      	add	sp, #8
 1010710:	bd10      	pop	{r4, pc}
 1010712:	bf00      	nop

01010714 <wcsrtombs>:
 1010714:	b510      	push	{r4, lr}
 1010716:	f246 5420 	movw	r4, #25888	; 0x6520
 101071a:	b082      	sub	sp, #8
 101071c:	f2c0 1405 	movt	r4, #261	; 0x105
 1010720:	9200      	str	r2, [sp, #0]
 1010722:	460a      	mov	r2, r1
 1010724:	9301      	str	r3, [sp, #4]
 1010726:	4601      	mov	r1, r0
 1010728:	f04f 33ff 	mov.w	r3, #4294967295
 101072c:	6820      	ldr	r0, [r4, #0]
 101072e:	f002 ff99 	bl	1013664 <_wcsnrtombs_r>
 1010732:	b002      	add	sp, #8
 1010734:	bd10      	pop	{r4, pc}
 1010736:	bf00      	nop

01010738 <_wctomb_r>:
 1010738:	b430      	push	{r4, r5}
 101073a:	f246 5420 	movw	r4, #25888	; 0x6520
 101073e:	f2c0 1405 	movt	r4, #261	; 0x105
 1010742:	f646 1550 	movw	r5, #26960	; 0x6950
 1010746:	f2c0 1505 	movt	r5, #261	; 0x105
 101074a:	6824      	ldr	r4, [r4, #0]
 101074c:	6b64      	ldr	r4, [r4, #52]	; 0x34
 101074e:	2c00      	cmp	r4, #0
 1010750:	bf08      	it	eq
 1010752:	462c      	moveq	r4, r5
 1010754:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 1010758:	46a4      	mov	ip, r4
 101075a:	bc30      	pop	{r4, r5}
 101075c:	4760      	bx	ip
 101075e:	bf00      	nop

01010760 <__ascii_wctomb>:
 1010760:	b141      	cbz	r1, 1010774 <__ascii_wctomb+0x14>
 1010762:	2aff      	cmp	r2, #255	; 0xff
 1010764:	bf95      	itete	ls
 1010766:	700a      	strbls	r2, [r1, #0]
 1010768:	f04f 31ff 	movhi.w	r1, #4294967295
 101076c:	2101      	movls	r1, #1
 101076e:	238a      	movhi	r3, #138	; 0x8a
 1010770:	bf88      	it	hi
 1010772:	6003      	strhi	r3, [r0, #0]
 1010774:	4608      	mov	r0, r1
 1010776:	4770      	bx	lr

01010778 <__utf8_wctomb>:
 1010778:	b3c1      	cbz	r1, 10107ec <__utf8_wctomb+0x74>
 101077a:	2a7f      	cmp	r2, #127	; 0x7f
 101077c:	bf9c      	itt	ls
 101077e:	700a      	strbls	r2, [r1, #0]
 1010780:	2301      	movls	r3, #1
 1010782:	d931      	bls.n	10107e8 <__utf8_wctomb+0x70>
 1010784:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 1010788:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 101078c:	d322      	bcc.n	10107d4 <__utf8_wctomb+0x5c>
 101078e:	f5a2 6300 	sub.w	r3, r2, #2048	; 0x800
 1010792:	f5b3 4f78 	cmp.w	r3, #63488	; 0xf800
 1010796:	d32c      	bcc.n	10107f2 <__utf8_wctomb+0x7a>
 1010798:	f5a2 3380 	sub.w	r3, r2, #65536	; 0x10000
 101079c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 10107a0:	d237      	bcs.n	1010812 <__utf8_wctomb+0x9a>
 10107a2:	f3c2 1385 	ubfx	r3, r2, #6, #6
 10107a6:	f3c2 3005 	ubfx	r0, r2, #12, #6
 10107aa:	b410      	push	{r4}
 10107ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 10107b0:	0c94      	lsrs	r4, r2, #18
 10107b2:	708b      	strb	r3, [r1, #2]
 10107b4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 10107b8:	2304      	movs	r3, #4
 10107ba:	f064 040f 	orn	r4, r4, #15
 10107be:	f060 007f 	orn	r0, r0, #127	; 0x7f
 10107c2:	700c      	strb	r4, [r1, #0]
 10107c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 10107c8:	7048      	strb	r0, [r1, #1]
 10107ca:	4618      	mov	r0, r3
 10107cc:	70ca      	strb	r2, [r1, #3]
 10107ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 10107d2:	4770      	bx	lr
 10107d4:	0993      	lsrs	r3, r2, #6
 10107d6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 10107da:	f063 033f 	orn	r3, r3, #63	; 0x3f
 10107de:	700b      	strb	r3, [r1, #0]
 10107e0:	2302      	movs	r3, #2
 10107e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 10107e6:	704a      	strb	r2, [r1, #1]
 10107e8:	4618      	mov	r0, r3
 10107ea:	4770      	bx	lr
 10107ec:	460b      	mov	r3, r1
 10107ee:	4618      	mov	r0, r3
 10107f0:	4770      	bx	lr
 10107f2:	0b10      	lsrs	r0, r2, #12
 10107f4:	f3c2 1385 	ubfx	r3, r2, #6, #6
 10107f8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 10107fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 1010800:	f060 001f 	orn	r0, r0, #31
 1010804:	704b      	strb	r3, [r1, #1]
 1010806:	f062 027f 	orn	r2, r2, #127	; 0x7f
 101080a:	7008      	strb	r0, [r1, #0]
 101080c:	2303      	movs	r3, #3
 101080e:	708a      	strb	r2, [r1, #2]
 1010810:	e7ea      	b.n	10107e8 <__utf8_wctomb+0x70>
 1010812:	228a      	movs	r2, #138	; 0x8a
 1010814:	f04f 33ff 	mov.w	r3, #4294967295
 1010818:	6002      	str	r2, [r0, #0]
 101081a:	e7e5      	b.n	10107e8 <__utf8_wctomb+0x70>

0101081c <__sjis_wctomb>:
 101081c:	b2d3      	uxtb	r3, r2
 101081e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 1010822:	b1e9      	cbz	r1, 1010860 <__sjis_wctomb+0x44>
 1010824:	b1c2      	cbz	r2, 1010858 <__sjis_wctomb+0x3c>
 1010826:	b430      	push	{r4, r5}
 1010828:	f102 057f 	add.w	r5, r2, #127	; 0x7f
 101082c:	f102 0420 	add.w	r4, r2, #32
 1010830:	b2ed      	uxtb	r5, r5
 1010832:	b2e4      	uxtb	r4, r4
 1010834:	2c0f      	cmp	r4, #15
 1010836:	bf88      	it	hi
 1010838:	2d1e      	cmphi	r5, #30
 101083a:	d814      	bhi.n	1010866 <__sjis_wctomb+0x4a>
 101083c:	f1a3 0440 	sub.w	r4, r3, #64	; 0x40
 1010840:	f083 0580 	eor.w	r5, r3, #128	; 0x80
 1010844:	2d7c      	cmp	r5, #124	; 0x7c
 1010846:	bf88      	it	hi
 1010848:	2c3e      	cmphi	r4, #62	; 0x3e
 101084a:	d80c      	bhi.n	1010866 <__sjis_wctomb+0x4a>
 101084c:	700a      	strb	r2, [r1, #0]
 101084e:	2202      	movs	r2, #2
 1010850:	704b      	strb	r3, [r1, #1]
 1010852:	4610      	mov	r0, r2
 1010854:	bc30      	pop	{r4, r5}
 1010856:	4770      	bx	lr
 1010858:	2201      	movs	r2, #1
 101085a:	700b      	strb	r3, [r1, #0]
 101085c:	4610      	mov	r0, r2
 101085e:	4770      	bx	lr
 1010860:	460a      	mov	r2, r1
 1010862:	4610      	mov	r0, r2
 1010864:	4770      	bx	lr
 1010866:	238a      	movs	r3, #138	; 0x8a
 1010868:	f04f 32ff 	mov.w	r2, #4294967295
 101086c:	6003      	str	r3, [r0, #0]
 101086e:	e7f0      	b.n	1010852 <__sjis_wctomb+0x36>

01010870 <__eucjp_wctomb>:
 1010870:	b2d3      	uxtb	r3, r2
 1010872:	f3c2 2207 	ubfx	r2, r2, #8, #8
 1010876:	b381      	cbz	r1, 10108da <__eucjp_wctomb+0x6a>
 1010878:	b18a      	cbz	r2, 101089e <__eucjp_wctomb+0x2e>
 101087a:	b430      	push	{r4, r5}
 101087c:	f102 045f 	add.w	r4, r2, #95	; 0x5f
 1010880:	f102 0572 	add.w	r5, r2, #114	; 0x72
 1010884:	b2e4      	uxtb	r4, r4
 1010886:	b2ed      	uxtb	r5, r5
 1010888:	2c5d      	cmp	r4, #93	; 0x5d
 101088a:	bf88      	it	hi
 101088c:	2d01      	cmphi	r5, #1
 101088e:	d90a      	bls.n	10108a6 <__eucjp_wctomb+0x36>
 1010890:	f04f 32ff 	mov.w	r2, #4294967295
 1010894:	238a      	movs	r3, #138	; 0x8a
 1010896:	6003      	str	r3, [r0, #0]
 1010898:	4610      	mov	r0, r2
 101089a:	bc30      	pop	{r4, r5}
 101089c:	4770      	bx	lr
 101089e:	2201      	movs	r2, #1
 10108a0:	700b      	strb	r3, [r1, #0]
 10108a2:	4610      	mov	r0, r2
 10108a4:	4770      	bx	lr
 10108a6:	f103 055f 	add.w	r5, r3, #95	; 0x5f
 10108aa:	b2ed      	uxtb	r5, r5
 10108ac:	2d5d      	cmp	r5, #93	; 0x5d
 10108ae:	bf9e      	ittt	ls
 10108b0:	700a      	strbls	r2, [r1, #0]
 10108b2:	704b      	strbls	r3, [r1, #1]
 10108b4:	2202      	movls	r2, #2
 10108b6:	d9ef      	bls.n	1010898 <__eucjp_wctomb+0x28>
 10108b8:	2c5d      	cmp	r4, #93	; 0x5d
 10108ba:	d8e9      	bhi.n	1010890 <__eucjp_wctomb+0x20>
 10108bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 10108c0:	f103 045f 	add.w	r4, r3, #95	; 0x5f
 10108c4:	b2e4      	uxtb	r4, r4
 10108c6:	2c5d      	cmp	r4, #93	; 0x5d
 10108c8:	d8e2      	bhi.n	1010890 <__eucjp_wctomb+0x20>
 10108ca:	704a      	strb	r2, [r1, #1]
 10108cc:	2203      	movs	r2, #3
 10108ce:	208f      	movs	r0, #143	; 0x8f
 10108d0:	708b      	strb	r3, [r1, #2]
 10108d2:	7008      	strb	r0, [r1, #0]
 10108d4:	4610      	mov	r0, r2
 10108d6:	bc30      	pop	{r4, r5}
 10108d8:	4770      	bx	lr
 10108da:	460a      	mov	r2, r1
 10108dc:	4610      	mov	r0, r2
 10108de:	4770      	bx	lr

010108e0 <__jis_wctomb>:
 10108e0:	b430      	push	{r4, r5}
 10108e2:	b2d4      	uxtb	r4, r2
 10108e4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 10108e8:	b391      	cbz	r1, 1010950 <__jis_wctomb+0x70>
 10108ea:	b17a      	cbz	r2, 101090c <__jis_wctomb+0x2c>
 10108ec:	f1a2 0521 	sub.w	r5, r2, #33	; 0x21
 10108f0:	2d5d      	cmp	r5, #93	; 0x5d
 10108f2:	d831      	bhi.n	1010958 <__jis_wctomb+0x78>
 10108f4:	f1a4 0521 	sub.w	r5, r4, #33	; 0x21
 10108f8:	2d5d      	cmp	r5, #93	; 0x5d
 10108fa:	d82d      	bhi.n	1010958 <__jis_wctomb+0x78>
 10108fc:	6818      	ldr	r0, [r3, #0]
 10108fe:	b1c8      	cbz	r0, 1010934 <__jis_wctomb+0x54>
 1010900:	2302      	movs	r3, #2
 1010902:	704c      	strb	r4, [r1, #1]
 1010904:	4618      	mov	r0, r3
 1010906:	700a      	strb	r2, [r1, #0]
 1010908:	bc30      	pop	{r4, r5}
 101090a:	4770      	bx	lr
 101090c:	6818      	ldr	r0, [r3, #0]
 101090e:	b178      	cbz	r0, 1010930 <__jis_wctomb+0x50>
 1010910:	601a      	str	r2, [r3, #0]
 1010912:	3103      	adds	r1, #3
 1010914:	221b      	movs	r2, #27
 1010916:	2328      	movs	r3, #40	; 0x28
 1010918:	f801 2c03 	strb.w	r2, [r1, #-3]
 101091c:	2242      	movs	r2, #66	; 0x42
 101091e:	f801 3c02 	strb.w	r3, [r1, #-2]
 1010922:	2304      	movs	r3, #4
 1010924:	f801 2c01 	strb.w	r2, [r1, #-1]
 1010928:	700c      	strb	r4, [r1, #0]
 101092a:	4618      	mov	r0, r3
 101092c:	bc30      	pop	{r4, r5}
 101092e:	4770      	bx	lr
 1010930:	2301      	movs	r3, #1
 1010932:	e7f9      	b.n	1010928 <__jis_wctomb+0x48>
 1010934:	2001      	movs	r0, #1
 1010936:	3103      	adds	r1, #3
 1010938:	6018      	str	r0, [r3, #0]
 101093a:	201b      	movs	r0, #27
 101093c:	2324      	movs	r3, #36	; 0x24
 101093e:	f801 0c03 	strb.w	r0, [r1, #-3]
 1010942:	f801 3c02 	strb.w	r3, [r1, #-2]
 1010946:	2042      	movs	r0, #66	; 0x42
 1010948:	2305      	movs	r3, #5
 101094a:	f801 0c01 	strb.w	r0, [r1, #-1]
 101094e:	e7d8      	b.n	1010902 <__jis_wctomb+0x22>
 1010950:	2301      	movs	r3, #1
 1010952:	4618      	mov	r0, r3
 1010954:	bc30      	pop	{r4, r5}
 1010956:	4770      	bx	lr
 1010958:	228a      	movs	r2, #138	; 0x8a
 101095a:	f04f 33ff 	mov.w	r3, #4294967295
 101095e:	6002      	str	r2, [r0, #0]
 1010960:	e7e3      	b.n	101092a <__jis_wctomb+0x4a>
 1010962:	bf00      	nop

01010964 <__call_exitprocs>:
 1010964:	f643 4338 	movw	r3, #15416	; 0x3c38
 1010968:	f2c0 1305 	movt	r3, #261	; 0x105
 101096c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1010970:	b085      	sub	sp, #20
 1010972:	681b      	ldr	r3, [r3, #0]
 1010974:	460f      	mov	r7, r1
 1010976:	468a      	mov	sl, r1
 1010978:	f64c 62f1 	movw	r2, #52977	; 0xcef1
 101097c:	f2c0 1200 	movt	r2, #256	; 0x100
 1010980:	9203      	str	r2, [sp, #12]
 1010982:	e9cd 0300 	strd	r0, r3, [sp]
 1010986:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 101098a:	9302      	str	r3, [sp, #8]
 101098c:	9b01      	ldr	r3, [sp, #4]
 101098e:	f8dd b008 	ldr.w	fp, [sp, #8]
 1010992:	f8d3 6148 	ldr.w	r6, [r3, #328]	; 0x148
 1010996:	b32e      	cbz	r6, 10109e4 <__call_exitprocs+0x80>
 1010998:	f04f 0801 	mov.w	r8, #1
 101099c:	6874      	ldr	r4, [r6, #4]
 101099e:	1e65      	subs	r5, r4, #1
 10109a0:	bf5e      	ittt	pl
 10109a2:	3401      	addpl	r4, #1
 10109a4:	2700      	movpl	r7, #0
 10109a6:	eb06 0484 	addpl.w	r4, r6, r4, lsl #2
 10109aa:	d40a      	bmi.n	10109c2 <__call_exitprocs+0x5e>
 10109ac:	f1ba 0f00 	cmp.w	sl, #0
 10109b0:	d01b      	beq.n	10109ea <__call_exitprocs+0x86>
 10109b2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 10109b6:	4553      	cmp	r3, sl
 10109b8:	d017      	beq.n	10109ea <__call_exitprocs+0x86>
 10109ba:	3d01      	subs	r5, #1
 10109bc:	3c04      	subs	r4, #4
 10109be:	1c6b      	adds	r3, r5, #1
 10109c0:	d1f4      	bne.n	10109ac <__call_exitprocs+0x48>
 10109c2:	9b03      	ldr	r3, [sp, #12]
 10109c4:	b173      	cbz	r3, 10109e4 <__call_exitprocs+0x80>
 10109c6:	e9d6 3200 	ldrd	r3, r2, [r6]
 10109ca:	2a00      	cmp	r2, #0
 10109cc:	d133      	bne.n	1010a36 <__call_exitprocs+0xd2>
 10109ce:	2b00      	cmp	r3, #0
 10109d0:	d031      	beq.n	1010a36 <__call_exitprocs+0xd2>
 10109d2:	4630      	mov	r0, r6
 10109d4:	f8cb 3000 	str.w	r3, [fp]
 10109d8:	f7fc fa8a 	bl	100cef0 <free>
 10109dc:	f8db 6000 	ldr.w	r6, [fp]
 10109e0:	2e00      	cmp	r6, #0
 10109e2:	d1db      	bne.n	101099c <__call_exitprocs+0x38>
 10109e4:	b005      	add	sp, #20
 10109e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10109ea:	6873      	ldr	r3, [r6, #4]
 10109ec:	6822      	ldr	r2, [r4, #0]
 10109ee:	3b01      	subs	r3, #1
 10109f0:	42ab      	cmp	r3, r5
 10109f2:	bf0c      	ite	eq
 10109f4:	6075      	streq	r5, [r6, #4]
 10109f6:	6027      	strne	r7, [r4, #0]
 10109f8:	2a00      	cmp	r2, #0
 10109fa:	d0de      	beq.n	10109ba <__call_exitprocs+0x56>
 10109fc:	f8d6 1188 	ldr.w	r1, [r6, #392]	; 0x188
 1010a00:	fa08 f305 	lsl.w	r3, r8, r5
 1010a04:	f8d6 9004 	ldr.w	r9, [r6, #4]
 1010a08:	420b      	tst	r3, r1
 1010a0a:	d108      	bne.n	1010a1e <__call_exitprocs+0xba>
 1010a0c:	4790      	blx	r2
 1010a0e:	6873      	ldr	r3, [r6, #4]
 1010a10:	454b      	cmp	r3, r9
 1010a12:	d1bb      	bne.n	101098c <__call_exitprocs+0x28>
 1010a14:	f8db 3000 	ldr.w	r3, [fp]
 1010a18:	42b3      	cmp	r3, r6
 1010a1a:	d0ce      	beq.n	10109ba <__call_exitprocs+0x56>
 1010a1c:	e7b6      	b.n	101098c <__call_exitprocs+0x28>
 1010a1e:	f8d6 018c 	ldr.w	r0, [r6, #396]	; 0x18c
 1010a22:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 1010a26:	4203      	tst	r3, r0
 1010a28:	d102      	bne.n	1010a30 <__call_exitprocs+0xcc>
 1010a2a:	9800      	ldr	r0, [sp, #0]
 1010a2c:	4790      	blx	r2
 1010a2e:	e7ee      	b.n	1010a0e <__call_exitprocs+0xaa>
 1010a30:	4608      	mov	r0, r1
 1010a32:	4790      	blx	r2
 1010a34:	e7eb      	b.n	1010a0e <__call_exitprocs+0xaa>
 1010a36:	46b3      	mov	fp, r6
 1010a38:	461e      	mov	r6, r3
 1010a3a:	2e00      	cmp	r6, #0
 1010a3c:	d1ae      	bne.n	101099c <__call_exitprocs+0x38>
 1010a3e:	e7d1      	b.n	10109e4 <__call_exitprocs+0x80>

01010a40 <__set_ctype>:
 1010a40:	f643 6374 	movw	r3, #15988	; 0x3e74
 1010a44:	f2c0 1305 	movt	r3, #261	; 0x105
 1010a48:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
 1010a4c:	4770      	bx	lr
 1010a4e:	bf00      	nop

01010a50 <quorem>:
 1010a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1010a54:	b085      	sub	sp, #20
 1010a56:	6903      	ldr	r3, [r0, #16]
 1010a58:	690d      	ldr	r5, [r1, #16]
 1010a5a:	42ab      	cmp	r3, r5
 1010a5c:	bfb8      	it	lt
 1010a5e:	2000      	movlt	r0, #0
 1010a60:	f2c0 8097 	blt.w	1010b92 <quorem+0x142>
 1010a64:	3d01      	subs	r5, #1
 1010a66:	f101 0414 	add.w	r4, r1, #20
 1010a6a:	f100 0914 	add.w	r9, r0, #20
 1010a6e:	9101      	str	r1, [sp, #4]
 1010a70:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
 1010a74:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 1010a78:	f859 3025 	ldr.w	r3, [r9, r5, lsl #2]
 1010a7c:	4680      	mov	r8, r0
 1010a7e:	f102 0b01 	add.w	fp, r2, #1
 1010a82:	eb09 020a 	add.w	r2, r9, sl
 1010a86:	9203      	str	r2, [sp, #12]
 1010a88:	eb04 070a 	add.w	r7, r4, sl
 1010a8c:	4618      	mov	r0, r3
 1010a8e:	4659      	mov	r1, fp
 1010a90:	9302      	str	r3, [sp, #8]
 1010a92:	f7fa fe1d 	bl	100b6d0 <__udivsi3>
 1010a96:	9b02      	ldr	r3, [sp, #8]
 1010a98:	455b      	cmp	r3, fp
 1010a9a:	4606      	mov	r6, r0
 1010a9c:	d33f      	bcc.n	1010b1e <quorem+0xce>
 1010a9e:	2000      	movs	r0, #0
 1010aa0:	46a6      	mov	lr, r4
 1010aa2:	4602      	mov	r2, r0
 1010aa4:	46cc      	mov	ip, r9
 1010aa6:	f85e bb04 	ldr.w	fp, [lr], #4
 1010aaa:	f8dc 1000 	ldr.w	r1, [ip]
 1010aae:	4577      	cmp	r7, lr
 1010ab0:	fa1f f38b 	uxth.w	r3, fp
 1010ab4:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 1010ab8:	fb06 0303 	mla	r3, r6, r3, r0
 1010abc:	ea4f 4013 	mov.w	r0, r3, lsr #16
 1010ac0:	b29b      	uxth	r3, r3
 1010ac2:	eba2 0303 	sub.w	r3, r2, r3
 1010ac6:	fb06 000b 	mla	r0, r6, fp, r0
 1010aca:	fa13 f381 	uxtah	r3, r3, r1
 1010ace:	fa1f fb83 	uxth.w	fp, r3
 1010ad2:	b282      	uxth	r2, r0
 1010ad4:	ea4f 4010 	mov.w	r0, r0, lsr #16
 1010ad8:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 1010adc:	eb02 4323 	add.w	r3, r2, r3, asr #16
 1010ae0:	ea4b 4103 	orr.w	r1, fp, r3, lsl #16
 1010ae4:	ea4f 4223 	mov.w	r2, r3, asr #16
 1010ae8:	f84c 1b04 	str.w	r1, [ip], #4
 1010aec:	d2db      	bcs.n	1010aa6 <quorem+0x56>
 1010aee:	f859 300a 	ldr.w	r3, [r9, sl]
 1010af2:	b9a3      	cbnz	r3, 1010b1e <quorem+0xce>
 1010af4:	9a03      	ldr	r2, [sp, #12]
 1010af6:	1f13      	subs	r3, r2, #4
 1010af8:	4599      	cmp	r9, r3
 1010afa:	d20e      	bcs.n	1010b1a <quorem+0xca>
 1010afc:	f852 3c04 	ldr.w	r3, [r2, #-4]
 1010b00:	b95b      	cbnz	r3, 1010b1a <quorem+0xca>
 1010b02:	f1a2 0308 	sub.w	r3, r2, #8
 1010b06:	e001      	b.n	1010b0c <quorem+0xbc>
 1010b08:	6812      	ldr	r2, [r2, #0]
 1010b0a:	b932      	cbnz	r2, 1010b1a <quorem+0xca>
 1010b0c:	4599      	cmp	r9, r3
 1010b0e:	461a      	mov	r2, r3
 1010b10:	f105 35ff 	add.w	r5, r5, #4294967295
 1010b14:	f1a3 0304 	sub.w	r3, r3, #4
 1010b18:	d3f6      	bcc.n	1010b08 <quorem+0xb8>
 1010b1a:	f8c8 5010 	str.w	r5, [r8, #16]
 1010b1e:	9901      	ldr	r1, [sp, #4]
 1010b20:	4640      	mov	r0, r8
 1010b22:	f001 fb39 	bl	1012198 <__mcmp>
 1010b26:	2800      	cmp	r0, #0
 1010b28:	db32      	blt.n	1010b90 <quorem+0x140>
 1010b2a:	3601      	adds	r6, #1
 1010b2c:	4648      	mov	r0, r9
 1010b2e:	f04f 0c00 	mov.w	ip, #0
 1010b32:	f854 2b04 	ldr.w	r2, [r4], #4
 1010b36:	6803      	ldr	r3, [r0, #0]
 1010b38:	42a7      	cmp	r7, r4
 1010b3a:	b291      	uxth	r1, r2
 1010b3c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 1010b40:	ebac 0101 	sub.w	r1, ip, r1
 1010b44:	ebc2 4c13 	rsb	ip, r2, r3, lsr #16
 1010b48:	fa11 f383 	uxtah	r3, r1, r3
 1010b4c:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 1010b50:	b29b      	uxth	r3, r3
 1010b52:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 1010b56:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 1010b5a:	f840 3b04 	str.w	r3, [r0], #4
 1010b5e:	d2e8      	bcs.n	1010b32 <quorem+0xe2>
 1010b60:	f859 2025 	ldr.w	r2, [r9, r5, lsl #2]
 1010b64:	eb09 0385 	add.w	r3, r9, r5, lsl #2
 1010b68:	b992      	cbnz	r2, 1010b90 <quorem+0x140>
 1010b6a:	1f1a      	subs	r2, r3, #4
 1010b6c:	4591      	cmp	r9, r2
 1010b6e:	d20d      	bcs.n	1010b8c <quorem+0x13c>
 1010b70:	f853 2c04 	ldr.w	r2, [r3, #-4]
 1010b74:	b952      	cbnz	r2, 1010b8c <quorem+0x13c>
 1010b76:	3b08      	subs	r3, #8
 1010b78:	e001      	b.n	1010b7e <quorem+0x12e>
 1010b7a:	6812      	ldr	r2, [r2, #0]
 1010b7c:	b932      	cbnz	r2, 1010b8c <quorem+0x13c>
 1010b7e:	4599      	cmp	r9, r3
 1010b80:	461a      	mov	r2, r3
 1010b82:	f105 35ff 	add.w	r5, r5, #4294967295
 1010b86:	f1a3 0304 	sub.w	r3, r3, #4
 1010b8a:	d3f6      	bcc.n	1010b7a <quorem+0x12a>
 1010b8c:	f8c8 5010 	str.w	r5, [r8, #16]
 1010b90:	4630      	mov	r0, r6
 1010b92:	b005      	add	sp, #20
 1010b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

01010b98 <_dtoa_r>:
 1010b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1010b9c:	b093      	sub	sp, #76	; 0x4c
 1010b9e:	ec57 6b10 	vmov	r6, r7, d0
 1010ba2:	4604      	mov	r4, r0
 1010ba4:	6c05      	ldr	r5, [r0, #64]	; 0x40
 1010ba6:	468a      	mov	sl, r1
 1010ba8:	e9cd 3207 	strd	r3, r2, [sp, #28]
 1010bac:	e9cd 6700 	strd	r6, r7, [sp]
 1010bb0:	b14d      	cbz	r5, 1010bc6 <_dtoa_r+0x2e>
 1010bb2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 1010bb4:	2301      	movs	r3, #1
 1010bb6:	4629      	mov	r1, r5
 1010bb8:	4093      	lsls	r3, r2
 1010bba:	e9c5 2301 	strd	r2, r3, [r5, #4]
 1010bbe:	f001 f8a5 	bl	1011d0c <_Bfree>
 1010bc2:	2300      	movs	r3, #0
 1010bc4:	6423      	str	r3, [r4, #64]	; 0x40
 1010bc6:	1e3e      	subs	r6, r7, #0
 1010bc8:	bfbf      	itttt	lt
 1010bca:	f026 4600 	biclt.w	r6, r6, #2147483648	; 0x80000000
 1010bce:	9601      	strlt	r6, [sp, #4]
 1010bd0:	9a1c      	ldrlt	r2, [sp, #112]	; 0x70
 1010bd2:	2301      	movlt	r3, #1
 1010bd4:	bfa5      	ittet	ge
 1010bd6:	9a1c      	ldrge	r2, [sp, #112]	; 0x70
 1010bd8:	2300      	movge	r3, #0
 1010bda:	6013      	strlt	r3, [r2, #0]
 1010bdc:	6013      	strge	r3, [r2, #0]
 1010bde:	2300      	movs	r3, #0
 1010be0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 1010be4:	43b3      	bics	r3, r6
 1010be6:	f000 80b1 	beq.w	1010d4c <_dtoa_r+0x1b4>
 1010bea:	ed9d 7b00 	vldr	d7, [sp]
 1010bee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 1010bf2:	ed8d 7b02 	vstr	d7, [sp, #8]
 1010bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010bfa:	d10e      	bne.n	1010c1a <_dtoa_r+0x82>
 1010bfc:	9a07      	ldr	r2, [sp, #28]
 1010bfe:	2301      	movs	r3, #1
 1010c00:	6013      	str	r3, [r2, #0]
 1010c02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 1010c04:	2b00      	cmp	r3, #0
 1010c06:	f000 8358 	beq.w	10112ba <_dtoa_r+0x722>
 1010c0a:	4bc3      	ldr	r3, [pc, #780]	; (1010f18 <_dtoa_r+0x380>)
 1010c0c:	1e5e      	subs	r6, r3, #1
 1010c0e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 1010c10:	6013      	str	r3, [r2, #0]
 1010c12:	4630      	mov	r0, r6
 1010c14:	b013      	add	sp, #76	; 0x4c
 1010c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1010c1a:	aa10      	add	r2, sp, #64	; 0x40
 1010c1c:	a911      	add	r1, sp, #68	; 0x44
 1010c1e:	ed9d 0b02 	vldr	d0, [sp, #8]
 1010c22:	4620      	mov	r0, r4
 1010c24:	f001 fbda 	bl	10123dc <__d2b>
 1010c28:	ea5f 5b16 	movs.w	fp, r6, lsr #20
 1010c2c:	4680      	mov	r8, r0
 1010c2e:	f040 80a1 	bne.w	1010d74 <_dtoa_r+0x1dc>
 1010c32:	e9dd 1310 	ldrd	r1, r3, [sp, #64]	; 0x40
 1010c36:	eb01 0b03 	add.w	fp, r1, r3
 1010c3a:	f20b 4332 	addw	r3, fp, #1074	; 0x432
 1010c3e:	2b20      	cmp	r3, #32
 1010c40:	f340 8343 	ble.w	10112ca <_dtoa_r+0x732>
 1010c44:	f20b 4212 	addw	r2, fp, #1042	; 0x412
 1010c48:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 1010c4c:	409e      	lsls	r6, r3
 1010c4e:	4613      	mov	r3, r2
 1010c50:	9a00      	ldr	r2, [sp, #0]
 1010c52:	fa22 f303 	lsr.w	r3, r2, r3
 1010c56:	4333      	orrs	r3, r6
 1010c58:	ee07 3a90 	vmov	s15, r3
 1010c5c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 1010c60:	2301      	movs	r3, #1
 1010c62:	f10b 3bff 	add.w	fp, fp, #4294967295
 1010c66:	930c      	str	r3, [sp, #48]	; 0x30
 1010c68:	ed8d 7b04 	vstr	d7, [sp, #16]
 1010c6c:	9805      	ldr	r0, [sp, #20]
 1010c6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 1010c72:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 1010c76:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 1010c7a:	ec43 2b13 	vmov	d3, r2, r3
 1010c7e:	ed9f 4ba0 	vldr	d4, [pc, #640]	; 1010f00 <_dtoa_r+0x368>
 1010c82:	ed9f 7ba1 	vldr	d7, [pc, #644]	; 1010f08 <_dtoa_r+0x370>
 1010c86:	ed9f 5ba2 	vldr	d5, [pc, #648]	; 1010f10 <_dtoa_r+0x378>
 1010c8a:	ee33 6b46 	vsub.f64	d6, d3, d6
 1010c8e:	ee06 7b04 	vmla.f64	d7, d6, d4
 1010c92:	ee06 ba90 	vmov	s13, fp
 1010c96:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 1010c9a:	ee06 7b05 	vmla.f64	d7, d6, d5
 1010c9e:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 1010ca2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 1010ca6:	ee16 5a90 	vmov	r5, s13
 1010caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010cae:	d508      	bpl.n	1010cc2 <_dtoa_r+0x12a>
 1010cb0:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 1010cb4:	eeb4 6b47 	vcmp.f64	d6, d7
 1010cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010cbc:	bf18      	it	ne
 1010cbe:	f105 35ff 	addne.w	r5, r5, #4294967295
 1010cc2:	2d16      	cmp	r5, #22
 1010cc4:	eba1 0b0b 	sub.w	fp, r1, fp
 1010cc8:	f10b 36ff 	add.w	r6, fp, #4294967295
 1010ccc:	f200 82e7 	bhi.w	101129e <_dtoa_r+0x706>
 1010cd0:	f643 7388 	movw	r3, #16264	; 0x3f88
 1010cd4:	f2c0 1305 	movt	r3, #261	; 0x105
 1010cd8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 1010cdc:	ed9d 6b02 	vldr	d6, [sp, #8]
 1010ce0:	ed93 7b00 	vldr	d7, [r3]
 1010ce4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 1010ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010cec:	d55b      	bpl.n	1010da6 <_dtoa_r+0x20e>
 1010cee:	2e00      	cmp	r6, #0
 1010cf0:	f04f 0300 	mov.w	r3, #0
 1010cf4:	f105 35ff 	add.w	r5, r5, #4294967295
 1010cf8:	930d      	str	r3, [sp, #52]	; 0x34
 1010cfa:	bfa4      	itt	ge
 1010cfc:	2300      	movge	r3, #0
 1010cfe:	9309      	strge	r3, [sp, #36]	; 0x24
 1010d00:	f2c0 82d6 	blt.w	10112b0 <_dtoa_r+0x718>
 1010d04:	2d00      	cmp	r5, #0
 1010d06:	da56      	bge.n	1010db6 <_dtoa_r+0x21e>
 1010d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1010d0a:	f1ba 0f09 	cmp.w	sl, #9
 1010d0e:	9504      	str	r5, [sp, #16]
 1010d10:	eba3 0305 	sub.w	r3, r3, r5
 1010d14:	9309      	str	r3, [sp, #36]	; 0x24
 1010d16:	f1c5 0300 	rsb	r3, r5, #0
 1010d1a:	f04f 0500 	mov.w	r5, #0
 1010d1e:	930b      	str	r3, [sp, #44]	; 0x2c
 1010d20:	d851      	bhi.n	1010dc6 <_dtoa_r+0x22e>
 1010d22:	f1ba 0f05 	cmp.w	sl, #5
 1010d26:	bfc4      	itt	gt
 1010d28:	f1aa 0a04 	subgt.w	sl, sl, #4
 1010d2c:	f04f 0900 	movgt.w	r9, #0
 1010d30:	dc01      	bgt.n	1010d36 <_dtoa_r+0x19e>
 1010d32:	f04f 0901 	mov.w	r9, #1
 1010d36:	f1aa 0302 	sub.w	r3, sl, #2
 1010d3a:	2b03      	cmp	r3, #3
 1010d3c:	f200 8477 	bhi.w	101162e <_dtoa_r+0xa96>
 1010d40:	e8df f013 	tbh	[pc, r3, lsl #1]
 1010d44:	0367036a 	.word	0x0367036a
 1010d48:	035b033d 	.word	0x035b033d
 1010d4c:	9a07      	ldr	r2, [sp, #28]
 1010d4e:	f242 730f 	movw	r3, #9999	; 0x270f
 1010d52:	f3c6 0613 	ubfx	r6, r6, #0, #20
 1010d56:	6013      	str	r3, [r2, #0]
 1010d58:	9b00      	ldr	r3, [sp, #0]
 1010d5a:	4333      	orrs	r3, r6
 1010d5c:	d119      	bne.n	1010d92 <_dtoa_r+0x1fa>
 1010d5e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 1010d60:	f246 06dc 	movw	r6, #24796	; 0x60dc
 1010d64:	f2c0 1605 	movt	r6, #261	; 0x105
 1010d68:	2b00      	cmp	r3, #0
 1010d6a:	f43f af52 	beq.w	1010c12 <_dtoa_r+0x7a>
 1010d6e:	f106 0308 	add.w	r3, r6, #8
 1010d72:	e74c      	b.n	1010c0e <_dtoa_r+0x76>
 1010d74:	9903      	ldr	r1, [sp, #12]
 1010d76:	2000      	movs	r0, #0
 1010d78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1010d7c:	f2ab 3bff 	subw	fp, fp, #1023	; 0x3ff
 1010d80:	f3c1 0113 	ubfx	r1, r1, #0, #20
 1010d84:	900c      	str	r0, [sp, #48]	; 0x30
 1010d86:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 1010d8a:	9910      	ldr	r1, [sp, #64]	; 0x40
 1010d8c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1010d90:	e771      	b.n	1010c76 <_dtoa_r+0xde>
 1010d92:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 1010d94:	f246 06d8 	movw	r6, #24792	; 0x60d8
 1010d98:	f2c0 1605 	movt	r6, #261	; 0x105
 1010d9c:	2b00      	cmp	r3, #0
 1010d9e:	f43f af38 	beq.w	1010c12 <_dtoa_r+0x7a>
 1010da2:	1cf3      	adds	r3, r6, #3
 1010da4:	e733      	b.n	1010c0e <_dtoa_r+0x76>
 1010da6:	2e00      	cmp	r6, #0
 1010da8:	f04f 0300 	mov.w	r3, #0
 1010dac:	930d      	str	r3, [sp, #52]	; 0x34
 1010dae:	bfa8      	it	ge
 1010db0:	9309      	strge	r3, [sp, #36]	; 0x24
 1010db2:	f2c0 827d 	blt.w	10112b0 <_dtoa_r+0x718>
 1010db6:	f1ba 0f09 	cmp.w	sl, #9
 1010dba:	f04f 0300 	mov.w	r3, #0
 1010dbe:	442e      	add	r6, r5
 1010dc0:	9504      	str	r5, [sp, #16]
 1010dc2:	930b      	str	r3, [sp, #44]	; 0x2c
 1010dc4:	d9ad      	bls.n	1010d22 <_dtoa_r+0x18a>
 1010dc6:	f04f 0a00 	mov.w	sl, #0
 1010dca:	f04f 37ff 	mov.w	r7, #4294967295
 1010dce:	46d1      	mov	r9, sl
 1010dd0:	2301      	movs	r3, #1
 1010dd2:	f8cd a020 	str.w	sl, [sp, #32]
 1010dd6:	930a      	str	r3, [sp, #40]	; 0x28
 1010dd8:	2100      	movs	r1, #0
 1010dda:	970e      	str	r7, [sp, #56]	; 0x38
 1010ddc:	6461      	str	r1, [r4, #68]	; 0x44
 1010dde:	4620      	mov	r0, r4
 1010de0:	f000 ff6e 	bl	1011cc0 <_Balloc>
 1010de4:	4683      	mov	fp, r0
 1010de6:	6420      	str	r0, [r4, #64]	; 0x40
 1010de8:	f1b9 0f00 	cmp.w	r9, #0
 1010dec:	f000 80e2 	beq.w	1010fb4 <_dtoa_r+0x41c>
 1010df0:	9a04      	ldr	r2, [sp, #16]
 1010df2:	2a00      	cmp	r2, #0
 1010df4:	f340 827a 	ble.w	10112ec <_dtoa_r+0x754>
 1010df8:	f002 010f 	and.w	r1, r2, #15
 1010dfc:	f643 7388 	movw	r3, #16264	; 0x3f88
 1010e00:	f2c0 1305 	movt	r3, #261	; 0x105
 1010e04:	1112      	asrs	r2, r2, #4
 1010e06:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 1010e0a:	ed93 6b00 	vldr	d6, [r3]
 1010e0e:	06d3      	lsls	r3, r2, #27
 1010e10:	f140 82d1 	bpl.w	10113b6 <_dtoa_r+0x81e>
 1010e14:	f244 0378 	movw	r3, #16504	; 0x4078
 1010e18:	f2c0 1305 	movt	r3, #261	; 0x105
 1010e1c:	ed9d 5b02 	vldr	d5, [sp, #8]
 1010e20:	f002 020f 	and.w	r2, r2, #15
 1010e24:	2103      	movs	r1, #3
 1010e26:	ed93 7b08 	vldr	d7, [r3, #32]
 1010e2a:	ee85 5b07 	vdiv.f64	d5, d5, d7
 1010e2e:	f244 0378 	movw	r3, #16504	; 0x4078
 1010e32:	f2c0 1305 	movt	r3, #261	; 0x105
 1010e36:	b152      	cbz	r2, 1010e4e <_dtoa_r+0x2b6>
 1010e38:	07d0      	lsls	r0, r2, #31
 1010e3a:	d504      	bpl.n	1010e46 <_dtoa_r+0x2ae>
 1010e3c:	ed93 7b00 	vldr	d7, [r3]
 1010e40:	3101      	adds	r1, #1
 1010e42:	ee26 6b07 	vmul.f64	d6, d6, d7
 1010e46:	1052      	asrs	r2, r2, #1
 1010e48:	f103 0308 	add.w	r3, r3, #8
 1010e4c:	d1f4      	bne.n	1010e38 <_dtoa_r+0x2a0>
 1010e4e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 1010e52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 1010e54:	b13b      	cbz	r3, 1010e66 <_dtoa_r+0x2ce>
 1010e56:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 1010e5a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 1010e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010e62:	f100 83b3 	bmi.w	10115cc <_dtoa_r+0xa34>
 1010e66:	eeb1 6b0c 	vmov.f64	d6, #28	; 0x40e00000  7.0
 1010e6a:	ee05 1a90 	vmov	s11, r1
 1010e6e:	eeb8 5be5 	vcvt.f64.s32	d5, s11
 1010e72:	ee05 6b07 	vmla.f64	d6, d5, d7
 1010e76:	ed8d 6b00 	vstr	d6, [sp]
 1010e7a:	9b01      	ldr	r3, [sp, #4]
 1010e7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 1010e80:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 1010e84:	2f00      	cmp	r7, #0
 1010e86:	d07d      	beq.n	1010f84 <_dtoa_r+0x3ec>
 1010e88:	f8dd e010 	ldr.w	lr, [sp, #16]
 1010e8c:	463a      	mov	r2, r7
 1010e8e:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 1010e92:	f643 7c88 	movw	ip, #16264	; 0x3f88
 1010e96:	ec41 0b15 	vmov	d5, r0, r1
 1010e9a:	f2c0 1c05 	movt	ip, #261	; 0x105
 1010e9e:	980a      	ldr	r0, [sp, #40]	; 0x28
 1010ea0:	eb0c 0cc2 	add.w	ip, ip, r2, lsl #3
 1010ea4:	f10b 0301 	add.w	r3, fp, #1
 1010ea8:	ed1c 3b02 	vldr	d3, [ip, #-8]
 1010eac:	ee16 1a90 	vmov	r1, s13
 1010eb0:	eeb8 4be6 	vcvt.f64.s32	d4, s13
 1010eb4:	ee37 7b44 	vsub.f64	d7, d7, d4
 1010eb8:	3130      	adds	r1, #48	; 0x30
 1010eba:	b2c9      	uxtb	r1, r1
 1010ebc:	2800      	cmp	r0, #0
 1010ebe:	f000 82ae 	beq.w	101141e <_dtoa_r+0x886>
 1010ec2:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 1010ec6:	f88b 1000 	strb.w	r1, [fp]
 1010eca:	ee84 6b03 	vdiv.f64	d6, d4, d3
 1010ece:	ee36 6b45 	vsub.f64	d6, d6, d5
 1010ed2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 1010ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010eda:	dc3e      	bgt.n	1010f5a <_dtoa_r+0x3c2>
 1010edc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 1010ee0:	ee32 5b47 	vsub.f64	d5, d2, d7
 1010ee4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 1010ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010eec:	f300 8473 	bgt.w	10117d6 <_dtoa_r+0xc3e>
 1010ef0:	2a01      	cmp	r2, #1
 1010ef2:	d05b      	beq.n	1010fac <_dtoa_r+0x414>
 1010ef4:	445a      	add	r2, fp
 1010ef6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 1010efa:	e019      	b.n	1010f30 <_dtoa_r+0x398>
 1010efc:	f3af 8000 	nop.w
 1010f00:	636f4361 	.word	0x636f4361
 1010f04:	3fd287a7 	.word	0x3fd287a7
 1010f08:	8b60c8b3 	.word	0x8b60c8b3
 1010f0c:	3fc68a28 	.word	0x3fc68a28
 1010f10:	509f79fb 	.word	0x509f79fb
 1010f14:	3fd34413 	.word	0x3fd34413
 1010f18:	010560d5 	.word	0x010560d5
 1010f1c:	ee32 5b47 	vsub.f64	d5, d2, d7
 1010f20:	eeb4 5bc6 	vcmpe.f64	d5, d6
 1010f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010f28:	f100 8455 	bmi.w	10117d6 <_dtoa_r+0xc3e>
 1010f2c:	4293      	cmp	r3, r2
 1010f2e:	d03d      	beq.n	1010fac <_dtoa_r+0x414>
 1010f30:	ee27 5b04 	vmul.f64	d5, d7, d4
 1010f34:	ee26 6b04 	vmul.f64	d6, d6, d4
 1010f38:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 1010f3c:	ee17 1a90 	vmov	r1, s15
 1010f40:	eeb8 3be7 	vcvt.f64.s32	d3, s15
 1010f44:	ee35 7b43 	vsub.f64	d7, d5, d3
 1010f48:	eeb4 7bc6 	vcmpe.f64	d7, d6
 1010f4c:	3130      	adds	r1, #48	; 0x30
 1010f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010f52:	b2c9      	uxtb	r1, r1
 1010f54:	f803 1b01 	strb.w	r1, [r3], #1
 1010f58:	d5e0      	bpl.n	1010f1c <_dtoa_r+0x384>
 1010f5a:	465e      	mov	r6, fp
 1010f5c:	f10e 0201 	add.w	r2, lr, #1
 1010f60:	469b      	mov	fp, r3
 1010f62:	9204      	str	r2, [sp, #16]
 1010f64:	e0e3      	b.n	101112e <_dtoa_r+0x596>
 1010f66:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 1010f6a:	ee06 1a90 	vmov	s13, r1
 1010f6e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 1010f72:	ee06 5b07 	vmla.f64	d5, d6, d7
 1010f76:	ed8d 5b00 	vstr	d5, [sp]
 1010f7a:	9b01      	ldr	r3, [sp, #4]
 1010f7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 1010f80:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 1010f84:	eeb1 6b04 	vmov.f64	d6, #20	; 0x40a00000  5.0
 1010f88:	ec41 0b15 	vmov	d5, r0, r1
 1010f8c:	ee37 7b46 	vsub.f64	d7, d7, d6
 1010f90:	eeb4 7bc5 	vcmpe.f64	d7, d5
 1010f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010f98:	f300 8345 	bgt.w	1011626 <_dtoa_r+0xa8e>
 1010f9c:	eeb1 5b45 	vneg.f64	d5, d5
 1010fa0:	eeb4 7bc5 	vcmpe.f64	d7, d5
 1010fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010fa8:	f100 8171 	bmi.w	101128e <_dtoa_r+0x6f6>
 1010fac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1010fb0:	e9cd 2300 	strd	r2, r3, [sp]
 1010fb4:	9a04      	ldr	r2, [sp, #16]
 1010fb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 1010fb8:	4611      	mov	r1, r2
 1010fba:	290e      	cmp	r1, #14
 1010fbc:	ea6f 0203 	mvn.w	r2, r3
 1010fc0:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 1010fc4:	bfc8      	it	gt
 1010fc6:	2200      	movgt	r2, #0
 1010fc8:	2a00      	cmp	r2, #0
 1010fca:	f040 814a 	bne.w	1011262 <_dtoa_r+0x6ca>
 1010fce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 1010fd0:	2a00      	cmp	r2, #0
 1010fd2:	f000 8182 	beq.w	10112da <_dtoa_r+0x742>
 1010fd6:	f1ba 0f01 	cmp.w	sl, #1
 1010fda:	f340 8316 	ble.w	101160a <_dtoa_r+0xa72>
 1010fde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1010fe0:	1e7a      	subs	r2, r7, #1
 1010fe2:	4293      	cmp	r3, r2
 1010fe4:	bfaf      	iteee	ge
 1010fe6:	1a9b      	subge	r3, r3, r2
 1010fe8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 1010fea:	920b      	strlt	r2, [sp, #44]	; 0x2c
 1010fec:	1ad3      	sublt	r3, r2, r3
 1010fee:	bfbc      	itt	lt
 1010ff0:	18ed      	addlt	r5, r5, r3
 1010ff2:	2300      	movlt	r3, #0
 1010ff4:	2f00      	cmp	r7, #0
 1010ff6:	9302      	str	r3, [sp, #8]
 1010ff8:	bfa5      	ittet	ge
 1010ffa:	19f6      	addge	r6, r6, r7
 1010ffc:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 1010ffe:	9b09      	ldrlt	r3, [sp, #36]	; 0x24
 1011000:	930c      	strge	r3, [sp, #48]	; 0x30
 1011002:	bfb5      	itete	lt
 1011004:	1bdb      	sublt	r3, r3, r7
 1011006:	19db      	addge	r3, r3, r7
 1011008:	930c      	strlt	r3, [sp, #48]	; 0x30
 101100a:	9309      	strge	r3, [sp, #36]	; 0x24
 101100c:	2101      	movs	r1, #1
 101100e:	4620      	mov	r0, r4
 1011010:	f000 ff68 	bl	1011ee4 <__i2b>
 1011014:	4681      	mov	r9, r0
 1011016:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 1011018:	2a00      	cmp	r2, #0
 101101a:	bfc8      	it	gt
 101101c:	2e00      	cmpgt	r6, #0
 101101e:	dd09      	ble.n	1011034 <_dtoa_r+0x49c>
 1011020:	42b2      	cmp	r2, r6
 1011022:	4613      	mov	r3, r2
 1011024:	9909      	ldr	r1, [sp, #36]	; 0x24
 1011026:	bfa8      	it	ge
 1011028:	4633      	movge	r3, r6
 101102a:	1af6      	subs	r6, r6, r3
 101102c:	1ac9      	subs	r1, r1, r3
 101102e:	1ad2      	subs	r2, r2, r3
 1011030:	9109      	str	r1, [sp, #36]	; 0x24
 1011032:	920c      	str	r2, [sp, #48]	; 0x30
 1011034:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1011036:	b163      	cbz	r3, 1011052 <_dtoa_r+0x4ba>
 1011038:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 101103a:	2b00      	cmp	r3, #0
 101103c:	f000 810a 	beq.w	1011254 <_dtoa_r+0x6bc>
 1011040:	9b02      	ldr	r3, [sp, #8]
 1011042:	2b00      	cmp	r3, #0
 1011044:	f300 8294 	bgt.w	1011570 <_dtoa_r+0x9d8>
 1011048:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 101104a:	9a02      	ldr	r2, [sp, #8]
 101104c:	1a9a      	subs	r2, r3, r2
 101104e:	f040 8102 	bne.w	1011256 <_dtoa_r+0x6be>
 1011052:	2101      	movs	r1, #1
 1011054:	4620      	mov	r0, r4
 1011056:	f000 ff45 	bl	1011ee4 <__i2b>
 101105a:	2d00      	cmp	r5, #0
 101105c:	9002      	str	r0, [sp, #8]
 101105e:	f300 8174 	bgt.w	101134a <_dtoa_r+0x7b2>
 1011062:	f1ba 0f01 	cmp.w	sl, #1
 1011066:	f340 82a5 	ble.w	10115b4 <_dtoa_r+0xa1c>
 101106a:	2300      	movs	r3, #0
 101106c:	930b      	str	r3, [sp, #44]	; 0x2c
 101106e:	2001      	movs	r0, #1
 1011070:	2d00      	cmp	r5, #0
 1011072:	f040 8176 	bne.w	1011362 <_dtoa_r+0x7ca>
 1011076:	4430      	add	r0, r6
 1011078:	f010 001f 	ands.w	r0, r0, #31
 101107c:	f000 8134 	beq.w	10112e8 <_dtoa_r+0x750>
 1011080:	f1c0 0320 	rsb	r3, r0, #32
 1011084:	2b04      	cmp	r3, #4
 1011086:	f340 83fe 	ble.w	1011886 <_dtoa_r+0xcee>
 101108a:	f1c0 001c 	rsb	r0, r0, #28
 101108e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1011090:	4406      	add	r6, r0
 1011092:	4403      	add	r3, r0
 1011094:	9309      	str	r3, [sp, #36]	; 0x24
 1011096:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 1011098:	4403      	add	r3, r0
 101109a:	930c      	str	r3, [sp, #48]	; 0x30
 101109c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 101109e:	2b00      	cmp	r3, #0
 10110a0:	dd05      	ble.n	10110ae <_dtoa_r+0x516>
 10110a2:	4641      	mov	r1, r8
 10110a4:	461a      	mov	r2, r3
 10110a6:	4620      	mov	r0, r4
 10110a8:	f001 f818 	bl	10120dc <__lshift>
 10110ac:	4680      	mov	r8, r0
 10110ae:	2e00      	cmp	r6, #0
 10110b0:	dd05      	ble.n	10110be <_dtoa_r+0x526>
 10110b2:	4632      	mov	r2, r6
 10110b4:	9902      	ldr	r1, [sp, #8]
 10110b6:	4620      	mov	r0, r4
 10110b8:	f001 f810 	bl	10120dc <__lshift>
 10110bc:	9002      	str	r0, [sp, #8]
 10110be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 10110c0:	f1ba 0f02 	cmp.w	sl, #2
 10110c4:	bfd4      	ite	le
 10110c6:	2500      	movle	r5, #0
 10110c8:	2501      	movgt	r5, #1
 10110ca:	2b00      	cmp	r3, #0
 10110cc:	f040 8153 	bne.w	1011376 <_dtoa_r+0x7de>
 10110d0:	2f00      	cmp	r7, #0
 10110d2:	bfcc      	ite	gt
 10110d4:	2500      	movgt	r5, #0
 10110d6:	f005 0501 	andle.w	r5, r5, #1
 10110da:	2d00      	cmp	r5, #0
 10110dc:	d03c      	beq.n	1011158 <_dtoa_r+0x5c0>
 10110de:	2f00      	cmp	r7, #0
 10110e0:	f040 80d8 	bne.w	1011294 <_dtoa_r+0x6fc>
 10110e4:	463b      	mov	r3, r7
 10110e6:	9902      	ldr	r1, [sp, #8]
 10110e8:	2205      	movs	r2, #5
 10110ea:	4620      	mov	r0, r4
 10110ec:	f000 fe18 	bl	1011d20 <__multadd>
 10110f0:	4601      	mov	r1, r0
 10110f2:	9002      	str	r0, [sp, #8]
 10110f4:	4640      	mov	r0, r8
 10110f6:	f001 f84f 	bl	1012198 <__mcmp>
 10110fa:	2800      	cmp	r0, #0
 10110fc:	f340 80ca 	ble.w	1011294 <_dtoa_r+0x6fc>
 1011100:	9a04      	ldr	r2, [sp, #16]
 1011102:	465b      	mov	r3, fp
 1011104:	465e      	mov	r6, fp
 1011106:	f102 0a01 	add.w	sl, r2, #1
 101110a:	2231      	movs	r2, #49	; 0x31
 101110c:	f803 2b01 	strb.w	r2, [r3], #1
 1011110:	469b      	mov	fp, r3
 1011112:	9902      	ldr	r1, [sp, #8]
 1011114:	4620      	mov	r0, r4
 1011116:	f10a 0301 	add.w	r3, sl, #1
 101111a:	9304      	str	r3, [sp, #16]
 101111c:	f000 fdf6 	bl	1011d0c <_Bfree>
 1011120:	f1b9 0f00 	cmp.w	r9, #0
 1011124:	d003      	beq.n	101112e <_dtoa_r+0x596>
 1011126:	4649      	mov	r1, r9
 1011128:	4620      	mov	r0, r4
 101112a:	f000 fdef 	bl	1011d0c <_Bfree>
 101112e:	4641      	mov	r1, r8
 1011130:	4620      	mov	r0, r4
 1011132:	f000 fdeb 	bl	1011d0c <_Bfree>
 1011136:	2300      	movs	r3, #0
 1011138:	f88b 3000 	strb.w	r3, [fp]
 101113c:	9b07      	ldr	r3, [sp, #28]
 101113e:	461a      	mov	r2, r3
 1011140:	9b04      	ldr	r3, [sp, #16]
 1011142:	6013      	str	r3, [r2, #0]
 1011144:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 1011146:	2b00      	cmp	r3, #0
 1011148:	f43f ad63 	beq.w	1010c12 <_dtoa_r+0x7a>
 101114c:	4630      	mov	r0, r6
 101114e:	f8c3 b000 	str.w	fp, [r3]
 1011152:	b013      	add	sp, #76	; 0x4c
 1011154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1011158:	9b04      	ldr	r3, [sp, #16]
 101115a:	3301      	adds	r3, #1
 101115c:	9304      	str	r3, [sp, #16]
 101115e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1011160:	2b00      	cmp	r3, #0
 1011162:	f000 818e 	beq.w	1011482 <_dtoa_r+0x8ea>
 1011166:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 1011168:	2b00      	cmp	r3, #0
 101116a:	dd05      	ble.n	1011178 <_dtoa_r+0x5e0>
 101116c:	4649      	mov	r1, r9
 101116e:	461a      	mov	r2, r3
 1011170:	4620      	mov	r0, r4
 1011172:	f000 ffb3 	bl	10120dc <__lshift>
 1011176:	4681      	mov	r9, r0
 1011178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 101117a:	2b00      	cmp	r3, #0
 101117c:	f040 8315 	bne.w	10117aa <_dtoa_r+0xc12>
 1011180:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 1011184:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 1011188:	f10b 33ff 	add.w	r3, fp, #4294967295
 101118c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 1011190:	443b      	add	r3, r7
 1011192:	9a00      	ldr	r2, [sp, #0]
 1011194:	465f      	mov	r7, fp
 1011196:	930b      	str	r3, [sp, #44]	; 0x2c
 1011198:	f002 0201 	and.w	r2, r2, #1
 101119c:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 10111a0:	9208      	str	r2, [sp, #32]
 10111a2:	9d02      	ldr	r5, [sp, #8]
 10111a4:	4640      	mov	r0, r8
 10111a6:	4629      	mov	r1, r5
 10111a8:	f7ff fc52 	bl	1010a50 <quorem>
 10111ac:	4649      	mov	r1, r9
 10111ae:	4683      	mov	fp, r0
 10111b0:	4640      	mov	r0, r8
 10111b2:	f000 fff1 	bl	1012198 <__mcmp>
 10111b6:	4629      	mov	r1, r5
 10111b8:	4652      	mov	r2, sl
 10111ba:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 10111be:	9300      	str	r3, [sp, #0]
 10111c0:	4606      	mov	r6, r0
 10111c2:	4620      	mov	r0, r4
 10111c4:	f001 f806 	bl	10121d4 <__mdiff>
 10111c8:	68c3      	ldr	r3, [r0, #12]
 10111ca:	4605      	mov	r5, r0
 10111cc:	4601      	mov	r1, r0
 10111ce:	2b00      	cmp	r3, #0
 10111d0:	f040 81e1 	bne.w	1011596 <_dtoa_r+0x9fe>
 10111d4:	4640      	mov	r0, r8
 10111d6:	f000 ffdf 	bl	1012198 <__mcmp>
 10111da:	4629      	mov	r1, r5
 10111dc:	900a      	str	r0, [sp, #40]	; 0x28
 10111de:	4620      	mov	r0, r4
 10111e0:	f000 fd94 	bl	1011d0c <_Bfree>
 10111e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10111e6:	9908      	ldr	r1, [sp, #32]
 10111e8:	461a      	mov	r2, r3
 10111ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 10111ec:	431a      	orrs	r2, r3
 10111ee:	430a      	orrs	r2, r1
 10111f0:	f000 8321 	beq.w	1011836 <_dtoa_r+0xc9e>
 10111f4:	2e00      	cmp	r6, #0
 10111f6:	f107 0501 	add.w	r5, r7, #1
 10111fa:	f2c0 82ae 	blt.w	101175a <_dtoa_r+0xbc2>
 10111fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1011200:	4316      	orrs	r6, r2
 1011202:	9a08      	ldr	r2, [sp, #32]
 1011204:	4332      	orrs	r2, r6
 1011206:	f000 82a8 	beq.w	101175a <_dtoa_r+0xbc2>
 101120a:	2b00      	cmp	r3, #0
 101120c:	f300 82e8 	bgt.w	10117e0 <_dtoa_r+0xc48>
 1011210:	9b00      	ldr	r3, [sp, #0]
 1011212:	703b      	strb	r3, [r7, #0]
 1011214:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1011216:	42bb      	cmp	r3, r7
 1011218:	f000 82f0 	beq.w	10117fc <_dtoa_r+0xc64>
 101121c:	4641      	mov	r1, r8
 101121e:	2300      	movs	r3, #0
 1011220:	220a      	movs	r2, #10
 1011222:	4620      	mov	r0, r4
 1011224:	f000 fd7c 	bl	1011d20 <__multadd>
 1011228:	45d1      	cmp	r9, sl
 101122a:	4649      	mov	r1, r9
 101122c:	f04f 0300 	mov.w	r3, #0
 1011230:	f04f 020a 	mov.w	r2, #10
 1011234:	4680      	mov	r8, r0
 1011236:	4620      	mov	r0, r4
 1011238:	f000 81b2 	beq.w	10115a0 <_dtoa_r+0xa08>
 101123c:	f000 fd70 	bl	1011d20 <__multadd>
 1011240:	4651      	mov	r1, sl
 1011242:	2300      	movs	r3, #0
 1011244:	220a      	movs	r2, #10
 1011246:	462f      	mov	r7, r5
 1011248:	4681      	mov	r9, r0
 101124a:	4620      	mov	r0, r4
 101124c:	f000 fd68 	bl	1011d20 <__multadd>
 1011250:	4682      	mov	sl, r0
 1011252:	e7a6      	b.n	10111a2 <_dtoa_r+0x60a>
 1011254:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1011256:	4641      	mov	r1, r8
 1011258:	4620      	mov	r0, r4
 101125a:	f000 feed 	bl	1012038 <__pow5mult>
 101125e:	4680      	mov	r8, r0
 1011260:	e6f7      	b.n	1011052 <_dtoa_r+0x4ba>
 1011262:	f643 7388 	movw	r3, #16264	; 0x3f88
 1011266:	f2c0 1305 	movt	r3, #261	; 0x105
 101126a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 101126e:	2f00      	cmp	r7, #0
 1011270:	460a      	mov	r2, r1
 1011272:	ed93 5b00 	vldr	d5, [r3]
 1011276:	bfc8      	it	gt
 1011278:	2200      	movgt	r2, #0
 101127a:	9b08      	ldr	r3, [sp, #32]
 101127c:	bfd8      	it	le
 101127e:	2201      	movle	r2, #1
 1011280:	ea12 73d3 	ands.w	r3, r2, r3, lsr #31
 1011284:	f000 81ed 	beq.w	1011662 <_dtoa_r+0xaca>
 1011288:	2f00      	cmp	r7, #0
 101128a:	f000 814a 	beq.w	1011522 <_dtoa_r+0x98a>
 101128e:	2300      	movs	r3, #0
 1011290:	9302      	str	r3, [sp, #8]
 1011292:	4699      	mov	r9, r3
 1011294:	9b08      	ldr	r3, [sp, #32]
 1011296:	465e      	mov	r6, fp
 1011298:	ea6f 0a03 	mvn.w	sl, r3
 101129c:	e739      	b.n	1011112 <_dtoa_r+0x57a>
 101129e:	2e00      	cmp	r6, #0
 10112a0:	f04f 0301 	mov.w	r3, #1
 10112a4:	930d      	str	r3, [sp, #52]	; 0x34
 10112a6:	bfa4      	itt	ge
 10112a8:	2300      	movge	r3, #0
 10112aa:	9309      	strge	r3, [sp, #36]	; 0x24
 10112ac:	f6bf ad2a 	bge.w	1010d04 <_dtoa_r+0x16c>
 10112b0:	f1cb 0301 	rsb	r3, fp, #1
 10112b4:	2600      	movs	r6, #0
 10112b6:	9309      	str	r3, [sp, #36]	; 0x24
 10112b8:	e524      	b.n	1010d04 <_dtoa_r+0x16c>
 10112ba:	f246 06d4 	movw	r6, #24788	; 0x60d4
 10112be:	f2c0 1605 	movt	r6, #261	; 0x105
 10112c2:	4630      	mov	r0, r6
 10112c4:	b013      	add	sp, #76	; 0x4c
 10112c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10112ca:	9a00      	ldr	r2, [sp, #0]
 10112cc:	f1c3 0320 	rsb	r3, r3, #32
 10112d0:	fa02 f303 	lsl.w	r3, r2, r3
 10112d4:	ee07 3a90 	vmov	s15, r3
 10112d8:	e4c0      	b.n	1010c5c <_dtoa_r+0xc4>
 10112da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10112dc:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 10112e0:	9302      	str	r3, [sp, #8]
 10112e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10112e4:	930c      	str	r3, [sp, #48]	; 0x30
 10112e6:	e696      	b.n	1011016 <_dtoa_r+0x47e>
 10112e8:	201c      	movs	r0, #28
 10112ea:	e6d0      	b.n	101108e <_dtoa_r+0x4f6>
 10112ec:	f000 8115 	beq.w	101151a <_dtoa_r+0x982>
 10112f0:	9b04      	ldr	r3, [sp, #16]
 10112f2:	f643 7288 	movw	r2, #16264	; 0x3f88
 10112f6:	f2c0 1205 	movt	r2, #261	; 0x105
 10112fa:	ed9d 7b02 	vldr	d7, [sp, #8]
 10112fe:	425b      	negs	r3, r3
 1011300:	f003 010f 	and.w	r1, r3, #15
 1011304:	111b      	asrs	r3, r3, #4
 1011306:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 101130a:	ed92 5b00 	vldr	d5, [r2]
 101130e:	ee27 5b05 	vmul.f64	d5, d7, d5
 1011312:	f000 82ad 	beq.w	1011870 <_dtoa_r+0xcd8>
 1011316:	f244 0278 	movw	r2, #16504	; 0x4078
 101131a:	f2c0 1205 	movt	r2, #261	; 0x105
 101131e:	2000      	movs	r0, #0
 1011320:	2102      	movs	r1, #2
 1011322:	eeb0 7b45 	vmov.f64	d7, d5
 1011326:	f013 0f01 	tst.w	r3, #1
 101132a:	d005      	beq.n	1011338 <_dtoa_r+0x7a0>
 101132c:	ed92 6b00 	vldr	d6, [r2]
 1011330:	3101      	adds	r1, #1
 1011332:	4648      	mov	r0, r9
 1011334:	ee27 7b06 	vmul.f64	d7, d7, d6
 1011338:	105b      	asrs	r3, r3, #1
 101133a:	f102 0208 	add.w	r2, r2, #8
 101133e:	d1f2      	bne.n	1011326 <_dtoa_r+0x78e>
 1011340:	2800      	cmp	r0, #0
 1011342:	bf08      	it	eq
 1011344:	eeb0 7b45 	vmoveq.f64	d7, d5
 1011348:	e583      	b.n	1010e52 <_dtoa_r+0x2ba>
 101134a:	4601      	mov	r1, r0
 101134c:	462a      	mov	r2, r5
 101134e:	4620      	mov	r0, r4
 1011350:	f000 fe72 	bl	1012038 <__pow5mult>
 1011354:	f1ba 0f01 	cmp.w	sl, #1
 1011358:	9002      	str	r0, [sp, #8]
 101135a:	f340 80f1 	ble.w	1011540 <_dtoa_r+0x9a8>
 101135e:	2300      	movs	r3, #0
 1011360:	930b      	str	r3, [sp, #44]	; 0x2c
 1011362:	9a02      	ldr	r2, [sp, #8]
 1011364:	6913      	ldr	r3, [r2, #16]
 1011366:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 101136a:	6918      	ldr	r0, [r3, #16]
 101136c:	f000 fd6c 	bl	1011e48 <__hi0bits>
 1011370:	f1c0 0020 	rsb	r0, r0, #32
 1011374:	e67f      	b.n	1011076 <_dtoa_r+0x4de>
 1011376:	9902      	ldr	r1, [sp, #8]
 1011378:	4640      	mov	r0, r8
 101137a:	f000 ff0d 	bl	1012198 <__mcmp>
 101137e:	2800      	cmp	r0, #0
 1011380:	f6bf aea6 	bge.w	10110d0 <_dtoa_r+0x538>
 1011384:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 1011386:	2300      	movs	r3, #0
 1011388:	4641      	mov	r1, r8
 101138a:	220a      	movs	r2, #10
 101138c:	4620      	mov	r0, r4
 101138e:	429e      	cmp	r6, r3
 1011390:	bfcc      	ite	gt
 1011392:	2500      	movgt	r5, #0
 1011394:	f005 0501 	andle.w	r5, r5, #1
 1011398:	f000 fcc2 	bl	1011d20 <__multadd>
 101139c:	9b04      	ldr	r3, [sp, #16]
 101139e:	1e5e      	subs	r6, r3, #1
 10113a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 10113a2:	4680      	mov	r8, r0
 10113a4:	2b00      	cmp	r3, #0
 10113a6:	f040 8252 	bne.w	101184e <_dtoa_r+0xcb6>
 10113aa:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 10113ac:	2d00      	cmp	r5, #0
 10113ae:	d068      	beq.n	1011482 <_dtoa_r+0x8ea>
 10113b0:	9604      	str	r6, [sp, #16]
 10113b2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 10113b4:	e693      	b.n	10110de <_dtoa_r+0x546>
 10113b6:	ed9d 5b00 	vldr	d5, [sp]
 10113ba:	2102      	movs	r1, #2
 10113bc:	e537      	b.n	1010e2e <_dtoa_r+0x296>
 10113be:	2301      	movs	r3, #1
 10113c0:	930a      	str	r3, [sp, #40]	; 0x28
 10113c2:	9b08      	ldr	r3, [sp, #32]
 10113c4:	2b00      	cmp	r3, #0
 10113c6:	f340 80f1 	ble.w	10115ac <_dtoa_r+0xa14>
 10113ca:	461f      	mov	r7, r3
 10113cc:	461a      	mov	r2, r3
 10113ce:	930e      	str	r3, [sp, #56]	; 0x38
 10113d0:	2f0e      	cmp	r7, #14
 10113d2:	bf8c      	ite	hi
 10113d4:	f04f 0900 	movhi.w	r9, #0
 10113d8:	f009 0901 	andls.w	r9, r9, #1
 10113dc:	2a17      	cmp	r2, #23
 10113de:	f04f 0100 	mov.w	r1, #0
 10113e2:	6461      	str	r1, [r4, #68]	; 0x44
 10113e4:	f77f acfb 	ble.w	1010dde <_dtoa_r+0x246>
 10113e8:	2304      	movs	r3, #4
 10113ea:	005b      	lsls	r3, r3, #1
 10113ec:	3101      	adds	r1, #1
 10113ee:	f103 0014 	add.w	r0, r3, #20
 10113f2:	4290      	cmp	r0, r2
 10113f4:	d9f9      	bls.n	10113ea <_dtoa_r+0x852>
 10113f6:	6461      	str	r1, [r4, #68]	; 0x44
 10113f8:	e4f1      	b.n	1010dde <_dtoa_r+0x246>
 10113fa:	2301      	movs	r3, #1
 10113fc:	930a      	str	r3, [sp, #40]	; 0x28
 10113fe:	9a04      	ldr	r2, [sp, #16]
 1011400:	9b08      	ldr	r3, [sp, #32]
 1011402:	4413      	add	r3, r2
 1011404:	930e      	str	r3, [sp, #56]	; 0x38
 1011406:	1c5f      	adds	r7, r3, #1
 1011408:	2f01      	cmp	r7, #1
 101140a:	463a      	mov	r2, r7
 101140c:	bfb8      	it	lt
 101140e:	2201      	movlt	r2, #1
 1011410:	e7de      	b.n	10113d0 <_dtoa_r+0x838>
 1011412:	2300      	movs	r3, #0
 1011414:	930a      	str	r3, [sp, #40]	; 0x28
 1011416:	e7f2      	b.n	10113fe <_dtoa_r+0x866>
 1011418:	2300      	movs	r3, #0
 101141a:	930a      	str	r3, [sp, #40]	; 0x28
 101141c:	e7d1      	b.n	10113c2 <_dtoa_r+0x82a>
 101141e:	2a01      	cmp	r2, #1
 1011420:	ee25 3b03 	vmul.f64	d3, d5, d3
 1011424:	f88b 1000 	strb.w	r1, [fp]
 1011428:	d011      	beq.n	101144e <_dtoa_r+0x8b6>
 101142a:	445a      	add	r2, fp
 101142c:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 1011430:	ee27 6b04 	vmul.f64	d6, d7, d4
 1011434:	eefd 7bc6 	vcvt.s32.f64	s15, d6
 1011438:	ee17 1a90 	vmov	r1, s15
 101143c:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 1011440:	ee36 7b45 	vsub.f64	d7, d6, d5
 1011444:	3130      	adds	r1, #48	; 0x30
 1011446:	f803 1b01 	strb.w	r1, [r3], #1
 101144a:	4293      	cmp	r3, r2
 101144c:	d1f0      	bne.n	1011430 <_dtoa_r+0x898>
 101144e:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 1011452:	ee33 5b06 	vadd.f64	d5, d3, d6
 1011456:	eeb4 5bc7 	vcmpe.f64	d5, d7
 101145a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 101145e:	f100 819d 	bmi.w	101179c <_dtoa_r+0xc04>
 1011462:	ee36 6b43 	vsub.f64	d6, d6, d3
 1011466:	eeb4 6bc7 	vcmpe.f64	d6, d7
 101146a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 101146e:	f77f ad9d 	ble.w	1010fac <_dtoa_r+0x414>
 1011472:	e000      	b.n	1011476 <_dtoa_r+0x8de>
 1011474:	460b      	mov	r3, r1
 1011476:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 101147a:	1e59      	subs	r1, r3, #1
 101147c:	2a30      	cmp	r2, #48	; 0x30
 101147e:	d0f9      	beq.n	1011474 <_dtoa_r+0x8dc>
 1011480:	e56b      	b.n	1010f5a <_dtoa_r+0x3c2>
 1011482:	465d      	mov	r5, fp
 1011484:	2601      	movs	r6, #1
 1011486:	f8dd a008 	ldr.w	sl, [sp, #8]
 101148a:	e002      	b.n	1011492 <_dtoa_r+0x8fa>
 101148c:	f000 fc48 	bl	1011d20 <__multadd>
 1011490:	4680      	mov	r8, r0
 1011492:	4651      	mov	r1, sl
 1011494:	4640      	mov	r0, r8
 1011496:	f7ff fadb 	bl	1010a50 <quorem>
 101149a:	42be      	cmp	r6, r7
 101149c:	f04f 0300 	mov.w	r3, #0
 10114a0:	f04f 020a 	mov.w	r2, #10
 10114a4:	4641      	mov	r1, r8
 10114a6:	f106 0601 	add.w	r6, r6, #1
 10114aa:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 10114ae:	4620      	mov	r0, r4
 10114b0:	f805 cb01 	strb.w	ip, [r5], #1
 10114b4:	dbea      	blt.n	101148c <_dtoa_r+0x8f4>
 10114b6:	2600      	movs	r6, #0
 10114b8:	f8cd c000 	str.w	ip, [sp]
 10114bc:	4641      	mov	r1, r8
 10114be:	2201      	movs	r2, #1
 10114c0:	4620      	mov	r0, r4
 10114c2:	f000 fe0b 	bl	10120dc <__lshift>
 10114c6:	9902      	ldr	r1, [sp, #8]
 10114c8:	4680      	mov	r8, r0
 10114ca:	f000 fe65 	bl	1012198 <__mcmp>
 10114ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 10114d2:	2800      	cmp	r0, #0
 10114d4:	f340 8118 	ble.w	1011708 <_dtoa_r+0xb70>
 10114d8:	1e6b      	subs	r3, r5, #1
 10114da:	e004      	b.n	10114e6 <_dtoa_r+0x94e>
 10114dc:	459b      	cmp	fp, r3
 10114de:	f000 8124 	beq.w	101172a <_dtoa_r+0xb92>
 10114e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 10114e6:	2a39      	cmp	r2, #57	; 0x39
 10114e8:	f103 0501 	add.w	r5, r3, #1
 10114ec:	d0f6      	beq.n	10114dc <_dtoa_r+0x944>
 10114ee:	3201      	adds	r2, #1
 10114f0:	701a      	strb	r2, [r3, #0]
 10114f2:	9902      	ldr	r1, [sp, #8]
 10114f4:	4620      	mov	r0, r4
 10114f6:	f000 fc09 	bl	1011d0c <_Bfree>
 10114fa:	f1b9 0f00 	cmp.w	r9, #0
 10114fe:	f000 8111 	beq.w	1011724 <_dtoa_r+0xb8c>
 1011502:	2e00      	cmp	r6, #0
 1011504:	bf18      	it	ne
 1011506:	454e      	cmpne	r6, r9
 1011508:	f000 81b7 	beq.w	101187a <_dtoa_r+0xce2>
 101150c:	4631      	mov	r1, r6
 101150e:	4620      	mov	r0, r4
 1011510:	465e      	mov	r6, fp
 1011512:	f000 fbfb 	bl	1011d0c <_Bfree>
 1011516:	46ab      	mov	fp, r5
 1011518:	e605      	b.n	1011126 <_dtoa_r+0x58e>
 101151a:	ed9d 7b00 	vldr	d7, [sp]
 101151e:	2102      	movs	r1, #2
 1011520:	e497      	b.n	1010e52 <_dtoa_r+0x2ba>
 1011522:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 1011526:	9702      	str	r7, [sp, #8]
 1011528:	46b9      	mov	r9, r7
 101152a:	ee25 5b07 	vmul.f64	d5, d5, d7
 101152e:	ed9d 7b00 	vldr	d7, [sp]
 1011532:	eeb4 5bc7 	vcmpe.f64	d5, d7
 1011536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 101153a:	f6bf aeab 	bge.w	1011294 <_dtoa_r+0x6fc>
 101153e:	e5df      	b.n	1011100 <_dtoa_r+0x568>
 1011540:	e9dd 1200 	ldrd	r1, r2, [sp]
 1011544:	2900      	cmp	r1, #0
 1011546:	f47f af0a 	bne.w	101135e <_dtoa_r+0x7c6>
 101154a:	f3c2 0313 	ubfx	r3, r2, #0, #20
 101154e:	2b00      	cmp	r3, #0
 1011550:	f040 8196 	bne.w	1011880 <_dtoa_r+0xce8>
 1011554:	2300      	movs	r3, #0
 1011556:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 101155a:	4013      	ands	r3, r2
 101155c:	2b00      	cmp	r3, #0
 101155e:	f000 8152 	beq.w	1011806 <_dtoa_r+0xc6e>
 1011562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1011564:	3601      	adds	r6, #1
 1011566:	3301      	adds	r3, #1
 1011568:	9309      	str	r3, [sp, #36]	; 0x24
 101156a:	2301      	movs	r3, #1
 101156c:	930b      	str	r3, [sp, #44]	; 0x2c
 101156e:	e57e      	b.n	101106e <_dtoa_r+0x4d6>
 1011570:	461a      	mov	r2, r3
 1011572:	4649      	mov	r1, r9
 1011574:	4620      	mov	r0, r4
 1011576:	f000 fd5f 	bl	1012038 <__pow5mult>
 101157a:	4642      	mov	r2, r8
 101157c:	4601      	mov	r1, r0
 101157e:	4681      	mov	r9, r0
 1011580:	4620      	mov	r0, r4
 1011582:	f000 fcb9 	bl	1011ef8 <__multiply>
 1011586:	4641      	mov	r1, r8
 1011588:	900f      	str	r0, [sp, #60]	; 0x3c
 101158a:	4620      	mov	r0, r4
 101158c:	f000 fbbe 	bl	1011d0c <_Bfree>
 1011590:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 1011592:	4698      	mov	r8, r3
 1011594:	e558      	b.n	1011048 <_dtoa_r+0x4b0>
 1011596:	4620      	mov	r0, r4
 1011598:	f000 fbb8 	bl	1011d0c <_Bfree>
 101159c:	2301      	movs	r3, #1
 101159e:	e629      	b.n	10111f4 <_dtoa_r+0x65c>
 10115a0:	f000 fbbe 	bl	1011d20 <__multadd>
 10115a4:	462f      	mov	r7, r5
 10115a6:	4681      	mov	r9, r0
 10115a8:	4682      	mov	sl, r0
 10115aa:	e5fa      	b.n	10111a2 <_dtoa_r+0x60a>
 10115ac:	2301      	movs	r3, #1
 10115ae:	9308      	str	r3, [sp, #32]
 10115b0:	461f      	mov	r7, r3
 10115b2:	e411      	b.n	1010dd8 <_dtoa_r+0x240>
 10115b4:	e9dd 1200 	ldrd	r1, r2, [sp]
 10115b8:	2900      	cmp	r1, #0
 10115ba:	f47f ad56 	bne.w	101106a <_dtoa_r+0x4d2>
 10115be:	f3c2 0313 	ubfx	r3, r2, #0, #20
 10115c2:	2b00      	cmp	r3, #0
 10115c4:	d0c6      	beq.n	1011554 <_dtoa_r+0x9bc>
 10115c6:	9b00      	ldr	r3, [sp, #0]
 10115c8:	930b      	str	r3, [sp, #44]	; 0x2c
 10115ca:	e550      	b.n	101106e <_dtoa_r+0x4d6>
 10115cc:	2f00      	cmp	r7, #0
 10115ce:	f43f acca 	beq.w	1010f66 <_dtoa_r+0x3ce>
 10115d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 10115d4:	2a00      	cmp	r2, #0
 10115d6:	f77f ace9 	ble.w	1010fac <_dtoa_r+0x414>
 10115da:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 10115de:	3101      	adds	r1, #1
 10115e0:	9b04      	ldr	r3, [sp, #16]
 10115e2:	f103 3eff 	add.w	lr, r3, #4294967295
 10115e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 10115ea:	ee06 1a90 	vmov	s13, r1
 10115ee:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 10115f2:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 10115f6:	ee06 5b07 	vmla.f64	d5, d6, d7
 10115fa:	ed8d 5b00 	vstr	d5, [sp]
 10115fe:	9b01      	ldr	r3, [sp, #4]
 1011600:	e9dd 0100 	ldrd	r0, r1, [sp]
 1011604:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 1011608:	e441      	b.n	1010e8e <_dtoa_r+0x2f6>
 101160a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 101160c:	2a00      	cmp	r2, #0
 101160e:	f000 8099 	beq.w	1011744 <_dtoa_r+0xbac>
 1011612:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1011614:	f203 4333 	addw	r3, r3, #1075	; 0x433
 1011618:	441e      	add	r6, r3
 101161a:	18d3      	adds	r3, r2, r3
 101161c:	9309      	str	r3, [sp, #36]	; 0x24
 101161e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1011620:	920c      	str	r2, [sp, #48]	; 0x30
 1011622:	9302      	str	r3, [sp, #8]
 1011624:	e4f2      	b.n	101100c <_dtoa_r+0x474>
 1011626:	2300      	movs	r3, #0
 1011628:	9302      	str	r3, [sp, #8]
 101162a:	4699      	mov	r9, r3
 101162c:	e568      	b.n	1011100 <_dtoa_r+0x568>
 101162e:	2100      	movs	r1, #0
 1011630:	4620      	mov	r0, r4
 1011632:	6461      	str	r1, [r4, #68]	; 0x44
 1011634:	f000 fb44 	bl	1011cc0 <_Balloc>
 1011638:	9a04      	ldr	r2, [sp, #16]
 101163a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 101163c:	2a0e      	cmp	r2, #14
 101163e:	4683      	mov	fp, r0
 1011640:	6420      	str	r0, [r4, #64]	; 0x40
 1011642:	f300 8126 	bgt.w	1011892 <_dtoa_r+0xcfa>
 1011646:	2b00      	cmp	r3, #0
 1011648:	f2c0 8123 	blt.w	1011892 <_dtoa_r+0xcfa>
 101164c:	9a04      	ldr	r2, [sp, #16]
 101164e:	f643 7388 	movw	r3, #16264	; 0x3f88
 1011652:	f2c0 1305 	movt	r3, #261	; 0x105
 1011656:	f04f 37ff 	mov.w	r7, #4294967295
 101165a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 101165e:	ed93 5b00 	vldr	d5, [r3]
 1011662:	9a04      	ldr	r2, [sp, #16]
 1011664:	2f01      	cmp	r7, #1
 1011666:	465b      	mov	r3, fp
 1011668:	ed9d 7b00 	vldr	d7, [sp]
 101166c:	f102 0201 	add.w	r2, r2, #1
 1011670:	9204      	str	r2, [sp, #16]
 1011672:	ee87 6b05 	vdiv.f64	d6, d7, d5
 1011676:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 101167a:	ee16 2a10 	vmov	r2, s12
 101167e:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 1011682:	ee04 7b45 	vmls.f64	d7, d4, d5
 1011686:	f102 0230 	add.w	r2, r2, #48	; 0x30
 101168a:	f803 2b01 	strb.w	r2, [r3], #1
 101168e:	d022      	beq.n	10116d6 <_dtoa_r+0xb3e>
 1011690:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 1011694:	ee27 7b03 	vmul.f64	d7, d7, d3
 1011698:	eeb5 7b40 	vcmp.f64	d7, #0.0
 101169c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10116a0:	d079      	beq.n	1011796 <_dtoa_r+0xbfe>
 10116a2:	2201      	movs	r2, #1
 10116a4:	e006      	b.n	10116b4 <_dtoa_r+0xb1c>
 10116a6:	ee27 7b03 	vmul.f64	d7, d7, d3
 10116aa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 10116ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10116b2:	d070      	beq.n	1011796 <_dtoa_r+0xbfe>
 10116b4:	ee87 6b05 	vdiv.f64	d6, d7, d5
 10116b8:	3201      	adds	r2, #1
 10116ba:	42ba      	cmp	r2, r7
 10116bc:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 10116c0:	ee16 1a10 	vmov	r1, s12
 10116c4:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 10116c8:	ee04 7b45 	vmls.f64	d7, d4, d5
 10116cc:	f101 0130 	add.w	r1, r1, #48	; 0x30
 10116d0:	f803 1b01 	strb.w	r1, [r3], #1
 10116d4:	d1e7      	bne.n	10116a6 <_dtoa_r+0xb0e>
 10116d6:	ee37 7b07 	vadd.f64	d7, d7, d7
 10116da:	eeb4 7bc5 	vcmpe.f64	d7, d5
 10116de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10116e2:	f340 8098 	ble.w	1011816 <_dtoa_r+0xc7e>
 10116e6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 10116ea:	465e      	mov	r6, fp
 10116ec:	3b01      	subs	r3, #1
 10116ee:	e003      	b.n	10116f8 <_dtoa_r+0xb60>
 10116f0:	429e      	cmp	r6, r3
 10116f2:	d021      	beq.n	1011738 <_dtoa_r+0xba0>
 10116f4:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 10116f8:	2939      	cmp	r1, #57	; 0x39
 10116fa:	f103 0b01 	add.w	fp, r3, #1
 10116fe:	d0f7      	beq.n	10116f0 <_dtoa_r+0xb58>
 1011700:	1c4a      	adds	r2, r1, #1
 1011702:	b2d2      	uxtb	r2, r2
 1011704:	701a      	strb	r2, [r3, #0]
 1011706:	e512      	b.n	101112e <_dtoa_r+0x596>
 1011708:	d103      	bne.n	1011712 <_dtoa_r+0xb7a>
 101170a:	9b00      	ldr	r3, [sp, #0]
 101170c:	07db      	lsls	r3, r3, #31
 101170e:	f53f aee3 	bmi.w	10114d8 <_dtoa_r+0x940>
 1011712:	1e6b      	subs	r3, r5, #1
 1011714:	e001      	b.n	101171a <_dtoa_r+0xb82>
 1011716:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 101171a:	2a30      	cmp	r2, #48	; 0x30
 101171c:	f103 0501 	add.w	r5, r3, #1
 1011720:	d0f9      	beq.n	1011716 <_dtoa_r+0xb7e>
 1011722:	e6e6      	b.n	10114f2 <_dtoa_r+0x95a>
 1011724:	465e      	mov	r6, fp
 1011726:	46ab      	mov	fp, r5
 1011728:	e501      	b.n	101112e <_dtoa_r+0x596>
 101172a:	9b04      	ldr	r3, [sp, #16]
 101172c:	3301      	adds	r3, #1
 101172e:	9304      	str	r3, [sp, #16]
 1011730:	2331      	movs	r3, #49	; 0x31
 1011732:	f88b 3000 	strb.w	r3, [fp]
 1011736:	e6dc      	b.n	10114f2 <_dtoa_r+0x95a>
 1011738:	9a04      	ldr	r2, [sp, #16]
 101173a:	3201      	adds	r2, #1
 101173c:	9204      	str	r2, [sp, #16]
 101173e:	2231      	movs	r2, #49	; 0x31
 1011740:	701a      	strb	r2, [r3, #0]
 1011742:	e4f4      	b.n	101112e <_dtoa_r+0x596>
 1011744:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1011746:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1011748:	990b      	ldr	r1, [sp, #44]	; 0x2c
 101174a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 101174e:	920c      	str	r2, [sp, #48]	; 0x30
 1011750:	441e      	add	r6, r3
 1011752:	18d3      	adds	r3, r2, r3
 1011754:	9102      	str	r1, [sp, #8]
 1011756:	9309      	str	r3, [sp, #36]	; 0x24
 1011758:	e458      	b.n	101100c <_dtoa_r+0x474>
 101175a:	2b00      	cmp	r3, #0
 101175c:	465e      	mov	r6, fp
 101175e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 1011762:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 1011766:	dd10      	ble.n	101178a <_dtoa_r+0xbf2>
 1011768:	4641      	mov	r1, r8
 101176a:	2201      	movs	r2, #1
 101176c:	4620      	mov	r0, r4
 101176e:	f000 fcb5 	bl	10120dc <__lshift>
 1011772:	9902      	ldr	r1, [sp, #8]
 1011774:	4680      	mov	r8, r0
 1011776:	f000 fd0f 	bl	1012198 <__mcmp>
 101177a:	2800      	cmp	r0, #0
 101177c:	dd73      	ble.n	1011866 <_dtoa_r+0xcce>
 101177e:	9b00      	ldr	r3, [sp, #0]
 1011780:	2b39      	cmp	r3, #57	; 0x39
 1011782:	d042      	beq.n	101180a <_dtoa_r+0xc72>
 1011784:	4633      	mov	r3, r6
 1011786:	3331      	adds	r3, #49	; 0x31
 1011788:	9300      	str	r3, [sp, #0]
 101178a:	9b00      	ldr	r3, [sp, #0]
 101178c:	464e      	mov	r6, r9
 101178e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1011792:	703b      	strb	r3, [r7, #0]
 1011794:	e6ad      	b.n	10114f2 <_dtoa_r+0x95a>
 1011796:	465e      	mov	r6, fp
 1011798:	469b      	mov	fp, r3
 101179a:	e4c8      	b.n	101112e <_dtoa_r+0x596>
 101179c:	f10e 0201 	add.w	r2, lr, #1
 10117a0:	465e      	mov	r6, fp
 10117a2:	9204      	str	r2, [sp, #16]
 10117a4:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 10117a8:	e7a0      	b.n	10116ec <_dtoa_r+0xb54>
 10117aa:	f8d9 1004 	ldr.w	r1, [r9, #4]
 10117ae:	4620      	mov	r0, r4
 10117b0:	f000 fa86 	bl	1011cc0 <_Balloc>
 10117b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 10117b8:	f109 010c 	add.w	r1, r9, #12
 10117bc:	3302      	adds	r3, #2
 10117be:	009a      	lsls	r2, r3, #2
 10117c0:	4605      	mov	r5, r0
 10117c2:	300c      	adds	r0, #12
 10117c4:	f7fc e8bc 	blx	100d940 <memcpy>
 10117c8:	4629      	mov	r1, r5
 10117ca:	2201      	movs	r2, #1
 10117cc:	4620      	mov	r0, r4
 10117ce:	f000 fc85 	bl	10120dc <__lshift>
 10117d2:	900a      	str	r0, [sp, #40]	; 0x28
 10117d4:	e4d6      	b.n	1011184 <_dtoa_r+0x5ec>
 10117d6:	f10e 0201 	add.w	r2, lr, #1
 10117da:	465e      	mov	r6, fp
 10117dc:	9204      	str	r2, [sp, #16]
 10117de:	e785      	b.n	10116ec <_dtoa_r+0xb54>
 10117e0:	9b00      	ldr	r3, [sp, #0]
 10117e2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 10117e6:	2b39      	cmp	r3, #57	; 0x39
 10117e8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 10117ec:	d00d      	beq.n	101180a <_dtoa_r+0xc72>
 10117ee:	9b00      	ldr	r3, [sp, #0]
 10117f0:	464e      	mov	r6, r9
 10117f2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 10117f6:	3301      	adds	r3, #1
 10117f8:	703b      	strb	r3, [r7, #0]
 10117fa:	e67a      	b.n	10114f2 <_dtoa_r+0x95a>
 10117fc:	464e      	mov	r6, r9
 10117fe:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 1011802:	46d1      	mov	r9, sl
 1011804:	e65a      	b.n	10114bc <_dtoa_r+0x924>
 1011806:	930b      	str	r3, [sp, #44]	; 0x2c
 1011808:	e431      	b.n	101106e <_dtoa_r+0x4d6>
 101180a:	2239      	movs	r2, #57	; 0x39
 101180c:	464e      	mov	r6, r9
 101180e:	703a      	strb	r2, [r7, #0]
 1011810:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1011814:	e660      	b.n	10114d8 <_dtoa_r+0x940>
 1011816:	eeb4 7b45 	vcmp.f64	d7, d5
 101181a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 101181e:	d1ba      	bne.n	1011796 <_dtoa_r+0xbfe>
 1011820:	ee16 2a10 	vmov	r2, s12
 1011824:	465e      	mov	r6, fp
 1011826:	07d1      	lsls	r1, r2, #31
 1011828:	bf48      	it	mi
 101182a:	f813 1c01 	ldrbmi.w	r1, [r3, #-1]
 101182e:	f53f af5d 	bmi.w	10116ec <_dtoa_r+0xb54>
 1011832:	469b      	mov	fp, r3
 1011834:	e47b      	b.n	101112e <_dtoa_r+0x596>
 1011836:	9a00      	ldr	r2, [sp, #0]
 1011838:	465b      	mov	r3, fp
 101183a:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 101183e:	1c7d      	adds	r5, r7, #1
 1011840:	2a39      	cmp	r2, #57	; 0x39
 1011842:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 1011846:	d0e0      	beq.n	101180a <_dtoa_r+0xc72>
 1011848:	2e00      	cmp	r6, #0
 101184a:	dc9c      	bgt.n	1011786 <_dtoa_r+0xbee>
 101184c:	e79d      	b.n	101178a <_dtoa_r+0xbf2>
 101184e:	4649      	mov	r1, r9
 1011850:	2300      	movs	r3, #0
 1011852:	220a      	movs	r2, #10
 1011854:	4620      	mov	r0, r4
 1011856:	f000 fa63 	bl	1011d20 <__multadd>
 101185a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 101185c:	4681      	mov	r9, r0
 101185e:	2d00      	cmp	r5, #0
 1011860:	f43f ac81 	beq.w	1011166 <_dtoa_r+0x5ce>
 1011864:	e5a4      	b.n	10113b0 <_dtoa_r+0x818>
 1011866:	d190      	bne.n	101178a <_dtoa_r+0xbf2>
 1011868:	9b00      	ldr	r3, [sp, #0]
 101186a:	07da      	lsls	r2, r3, #31
 101186c:	d58d      	bpl.n	101178a <_dtoa_r+0xbf2>
 101186e:	e786      	b.n	101177e <_dtoa_r+0xbe6>
 1011870:	eeb0 7b45 	vmov.f64	d7, d5
 1011874:	2102      	movs	r1, #2
 1011876:	f7ff baec 	b.w	1010e52 <_dtoa_r+0x2ba>
 101187a:	465e      	mov	r6, fp
 101187c:	46ab      	mov	fp, r5
 101187e:	e452      	b.n	1011126 <_dtoa_r+0x58e>
 1011880:	9b00      	ldr	r3, [sp, #0]
 1011882:	930b      	str	r3, [sp, #44]	; 0x2c
 1011884:	e56d      	b.n	1011362 <_dtoa_r+0x7ca>
 1011886:	f43f ac09 	beq.w	101109c <_dtoa_r+0x504>
 101188a:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 101188e:	f7ff bbfe 	b.w	101108e <_dtoa_r+0x4f6>
 1011892:	2200      	movs	r2, #0
 1011894:	f04f 37ff 	mov.w	r7, #4294967295
 1011898:	9208      	str	r2, [sp, #32]
 101189a:	2201      	movs	r2, #1
 101189c:	970e      	str	r7, [sp, #56]	; 0x38
 101189e:	920a      	str	r2, [sp, #40]	; 0x28
 10118a0:	f7ff bb99 	b.w	1010fd6 <_dtoa_r+0x43e>

010118a4 <_malloc_trim_r>:
 10118a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 10118a6:	f646 27dc 	movw	r7, #27356	; 0x6adc
 10118aa:	f2c0 1705 	movt	r7, #261	; 0x105
 10118ae:	460c      	mov	r4, r1
 10118b0:	4606      	mov	r6, r0
 10118b2:	f7fc fb85 	bl	100dfc0 <__malloc_lock>
 10118b6:	68bb      	ldr	r3, [r7, #8]
 10118b8:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 10118bc:	310f      	adds	r1, #15
 10118be:	685d      	ldr	r5, [r3, #4]
 10118c0:	f025 0503 	bic.w	r5, r5, #3
 10118c4:	4429      	add	r1, r5
 10118c6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 10118ca:	f021 010f 	bic.w	r1, r1, #15
 10118ce:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 10118d2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 10118d6:	db07      	blt.n	10118e8 <_malloc_trim_r+0x44>
 10118d8:	2100      	movs	r1, #0
 10118da:	4630      	mov	r0, r6
 10118dc:	f7fc fb74 	bl	100dfc8 <_sbrk_r>
 10118e0:	68bb      	ldr	r3, [r7, #8]
 10118e2:	442b      	add	r3, r5
 10118e4:	4298      	cmp	r0, r3
 10118e6:	d004      	beq.n	10118f2 <_malloc_trim_r+0x4e>
 10118e8:	4630      	mov	r0, r6
 10118ea:	f7fc fb6b 	bl	100dfc4 <__malloc_unlock>
 10118ee:	2000      	movs	r0, #0
 10118f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 10118f2:	4261      	negs	r1, r4
 10118f4:	4630      	mov	r0, r6
 10118f6:	f7fc fb67 	bl	100dfc8 <_sbrk_r>
 10118fa:	3001      	adds	r0, #1
 10118fc:	d010      	beq.n	1011920 <_malloc_trim_r+0x7c>
 10118fe:	68ba      	ldr	r2, [r7, #8]
 1011900:	f24c 3324 	movw	r3, #49956	; 0xc324
 1011904:	f2c0 1305 	movt	r3, #261	; 0x105
 1011908:	1b2d      	subs	r5, r5, r4
 101190a:	4630      	mov	r0, r6
 101190c:	f045 0501 	orr.w	r5, r5, #1
 1011910:	6819      	ldr	r1, [r3, #0]
 1011912:	6055      	str	r5, [r2, #4]
 1011914:	1b09      	subs	r1, r1, r4
 1011916:	6019      	str	r1, [r3, #0]
 1011918:	f7fc fb54 	bl	100dfc4 <__malloc_unlock>
 101191c:	2001      	movs	r0, #1
 101191e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 1011920:	2100      	movs	r1, #0
 1011922:	4630      	mov	r0, r6
 1011924:	f7fc fb50 	bl	100dfc8 <_sbrk_r>
 1011928:	68ba      	ldr	r2, [r7, #8]
 101192a:	1a83      	subs	r3, r0, r2
 101192c:	2b0f      	cmp	r3, #15
 101192e:	dddb      	ble.n	10118e8 <_malloc_trim_r+0x44>
 1011930:	f646 64e4 	movw	r4, #28388	; 0x6ee4
 1011934:	f2c0 1405 	movt	r4, #261	; 0x105
 1011938:	f24c 3124 	movw	r1, #49956	; 0xc324
 101193c:	f2c0 1105 	movt	r1, #261	; 0x105
 1011940:	6824      	ldr	r4, [r4, #0]
 1011942:	f043 0301 	orr.w	r3, r3, #1
 1011946:	6053      	str	r3, [r2, #4]
 1011948:	1b00      	subs	r0, r0, r4
 101194a:	6008      	str	r0, [r1, #0]
 101194c:	e7cc      	b.n	10118e8 <_malloc_trim_r+0x44>
 101194e:	bf00      	nop

01011950 <_free_r>:
 1011950:	2900      	cmp	r1, #0
 1011952:	d060      	beq.n	1011a16 <_free_r+0xc6>
 1011954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1011956:	460f      	mov	r7, r1
 1011958:	4606      	mov	r6, r0
 101195a:	f7fc fb31 	bl	100dfc0 <__malloc_lock>
 101195e:	f857 cc04 	ldr.w	ip, [r7, #-4]
 1011962:	f646 22dc 	movw	r2, #27356	; 0x6adc
 1011966:	f2c0 1205 	movt	r2, #261	; 0x105
 101196a:	f1a7 0008 	sub.w	r0, r7, #8
 101196e:	f02c 0301 	bic.w	r3, ip, #1
 1011972:	18c4      	adds	r4, r0, r3
 1011974:	6891      	ldr	r1, [r2, #8]
 1011976:	6865      	ldr	r5, [r4, #4]
 1011978:	42a1      	cmp	r1, r4
 101197a:	f025 0503 	bic.w	r5, r5, #3
 101197e:	d07f      	beq.n	1011a80 <_free_r+0x130>
 1011980:	f01c 0f01 	tst.w	ip, #1
 1011984:	6065      	str	r5, [r4, #4]
 1011986:	eb04 0105 	add.w	r1, r4, r5
 101198a:	d133      	bne.n	10119f4 <_free_r+0xa4>
 101198c:	f857 7c08 	ldr.w	r7, [r7, #-8]
 1011990:	f102 0c08 	add.w	ip, r2, #8
 1011994:	6849      	ldr	r1, [r1, #4]
 1011996:	1bc0      	subs	r0, r0, r7
 1011998:	443b      	add	r3, r7
 101199a:	f001 0101 	and.w	r1, r1, #1
 101199e:	6887      	ldr	r7, [r0, #8]
 10119a0:	4567      	cmp	r7, ip
 10119a2:	d061      	beq.n	1011a68 <_free_r+0x118>
 10119a4:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 10119a8:	f8c7 e00c 	str.w	lr, [r7, #12]
 10119ac:	f8ce 7008 	str.w	r7, [lr, #8]
 10119b0:	2900      	cmp	r1, #0
 10119b2:	f000 8090 	beq.w	1011ad6 <_free_r+0x186>
 10119b6:	f043 0101 	orr.w	r1, r3, #1
 10119ba:	6041      	str	r1, [r0, #4]
 10119bc:	6023      	str	r3, [r4, #0]
 10119be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 10119c2:	d231      	bcs.n	1011a28 <_free_r+0xd8>
 10119c4:	08db      	lsrs	r3, r3, #3
 10119c6:	2101      	movs	r1, #1
 10119c8:	185d      	adds	r5, r3, r1
 10119ca:	6854      	ldr	r4, [r2, #4]
 10119cc:	109b      	asrs	r3, r3, #2
 10119ce:	f852 7035 	ldr.w	r7, [r2, r5, lsl #3]
 10119d2:	fa01 f303 	lsl.w	r3, r1, r3
 10119d6:	eb02 01c5 	add.w	r1, r2, r5, lsl #3
 10119da:	4323      	orrs	r3, r4
 10119dc:	3908      	subs	r1, #8
 10119de:	6053      	str	r3, [r2, #4]
 10119e0:	e9c0 7102 	strd	r7, r1, [r0, #8]
 10119e4:	f842 0035 	str.w	r0, [r2, r5, lsl #3]
 10119e8:	60f8      	str	r0, [r7, #12]
 10119ea:	4630      	mov	r0, r6
 10119ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 10119f0:	f7fc bae8 	b.w	100dfc4 <__malloc_unlock>
 10119f4:	6849      	ldr	r1, [r1, #4]
 10119f6:	07c9      	lsls	r1, r1, #31
 10119f8:	d40e      	bmi.n	1011a18 <_free_r+0xc8>
 10119fa:	442b      	add	r3, r5
 10119fc:	f102 0c08 	add.w	ip, r2, #8
 1011a00:	68a1      	ldr	r1, [r4, #8]
 1011a02:	f043 0501 	orr.w	r5, r3, #1
 1011a06:	4561      	cmp	r1, ip
 1011a08:	d06d      	beq.n	1011ae6 <_free_r+0x196>
 1011a0a:	68e4      	ldr	r4, [r4, #12]
 1011a0c:	60cc      	str	r4, [r1, #12]
 1011a0e:	60a1      	str	r1, [r4, #8]
 1011a10:	6045      	str	r5, [r0, #4]
 1011a12:	50c3      	str	r3, [r0, r3]
 1011a14:	e7d3      	b.n	10119be <_free_r+0x6e>
 1011a16:	4770      	bx	lr
 1011a18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 1011a1c:	f043 0101 	orr.w	r1, r3, #1
 1011a20:	f847 1c04 	str.w	r1, [r7, #-4]
 1011a24:	6023      	str	r3, [r4, #0]
 1011a26:	d3cd      	bcc.n	10119c4 <_free_r+0x74>
 1011a28:	0a59      	lsrs	r1, r3, #9
 1011a2a:	2904      	cmp	r1, #4
 1011a2c:	d848      	bhi.n	1011ac0 <_free_r+0x170>
 1011a2e:	0999      	lsrs	r1, r3, #6
 1011a30:	f101 0439 	add.w	r4, r1, #57	; 0x39
 1011a34:	f101 0538 	add.w	r5, r1, #56	; 0x38
 1011a38:	00e1      	lsls	r1, r4, #3
 1011a3a:	1854      	adds	r4, r2, r1
 1011a3c:	5851      	ldr	r1, [r2, r1]
 1011a3e:	3c08      	subs	r4, #8
 1011a40:	428c      	cmp	r4, r1
 1011a42:	d057      	beq.n	1011af4 <_free_r+0x1a4>
 1011a44:	684a      	ldr	r2, [r1, #4]
 1011a46:	f022 0203 	bic.w	r2, r2, #3
 1011a4a:	429a      	cmp	r2, r3
 1011a4c:	d902      	bls.n	1011a54 <_free_r+0x104>
 1011a4e:	6889      	ldr	r1, [r1, #8]
 1011a50:	428c      	cmp	r4, r1
 1011a52:	d1f7      	bne.n	1011a44 <_free_r+0xf4>
 1011a54:	68cc      	ldr	r4, [r1, #12]
 1011a56:	e9c0 1402 	strd	r1, r4, [r0, #8]
 1011a5a:	60a0      	str	r0, [r4, #8]
 1011a5c:	60c8      	str	r0, [r1, #12]
 1011a5e:	4630      	mov	r0, r6
 1011a60:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 1011a64:	f7fc baae 	b.w	100dfc4 <__malloc_unlock>
 1011a68:	2900      	cmp	r1, #0
 1011a6a:	d164      	bne.n	1011b36 <_free_r+0x1e6>
 1011a6c:	68a1      	ldr	r1, [r4, #8]
 1011a6e:	442b      	add	r3, r5
 1011a70:	68e2      	ldr	r2, [r4, #12]
 1011a72:	f043 0401 	orr.w	r4, r3, #1
 1011a76:	60ca      	str	r2, [r1, #12]
 1011a78:	6091      	str	r1, [r2, #8]
 1011a7a:	6044      	str	r4, [r0, #4]
 1011a7c:	50c3      	str	r3, [r0, r3]
 1011a7e:	e7b4      	b.n	10119ea <_free_r+0x9a>
 1011a80:	f01c 0f01 	tst.w	ip, #1
 1011a84:	442b      	add	r3, r5
 1011a86:	d107      	bne.n	1011a98 <_free_r+0x148>
 1011a88:	f857 1c08 	ldr.w	r1, [r7, #-8]
 1011a8c:	1a40      	subs	r0, r0, r1
 1011a8e:	440b      	add	r3, r1
 1011a90:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
 1011a94:	60e1      	str	r1, [r4, #12]
 1011a96:	608c      	str	r4, [r1, #8]
 1011a98:	f646 61e8 	movw	r1, #28392	; 0x6ee8
 1011a9c:	f2c0 1105 	movt	r1, #261	; 0x105
 1011aa0:	f043 0401 	orr.w	r4, r3, #1
 1011aa4:	6044      	str	r4, [r0, #4]
 1011aa6:	6809      	ldr	r1, [r1, #0]
 1011aa8:	6090      	str	r0, [r2, #8]
 1011aaa:	4299      	cmp	r1, r3
 1011aac:	d89d      	bhi.n	10119ea <_free_r+0x9a>
 1011aae:	f24c 3320 	movw	r3, #49952	; 0xc320
 1011ab2:	f2c0 1305 	movt	r3, #261	; 0x105
 1011ab6:	4630      	mov	r0, r6
 1011ab8:	6819      	ldr	r1, [r3, #0]
 1011aba:	f7ff fef3 	bl	10118a4 <_malloc_trim_r>
 1011abe:	e794      	b.n	10119ea <_free_r+0x9a>
 1011ac0:	2914      	cmp	r1, #20
 1011ac2:	d90a      	bls.n	1011ada <_free_r+0x18a>
 1011ac4:	2954      	cmp	r1, #84	; 0x54
 1011ac6:	d81d      	bhi.n	1011b04 <_free_r+0x1b4>
 1011ac8:	0b19      	lsrs	r1, r3, #12
 1011aca:	f101 046f 	add.w	r4, r1, #111	; 0x6f
 1011ace:	f101 056e 	add.w	r5, r1, #110	; 0x6e
 1011ad2:	00e1      	lsls	r1, r4, #3
 1011ad4:	e7b1      	b.n	1011a3a <_free_r+0xea>
 1011ad6:	442b      	add	r3, r5
 1011ad8:	e792      	b.n	1011a00 <_free_r+0xb0>
 1011ada:	f101 045c 	add.w	r4, r1, #92	; 0x5c
 1011ade:	f101 055b 	add.w	r5, r1, #91	; 0x5b
 1011ae2:	00e1      	lsls	r1, r4, #3
 1011ae4:	e7a9      	b.n	1011a3a <_free_r+0xea>
 1011ae6:	e9c2 0004 	strd	r0, r0, [r2, #16]
 1011aea:	e9c0 cc02 	strd	ip, ip, [r0, #8]
 1011aee:	6045      	str	r5, [r0, #4]
 1011af0:	50c3      	str	r3, [r0, r3]
 1011af2:	e77a      	b.n	10119ea <_free_r+0x9a>
 1011af4:	6853      	ldr	r3, [r2, #4]
 1011af6:	10ad      	asrs	r5, r5, #2
 1011af8:	2701      	movs	r7, #1
 1011afa:	fa07 f505 	lsl.w	r5, r7, r5
 1011afe:	431d      	orrs	r5, r3
 1011b00:	6055      	str	r5, [r2, #4]
 1011b02:	e7a8      	b.n	1011a56 <_free_r+0x106>
 1011b04:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 1011b08:	d806      	bhi.n	1011b18 <_free_r+0x1c8>
 1011b0a:	0bd9      	lsrs	r1, r3, #15
 1011b0c:	f101 0478 	add.w	r4, r1, #120	; 0x78
 1011b10:	f101 0577 	add.w	r5, r1, #119	; 0x77
 1011b14:	00e1      	lsls	r1, r4, #3
 1011b16:	e790      	b.n	1011a3a <_free_r+0xea>
 1011b18:	f240 5454 	movw	r4, #1364	; 0x554
 1011b1c:	42a1      	cmp	r1, r4
 1011b1e:	bf9d      	ittte	ls
 1011b20:	0c99      	lsrls	r1, r3, #18
 1011b22:	f101 047d 	addls.w	r4, r1, #125	; 0x7d
 1011b26:	f101 057c 	addls.w	r5, r1, #124	; 0x7c
 1011b2a:	f44f 717e 	movhi.w	r1, #1016	; 0x3f8
 1011b2e:	bf8c      	ite	hi
 1011b30:	257e      	movhi	r5, #126	; 0x7e
 1011b32:	00e1      	lslls	r1, r4, #3
 1011b34:	e781      	b.n	1011a3a <_free_r+0xea>
 1011b36:	f043 0201 	orr.w	r2, r3, #1
 1011b3a:	6042      	str	r2, [r0, #4]
 1011b3c:	6023      	str	r3, [r4, #0]
 1011b3e:	e754      	b.n	10119ea <_free_r+0x9a>

01011b40 <_findenv_r>:
 1011b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 1011b44:	f646 67ec 	movw	r7, #28396	; 0x6eec
 1011b48:	f2c0 1705 	movt	r7, #261	; 0x105
 1011b4c:	460d      	mov	r5, r1
 1011b4e:	4616      	mov	r6, r2
 1011b50:	4680      	mov	r8, r0
 1011b52:	f001 fded 	bl	1013730 <__env_lock>
 1011b56:	f8d7 9000 	ldr.w	r9, [r7]
 1011b5a:	f1b9 0f00 	cmp.w	r9, #0
 1011b5e:	d021      	beq.n	1011ba4 <_findenv_r+0x64>
 1011b60:	782a      	ldrb	r2, [r5, #0]
 1011b62:	462c      	mov	r4, r5
 1011b64:	2a3d      	cmp	r2, #61	; 0x3d
 1011b66:	bf18      	it	ne
 1011b68:	2a00      	cmpne	r2, #0
 1011b6a:	d005      	beq.n	1011b78 <_findenv_r+0x38>
 1011b6c:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 1011b70:	2a00      	cmp	r2, #0
 1011b72:	bf18      	it	ne
 1011b74:	2a3d      	cmpne	r2, #61	; 0x3d
 1011b76:	d1f9      	bne.n	1011b6c <_findenv_r+0x2c>
 1011b78:	2a3d      	cmp	r2, #61	; 0x3d
 1011b7a:	d013      	beq.n	1011ba4 <_findenv_r+0x64>
 1011b7c:	f8d9 0000 	ldr.w	r0, [r9]
 1011b80:	1b64      	subs	r4, r4, r5
 1011b82:	b178      	cbz	r0, 1011ba4 <_findenv_r+0x64>
 1011b84:	4622      	mov	r2, r4
 1011b86:	4629      	mov	r1, r5
 1011b88:	f7fc fe16 	bl	100e7b8 <strncmp>
 1011b8c:	b930      	cbnz	r0, 1011b9c <_findenv_r+0x5c>
 1011b8e:	f8d9 3000 	ldr.w	r3, [r9]
 1011b92:	eb03 0a04 	add.w	sl, r3, r4
 1011b96:	5d1b      	ldrb	r3, [r3, r4]
 1011b98:	2b3d      	cmp	r3, #61	; 0x3d
 1011b9a:	d009      	beq.n	1011bb0 <_findenv_r+0x70>
 1011b9c:	f859 0f04 	ldr.w	r0, [r9, #4]!
 1011ba0:	2800      	cmp	r0, #0
 1011ba2:	d1ef      	bne.n	1011b84 <_findenv_r+0x44>
 1011ba4:	4640      	mov	r0, r8
 1011ba6:	f001 fdc5 	bl	1013734 <__env_unlock>
 1011baa:	2000      	movs	r0, #0
 1011bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 1011bb0:	683b      	ldr	r3, [r7, #0]
 1011bb2:	4640      	mov	r0, r8
 1011bb4:	eba9 0303 	sub.w	r3, r9, r3
 1011bb8:	109b      	asrs	r3, r3, #2
 1011bba:	6033      	str	r3, [r6, #0]
 1011bbc:	f001 fdba 	bl	1013734 <__env_unlock>
 1011bc0:	f10a 0001 	add.w	r0, sl, #1
 1011bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

01011bc8 <_getenv_r>:
 1011bc8:	b500      	push	{lr}
 1011bca:	b083      	sub	sp, #12
 1011bcc:	aa01      	add	r2, sp, #4
 1011bce:	f7ff ffb7 	bl	1011b40 <_findenv_r>
 1011bd2:	b003      	add	sp, #12
 1011bd4:	f85d fb04 	ldr.w	pc, [sp], #4

01011bd8 <__localeconv_l>:
 1011bd8:	30f0      	adds	r0, #240	; 0xf0
 1011bda:	4770      	bx	lr

01011bdc <_localeconv_r>:
 1011bdc:	f246 5220 	movw	r2, #25888	; 0x6520
 1011be0:	f2c0 1205 	movt	r2, #261	; 0x105
 1011be4:	f646 1350 	movw	r3, #26960	; 0x6950
 1011be8:	f2c0 1305 	movt	r3, #261	; 0x105
 1011bec:	6812      	ldr	r2, [r2, #0]
 1011bee:	6b50      	ldr	r0, [r2, #52]	; 0x34
 1011bf0:	2800      	cmp	r0, #0
 1011bf2:	bf08      	it	eq
 1011bf4:	4618      	moveq	r0, r3
 1011bf6:	30f0      	adds	r0, #240	; 0xf0
 1011bf8:	4770      	bx	lr
 1011bfa:	bf00      	nop

01011bfc <localeconv>:
 1011bfc:	f246 5220 	movw	r2, #25888	; 0x6520
 1011c00:	f2c0 1205 	movt	r2, #261	; 0x105
 1011c04:	f646 1350 	movw	r3, #26960	; 0x6950
 1011c08:	f2c0 1305 	movt	r3, #261	; 0x105
 1011c0c:	6812      	ldr	r2, [r2, #0]
 1011c0e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 1011c10:	2800      	cmp	r0, #0
 1011c12:	bf08      	it	eq
 1011c14:	4618      	moveq	r0, r3
 1011c16:	30f0      	adds	r0, #240	; 0xf0
 1011c18:	4770      	bx	lr
 1011c1a:	bf00      	nop
 1011c1c:	0000      	movs	r0, r0
	...

01011c20 <memchr>:
 1011c20:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 1011c24:	2a10      	cmp	r2, #16
 1011c26:	db2b      	blt.n	1011c80 <memchr+0x60>
 1011c28:	f010 0f07 	tst.w	r0, #7
 1011c2c:	d008      	beq.n	1011c40 <memchr+0x20>
 1011c2e:	f810 3b01 	ldrb.w	r3, [r0], #1
 1011c32:	3a01      	subs	r2, #1
 1011c34:	428b      	cmp	r3, r1
 1011c36:	d02d      	beq.n	1011c94 <memchr+0x74>
 1011c38:	f010 0f07 	tst.w	r0, #7
 1011c3c:	b342      	cbz	r2, 1011c90 <memchr+0x70>
 1011c3e:	d1f6      	bne.n	1011c2e <memchr+0xe>
 1011c40:	b4f0      	push	{r4, r5, r6, r7}
 1011c42:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 1011c46:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 1011c4a:	f022 0407 	bic.w	r4, r2, #7
 1011c4e:	f07f 0700 	mvns.w	r7, #0
 1011c52:	2300      	movs	r3, #0
 1011c54:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 1011c58:	3c08      	subs	r4, #8
 1011c5a:	ea85 0501 	eor.w	r5, r5, r1
 1011c5e:	ea86 0601 	eor.w	r6, r6, r1
 1011c62:	fa85 f547 	uadd8	r5, r5, r7
 1011c66:	faa3 f587 	sel	r5, r3, r7
 1011c6a:	fa86 f647 	uadd8	r6, r6, r7
 1011c6e:	faa5 f687 	sel	r6, r5, r7
 1011c72:	b98e      	cbnz	r6, 1011c98 <memchr+0x78>
 1011c74:	d1ee      	bne.n	1011c54 <memchr+0x34>
 1011c76:	bcf0      	pop	{r4, r5, r6, r7}
 1011c78:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 1011c7c:	f002 0207 	and.w	r2, r2, #7
 1011c80:	b132      	cbz	r2, 1011c90 <memchr+0x70>
 1011c82:	f810 3b01 	ldrb.w	r3, [r0], #1
 1011c86:	3a01      	subs	r2, #1
 1011c88:	ea83 0301 	eor.w	r3, r3, r1
 1011c8c:	b113      	cbz	r3, 1011c94 <memchr+0x74>
 1011c8e:	d1f8      	bne.n	1011c82 <memchr+0x62>
 1011c90:	2000      	movs	r0, #0
 1011c92:	4770      	bx	lr
 1011c94:	3801      	subs	r0, #1
 1011c96:	4770      	bx	lr
 1011c98:	2d00      	cmp	r5, #0
 1011c9a:	bf06      	itte	eq
 1011c9c:	4635      	moveq	r5, r6
 1011c9e:	3803      	subeq	r0, #3
 1011ca0:	3807      	subne	r0, #7
 1011ca2:	f015 0f01 	tst.w	r5, #1
 1011ca6:	d107      	bne.n	1011cb8 <memchr+0x98>
 1011ca8:	3001      	adds	r0, #1
 1011caa:	f415 7f80 	tst.w	r5, #256	; 0x100
 1011cae:	bf02      	ittt	eq
 1011cb0:	3001      	addeq	r0, #1
 1011cb2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 1011cb6:	3001      	addeq	r0, #1
 1011cb8:	bcf0      	pop	{r4, r5, r6, r7}
 1011cba:	3801      	subs	r0, #1
 1011cbc:	4770      	bx	lr
 1011cbe:	bf00      	nop

01011cc0 <_Balloc>:
 1011cc0:	b538      	push	{r3, r4, r5, lr}
 1011cc2:	4605      	mov	r5, r0
 1011cc4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 1011cc6:	460c      	mov	r4, r1
 1011cc8:	b14b      	cbz	r3, 1011cde <_Balloc+0x1e>
 1011cca:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 1011cce:	b180      	cbz	r0, 1011cf2 <_Balloc+0x32>
 1011cd0:	6802      	ldr	r2, [r0, #0]
 1011cd2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 1011cd6:	2300      	movs	r3, #0
 1011cd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 1011cdc:	bd38      	pop	{r3, r4, r5, pc}
 1011cde:	2221      	movs	r2, #33	; 0x21
 1011ce0:	2104      	movs	r1, #4
 1011ce2:	f001 fcf3 	bl	10136cc <_calloc_r>
 1011ce6:	4603      	mov	r3, r0
 1011ce8:	64e8      	str	r0, [r5, #76]	; 0x4c
 1011cea:	2800      	cmp	r0, #0
 1011cec:	d1ed      	bne.n	1011cca <_Balloc+0xa>
 1011cee:	2000      	movs	r0, #0
 1011cf0:	bd38      	pop	{r3, r4, r5, pc}
 1011cf2:	2101      	movs	r1, #1
 1011cf4:	4628      	mov	r0, r5
 1011cf6:	fa01 f504 	lsl.w	r5, r1, r4
 1011cfa:	1d6a      	adds	r2, r5, #5
 1011cfc:	0092      	lsls	r2, r2, #2
 1011cfe:	f001 fce5 	bl	10136cc <_calloc_r>
 1011d02:	2800      	cmp	r0, #0
 1011d04:	d0f3      	beq.n	1011cee <_Balloc+0x2e>
 1011d06:	e9c0 4501 	strd	r4, r5, [r0, #4]
 1011d0a:	e7e4      	b.n	1011cd6 <_Balloc+0x16>

01011d0c <_Bfree>:
 1011d0c:	b131      	cbz	r1, 1011d1c <_Bfree+0x10>
 1011d0e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 1011d10:	684a      	ldr	r2, [r1, #4]
 1011d12:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 1011d16:	6008      	str	r0, [r1, #0]
 1011d18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 1011d1c:	4770      	bx	lr
 1011d1e:	bf00      	nop

01011d20 <__multadd>:
 1011d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 1011d22:	f101 0714 	add.w	r7, r1, #20
 1011d26:	690c      	ldr	r4, [r1, #16]
 1011d28:	b083      	sub	sp, #12
 1011d2a:	460d      	mov	r5, r1
 1011d2c:	4606      	mov	r6, r0
 1011d2e:	f04f 0c00 	mov.w	ip, #0
 1011d32:	6838      	ldr	r0, [r7, #0]
 1011d34:	f10c 0c01 	add.w	ip, ip, #1
 1011d38:	4564      	cmp	r4, ip
 1011d3a:	b281      	uxth	r1, r0
 1011d3c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 1011d40:	fb02 3301 	mla	r3, r2, r1, r3
 1011d44:	ea4f 4113 	mov.w	r1, r3, lsr #16
 1011d48:	b29b      	uxth	r3, r3
 1011d4a:	fb02 1000 	mla	r0, r2, r0, r1
 1011d4e:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 1011d52:	ea4f 4310 	mov.w	r3, r0, lsr #16
 1011d56:	f847 1b04 	str.w	r1, [r7], #4
 1011d5a:	dcea      	bgt.n	1011d32 <__multadd+0x12>
 1011d5c:	b13b      	cbz	r3, 1011d6e <__multadd+0x4e>
 1011d5e:	68aa      	ldr	r2, [r5, #8]
 1011d60:	42a2      	cmp	r2, r4
 1011d62:	dd07      	ble.n	1011d74 <__multadd+0x54>
 1011d64:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 1011d68:	3401      	adds	r4, #1
 1011d6a:	6153      	str	r3, [r2, #20]
 1011d6c:	612c      	str	r4, [r5, #16]
 1011d6e:	4628      	mov	r0, r5
 1011d70:	b003      	add	sp, #12
 1011d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1011d74:	6869      	ldr	r1, [r5, #4]
 1011d76:	4630      	mov	r0, r6
 1011d78:	9301      	str	r3, [sp, #4]
 1011d7a:	3101      	adds	r1, #1
 1011d7c:	f7ff ffa0 	bl	1011cc0 <_Balloc>
 1011d80:	692a      	ldr	r2, [r5, #16]
 1011d82:	f105 010c 	add.w	r1, r5, #12
 1011d86:	3202      	adds	r2, #2
 1011d88:	0092      	lsls	r2, r2, #2
 1011d8a:	4607      	mov	r7, r0
 1011d8c:	300c      	adds	r0, #12
 1011d8e:	f7fb edd8 	blx	100d940 <memcpy>
 1011d92:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 1011d94:	6869      	ldr	r1, [r5, #4]
 1011d96:	9b01      	ldr	r3, [sp, #4]
 1011d98:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 1011d9c:	6028      	str	r0, [r5, #0]
 1011d9e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 1011da2:	463d      	mov	r5, r7
 1011da4:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 1011da8:	3401      	adds	r4, #1
 1011daa:	6153      	str	r3, [r2, #20]
 1011dac:	612c      	str	r4, [r5, #16]
 1011dae:	e7de      	b.n	1011d6e <__multadd+0x4e>

01011db0 <__s2b>:
 1011db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 1011db4:	461d      	mov	r5, r3
 1011db6:	f648 6639 	movw	r6, #36409	; 0x8e39
 1011dba:	3308      	adds	r3, #8
 1011dbc:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 1011dc0:	4607      	mov	r7, r0
 1011dc2:	460c      	mov	r4, r1
 1011dc4:	2d09      	cmp	r5, #9
 1011dc6:	fb86 0103 	smull	r0, r1, r6, r3
 1011dca:	ea4f 73e3 	mov.w	r3, r3, asr #31
 1011dce:	4690      	mov	r8, r2
 1011dd0:	9e08      	ldr	r6, [sp, #32]
 1011dd2:	ebc3 0261 	rsb	r2, r3, r1, asr #1
 1011dd6:	dd35      	ble.n	1011e44 <__s2b+0x94>
 1011dd8:	2301      	movs	r3, #1
 1011dda:	2100      	movs	r1, #0
 1011ddc:	005b      	lsls	r3, r3, #1
 1011dde:	3101      	adds	r1, #1
 1011de0:	429a      	cmp	r2, r3
 1011de2:	dcfb      	bgt.n	1011ddc <__s2b+0x2c>
 1011de4:	4638      	mov	r0, r7
 1011de6:	f7ff ff6b 	bl	1011cc0 <_Balloc>
 1011dea:	f1b8 0f09 	cmp.w	r8, #9
 1011dee:	f04f 0301 	mov.w	r3, #1
 1011df2:	bfdc      	itt	le
 1011df4:	340a      	addle	r4, #10
 1011df6:	f04f 0809 	movle.w	r8, #9
 1011dfa:	6146      	str	r6, [r0, #20]
 1011dfc:	6103      	str	r3, [r0, #16]
 1011dfe:	dd10      	ble.n	1011e22 <__s2b+0x72>
 1011e00:	f104 0909 	add.w	r9, r4, #9
 1011e04:	4444      	add	r4, r8
 1011e06:	464e      	mov	r6, r9
 1011e08:	f816 3b01 	ldrb.w	r3, [r6], #1
 1011e0c:	4601      	mov	r1, r0
 1011e0e:	220a      	movs	r2, #10
 1011e10:	4638      	mov	r0, r7
 1011e12:	3b30      	subs	r3, #48	; 0x30
 1011e14:	f7ff ff84 	bl	1011d20 <__multadd>
 1011e18:	42b4      	cmp	r4, r6
 1011e1a:	d1f5      	bne.n	1011e08 <__s2b+0x58>
 1011e1c:	f1a8 0408 	sub.w	r4, r8, #8
 1011e20:	444c      	add	r4, r9
 1011e22:	4545      	cmp	r5, r8
 1011e24:	dd0c      	ble.n	1011e40 <__s2b+0x90>
 1011e26:	eba5 0508 	sub.w	r5, r5, r8
 1011e2a:	4425      	add	r5, r4
 1011e2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 1011e30:	4601      	mov	r1, r0
 1011e32:	220a      	movs	r2, #10
 1011e34:	4638      	mov	r0, r7
 1011e36:	3b30      	subs	r3, #48	; 0x30
 1011e38:	f7ff ff72 	bl	1011d20 <__multadd>
 1011e3c:	42a5      	cmp	r5, r4
 1011e3e:	d1f5      	bne.n	1011e2c <__s2b+0x7c>
 1011e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 1011e44:	2100      	movs	r1, #0
 1011e46:	e7cd      	b.n	1011de4 <__s2b+0x34>

01011e48 <__hi0bits>:
 1011e48:	0c02      	lsrs	r2, r0, #16
 1011e4a:	4603      	mov	r3, r0
 1011e4c:	2000      	movs	r0, #0
 1011e4e:	0412      	lsls	r2, r2, #16
 1011e50:	b90a      	cbnz	r2, 1011e56 <__hi0bits+0xe>
 1011e52:	041b      	lsls	r3, r3, #16
 1011e54:	2010      	movs	r0, #16
 1011e56:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 1011e5a:	bf04      	itt	eq
 1011e5c:	021b      	lsleq	r3, r3, #8
 1011e5e:	3008      	addeq	r0, #8
 1011e60:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 1011e64:	bf04      	itt	eq
 1011e66:	011b      	lsleq	r3, r3, #4
 1011e68:	3004      	addeq	r0, #4
 1011e6a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 1011e6e:	bf04      	itt	eq
 1011e70:	009b      	lsleq	r3, r3, #2
 1011e72:	3002      	addeq	r0, #2
 1011e74:	2b00      	cmp	r3, #0
 1011e76:	db05      	blt.n	1011e84 <__hi0bits+0x3c>
 1011e78:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 1011e7c:	f100 0001 	add.w	r0, r0, #1
 1011e80:	bf08      	it	eq
 1011e82:	2020      	moveq	r0, #32
 1011e84:	4770      	bx	lr
 1011e86:	bf00      	nop

01011e88 <__lo0bits>:
 1011e88:	6803      	ldr	r3, [r0, #0]
 1011e8a:	4601      	mov	r1, r0
 1011e8c:	f013 0207 	ands.w	r2, r3, #7
 1011e90:	d009      	beq.n	1011ea6 <__lo0bits+0x1e>
 1011e92:	07da      	lsls	r2, r3, #31
 1011e94:	d422      	bmi.n	1011edc <__lo0bits+0x54>
 1011e96:	0798      	lsls	r0, r3, #30
 1011e98:	bf4b      	itete	mi
 1011e9a:	085b      	lsrmi	r3, r3, #1
 1011e9c:	089b      	lsrpl	r3, r3, #2
 1011e9e:	2001      	movmi	r0, #1
 1011ea0:	2002      	movpl	r0, #2
 1011ea2:	600b      	str	r3, [r1, #0]
 1011ea4:	4770      	bx	lr
 1011ea6:	b298      	uxth	r0, r3
 1011ea8:	b9b0      	cbnz	r0, 1011ed8 <__lo0bits+0x50>
 1011eaa:	0c1b      	lsrs	r3, r3, #16
 1011eac:	2010      	movs	r0, #16
 1011eae:	f013 0fff 	tst.w	r3, #255	; 0xff
 1011eb2:	bf04      	itt	eq
 1011eb4:	0a1b      	lsreq	r3, r3, #8
 1011eb6:	3008      	addeq	r0, #8
 1011eb8:	071a      	lsls	r2, r3, #28
 1011eba:	bf04      	itt	eq
 1011ebc:	091b      	lsreq	r3, r3, #4
 1011ebe:	3004      	addeq	r0, #4
 1011ec0:	079a      	lsls	r2, r3, #30
 1011ec2:	bf04      	itt	eq
 1011ec4:	089b      	lsreq	r3, r3, #2
 1011ec6:	3002      	addeq	r0, #2
 1011ec8:	07da      	lsls	r2, r3, #31
 1011eca:	d403      	bmi.n	1011ed4 <__lo0bits+0x4c>
 1011ecc:	085b      	lsrs	r3, r3, #1
 1011ece:	f100 0001 	add.w	r0, r0, #1
 1011ed2:	d005      	beq.n	1011ee0 <__lo0bits+0x58>
 1011ed4:	600b      	str	r3, [r1, #0]
 1011ed6:	4770      	bx	lr
 1011ed8:	4610      	mov	r0, r2
 1011eda:	e7e8      	b.n	1011eae <__lo0bits+0x26>
 1011edc:	2000      	movs	r0, #0
 1011ede:	4770      	bx	lr
 1011ee0:	2020      	movs	r0, #32
 1011ee2:	4770      	bx	lr

01011ee4 <__i2b>:
 1011ee4:	b510      	push	{r4, lr}
 1011ee6:	460c      	mov	r4, r1
 1011ee8:	2101      	movs	r1, #1
 1011eea:	f7ff fee9 	bl	1011cc0 <_Balloc>
 1011eee:	2201      	movs	r2, #1
 1011ef0:	6144      	str	r4, [r0, #20]
 1011ef2:	6102      	str	r2, [r0, #16]
 1011ef4:	bd10      	pop	{r4, pc}
 1011ef6:	bf00      	nop

01011ef8 <__multiply>:
 1011ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1011efc:	b083      	sub	sp, #12
 1011efe:	690d      	ldr	r5, [r1, #16]
 1011f00:	6913      	ldr	r3, [r2, #16]
 1011f02:	429d      	cmp	r5, r3
 1011f04:	bfb5      	itete	lt
 1011f06:	4614      	movlt	r4, r2
 1011f08:	460c      	movge	r4, r1
 1011f0a:	461f      	movlt	r7, r3
 1011f0c:	469b      	movge	fp, r3
 1011f0e:	68a3      	ldr	r3, [r4, #8]
 1011f10:	bfae      	itee	ge
 1011f12:	462f      	movge	r7, r5
 1011f14:	46ab      	movlt	fp, r5
 1011f16:	460d      	movlt	r5, r1
 1011f18:	eb07 080b 	add.w	r8, r7, fp
 1011f1c:	6861      	ldr	r1, [r4, #4]
 1011f1e:	bfa8      	it	ge
 1011f20:	4615      	movge	r5, r2
 1011f22:	4543      	cmp	r3, r8
 1011f24:	bfb8      	it	lt
 1011f26:	3101      	addlt	r1, #1
 1011f28:	f7ff feca 	bl	1011cc0 <_Balloc>
 1011f2c:	f100 0a14 	add.w	sl, r0, #20
 1011f30:	4603      	mov	r3, r0
 1011f32:	eb0a 0988 	add.w	r9, sl, r8, lsl #2
 1011f36:	9000      	str	r0, [sp, #0]
 1011f38:	45ca      	cmp	sl, r9
 1011f3a:	bf3c      	itt	cc
 1011f3c:	4653      	movcc	r3, sl
 1011f3e:	2000      	movcc	r0, #0
 1011f40:	d203      	bcs.n	1011f4a <__multiply+0x52>
 1011f42:	f843 0b04 	str.w	r0, [r3], #4
 1011f46:	4599      	cmp	r9, r3
 1011f48:	d8fb      	bhi.n	1011f42 <__multiply+0x4a>
 1011f4a:	f105 0e14 	add.w	lr, r5, #20
 1011f4e:	f104 0314 	add.w	r3, r4, #20
 1011f52:	eb0e 0b8b 	add.w	fp, lr, fp, lsl #2
 1011f56:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 1011f5a:	45de      	cmp	lr, fp
 1011f5c:	bf3c      	itt	cc
 1011f5e:	f8cd 8004 	strcc.w	r8, [sp, #4]
 1011f62:	4698      	movcc	r8, r3
 1011f64:	d306      	bcc.n	1011f74 <__multiply+0x7c>
 1011f66:	e051      	b.n	101200c <__multiply+0x114>
 1011f68:	0c24      	lsrs	r4, r4, #16
 1011f6a:	d12a      	bne.n	1011fc2 <__multiply+0xca>
 1011f6c:	45f3      	cmp	fp, lr
 1011f6e:	f10a 0a04 	add.w	sl, sl, #4
 1011f72:	d949      	bls.n	1012008 <__multiply+0x110>
 1011f74:	f85e 4b04 	ldr.w	r4, [lr], #4
 1011f78:	b2a6      	uxth	r6, r4
 1011f7a:	2e00      	cmp	r6, #0
 1011f7c:	d0f4      	beq.n	1011f68 <__multiply+0x70>
 1011f7e:	4645      	mov	r5, r8
 1011f80:	4654      	mov	r4, sl
 1011f82:	2300      	movs	r3, #0
 1011f84:	f855 1b04 	ldr.w	r1, [r5], #4
 1011f88:	6820      	ldr	r0, [r4, #0]
 1011f8a:	42af      	cmp	r7, r5
 1011f8c:	b28a      	uxth	r2, r1
 1011f8e:	ea4f 4111 	mov.w	r1, r1, lsr #16
 1011f92:	fa1f fc80 	uxth.w	ip, r0
 1011f96:	ea4f 4010 	mov.w	r0, r0, lsr #16
 1011f9a:	fb06 c202 	mla	r2, r6, r2, ip
 1011f9e:	fb06 0101 	mla	r1, r6, r1, r0
 1011fa2:	4413      	add	r3, r2
 1011fa4:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 1011fa8:	b29b      	uxth	r3, r3
 1011faa:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
 1011fae:	ea4f 4311 	mov.w	r3, r1, lsr #16
 1011fb2:	f844 2b04 	str.w	r2, [r4], #4
 1011fb6:	d8e5      	bhi.n	1011f84 <__multiply+0x8c>
 1011fb8:	6023      	str	r3, [r4, #0]
 1011fba:	f85e 4c04 	ldr.w	r4, [lr, #-4]
 1011fbe:	0c24      	lsrs	r4, r4, #16
 1011fc0:	d0d4      	beq.n	1011f6c <__multiply+0x74>
 1011fc2:	f8da 3000 	ldr.w	r3, [sl]
 1011fc6:	4645      	mov	r5, r8
 1011fc8:	4656      	mov	r6, sl
 1011fca:	2200      	movs	r2, #0
 1011fcc:	4618      	mov	r0, r3
 1011fce:	8829      	ldrh	r1, [r5, #0]
 1011fd0:	0c00      	lsrs	r0, r0, #16
 1011fd2:	b29b      	uxth	r3, r3
 1011fd4:	fb04 0001 	mla	r0, r4, r1, r0
 1011fd8:	4402      	add	r2, r0
 1011fda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 1011fde:	f846 3b04 	str.w	r3, [r6], #4
 1011fe2:	f855 3b04 	ldr.w	r3, [r5], #4
 1011fe6:	6830      	ldr	r0, [r6, #0]
 1011fe8:	42af      	cmp	r7, r5
 1011fea:	ea4f 4313 	mov.w	r3, r3, lsr #16
 1011fee:	b281      	uxth	r1, r0
 1011ff0:	fb04 1303 	mla	r3, r4, r3, r1
 1011ff4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 1011ff8:	ea4f 4213 	mov.w	r2, r3, lsr #16
 1011ffc:	d8e7      	bhi.n	1011fce <__multiply+0xd6>
 1011ffe:	45f3      	cmp	fp, lr
 1012000:	6033      	str	r3, [r6, #0]
 1012002:	f10a 0a04 	add.w	sl, sl, #4
 1012006:	d8b5      	bhi.n	1011f74 <__multiply+0x7c>
 1012008:	f8dd 8004 	ldr.w	r8, [sp, #4]
 101200c:	f1b8 0f00 	cmp.w	r8, #0
 1012010:	dd0b      	ble.n	101202a <__multiply+0x132>
 1012012:	f859 3c04 	ldr.w	r3, [r9, #-4]
 1012016:	f1a9 0904 	sub.w	r9, r9, #4
 101201a:	b11b      	cbz	r3, 1012024 <__multiply+0x12c>
 101201c:	e005      	b.n	101202a <__multiply+0x132>
 101201e:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 1012022:	b913      	cbnz	r3, 101202a <__multiply+0x132>
 1012024:	f1b8 0801 	subs.w	r8, r8, #1
 1012028:	d1f9      	bne.n	101201e <__multiply+0x126>
 101202a:	9800      	ldr	r0, [sp, #0]
 101202c:	f8c0 8010 	str.w	r8, [r0, #16]
 1012030:	b003      	add	sp, #12
 1012032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1012036:	bf00      	nop

01012038 <__pow5mult>:
 1012038:	f012 0303 	ands.w	r3, r2, #3
 101203c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1012040:	4614      	mov	r4, r2
 1012042:	4607      	mov	r7, r0
 1012044:	bf08      	it	eq
 1012046:	460d      	moveq	r5, r1
 1012048:	d12d      	bne.n	10120a6 <__pow5mult+0x6e>
 101204a:	10a4      	asrs	r4, r4, #2
 101204c:	d01c      	beq.n	1012088 <__pow5mult+0x50>
 101204e:	6cbe      	ldr	r6, [r7, #72]	; 0x48
 1012050:	b3ae      	cbz	r6, 10120be <__pow5mult+0x86>
 1012052:	07e3      	lsls	r3, r4, #31
 1012054:	f04f 0800 	mov.w	r8, #0
 1012058:	d406      	bmi.n	1012068 <__pow5mult+0x30>
 101205a:	1064      	asrs	r4, r4, #1
 101205c:	d014      	beq.n	1012088 <__pow5mult+0x50>
 101205e:	6830      	ldr	r0, [r6, #0]
 1012060:	b1a8      	cbz	r0, 101208e <__pow5mult+0x56>
 1012062:	4606      	mov	r6, r0
 1012064:	07e3      	lsls	r3, r4, #31
 1012066:	d5f8      	bpl.n	101205a <__pow5mult+0x22>
 1012068:	4632      	mov	r2, r6
 101206a:	4629      	mov	r1, r5
 101206c:	4638      	mov	r0, r7
 101206e:	f7ff ff43 	bl	1011ef8 <__multiply>
 1012072:	b1b5      	cbz	r5, 10120a2 <__pow5mult+0x6a>
 1012074:	686a      	ldr	r2, [r5, #4]
 1012076:	1064      	asrs	r4, r4, #1
 1012078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 101207a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 101207e:	6029      	str	r1, [r5, #0]
 1012080:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 1012084:	4605      	mov	r5, r0
 1012086:	d1ea      	bne.n	101205e <__pow5mult+0x26>
 1012088:	4628      	mov	r0, r5
 101208a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 101208e:	4632      	mov	r2, r6
 1012090:	4631      	mov	r1, r6
 1012092:	4638      	mov	r0, r7
 1012094:	f7ff ff30 	bl	1011ef8 <__multiply>
 1012098:	6030      	str	r0, [r6, #0]
 101209a:	4606      	mov	r6, r0
 101209c:	f8c0 8000 	str.w	r8, [r0]
 10120a0:	e7e0      	b.n	1012064 <__pow5mult+0x2c>
 10120a2:	4605      	mov	r5, r0
 10120a4:	e7d9      	b.n	101205a <__pow5mult+0x22>
 10120a6:	1e5a      	subs	r2, r3, #1
 10120a8:	f643 7578 	movw	r5, #16248	; 0x3f78
 10120ac:	f2c0 1505 	movt	r5, #261	; 0x105
 10120b0:	2300      	movs	r3, #0
 10120b2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 10120b6:	f7ff fe33 	bl	1011d20 <__multadd>
 10120ba:	4605      	mov	r5, r0
 10120bc:	e7c5      	b.n	101204a <__pow5mult+0x12>
 10120be:	2101      	movs	r1, #1
 10120c0:	4638      	mov	r0, r7
 10120c2:	f7ff fdfd 	bl	1011cc0 <_Balloc>
 10120c6:	2301      	movs	r3, #1
 10120c8:	f240 2271 	movw	r2, #625	; 0x271
 10120cc:	4606      	mov	r6, r0
 10120ce:	e9c0 3204 	strd	r3, r2, [r0, #16]
 10120d2:	2300      	movs	r3, #0
 10120d4:	64b8      	str	r0, [r7, #72]	; 0x48
 10120d6:	6003      	str	r3, [r0, #0]
 10120d8:	e7bb      	b.n	1012052 <__pow5mult+0x1a>
 10120da:	bf00      	nop

010120dc <__lshift>:
 10120dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 10120e0:	ea4f 1962 	mov.w	r9, r2, asr #5
 10120e4:	690e      	ldr	r6, [r1, #16]
 10120e6:	460d      	mov	r5, r1
 10120e8:	688b      	ldr	r3, [r1, #8]
 10120ea:	4690      	mov	r8, r2
 10120ec:	444e      	add	r6, r9
 10120ee:	4607      	mov	r7, r0
 10120f0:	1c74      	adds	r4, r6, #1
 10120f2:	6849      	ldr	r1, [r1, #4]
 10120f4:	429c      	cmp	r4, r3
 10120f6:	dd03      	ble.n	1012100 <__lshift+0x24>
 10120f8:	005b      	lsls	r3, r3, #1
 10120fa:	3101      	adds	r1, #1
 10120fc:	429c      	cmp	r4, r3
 10120fe:	dcfb      	bgt.n	10120f8 <__lshift+0x1c>
 1012100:	4638      	mov	r0, r7
 1012102:	f7ff fddd 	bl	1011cc0 <_Balloc>
 1012106:	f1b9 0f00 	cmp.w	r9, #0
 101210a:	4684      	mov	ip, r0
 101210c:	f100 0014 	add.w	r0, r0, #20
 1012110:	dd0e      	ble.n	1012130 <__lshift+0x54>
 1012112:	f109 0905 	add.w	r9, r9, #5
 1012116:	4603      	mov	r3, r0
 1012118:	2100      	movs	r1, #0
 101211a:	ea4f 0989 	mov.w	r9, r9, lsl #2
 101211e:	eb0c 0209 	add.w	r2, ip, r9
 1012122:	f843 1b04 	str.w	r1, [r3], #4
 1012126:	4293      	cmp	r3, r2
 1012128:	d1fb      	bne.n	1012122 <__lshift+0x46>
 101212a:	f1a9 0914 	sub.w	r9, r9, #20
 101212e:	4448      	add	r0, r9
 1012130:	6929      	ldr	r1, [r5, #16]
 1012132:	f018 081f 	ands.w	r8, r8, #31
 1012136:	f105 0314 	add.w	r3, r5, #20
 101213a:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
 101213e:	d022      	beq.n	1012186 <__lshift+0xaa>
 1012140:	f1c8 0220 	rsb	r2, r8, #32
 1012144:	f04f 0900 	mov.w	r9, #0
 1012148:	6819      	ldr	r1, [r3, #0]
 101214a:	fa01 f108 	lsl.w	r1, r1, r8
 101214e:	ea41 0109 	orr.w	r1, r1, r9
 1012152:	f840 1b04 	str.w	r1, [r0], #4
 1012156:	f853 1b04 	ldr.w	r1, [r3], #4
 101215a:	4573      	cmp	r3, lr
 101215c:	fa21 f902 	lsr.w	r9, r1, r2
 1012160:	d3f2      	bcc.n	1012148 <__lshift+0x6c>
 1012162:	f1b9 0f00 	cmp.w	r9, #0
 1012166:	bf18      	it	ne
 1012168:	4626      	movne	r6, r4
 101216a:	f8c0 9000 	str.w	r9, [r0]
 101216e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 1012170:	4660      	mov	r0, ip
 1012172:	686a      	ldr	r2, [r5, #4]
 1012174:	f8cc 6010 	str.w	r6, [ip, #16]
 1012178:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 101217c:	6029      	str	r1, [r5, #0]
 101217e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 1012182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 1012186:	3804      	subs	r0, #4
 1012188:	f853 2b04 	ldr.w	r2, [r3], #4
 101218c:	459e      	cmp	lr, r3
 101218e:	f840 2f04 	str.w	r2, [r0, #4]!
 1012192:	d8f9      	bhi.n	1012188 <__lshift+0xac>
 1012194:	e7eb      	b.n	101216e <__lshift+0x92>
 1012196:	bf00      	nop

01012198 <__mcmp>:
 1012198:	b430      	push	{r4, r5}
 101219a:	4605      	mov	r5, r0
 101219c:	690a      	ldr	r2, [r1, #16]
 101219e:	6900      	ldr	r0, [r0, #16]
 10121a0:	1a80      	subs	r0, r0, r2
 10121a2:	d110      	bne.n	10121c6 <__mcmp+0x2e>
 10121a4:	0092      	lsls	r2, r2, #2
 10121a6:	3514      	adds	r5, #20
 10121a8:	3114      	adds	r1, #20
 10121aa:	18ab      	adds	r3, r5, r2
 10121ac:	4411      	add	r1, r2
 10121ae:	e001      	b.n	10121b4 <__mcmp+0x1c>
 10121b0:	429d      	cmp	r5, r3
 10121b2:	d208      	bcs.n	10121c6 <__mcmp+0x2e>
 10121b4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 10121b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 10121bc:	4294      	cmp	r4, r2
 10121be:	d0f7      	beq.n	10121b0 <__mcmp+0x18>
 10121c0:	bf28      	it	cs
 10121c2:	2001      	movcs	r0, #1
 10121c4:	d301      	bcc.n	10121ca <__mcmp+0x32>
 10121c6:	bc30      	pop	{r4, r5}
 10121c8:	4770      	bx	lr
 10121ca:	f04f 30ff 	mov.w	r0, #4294967295
 10121ce:	bc30      	pop	{r4, r5}
 10121d0:	4770      	bx	lr
 10121d2:	bf00      	nop

010121d4 <__mdiff>:
 10121d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10121d8:	460f      	mov	r7, r1
 10121da:	690d      	ldr	r5, [r1, #16]
 10121dc:	4616      	mov	r6, r2
 10121de:	6911      	ldr	r1, [r2, #16]
 10121e0:	4684      	mov	ip, r0
 10121e2:	f107 0414 	add.w	r4, r7, #20
 10121e6:	f102 0914 	add.w	r9, r2, #20
 10121ea:	1a6d      	subs	r5, r5, r1
 10121ec:	2d00      	cmp	r5, #0
 10121ee:	d15f      	bne.n	10122b0 <__mdiff+0xdc>
 10121f0:	0089      	lsls	r1, r1, #2
 10121f2:	1863      	adds	r3, r4, r1
 10121f4:	4449      	add	r1, r9
 10121f6:	e001      	b.n	10121fc <__mdiff+0x28>
 10121f8:	42a3      	cmp	r3, r4
 10121fa:	d964      	bls.n	10122c6 <__mdiff+0xf2>
 10121fc:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 1012200:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 1012204:	4290      	cmp	r0, r2
 1012206:	d0f7      	beq.n	10121f8 <__mdiff+0x24>
 1012208:	d355      	bcc.n	10122b6 <__mdiff+0xe2>
 101220a:	4660      	mov	r0, ip
 101220c:	6879      	ldr	r1, [r7, #4]
 101220e:	f7ff fd57 	bl	1011cc0 <_Balloc>
 1012212:	f8d7 8010 	ldr.w	r8, [r7, #16]
 1012216:	6933      	ldr	r3, [r6, #16]
 1012218:	46cc      	mov	ip, r9
 101221a:	4627      	mov	r7, r4
 101221c:	2200      	movs	r2, #0
 101221e:	eb04 0e88 	add.w	lr, r4, r8, lsl #2
 1012222:	eb09 0983 	add.w	r9, r9, r3, lsl #2
 1012226:	60c5      	str	r5, [r0, #12]
 1012228:	f100 0514 	add.w	r5, r0, #20
 101222c:	e000      	b.n	1012230 <__mdiff+0x5c>
 101222e:	4625      	mov	r5, r4
 1012230:	f857 ab04 	ldr.w	sl, [r7], #4
 1012234:	462c      	mov	r4, r5
 1012236:	f85c 1b04 	ldr.w	r1, [ip], #4
 101223a:	fa12 f38a 	uxtah	r3, r2, sl
 101223e:	45e1      	cmp	r9, ip
 1012240:	fa1f fb81 	uxth.w	fp, r1
 1012244:	ea4f 4211 	mov.w	r2, r1, lsr #16
 1012248:	eba3 030b 	sub.w	r3, r3, fp
 101224c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 1012250:	463e      	mov	r6, r7
 1012252:	eb02 4223 	add.w	r2, r2, r3, asr #16
 1012256:	b29b      	uxth	r3, r3
 1012258:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 101225c:	ea4f 4222 	mov.w	r2, r2, asr #16
 1012260:	f844 3b04 	str.w	r3, [r4], #4
 1012264:	d8e3      	bhi.n	101222e <__mdiff+0x5a>
 1012266:	45be      	cmp	lr, r7
 1012268:	d917      	bls.n	101229a <__mdiff+0xc6>
 101226a:	4625      	mov	r5, r4
 101226c:	f856 1b04 	ldr.w	r1, [r6], #4
 1012270:	45b6      	cmp	lr, r6
 1012272:	fa12 f381 	uxtah	r3, r2, r1
 1012276:	ea4f 4223 	mov.w	r2, r3, asr #16
 101227a:	b29b      	uxth	r3, r3
 101227c:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 1012280:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 1012284:	ea4f 4222 	mov.w	r2, r2, asr #16
 1012288:	f845 3b04 	str.w	r3, [r5], #4
 101228c:	d8ee      	bhi.n	101226c <__mdiff+0x98>
 101228e:	f10e 35ff 	add.w	r5, lr, #4294967295
 1012292:	1bed      	subs	r5, r5, r7
 1012294:	f025 0503 	bic.w	r5, r5, #3
 1012298:	4425      	add	r5, r4
 101229a:	b92b      	cbnz	r3, 10122a8 <__mdiff+0xd4>
 101229c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 10122a0:	f108 38ff 	add.w	r8, r8, #4294967295
 10122a4:	2b00      	cmp	r3, #0
 10122a6:	d0f9      	beq.n	101229c <__mdiff+0xc8>
 10122a8:	f8c0 8010 	str.w	r8, [r0, #16]
 10122ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10122b0:	bfa8      	it	ge
 10122b2:	2500      	movge	r5, #0
 10122b4:	daa9      	bge.n	101220a <__mdiff+0x36>
 10122b6:	4622      	mov	r2, r4
 10122b8:	463b      	mov	r3, r7
 10122ba:	464c      	mov	r4, r9
 10122bc:	4637      	mov	r7, r6
 10122be:	4691      	mov	r9, r2
 10122c0:	461e      	mov	r6, r3
 10122c2:	2501      	movs	r5, #1
 10122c4:	e7a1      	b.n	101220a <__mdiff+0x36>
 10122c6:	4660      	mov	r0, ip
 10122c8:	2100      	movs	r1, #0
 10122ca:	f7ff fcf9 	bl	1011cc0 <_Balloc>
 10122ce:	2201      	movs	r2, #1
 10122d0:	2300      	movs	r3, #0
 10122d2:	e9c0 2304 	strd	r2, r3, [r0, #16]
 10122d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10122da:	bf00      	nop

010122dc <__ulp>:
 10122dc:	ee10 2a90 	vmov	r2, s1
 10122e0:	2300      	movs	r3, #0
 10122e2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 10122e6:	401a      	ands	r2, r3
 10122e8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 10122ec:	2b00      	cmp	r3, #0
 10122ee:	dd04      	ble.n	10122fa <__ulp+0x1e>
 10122f0:	2000      	movs	r0, #0
 10122f2:	4619      	mov	r1, r3
 10122f4:	ec41 0b10 	vmov	d0, r0, r1
 10122f8:	4770      	bx	lr
 10122fa:	425b      	negs	r3, r3
 10122fc:	151b      	asrs	r3, r3, #20
 10122fe:	2b13      	cmp	r3, #19
 1012300:	dc07      	bgt.n	1012312 <__ulp+0x36>
 1012302:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 1012306:	2000      	movs	r0, #0
 1012308:	fa42 f103 	asr.w	r1, r2, r3
 101230c:	ec41 0b10 	vmov	d0, r0, r1
 1012310:	4770      	bx	lr
 1012312:	3b14      	subs	r3, #20
 1012314:	2100      	movs	r1, #0
 1012316:	2b1e      	cmp	r3, #30
 1012318:	bfd6      	itet	le
 101231a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 101231e:	2301      	movgt	r3, #1
 1012320:	fa22 f303 	lsrle.w	r3, r2, r3
 1012324:	4618      	mov	r0, r3
 1012326:	ec41 0b10 	vmov	d0, r0, r1
 101232a:	4770      	bx	lr

0101232c <__b2d>:
 101232c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 101232e:	f100 0614 	add.w	r6, r0, #20
 1012332:	6904      	ldr	r4, [r0, #16]
 1012334:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 1012338:	1f27      	subs	r7, r4, #4
 101233a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 101233e:	4628      	mov	r0, r5
 1012340:	f7ff fd82 	bl	1011e48 <__hi0bits>
 1012344:	280a      	cmp	r0, #10
 1012346:	f1c0 0320 	rsb	r3, r0, #32
 101234a:	600b      	str	r3, [r1, #0]
 101234c:	dd24      	ble.n	1012398 <__b2d+0x6c>
 101234e:	42be      	cmp	r6, r7
 1012350:	f1a0 000b 	sub.w	r0, r0, #11
 1012354:	d219      	bcs.n	101238a <__b2d+0x5e>
 1012356:	f854 1c08 	ldr.w	r1, [r4, #-8]
 101235a:	b1c0      	cbz	r0, 101238e <__b2d+0x62>
 101235c:	f1c0 0720 	rsb	r7, r0, #32
 1012360:	4085      	lsls	r5, r0
 1012362:	fa21 f307 	lsr.w	r3, r1, r7
 1012366:	4081      	lsls	r1, r0
 1012368:	431d      	orrs	r5, r3
 101236a:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 101236e:	f1a4 0508 	sub.w	r5, r4, #8
 1012372:	42ae      	cmp	r6, r5
 1012374:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1012378:	d203      	bcs.n	1012382 <__b2d+0x56>
 101237a:	f854 0c0c 	ldr.w	r0, [r4, #-12]
 101237e:	40f8      	lsrs	r0, r7
 1012380:	4301      	orrs	r1, r0
 1012382:	460a      	mov	r2, r1
 1012384:	ec43 2b10 	vmov	d0, r2, r3
 1012388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 101238a:	4601      	mov	r1, r0
 101238c:	b9e8      	cbnz	r0, 10123ca <__b2d+0x9e>
 101238e:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 1012392:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1012396:	e7f4      	b.n	1012382 <__b2d+0x56>
 1012398:	f1c0 0c0b 	rsb	ip, r0, #11
 101239c:	42be      	cmp	r6, r7
 101239e:	fa25 f10c 	lsr.w	r1, r5, ip
 10123a2:	f100 0015 	add.w	r0, r0, #21
 10123a6:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 10123aa:	bf38      	it	cc
 10123ac:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 10123b0:	fa05 f000 	lsl.w	r0, r5, r0
 10123b4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 10123b8:	bf2c      	ite	cs
 10123ba:	2100      	movcs	r1, #0
 10123bc:	fa21 f10c 	lsrcc.w	r1, r1, ip
 10123c0:	ea40 0201 	orr.w	r2, r0, r1
 10123c4:	ec43 2b10 	vmov	d0, r2, r3
 10123c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 10123ca:	fa05 f000 	lsl.w	r0, r5, r0
 10123ce:	2100      	movs	r1, #0
 10123d0:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 10123d4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 10123d8:	e7d3      	b.n	1012382 <__b2d+0x56>
 10123da:	bf00      	nop

010123dc <__d2b>:
 10123dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 10123e0:	4688      	mov	r8, r1
 10123e2:	b083      	sub	sp, #12
 10123e4:	2101      	movs	r1, #1
 10123e6:	ec55 4b10 	vmov	r4, r5, d0
 10123ea:	4617      	mov	r7, r2
 10123ec:	f7ff fc68 	bl	1011cc0 <_Balloc>
 10123f0:	f3c5 560a 	ubfx	r6, r5, #20, #11
 10123f4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 10123f8:	4681      	mov	r9, r0
 10123fa:	b10e      	cbz	r6, 1012400 <__d2b+0x24>
 10123fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 1012400:	2c00      	cmp	r4, #0
 1012402:	9301      	str	r3, [sp, #4]
 1012404:	d029      	beq.n	101245a <__d2b+0x7e>
 1012406:	4668      	mov	r0, sp
 1012408:	9400      	str	r4, [sp, #0]
 101240a:	f7ff fd3d 	bl	1011e88 <__lo0bits>
 101240e:	b9c0      	cbnz	r0, 1012442 <__d2b+0x66>
 1012410:	e9dd 2300 	ldrd	r2, r3, [sp]
 1012414:	f8c9 2014 	str.w	r2, [r9, #20]
 1012418:	2b00      	cmp	r3, #0
 101241a:	f8c9 3018 	str.w	r3, [r9, #24]
 101241e:	bf14      	ite	ne
 1012420:	2102      	movne	r1, #2
 1012422:	2101      	moveq	r1, #1
 1012424:	f8c9 1010 	str.w	r1, [r9, #16]
 1012428:	b30e      	cbz	r6, 101246e <__d2b+0x92>
 101242a:	f2a6 4633 	subw	r6, r6, #1075	; 0x433
 101242e:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 1012432:	4406      	add	r6, r0
 1012434:	4648      	mov	r0, r9
 1012436:	f8c8 6000 	str.w	r6, [r8]
 101243a:	603b      	str	r3, [r7, #0]
 101243c:	b003      	add	sp, #12
 101243e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 1012442:	9b01      	ldr	r3, [sp, #4]
 1012444:	f1c0 0220 	rsb	r2, r0, #32
 1012448:	9900      	ldr	r1, [sp, #0]
 101244a:	fa03 f202 	lsl.w	r2, r3, r2
 101244e:	40c3      	lsrs	r3, r0
 1012450:	430a      	orrs	r2, r1
 1012452:	9301      	str	r3, [sp, #4]
 1012454:	f8c9 2014 	str.w	r2, [r9, #20]
 1012458:	e7de      	b.n	1012418 <__d2b+0x3c>
 101245a:	a801      	add	r0, sp, #4
 101245c:	f7ff fd14 	bl	1011e88 <__lo0bits>
 1012460:	9b01      	ldr	r3, [sp, #4]
 1012462:	2101      	movs	r1, #1
 1012464:	e9c9 1304 	strd	r1, r3, [r9, #16]
 1012468:	3020      	adds	r0, #32
 101246a:	2e00      	cmp	r6, #0
 101246c:	d1dd      	bne.n	101242a <__d2b+0x4e>
 101246e:	eb09 0381 	add.w	r3, r9, r1, lsl #2
 1012472:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 1012476:	f8c8 0000 	str.w	r0, [r8]
 101247a:	6918      	ldr	r0, [r3, #16]
 101247c:	f7ff fce4 	bl	1011e48 <__hi0bits>
 1012480:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 1012484:	6038      	str	r0, [r7, #0]
 1012486:	4648      	mov	r0, r9
 1012488:	b003      	add	sp, #12
 101248a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 101248e:	bf00      	nop

01012490 <__ratio>:
 1012490:	b530      	push	{r4, r5, lr}
 1012492:	b087      	sub	sp, #28
 1012494:	460c      	mov	r4, r1
 1012496:	a904      	add	r1, sp, #16
 1012498:	4605      	mov	r5, r0
 101249a:	f7ff ff47 	bl	101232c <__b2d>
 101249e:	4620      	mov	r0, r4
 10124a0:	a905      	add	r1, sp, #20
 10124a2:	ed8d 0b00 	vstr	d0, [sp]
 10124a6:	f7ff ff41 	bl	101232c <__b2d>
 10124aa:	6920      	ldr	r0, [r4, #16]
 10124ac:	6929      	ldr	r1, [r5, #16]
 10124ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 10124b2:	1a09      	subs	r1, r1, r0
 10124b4:	1ad3      	subs	r3, r2, r3
 10124b6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 10124ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 10124be:	2b00      	cmp	r3, #0
 10124c0:	ed8d 0b02 	vstr	d0, [sp, #8]
 10124c4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 10124c8:	dd0c      	ble.n	10124e4 <__ratio+0x54>
 10124ca:	9a01      	ldr	r2, [sp, #4]
 10124cc:	eb02 5103 	add.w	r1, r2, r3, lsl #20
 10124d0:	e9cd 0100 	strd	r0, r1, [sp]
 10124d4:	ed9d 7b00 	vldr	d7, [sp]
 10124d8:	ed9d 6b02 	vldr	d6, [sp, #8]
 10124dc:	ee87 0b06 	vdiv.f64	d0, d7, d6
 10124e0:	b007      	add	sp, #28
 10124e2:	bd30      	pop	{r4, r5, pc}
 10124e4:	9a03      	ldr	r2, [sp, #12]
 10124e6:	eba2 5503 	sub.w	r5, r2, r3, lsl #20
 10124ea:	e9cd 4502 	strd	r4, r5, [sp, #8]
 10124ee:	e7f1      	b.n	10124d4 <__ratio+0x44>

010124f0 <_mprec_log10>:
 10124f0:	2817      	cmp	r0, #23
 10124f2:	dd08      	ble.n	1012506 <_mprec_log10+0x16>
 10124f4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 10124f8:	eeb2 7b04 	vmov.f64	d7, #36	; 0x41200000  10.0
 10124fc:	3801      	subs	r0, #1
 10124fe:	ee20 0b07 	vmul.f64	d0, d0, d7
 1012502:	d1fb      	bne.n	10124fc <_mprec_log10+0xc>
 1012504:	4770      	bx	lr
 1012506:	f643 7378 	movw	r3, #16248	; 0x3f78
 101250a:	f2c0 1305 	movt	r3, #261	; 0x105
 101250e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 1012512:	ed90 0b04 	vldr	d0, [r0, #16]
 1012516:	4770      	bx	lr

01012518 <__copybits>:
 1012518:	b470      	push	{r4, r5, r6}
 101251a:	3901      	subs	r1, #1
 101251c:	6914      	ldr	r4, [r2, #16]
 101251e:	f102 0314 	add.w	r3, r2, #20
 1012522:	1149      	asrs	r1, r1, #5
 1012524:	1c4e      	adds	r6, r1, #1
 1012526:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 101252a:	428b      	cmp	r3, r1
 101252c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 1012530:	d20c      	bcs.n	101254c <__copybits+0x34>
 1012532:	1f04      	subs	r4, r0, #4
 1012534:	f853 5b04 	ldr.w	r5, [r3], #4
 1012538:	4299      	cmp	r1, r3
 101253a:	f844 5f04 	str.w	r5, [r4, #4]!
 101253e:	d8f9      	bhi.n	1012534 <__copybits+0x1c>
 1012540:	1a8b      	subs	r3, r1, r2
 1012542:	3b15      	subs	r3, #21
 1012544:	f023 0303 	bic.w	r3, r3, #3
 1012548:	3304      	adds	r3, #4
 101254a:	4418      	add	r0, r3
 101254c:	4286      	cmp	r6, r0
 101254e:	d904      	bls.n	101255a <__copybits+0x42>
 1012550:	2300      	movs	r3, #0
 1012552:	f840 3b04 	str.w	r3, [r0], #4
 1012556:	4286      	cmp	r6, r0
 1012558:	d8fb      	bhi.n	1012552 <__copybits+0x3a>
 101255a:	bc70      	pop	{r4, r5, r6}
 101255c:	4770      	bx	lr
 101255e:	bf00      	nop

01012560 <__any_on>:
 1012560:	6903      	ldr	r3, [r0, #16]
 1012562:	114a      	asrs	r2, r1, #5
 1012564:	b410      	push	{r4}
 1012566:	4293      	cmp	r3, r2
 1012568:	f100 0414 	add.w	r4, r0, #20
 101256c:	bfb8      	it	lt
 101256e:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 1012572:	db02      	blt.n	101257a <__any_on+0x1a>
 1012574:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 1012578:	dc0e      	bgt.n	1012598 <__any_on+0x38>
 101257a:	429c      	cmp	r4, r3
 101257c:	d21b      	bcs.n	10125b6 <__any_on+0x56>
 101257e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 1012582:	3b04      	subs	r3, #4
 1012584:	b118      	cbz	r0, 101258e <__any_on+0x2e>
 1012586:	e012      	b.n	10125ae <__any_on+0x4e>
 1012588:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 101258c:	b97a      	cbnz	r2, 10125ae <__any_on+0x4e>
 101258e:	429c      	cmp	r4, r3
 1012590:	d3fa      	bcc.n	1012588 <__any_on+0x28>
 1012592:	f85d 4b04 	ldr.w	r4, [sp], #4
 1012596:	4770      	bx	lr
 1012598:	f011 011f 	ands.w	r1, r1, #31
 101259c:	d0ed      	beq.n	101257a <__any_on+0x1a>
 101259e:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 10125a2:	fa20 f201 	lsr.w	r2, r0, r1
 10125a6:	fa02 f101 	lsl.w	r1, r2, r1
 10125aa:	4288      	cmp	r0, r1
 10125ac:	d0e5      	beq.n	101257a <__any_on+0x1a>
 10125ae:	2001      	movs	r0, #1
 10125b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 10125b4:	4770      	bx	lr
 10125b6:	2000      	movs	r0, #0
 10125b8:	e7eb      	b.n	1012592 <__any_on+0x32>
 10125ba:	bf00      	nop

010125bc <cleanup_glue>:
 10125bc:	b538      	push	{r3, r4, r5, lr}
 10125be:	460c      	mov	r4, r1
 10125c0:	6809      	ldr	r1, [r1, #0]
 10125c2:	4605      	mov	r5, r0
 10125c4:	b109      	cbz	r1, 10125ca <cleanup_glue+0xe>
 10125c6:	f7ff fff9 	bl	10125bc <cleanup_glue>
 10125ca:	4621      	mov	r1, r4
 10125cc:	4628      	mov	r0, r5
 10125ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 10125d2:	f7ff b9bd 	b.w	1011950 <_free_r>
 10125d6:	bf00      	nop

010125d8 <_reclaim_reent>:
 10125d8:	f246 5320 	movw	r3, #25888	; 0x6520
 10125dc:	f2c0 1305 	movt	r3, #261	; 0x105
 10125e0:	681b      	ldr	r3, [r3, #0]
 10125e2:	4283      	cmp	r3, r0
 10125e4:	d03b      	beq.n	101265e <_reclaim_reent+0x86>
 10125e6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 10125e8:	b570      	push	{r4, r5, r6, lr}
 10125ea:	4605      	mov	r5, r0
 10125ec:	b18b      	cbz	r3, 1012612 <_reclaim_reent+0x3a>
 10125ee:	2600      	movs	r6, #0
 10125f0:	5999      	ldr	r1, [r3, r6]
 10125f2:	b139      	cbz	r1, 1012604 <_reclaim_reent+0x2c>
 10125f4:	680c      	ldr	r4, [r1, #0]
 10125f6:	4628      	mov	r0, r5
 10125f8:	f7ff f9aa 	bl	1011950 <_free_r>
 10125fc:	4621      	mov	r1, r4
 10125fe:	2c00      	cmp	r4, #0
 1012600:	d1f8      	bne.n	10125f4 <_reclaim_reent+0x1c>
 1012602:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 1012604:	3604      	adds	r6, #4
 1012606:	2e80      	cmp	r6, #128	; 0x80
 1012608:	d1f2      	bne.n	10125f0 <_reclaim_reent+0x18>
 101260a:	4619      	mov	r1, r3
 101260c:	4628      	mov	r0, r5
 101260e:	f7ff f99f 	bl	1011950 <_free_r>
 1012612:	6c29      	ldr	r1, [r5, #64]	; 0x40
 1012614:	b111      	cbz	r1, 101261c <_reclaim_reent+0x44>
 1012616:	4628      	mov	r0, r5
 1012618:	f7ff f99a 	bl	1011950 <_free_r>
 101261c:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 1012620:	b151      	cbz	r1, 1012638 <_reclaim_reent+0x60>
 1012622:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 1012626:	42b1      	cmp	r1, r6
 1012628:	d006      	beq.n	1012638 <_reclaim_reent+0x60>
 101262a:	680c      	ldr	r4, [r1, #0]
 101262c:	4628      	mov	r0, r5
 101262e:	f7ff f98f 	bl	1011950 <_free_r>
 1012632:	42a6      	cmp	r6, r4
 1012634:	4621      	mov	r1, r4
 1012636:	d1f8      	bne.n	101262a <_reclaim_reent+0x52>
 1012638:	6d69      	ldr	r1, [r5, #84]	; 0x54
 101263a:	b111      	cbz	r1, 1012642 <_reclaim_reent+0x6a>
 101263c:	4628      	mov	r0, r5
 101263e:	f7ff f987 	bl	1011950 <_free_r>
 1012642:	6bab      	ldr	r3, [r5, #56]	; 0x38
 1012644:	b153      	cbz	r3, 101265c <_reclaim_reent+0x84>
 1012646:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 1012648:	4628      	mov	r0, r5
 101264a:	4798      	blx	r3
 101264c:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 1012650:	b121      	cbz	r1, 101265c <_reclaim_reent+0x84>
 1012652:	4628      	mov	r0, r5
 1012654:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 1012658:	f7ff bfb0 	b.w	10125bc <cleanup_glue>
 101265c:	bd70      	pop	{r4, r5, r6, pc}
 101265e:	4770      	bx	lr

01012660 <frexp>:
 1012660:	b430      	push	{r4, r5}
 1012662:	b082      	sub	sp, #8
 1012664:	f64f 74ff 	movw	r4, #65535	; 0xffff
 1012668:	f6c7 74ef 	movt	r4, #32751	; 0x7fef
 101266c:	ed8d 0b00 	vstr	d0, [sp]
 1012670:	2500      	movs	r5, #0
 1012672:	9b01      	ldr	r3, [sp, #4]
 1012674:	6005      	str	r5, [r0, #0]
 1012676:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 101267a:	42a1      	cmp	r1, r4
 101267c:	dc24      	bgt.n	10126c8 <frexp+0x68>
 101267e:	9c00      	ldr	r4, [sp, #0]
 1012680:	ea51 0204 	orrs.w	r2, r1, r4
 1012684:	d020      	beq.n	10126c8 <frexp+0x68>
 1012686:	462c      	mov	r4, r5
 1012688:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 101268c:	401c      	ands	r4, r3
 101268e:	b954      	cbnz	r4, 10126a6 <frexp+0x46>
 1012690:	ed9f 7b11 	vldr	d7, [pc, #68]	; 10126d8 <frexp+0x78>
 1012694:	f06f 0535 	mvn.w	r5, #53	; 0x35
 1012698:	ee20 7b07 	vmul.f64	d7, d0, d7
 101269c:	ed8d 7b00 	vstr	d7, [sp]
 10126a0:	9b01      	ldr	r3, [sp, #4]
 10126a2:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 10126a6:	f023 44ff 	bic.w	r4, r3, #2139095040	; 0x7f800000
 10126aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 10126ae:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
 10126b2:	1509      	asrs	r1, r1, #20
 10126b4:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 10126b8:	f2a1 31fe 	subw	r1, r1, #1022	; 0x3fe
 10126bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 10126c0:	4429      	add	r1, r5
 10126c2:	e9cd 2300 	strd	r2, r3, [sp]
 10126c6:	6001      	str	r1, [r0, #0]
 10126c8:	ed9d 0b00 	vldr	d0, [sp]
 10126cc:	b002      	add	sp, #8
 10126ce:	bc30      	pop	{r4, r5}
 10126d0:	4770      	bx	lr
 10126d2:	bf00      	nop
 10126d4:	f3af 8000 	nop.w
 10126d8:	00000000 	.word	0x00000000
 10126dc:	43500000 	.word	0x43500000

010126e0 <__ssprint_r>:
 10126e0:	6893      	ldr	r3, [r2, #8]
 10126e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10126e6:	4692      	mov	sl, r2
 10126e8:	b083      	sub	sp, #12
 10126ea:	2b00      	cmp	r3, #0
 10126ec:	d06e      	beq.n	10127cc <__ssprint_r+0xec>
 10126ee:	6817      	ldr	r7, [r2, #0]
 10126f0:	4681      	mov	r9, r0
 10126f2:	460c      	mov	r4, r1
 10126f4:	6808      	ldr	r0, [r1, #0]
 10126f6:	3708      	adds	r7, #8
 10126f8:	688d      	ldr	r5, [r1, #8]
 10126fa:	e042      	b.n	1012782 <__ssprint_r+0xa2>
 10126fc:	89a3      	ldrh	r3, [r4, #12]
 10126fe:	f413 6f90 	tst.w	r3, #1152	; 0x480
 1012702:	d02d      	beq.n	1012760 <__ssprint_r+0x80>
 1012704:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 1012708:	1a45      	subs	r5, r0, r1
 101270a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 101270e:	eb05 0806 	add.w	r8, r5, r6
 1012712:	f108 0801 	add.w	r8, r8, #1
 1012716:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 101271a:	1052      	asrs	r2, r2, #1
 101271c:	4590      	cmp	r8, r2
 101271e:	bf94      	ite	ls
 1012720:	4690      	movls	r8, r2
 1012722:	4642      	movhi	r2, r8
 1012724:	055b      	lsls	r3, r3, #21
 1012726:	d538      	bpl.n	101279a <__ssprint_r+0xba>
 1012728:	4611      	mov	r1, r2
 101272a:	4648      	mov	r0, r9
 101272c:	f7fa fbe8 	bl	100cf00 <_malloc_r>
 1012730:	2800      	cmp	r0, #0
 1012732:	d03c      	beq.n	10127ae <__ssprint_r+0xce>
 1012734:	462a      	mov	r2, r5
 1012736:	6921      	ldr	r1, [r4, #16]
 1012738:	9001      	str	r0, [sp, #4]
 101273a:	f7fb e902 	blx	100d940 <memcpy>
 101273e:	89a2      	ldrh	r2, [r4, #12]
 1012740:	9b01      	ldr	r3, [sp, #4]
 1012742:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 1012746:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 101274a:	81a2      	strh	r2, [r4, #12]
 101274c:	1958      	adds	r0, r3, r5
 101274e:	f8c4 8014 	str.w	r8, [r4, #20]
 1012752:	eba8 0505 	sub.w	r5, r8, r5
 1012756:	46b0      	mov	r8, r6
 1012758:	60a5      	str	r5, [r4, #8]
 101275a:	4635      	mov	r5, r6
 101275c:	6123      	str	r3, [r4, #16]
 101275e:	6020      	str	r0, [r4, #0]
 1012760:	4642      	mov	r2, r8
 1012762:	4659      	mov	r1, fp
 1012764:	f000 ffe8 	bl	1013738 <memmove>
 1012768:	f8da 2008 	ldr.w	r2, [sl, #8]
 101276c:	68a3      	ldr	r3, [r4, #8]
 101276e:	6820      	ldr	r0, [r4, #0]
 1012770:	1b96      	subs	r6, r2, r6
 1012772:	1b5d      	subs	r5, r3, r5
 1012774:	60a5      	str	r5, [r4, #8]
 1012776:	4440      	add	r0, r8
 1012778:	6020      	str	r0, [r4, #0]
 101277a:	f8ca 6008 	str.w	r6, [sl, #8]
 101277e:	b32e      	cbz	r6, 10127cc <__ssprint_r+0xec>
 1012780:	3708      	adds	r7, #8
 1012782:	f857 6c04 	ldr.w	r6, [r7, #-4]
 1012786:	46a8      	mov	r8, r5
 1012788:	f857 bc08 	ldr.w	fp, [r7, #-8]
 101278c:	2e00      	cmp	r6, #0
 101278e:	d0f7      	beq.n	1012780 <__ssprint_r+0xa0>
 1012790:	42ae      	cmp	r6, r5
 1012792:	d2b3      	bcs.n	10126fc <__ssprint_r+0x1c>
 1012794:	4635      	mov	r5, r6
 1012796:	46b0      	mov	r8, r6
 1012798:	e7e2      	b.n	1012760 <__ssprint_r+0x80>
 101279a:	4648      	mov	r0, r9
 101279c:	f001 f834 	bl	1013808 <_realloc_r>
 10127a0:	4603      	mov	r3, r0
 10127a2:	2800      	cmp	r0, #0
 10127a4:	d1d2      	bne.n	101274c <__ssprint_r+0x6c>
 10127a6:	6921      	ldr	r1, [r4, #16]
 10127a8:	4648      	mov	r0, r9
 10127aa:	f7ff f8d1 	bl	1011950 <_free_r>
 10127ae:	230c      	movs	r3, #12
 10127b0:	f8c9 3000 	str.w	r3, [r9]
 10127b4:	89a3      	ldrh	r3, [r4, #12]
 10127b6:	f04f 30ff 	mov.w	r0, #4294967295
 10127ba:	2200      	movs	r2, #0
 10127bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 10127c0:	81a3      	strh	r3, [r4, #12]
 10127c2:	e9ca 2201 	strd	r2, r2, [sl, #4]
 10127c6:	b003      	add	sp, #12
 10127c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10127cc:	2000      	movs	r0, #0
 10127ce:	f8ca 0004 	str.w	r0, [sl, #4]
 10127d2:	b003      	add	sp, #12
 10127d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

010127d8 <_svfiprintf_r>:
 10127d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10127dc:	b0c7      	sub	sp, #284	; 0x11c
 10127de:	460c      	mov	r4, r1
 10127e0:	4683      	mov	fp, r0
 10127e2:	9109      	str	r1, [sp, #36]	; 0x24
 10127e4:	4615      	mov	r5, r2
 10127e6:	a816      	add	r0, sp, #88	; 0x58
 10127e8:	2208      	movs	r2, #8
 10127ea:	2100      	movs	r1, #0
 10127ec:	9307      	str	r3, [sp, #28]
 10127ee:	f7fb fb97 	bl	100df20 <memset>
 10127f2:	89a3      	ldrh	r3, [r4, #12]
 10127f4:	061b      	lsls	r3, r3, #24
 10127f6:	d503      	bpl.n	1012800 <_svfiprintf_r+0x28>
 10127f8:	6923      	ldr	r3, [r4, #16]
 10127fa:	2b00      	cmp	r3, #0
 10127fc:	f000 853f 	beq.w	101327e <_svfiprintf_r+0xaa6>
 1012800:	f246 5920 	movw	r9, #25888	; 0x6520
 1012804:	f2c0 1905 	movt	r9, #261	; 0x105
 1012808:	46aa      	mov	sl, r5
 101280a:	2300      	movs	r3, #0
 101280c:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1012810:	930c      	str	r3, [sp, #48]	; 0x30
 1012812:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 1012816:	930f      	str	r3, [sp, #60]	; 0x3c
 1012818:	9304      	str	r3, [sp, #16]
 101281a:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 101281e:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 1012822:	f646 1650 	movw	r6, #26960	; 0x6950
 1012826:	f2c0 1605 	movt	r6, #261	; 0x105
 101282a:	4654      	mov	r4, sl
 101282c:	f8d9 3000 	ldr.w	r3, [r9]
 1012830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 1012832:	2b00      	cmp	r3, #0
 1012834:	bf08      	it	eq
 1012836:	4633      	moveq	r3, r6
 1012838:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 101283c:	f7fa fa9e 	bl	100cd7c <__locale_mb_cur_max>
 1012840:	ab16      	add	r3, sp, #88	; 0x58
 1012842:	4622      	mov	r2, r4
 1012844:	9300      	str	r3, [sp, #0]
 1012846:	a914      	add	r1, sp, #80	; 0x50
 1012848:	4603      	mov	r3, r0
 101284a:	4658      	mov	r0, fp
 101284c:	47a8      	blx	r5
 101284e:	2800      	cmp	r0, #0
 1012850:	4603      	mov	r3, r0
 1012852:	f000 8086 	beq.w	1012962 <_svfiprintf_r+0x18a>
 1012856:	db7c      	blt.n	1012952 <_svfiprintf_r+0x17a>
 1012858:	9a14      	ldr	r2, [sp, #80]	; 0x50
 101285a:	2a25      	cmp	r2, #37	; 0x25
 101285c:	d001      	beq.n	1012862 <_svfiprintf_r+0x8a>
 101285e:	441c      	add	r4, r3
 1012860:	e7e4      	b.n	101282c <_svfiprintf_r+0x54>
 1012862:	ebb4 060a 	subs.w	r6, r4, sl
 1012866:	4605      	mov	r5, r0
 1012868:	d17f      	bne.n	101296a <_svfiprintf_r+0x192>
 101286a:	2300      	movs	r3, #0
 101286c:	9306      	str	r3, [sp, #24]
 101286e:	461e      	mov	r6, r3
 1012870:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1012874:	7863      	ldrb	r3, [r4, #1]
 1012876:	f104 0a01 	add.w	sl, r4, #1
 101287a:	f04f 32ff 	mov.w	r2, #4294967295
 101287e:	9203      	str	r2, [sp, #12]
 1012880:	f10a 0a01 	add.w	sl, sl, #1
 1012884:	f1a3 0220 	sub.w	r2, r3, #32
 1012888:	2a5a      	cmp	r2, #90	; 0x5a
 101288a:	f200 8322 	bhi.w	1012ed2 <_svfiprintf_r+0x6fa>
 101288e:	e8df f012 	tbh	[pc, r2, lsl #1]
 1012892:	01d2      	.short	0x01d2
 1012894:	03200320 	.word	0x03200320
 1012898:	032001cd 	.word	0x032001cd
 101289c:	03200320 	.word	0x03200320
 10128a0:	032001af 	.word	0x032001af
 10128a4:	01a00320 	.word	0x01a00320
 10128a8:	0320025e 	.word	0x0320025e
 10128ac:	01f4020f 	.word	0x01f4020f
 10128b0:	01ef0320 	.word	0x01ef0320
 10128b4:	015e015e 	.word	0x015e015e
 10128b8:	015e015e 	.word	0x015e015e
 10128bc:	015e015e 	.word	0x015e015e
 10128c0:	015e015e 	.word	0x015e015e
 10128c4:	0320015e 	.word	0x0320015e
 10128c8:	03200320 	.word	0x03200320
 10128cc:	03200320 	.word	0x03200320
 10128d0:	03200320 	.word	0x03200320
 10128d4:	03200320 	.word	0x03200320
 10128d8:	0220016c 	.word	0x0220016c
 10128dc:	03200320 	.word	0x03200320
 10128e0:	03200320 	.word	0x03200320
 10128e4:	03200320 	.word	0x03200320
 10128e8:	03200320 	.word	0x03200320
 10128ec:	03200320 	.word	0x03200320
 10128f0:	03200214 	.word	0x03200214
 10128f4:	03200320 	.word	0x03200320
 10128f8:	032002c9 	.word	0x032002c9
 10128fc:	032002bc 	.word	0x032002bc
 1012900:	02900320 	.word	0x02900320
 1012904:	03200320 	.word	0x03200320
 1012908:	03200320 	.word	0x03200320
 101290c:	03200320 	.word	0x03200320
 1012910:	03200320 	.word	0x03200320
 1012914:	03200320 	.word	0x03200320
 1012918:	0276016c 	.word	0x0276016c
 101291c:	03200320 	.word	0x03200320
 1012920:	02fe0320 	.word	0x02fe0320
 1012924:	005b0276 	.word	0x005b0276
 1012928:	02f10320 	.word	0x02f10320
 101292c:	030b0320 	.word	0x030b0320
 1012930:	0264018f 	.word	0x0264018f
 1012934:	0320005b 	.word	0x0320005b
 1012938:	005d02c9 	.word	0x005d02c9
 101293c:	032001dd 	.word	0x032001dd
 1012940:	009b0320 	.word	0x009b0320
 1012944:	005d0320 	.word	0x005d0320
 1012948:	f046 0620 	orr.w	r6, r6, #32
 101294c:	f89a 3000 	ldrb.w	r3, [sl]
 1012950:	e796      	b.n	1012880 <_svfiprintf_r+0xa8>
 1012952:	2208      	movs	r2, #8
 1012954:	2100      	movs	r1, #0
 1012956:	a816      	add	r0, sp, #88	; 0x58
 1012958:	f7fb fae2 	bl	100df20 <memset>
 101295c:	2301      	movs	r3, #1
 101295e:	441c      	add	r4, r3
 1012960:	e764      	b.n	101282c <_svfiprintf_r+0x54>
 1012962:	ebb4 060a 	subs.w	r6, r4, sl
 1012966:	4605      	mov	r5, r0
 1012968:	d012      	beq.n	1012990 <_svfiprintf_r+0x1b8>
 101296a:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 101296e:	e9c8 a600 	strd	sl, r6, [r8]
 1012972:	3301      	adds	r3, #1
 1012974:	4432      	add	r2, r6
 1012976:	2b07      	cmp	r3, #7
 1012978:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 101297c:	bfd8      	it	le
 101297e:	f108 0808 	addle.w	r8, r8, #8
 1012982:	dc17      	bgt.n	10129b4 <_svfiprintf_r+0x1dc>
 1012984:	9b04      	ldr	r3, [sp, #16]
 1012986:	4433      	add	r3, r6
 1012988:	9304      	str	r3, [sp, #16]
 101298a:	2d00      	cmp	r5, #0
 101298c:	f47f af6d 	bne.w	101286a <_svfiprintf_r+0x92>
 1012990:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 1012992:	2b00      	cmp	r3, #0
 1012994:	f040 8586 	bne.w	10134a4 <_svfiprintf_r+0xccc>
 1012998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 101299a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 101299e:	f013 0f40 	tst.w	r3, #64	; 0x40
 10129a2:	9b04      	ldr	r3, [sp, #16]
 10129a4:	bf18      	it	ne
 10129a6:	f04f 33ff 	movne.w	r3, #4294967295
 10129aa:	9304      	str	r3, [sp, #16]
 10129ac:	9804      	ldr	r0, [sp, #16]
 10129ae:	b047      	add	sp, #284	; 0x11c
 10129b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10129b4:	aa1a      	add	r2, sp, #104	; 0x68
 10129b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 10129b8:	4658      	mov	r0, fp
 10129ba:	f7ff fe91 	bl	10126e0 <__ssprint_r>
 10129be:	2800      	cmp	r0, #0
 10129c0:	d1ea      	bne.n	1012998 <_svfiprintf_r+0x1c0>
 10129c2:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 10129c6:	e7dd      	b.n	1012984 <_svfiprintf_r+0x1ac>
 10129c8:	06b4      	lsls	r4, r6, #26
 10129ca:	f246 02b8 	movw	r2, #24760	; 0x60b8
 10129ce:	f2c0 1205 	movt	r2, #261	; 0x105
 10129d2:	920c      	str	r2, [sp, #48]	; 0x30
 10129d4:	f140 81f5 	bpl.w	1012dc2 <_svfiprintf_r+0x5ea>
 10129d8:	9d07      	ldr	r5, [sp, #28]
 10129da:	3507      	adds	r5, #7
 10129dc:	f025 0207 	bic.w	r2, r5, #7
 10129e0:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 10129e4:	9207      	str	r2, [sp, #28]
 10129e6:	ea54 0205 	orrs.w	r2, r4, r5
 10129ea:	f006 0201 	and.w	r2, r6, #1
 10129ee:	bf08      	it	eq
 10129f0:	2200      	moveq	r2, #0
 10129f2:	2a00      	cmp	r2, #0
 10129f4:	f040 8201 	bne.w	1012dfa <_svfiprintf_r+0x622>
 10129f8:	f426 6780 	bic.w	r7, r6, #1024	; 0x400
 10129fc:	2302      	movs	r3, #2
 10129fe:	9903      	ldr	r1, [sp, #12]
 1012a00:	2200      	movs	r2, #0
 1012a02:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1012a06:	1c4a      	adds	r2, r1, #1
 1012a08:	f000 8182 	beq.w	1012d10 <_svfiprintf_r+0x538>
 1012a0c:	ea54 0205 	orrs.w	r2, r4, r5
 1012a10:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 1012a14:	bf14      	ite	ne
 1012a16:	2201      	movne	r2, #1
 1012a18:	2200      	moveq	r2, #0
 1012a1a:	2900      	cmp	r1, #0
 1012a1c:	bf18      	it	ne
 1012a1e:	2201      	movne	r2, #1
 1012a20:	2a00      	cmp	r2, #0
 1012a22:	f040 8417 	bne.w	1013254 <_svfiprintf_r+0xa7c>
 1012a26:	2b00      	cmp	r3, #0
 1012a28:	f040 83f0 	bne.w	101320c <_svfiprintf_r+0xa34>
 1012a2c:	f017 0201 	ands.w	r2, r7, #1
 1012a30:	9303      	str	r3, [sp, #12]
 1012a32:	9205      	str	r2, [sp, #20]
 1012a34:	bf04      	itt	eq
 1012a36:	ab46      	addeq	r3, sp, #280	; 0x118
 1012a38:	930b      	streq	r3, [sp, #44]	; 0x2c
 1012a3a:	d005      	beq.n	1012a48 <_svfiprintf_r+0x270>
 1012a3c:	2330      	movs	r3, #48	; 0x30
 1012a3e:	f88d 3117 	strb.w	r3, [sp, #279]	; 0x117
 1012a42:	f20d 1317 	addw	r3, sp, #279	; 0x117
 1012a46:	930b      	str	r3, [sp, #44]	; 0x2c
 1012a48:	9b05      	ldr	r3, [sp, #20]
 1012a4a:	9a03      	ldr	r2, [sp, #12]
 1012a4c:	4293      	cmp	r3, r2
 1012a4e:	bfb8      	it	lt
 1012a50:	4613      	movlt	r3, r2
 1012a52:	9302      	str	r3, [sp, #8]
 1012a54:	2300      	movs	r3, #0
 1012a56:	9308      	str	r3, [sp, #32]
 1012a58:	f89d 304b 	ldrb.w	r3, [sp, #75]	; 0x4b
 1012a5c:	b113      	cbz	r3, 1012a64 <_svfiprintf_r+0x28c>
 1012a5e:	9b02      	ldr	r3, [sp, #8]
 1012a60:	3301      	adds	r3, #1
 1012a62:	9302      	str	r3, [sp, #8]
 1012a64:	f016 0302 	ands.w	r3, r6, #2
 1012a68:	bf1e      	ittt	ne
 1012a6a:	9a02      	ldrne	r2, [sp, #8]
 1012a6c:	3202      	addne	r2, #2
 1012a6e:	9202      	strne	r2, [sp, #8]
 1012a70:	f016 0084 	ands.w	r0, r6, #132	; 0x84
 1012a74:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 1012a78:	900a      	str	r0, [sp, #40]	; 0x28
 1012a7a:	d105      	bne.n	1012a88 <_svfiprintf_r+0x2b0>
 1012a7c:	9806      	ldr	r0, [sp, #24]
 1012a7e:	9c02      	ldr	r4, [sp, #8]
 1012a80:	1b04      	subs	r4, r0, r4
 1012a82:	2c00      	cmp	r4, #0
 1012a84:	f300 8326 	bgt.w	10130d4 <_svfiprintf_r+0x8fc>
 1012a88:	f89d 404b 	ldrb.w	r4, [sp, #75]	; 0x4b
 1012a8c:	1c48      	adds	r0, r1, #1
 1012a8e:	f108 0708 	add.w	r7, r8, #8
 1012a92:	b1ac      	cbz	r4, 1012ac0 <_svfiprintf_r+0x2e8>
 1012a94:	2807      	cmp	r0, #7
 1012a96:	f10d 044b 	add.w	r4, sp, #75	; 0x4b
 1012a9a:	f102 0201 	add.w	r2, r2, #1
 1012a9e:	f8c8 4000 	str.w	r4, [r8]
 1012aa2:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 1012aa6:	f04f 0401 	mov.w	r4, #1
 1012aaa:	f8c8 4004 	str.w	r4, [r8, #4]
 1012aae:	f300 8355 	bgt.w	101315c <_svfiprintf_r+0x984>
 1012ab2:	1c8d      	adds	r5, r1, #2
 1012ab4:	f108 0410 	add.w	r4, r8, #16
 1012ab8:	4601      	mov	r1, r0
 1012aba:	46b8      	mov	r8, r7
 1012abc:	4628      	mov	r0, r5
 1012abe:	4627      	mov	r7, r4
 1012ac0:	b18b      	cbz	r3, 1012ae6 <_svfiprintf_r+0x30e>
 1012ac2:	2807      	cmp	r0, #7
 1012ac4:	ab13      	add	r3, sp, #76	; 0x4c
 1012ac6:	f102 0202 	add.w	r2, r2, #2
 1012aca:	f8c8 3000 	str.w	r3, [r8]
 1012ace:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 1012ad2:	f04f 0302 	mov.w	r3, #2
 1012ad6:	f8c8 3004 	str.w	r3, [r8, #4]
 1012ada:	f300 834f 	bgt.w	101317c <_svfiprintf_r+0x9a4>
 1012ade:	4601      	mov	r1, r0
 1012ae0:	46b8      	mov	r8, r7
 1012ae2:	3001      	adds	r0, #1
 1012ae4:	3708      	adds	r7, #8
 1012ae6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1012ae8:	2b80      	cmp	r3, #128	; 0x80
 1012aea:	f000 825f 	beq.w	1012fac <_svfiprintf_r+0x7d4>
 1012aee:	9b03      	ldr	r3, [sp, #12]
 1012af0:	9c05      	ldr	r4, [sp, #20]
 1012af2:	1b1c      	subs	r4, r3, r4
 1012af4:	2c00      	cmp	r4, #0
 1012af6:	f300 829c 	bgt.w	1013032 <_svfiprintf_r+0x85a>
 1012afa:	9b05      	ldr	r3, [sp, #20]
 1012afc:	2807      	cmp	r0, #7
 1012afe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1012b00:	441a      	add	r2, r3
 1012b02:	901b      	str	r0, [sp, #108]	; 0x6c
 1012b04:	921c      	str	r2, [sp, #112]	; 0x70
 1012b06:	f8c8 1000 	str.w	r1, [r8]
 1012b0a:	f8c8 3004 	str.w	r3, [r8, #4]
 1012b0e:	f300 82c7 	bgt.w	10130a0 <_svfiprintf_r+0x8c8>
 1012b12:	0773      	lsls	r3, r6, #29
 1012b14:	d505      	bpl.n	1012b22 <_svfiprintf_r+0x34a>
 1012b16:	9b06      	ldr	r3, [sp, #24]
 1012b18:	9902      	ldr	r1, [sp, #8]
 1012b1a:	1a5c      	subs	r4, r3, r1
 1012b1c:	2c00      	cmp	r4, #0
 1012b1e:	f300 833b 	bgt.w	1013198 <_svfiprintf_r+0x9c0>
 1012b22:	9b04      	ldr	r3, [sp, #16]
 1012b24:	9906      	ldr	r1, [sp, #24]
 1012b26:	9802      	ldr	r0, [sp, #8]
 1012b28:	4281      	cmp	r1, r0
 1012b2a:	bfac      	ite	ge
 1012b2c:	185b      	addge	r3, r3, r1
 1012b2e:	181b      	addlt	r3, r3, r0
 1012b30:	9304      	str	r3, [sp, #16]
 1012b32:	2a00      	cmp	r2, #0
 1012b34:	f040 82bd 	bne.w	10130b2 <_svfiprintf_r+0x8da>
 1012b38:	2300      	movs	r3, #0
 1012b3a:	931b      	str	r3, [sp, #108]	; 0x6c
 1012b3c:	9b08      	ldr	r3, [sp, #32]
 1012b3e:	b11b      	cbz	r3, 1012b48 <_svfiprintf_r+0x370>
 1012b40:	9908      	ldr	r1, [sp, #32]
 1012b42:	4658      	mov	r0, fp
 1012b44:	f7fe ff04 	bl	1011950 <_free_r>
 1012b48:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1012b4c:	e669      	b.n	1012822 <_svfiprintf_r+0x4a>
 1012b4e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1012b52:	2100      	movs	r1, #0
 1012b54:	f81a 3b01 	ldrb.w	r3, [sl], #1
 1012b58:	200a      	movs	r0, #10
 1012b5a:	fb00 2101 	mla	r1, r0, r1, r2
 1012b5e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1012b62:	2a09      	cmp	r2, #9
 1012b64:	d9f6      	bls.n	1012b54 <_svfiprintf_r+0x37c>
 1012b66:	9106      	str	r1, [sp, #24]
 1012b68:	e68c      	b.n	1012884 <_svfiprintf_r+0xac>
 1012b6a:	9a07      	ldr	r2, [sp, #28]
 1012b6c:	2b43      	cmp	r3, #67	; 0x43
 1012b6e:	f102 0404 	add.w	r4, r2, #4
 1012b72:	d002      	beq.n	1012b7a <_svfiprintf_r+0x3a2>
 1012b74:	06f7      	lsls	r7, r6, #27
 1012b76:	f140 8379 	bpl.w	101326c <_svfiprintf_r+0xa94>
 1012b7a:	2208      	movs	r2, #8
 1012b7c:	2100      	movs	r1, #0
 1012b7e:	a818      	add	r0, sp, #96	; 0x60
 1012b80:	ad2d      	add	r5, sp, #180	; 0xb4
 1012b82:	f7fb f9cd 	bl	100df20 <memset>
 1012b86:	9a07      	ldr	r2, [sp, #28]
 1012b88:	ab18      	add	r3, sp, #96	; 0x60
 1012b8a:	4629      	mov	r1, r5
 1012b8c:	4658      	mov	r0, fp
 1012b8e:	6812      	ldr	r2, [r2, #0]
 1012b90:	f7fd fd5e 	bl	1010650 <_wcrtomb_r>
 1012b94:	1c43      	adds	r3, r0, #1
 1012b96:	9005      	str	r0, [sp, #20]
 1012b98:	f000 84bf 	beq.w	101351a <_svfiprintf_r+0xd42>
 1012b9c:	9b05      	ldr	r3, [sp, #20]
 1012b9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1012ba2:	9302      	str	r3, [sp, #8]
 1012ba4:	2300      	movs	r3, #0
 1012ba6:	9407      	str	r4, [sp, #28]
 1012ba8:	950b      	str	r5, [sp, #44]	; 0x2c
 1012baa:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1012bae:	e19d      	b.n	1012eec <_svfiprintf_r+0x714>
 1012bb0:	06b2      	lsls	r2, r6, #26
 1012bb2:	f100 81d0 	bmi.w	1012f56 <_svfiprintf_r+0x77e>
 1012bb6:	9a07      	ldr	r2, [sp, #28]
 1012bb8:	06f3      	lsls	r3, r6, #27
 1012bba:	f852 4b04 	ldr.w	r4, [r2], #4
 1012bbe:	f100 84c3 	bmi.w	1013548 <_svfiprintf_r+0xd70>
 1012bc2:	0677      	lsls	r7, r6, #25
 1012bc4:	f140 8436 	bpl.w	1013434 <_svfiprintf_r+0xc5c>
 1012bc8:	4633      	mov	r3, r6
 1012bca:	9207      	str	r2, [sp, #28]
 1012bcc:	b2a4      	uxth	r4, r4
 1012bce:	2500      	movs	r5, #0
 1012bd0:	e1c9      	b.n	1012f66 <_svfiprintf_r+0x78e>
 1012bd2:	9a07      	ldr	r2, [sp, #28]
 1012bd4:	f89a 3000 	ldrb.w	r3, [sl]
 1012bd8:	f852 1b04 	ldr.w	r1, [r2], #4
 1012bdc:	2900      	cmp	r1, #0
 1012bde:	9106      	str	r1, [sp, #24]
 1012be0:	bfa8      	it	ge
 1012be2:	9207      	strge	r2, [sp, #28]
 1012be4:	f6bf ae4c 	bge.w	1012880 <_svfiprintf_r+0xa8>
 1012be8:	4249      	negs	r1, r1
 1012bea:	e9cd 1206 	strd	r1, r2, [sp, #24]
 1012bee:	e061      	b.n	1012cb4 <_svfiprintf_r+0x4dc>
 1012bf0:	4658      	mov	r0, fp
 1012bf2:	f7fe fff3 	bl	1011bdc <_localeconv_r>
 1012bf6:	6843      	ldr	r3, [r0, #4]
 1012bf8:	4618      	mov	r0, r3
 1012bfa:	930f      	str	r3, [sp, #60]	; 0x3c
 1012bfc:	f7fb fd40 	bl	100e680 <strlen>
 1012c00:	4604      	mov	r4, r0
 1012c02:	900e      	str	r0, [sp, #56]	; 0x38
 1012c04:	4658      	mov	r0, fp
 1012c06:	f7fe ffe9 	bl	1011bdc <_localeconv_r>
 1012c0a:	6883      	ldr	r3, [r0, #8]
 1012c0c:	2c00      	cmp	r4, #0
 1012c0e:	bf18      	it	ne
 1012c10:	2b00      	cmpne	r3, #0
 1012c12:	930d      	str	r3, [sp, #52]	; 0x34
 1012c14:	f43f ae9a 	beq.w	101294c <_svfiprintf_r+0x174>
 1012c18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 1012c1a:	781a      	ldrb	r2, [r3, #0]
 1012c1c:	f89a 3000 	ldrb.w	r3, [sl]
 1012c20:	2a00      	cmp	r2, #0
 1012c22:	f43f ae2d 	beq.w	1012880 <_svfiprintf_r+0xa8>
 1012c26:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 1012c2a:	e629      	b.n	1012880 <_svfiprintf_r+0xa8>
 1012c2c:	f046 0601 	orr.w	r6, r6, #1
 1012c30:	f89a 3000 	ldrb.w	r3, [sl]
 1012c34:	e624      	b.n	1012880 <_svfiprintf_r+0xa8>
 1012c36:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 1012c3a:	f89a 3000 	ldrb.w	r3, [sl]
 1012c3e:	2a00      	cmp	r2, #0
 1012c40:	f47f ae1e 	bne.w	1012880 <_svfiprintf_r+0xa8>
 1012c44:	2220      	movs	r2, #32
 1012c46:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1012c4a:	e619      	b.n	1012880 <_svfiprintf_r+0xa8>
 1012c4c:	06b0      	lsls	r0, r6, #26
 1012c4e:	f100 8178 	bmi.w	1012f42 <_svfiprintf_r+0x76a>
 1012c52:	9a07      	ldr	r2, [sp, #28]
 1012c54:	06f1      	lsls	r1, r6, #27
 1012c56:	f852 4b04 	ldr.w	r4, [r2], #4
 1012c5a:	f100 8478 	bmi.w	101354e <_svfiprintf_r+0xd76>
 1012c5e:	0673      	lsls	r3, r6, #25
 1012c60:	9207      	str	r2, [sp, #28]
 1012c62:	4637      	mov	r7, r6
 1012c64:	f140 83f1 	bpl.w	101344a <_svfiprintf_r+0xc72>
 1012c68:	b2a4      	uxth	r4, r4
 1012c6a:	2500      	movs	r5, #0
 1012c6c:	2301      	movs	r3, #1
 1012c6e:	e6c6      	b.n	10129fe <_svfiprintf_r+0x226>
 1012c70:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 1012c74:	f89a 3000 	ldrb.w	r3, [sl]
 1012c78:	e602      	b.n	1012880 <_svfiprintf_r+0xa8>
 1012c7a:	4651      	mov	r1, sl
 1012c7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 1012c80:	2b2a      	cmp	r3, #42	; 0x2a
 1012c82:	f000 8452 	beq.w	101352a <_svfiprintf_r+0xd52>
 1012c86:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1012c8a:	468a      	mov	sl, r1
 1012c8c:	2a09      	cmp	r2, #9
 1012c8e:	bf84      	itt	hi
 1012c90:	2200      	movhi	r2, #0
 1012c92:	9203      	strhi	r2, [sp, #12]
 1012c94:	f63f adf6 	bhi.w	1012884 <_svfiprintf_r+0xac>
 1012c98:	2100      	movs	r1, #0
 1012c9a:	f81a 3b01 	ldrb.w	r3, [sl], #1
 1012c9e:	200a      	movs	r0, #10
 1012ca0:	fb00 2101 	mla	r1, r0, r1, r2
 1012ca4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1012ca8:	2a09      	cmp	r2, #9
 1012caa:	d9f6      	bls.n	1012c9a <_svfiprintf_r+0x4c2>
 1012cac:	9103      	str	r1, [sp, #12]
 1012cae:	e5e9      	b.n	1012884 <_svfiprintf_r+0xac>
 1012cb0:	f89a 3000 	ldrb.w	r3, [sl]
 1012cb4:	f046 0604 	orr.w	r6, r6, #4
 1012cb8:	e5e2      	b.n	1012880 <_svfiprintf_r+0xa8>
 1012cba:	06b1      	lsls	r1, r6, #26
 1012cbc:	f046 0310 	orr.w	r3, r6, #16
 1012cc0:	f100 814a 	bmi.w	1012f58 <_svfiprintf_r+0x780>
 1012cc4:	9a07      	ldr	r2, [sp, #28]
 1012cc6:	3204      	adds	r2, #4
 1012cc8:	9907      	ldr	r1, [sp, #28]
 1012cca:	2500      	movs	r5, #0
 1012ccc:	9207      	str	r2, [sp, #28]
 1012cce:	680c      	ldr	r4, [r1, #0]
 1012cd0:	e149      	b.n	1012f66 <_svfiprintf_r+0x78e>
 1012cd2:	f046 0710 	orr.w	r7, r6, #16
 1012cd6:	06b6      	lsls	r6, r6, #26
 1012cd8:	f100 810d 	bmi.w	1012ef6 <_svfiprintf_r+0x71e>
 1012cdc:	9b07      	ldr	r3, [sp, #28]
 1012cde:	1d1a      	adds	r2, r3, #4
 1012ce0:	9b07      	ldr	r3, [sp, #28]
 1012ce2:	9207      	str	r2, [sp, #28]
 1012ce4:	681c      	ldr	r4, [r3, #0]
 1012ce6:	17e5      	asrs	r5, r4, #31
 1012ce8:	4622      	mov	r2, r4
 1012cea:	2a00      	cmp	r2, #0
 1012cec:	462b      	mov	r3, r5
 1012cee:	f173 0300 	sbcs.w	r3, r3, #0
 1012cf2:	f280 810f 	bge.w	1012f14 <_svfiprintf_r+0x73c>
 1012cf6:	4264      	negs	r4, r4
 1012cf8:	9903      	ldr	r1, [sp, #12]
 1012cfa:	f04f 032d 	mov.w	r3, #45	; 0x2d
 1012cfe:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1012d02:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 1012d06:	1c4a      	adds	r2, r1, #1
 1012d08:	f04f 0301 	mov.w	r3, #1
 1012d0c:	f47f ae7e 	bne.w	1012a0c <_svfiprintf_r+0x234>
 1012d10:	2b01      	cmp	r3, #1
 1012d12:	f000 8281 	beq.w	1013218 <_svfiprintf_r+0xa40>
 1012d16:	2b02      	cmp	r3, #2
 1012d18:	bf18      	it	ne
 1012d1a:	a946      	addne	r1, sp, #280	; 0x118
 1012d1c:	f040 8128 	bne.w	1012f70 <_svfiprintf_r+0x798>
 1012d20:	ab46      	add	r3, sp, #280	; 0x118
 1012d22:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 1012d24:	461a      	mov	r2, r3
 1012d26:	f004 010f 	and.w	r1, r4, #15
 1012d2a:	0923      	lsrs	r3, r4, #4
 1012d2c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 1012d30:	0928      	lsrs	r0, r5, #4
 1012d32:	5c71      	ldrb	r1, [r6, r1]
 1012d34:	461c      	mov	r4, r3
 1012d36:	4605      	mov	r5, r0
 1012d38:	ea54 0305 	orrs.w	r3, r4, r5
 1012d3c:	f802 1d01 	strb.w	r1, [r2, #-1]!
 1012d40:	d1f1      	bne.n	1012d26 <_svfiprintf_r+0x54e>
 1012d42:	ab46      	add	r3, sp, #280	; 0x118
 1012d44:	920b      	str	r2, [sp, #44]	; 0x2c
 1012d46:	1a9b      	subs	r3, r3, r2
 1012d48:	463e      	mov	r6, r7
 1012d4a:	9305      	str	r3, [sp, #20]
 1012d4c:	e67c      	b.n	1012a48 <_svfiprintf_r+0x270>
 1012d4e:	232b      	movs	r3, #43	; 0x2b
 1012d50:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1012d54:	f89a 3000 	ldrb.w	r3, [sl]
 1012d58:	e592      	b.n	1012880 <_svfiprintf_r+0xa8>
 1012d5a:	9b07      	ldr	r3, [sp, #28]
 1012d5c:	f647 0230 	movw	r2, #30768	; 0x7830
 1012d60:	f246 01b8 	movw	r1, #24760	; 0x60b8
 1012d64:	f046 0702 	orr.w	r7, r6, #2
 1012d68:	f2c0 1105 	movt	r1, #261	; 0x105
 1012d6c:	f8ad 204c 	strh.w	r2, [sp, #76]	; 0x4c
 1012d70:	f853 4b04 	ldr.w	r4, [r3], #4
 1012d74:	2500      	movs	r5, #0
 1012d76:	910c      	str	r1, [sp, #48]	; 0x30
 1012d78:	9307      	str	r3, [sp, #28]
 1012d7a:	2302      	movs	r3, #2
 1012d7c:	e63f      	b.n	10129fe <_svfiprintf_r+0x226>
 1012d7e:	06b5      	lsls	r5, r6, #26
 1012d80:	f100 80b8 	bmi.w	1012ef4 <_svfiprintf_r+0x71c>
 1012d84:	9b07      	ldr	r3, [sp, #28]
 1012d86:	06f4      	lsls	r4, r6, #27
 1012d88:	f103 0204 	add.w	r2, r3, #4
 1012d8c:	f100 83d9 	bmi.w	1013542 <_svfiprintf_r+0xd6a>
 1012d90:	9b07      	ldr	r3, [sp, #28]
 1012d92:	0670      	lsls	r0, r6, #25
 1012d94:	bf48      	it	mi
 1012d96:	f9b3 4000 	ldrshmi.w	r4, [r3]
 1012d9a:	d404      	bmi.n	1012da6 <_svfiprintf_r+0x5ce>
 1012d9c:	05b1      	lsls	r1, r6, #22
 1012d9e:	f140 837a 	bpl.w	1013496 <_svfiprintf_r+0xcbe>
 1012da2:	f993 4000 	ldrsb.w	r4, [r3]
 1012da6:	17e5      	asrs	r5, r4, #31
 1012da8:	9207      	str	r2, [sp, #28]
 1012daa:	4637      	mov	r7, r6
 1012dac:	4622      	mov	r2, r4
 1012dae:	462b      	mov	r3, r5
 1012db0:	e0ab      	b.n	1012f0a <_svfiprintf_r+0x732>
 1012db2:	06b4      	lsls	r4, r6, #26
 1012db4:	f645 7268 	movw	r2, #24424	; 0x5f68
 1012db8:	f2c0 1205 	movt	r2, #261	; 0x105
 1012dbc:	920c      	str	r2, [sp, #48]	; 0x30
 1012dbe:	f53f ae0b 	bmi.w	10129d8 <_svfiprintf_r+0x200>
 1012dc2:	9a07      	ldr	r2, [sp, #28]
 1012dc4:	06f0      	lsls	r0, r6, #27
 1012dc6:	f852 4b04 	ldr.w	r4, [r2], #4
 1012dca:	9207      	str	r2, [sp, #28]
 1012dcc:	d40b      	bmi.n	1012de6 <_svfiprintf_r+0x60e>
 1012dce:	0671      	lsls	r1, r6, #25
 1012dd0:	bf44      	itt	mi
 1012dd2:	b2a4      	uxthmi	r4, r4
 1012dd4:	2500      	movmi	r5, #0
 1012dd6:	f53f ae06 	bmi.w	10129e6 <_svfiprintf_r+0x20e>
 1012dda:	05b2      	lsls	r2, r6, #22
 1012ddc:	bf44      	itt	mi
 1012dde:	b2e4      	uxtbmi	r4, r4
 1012de0:	2500      	movmi	r5, #0
 1012de2:	f53f ae00 	bmi.w	10129e6 <_svfiprintf_r+0x20e>
 1012de6:	2500      	movs	r5, #0
 1012de8:	ea54 0205 	orrs.w	r2, r4, r5
 1012dec:	f006 0201 	and.w	r2, r6, #1
 1012df0:	bf08      	it	eq
 1012df2:	2200      	moveq	r2, #0
 1012df4:	2a00      	cmp	r2, #0
 1012df6:	f43f adff 	beq.w	10129f8 <_svfiprintf_r+0x220>
 1012dfa:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
 1012dfe:	f046 0602 	orr.w	r6, r6, #2
 1012e02:	2330      	movs	r3, #48	; 0x30
 1012e04:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 1012e08:	e5f6      	b.n	10129f8 <_svfiprintf_r+0x220>
 1012e0a:	06b4      	lsls	r4, r6, #26
 1012e0c:	f046 0710 	orr.w	r7, r6, #16
 1012e10:	f100 8098 	bmi.w	1012f44 <_svfiprintf_r+0x76c>
 1012e14:	9b07      	ldr	r3, [sp, #28]
 1012e16:	1d1a      	adds	r2, r3, #4
 1012e18:	9b07      	ldr	r3, [sp, #28]
 1012e1a:	2500      	movs	r5, #0
 1012e1c:	9207      	str	r2, [sp, #28]
 1012e1e:	681c      	ldr	r4, [r3, #0]
 1012e20:	2301      	movs	r3, #1
 1012e22:	e5ec      	b.n	10129fe <_svfiprintf_r+0x226>
 1012e24:	9d07      	ldr	r5, [sp, #28]
 1012e26:	2200      	movs	r2, #0
 1012e28:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1012e2c:	f855 1b04 	ldr.w	r1, [r5], #4
 1012e30:	910b      	str	r1, [sp, #44]	; 0x2c
 1012e32:	2900      	cmp	r1, #0
 1012e34:	f000 82f1 	beq.w	101341a <_svfiprintf_r+0xc42>
 1012e38:	2b53      	cmp	r3, #83	; 0x53
 1012e3a:	f000 8231 	beq.w	10132a0 <_svfiprintf_r+0xac8>
 1012e3e:	f016 0410 	ands.w	r4, r6, #16
 1012e42:	f040 822d 	bne.w	10132a0 <_svfiprintf_r+0xac8>
 1012e46:	9a03      	ldr	r2, [sp, #12]
 1012e48:	1c53      	adds	r3, r2, #1
 1012e4a:	f000 8343 	beq.w	10134d4 <_svfiprintf_r+0xcfc>
 1012e4e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 1012e50:	4621      	mov	r1, r4
 1012e52:	4638      	mov	r0, r7
 1012e54:	f7fe fee4 	bl	1011c20 <memchr>
 1012e58:	9008      	str	r0, [sp, #32]
 1012e5a:	2800      	cmp	r0, #0
 1012e5c:	f000 8332 	beq.w	10134c4 <_svfiprintf_r+0xcec>
 1012e60:	1bc3      	subs	r3, r0, r7
 1012e62:	4622      	mov	r2, r4
 1012e64:	9305      	str	r3, [sp, #20]
 1012e66:	9403      	str	r4, [sp, #12]
 1012e68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1012e6c:	e9cd 5407 	strd	r5, r4, [sp, #28]
 1012e70:	9302      	str	r3, [sp, #8]
 1012e72:	e5f1      	b.n	1012a58 <_svfiprintf_r+0x280>
 1012e74:	f89a 3000 	ldrb.w	r3, [sl]
 1012e78:	2b6c      	cmp	r3, #108	; 0x6c
 1012e7a:	bf09      	itett	eq
 1012e7c:	f046 0620 	orreq.w	r6, r6, #32
 1012e80:	f046 0610 	orrne.w	r6, r6, #16
 1012e84:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 1012e88:	f10a 0a01 	addeq.w	sl, sl, #1
 1012e8c:	e4f8      	b.n	1012880 <_svfiprintf_r+0xa8>
 1012e8e:	f89a 3000 	ldrb.w	r3, [sl]
 1012e92:	2b68      	cmp	r3, #104	; 0x68
 1012e94:	bf09      	itett	eq
 1012e96:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 1012e9a:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 1012e9e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 1012ea2:	f10a 0a01 	addeq.w	sl, sl, #1
 1012ea6:	e4eb      	b.n	1012880 <_svfiprintf_r+0xa8>
 1012ea8:	9a07      	ldr	r2, [sp, #28]
 1012eaa:	06b7      	lsls	r7, r6, #26
 1012eac:	f102 0304 	add.w	r3, r2, #4
 1012eb0:	f100 81d2 	bmi.w	1013258 <_svfiprintf_r+0xa80>
 1012eb4:	06f5      	lsls	r5, r6, #27
 1012eb6:	f100 825d 	bmi.w	1013374 <_svfiprintf_r+0xb9c>
 1012eba:	0674      	lsls	r4, r6, #25
 1012ebc:	f100 82e4 	bmi.w	1013488 <_svfiprintf_r+0xcb0>
 1012ec0:	05b0      	lsls	r0, r6, #22
 1012ec2:	f140 8257 	bpl.w	1013374 <_svfiprintf_r+0xb9c>
 1012ec6:	9a07      	ldr	r2, [sp, #28]
 1012ec8:	9307      	str	r3, [sp, #28]
 1012eca:	9b04      	ldr	r3, [sp, #16]
 1012ecc:	6812      	ldr	r2, [r2, #0]
 1012ece:	7013      	strb	r3, [r2, #0]
 1012ed0:	e4a7      	b.n	1012822 <_svfiprintf_r+0x4a>
 1012ed2:	2b00      	cmp	r3, #0
 1012ed4:	f43f ad5c 	beq.w	1012990 <_svfiprintf_r+0x1b8>
 1012ed8:	2201      	movs	r2, #1
 1012eda:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 1012ede:	9202      	str	r2, [sp, #8]
 1012ee0:	2300      	movs	r3, #0
 1012ee2:	9205      	str	r2, [sp, #20]
 1012ee4:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1012ee8:	ab2d      	add	r3, sp, #180	; 0xb4
 1012eea:	930b      	str	r3, [sp, #44]	; 0x2c
 1012eec:	2300      	movs	r3, #0
 1012eee:	9308      	str	r3, [sp, #32]
 1012ef0:	9303      	str	r3, [sp, #12]
 1012ef2:	e5b7      	b.n	1012a64 <_svfiprintf_r+0x28c>
 1012ef4:	4637      	mov	r7, r6
 1012ef6:	9d07      	ldr	r5, [sp, #28]
 1012ef8:	3507      	adds	r5, #7
 1012efa:	f025 0307 	bic.w	r3, r5, #7
 1012efe:	4619      	mov	r1, r3
 1012f00:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 1012f04:	4614      	mov	r4, r2
 1012f06:	461d      	mov	r5, r3
 1012f08:	9107      	str	r1, [sp, #28]
 1012f0a:	2a00      	cmp	r2, #0
 1012f0c:	f173 0300 	sbcs.w	r3, r3, #0
 1012f10:	f6ff aef1 	blt.w	1012cf6 <_svfiprintf_r+0x51e>
 1012f14:	9b03      	ldr	r3, [sp, #12]
 1012f16:	3301      	adds	r3, #1
 1012f18:	f000 817e 	beq.w	1013218 <_svfiprintf_r+0xa40>
 1012f1c:	ea54 0305 	orrs.w	r3, r4, r5
 1012f20:	9a03      	ldr	r2, [sp, #12]
 1012f22:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 1012f26:	bf14      	ite	ne
 1012f28:	2301      	movne	r3, #1
 1012f2a:	2300      	moveq	r3, #0
 1012f2c:	2a00      	cmp	r2, #0
 1012f2e:	bf18      	it	ne
 1012f30:	2301      	movne	r3, #1
 1012f32:	2b00      	cmp	r3, #0
 1012f34:	f040 816f 	bne.w	1013216 <_svfiprintf_r+0xa3e>
 1012f38:	aa46      	add	r2, sp, #280	; 0x118
 1012f3a:	9303      	str	r3, [sp, #12]
 1012f3c:	920b      	str	r2, [sp, #44]	; 0x2c
 1012f3e:	9305      	str	r3, [sp, #20]
 1012f40:	e582      	b.n	1012a48 <_svfiprintf_r+0x270>
 1012f42:	4637      	mov	r7, r6
 1012f44:	9d07      	ldr	r5, [sp, #28]
 1012f46:	2301      	movs	r3, #1
 1012f48:	3507      	adds	r5, #7
 1012f4a:	f025 0207 	bic.w	r2, r5, #7
 1012f4e:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1012f52:	9207      	str	r2, [sp, #28]
 1012f54:	e553      	b.n	10129fe <_svfiprintf_r+0x226>
 1012f56:	4633      	mov	r3, r6
 1012f58:	9d07      	ldr	r5, [sp, #28]
 1012f5a:	3507      	adds	r5, #7
 1012f5c:	f025 0207 	bic.w	r2, r5, #7
 1012f60:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1012f64:	9207      	str	r2, [sp, #28]
 1012f66:	f423 6780 	bic.w	r7, r3, #1024	; 0x400
 1012f6a:	2300      	movs	r3, #0
 1012f6c:	e547      	b.n	10129fe <_svfiprintf_r+0x226>
 1012f6e:	4611      	mov	r1, r2
 1012f70:	08e2      	lsrs	r2, r4, #3
 1012f72:	08e8      	lsrs	r0, r5, #3
 1012f74:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 1012f78:	f004 0307 	and.w	r3, r4, #7
 1012f7c:	4605      	mov	r5, r0
 1012f7e:	3330      	adds	r3, #48	; 0x30
 1012f80:	4614      	mov	r4, r2
 1012f82:	ea54 0005 	orrs.w	r0, r4, r5
 1012f86:	f801 3c01 	strb.w	r3, [r1, #-1]
 1012f8a:	f101 32ff 	add.w	r2, r1, #4294967295
 1012f8e:	d1ee      	bne.n	1012f6e <_svfiprintf_r+0x796>
 1012f90:	2b30      	cmp	r3, #48	; 0x30
 1012f92:	bf0c      	ite	eq
 1012f94:	2300      	moveq	r3, #0
 1012f96:	f007 0301 	andne.w	r3, r7, #1
 1012f9a:	920b      	str	r2, [sp, #44]	; 0x2c
 1012f9c:	2b00      	cmp	r3, #0
 1012f9e:	f040 81cd 	bne.w	101333c <_svfiprintf_r+0xb64>
 1012fa2:	ab46      	add	r3, sp, #280	; 0x118
 1012fa4:	463e      	mov	r6, r7
 1012fa6:	1a9b      	subs	r3, r3, r2
 1012fa8:	9305      	str	r3, [sp, #20]
 1012faa:	e54d      	b.n	1012a48 <_svfiprintf_r+0x270>
 1012fac:	9b06      	ldr	r3, [sp, #24]
 1012fae:	9c02      	ldr	r4, [sp, #8]
 1012fb0:	1b1c      	subs	r4, r3, r4
 1012fb2:	2c00      	cmp	r4, #0
 1012fb4:	f77f ad9b 	ble.w	1012aee <_svfiprintf_r+0x316>
 1012fb8:	2c10      	cmp	r4, #16
 1012fba:	4db8      	ldr	r5, [pc, #736]	; (101329c <_svfiprintf_r+0xac4>)
 1012fbc:	f340 82aa 	ble.w	1013514 <_svfiprintf_r+0xd3c>
 1012fc0:	960a      	str	r6, [sp, #40]	; 0x28
 1012fc2:	2710      	movs	r7, #16
 1012fc4:	462e      	mov	r6, r5
 1012fc6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1012fc8:	e002      	b.n	1012fd0 <_svfiprintf_r+0x7f8>
 1012fca:	3c10      	subs	r4, #16
 1012fcc:	2c10      	cmp	r4, #16
 1012fce:	dd17      	ble.n	1013000 <_svfiprintf_r+0x828>
 1012fd0:	3101      	adds	r1, #1
 1012fd2:	3210      	adds	r2, #16
 1012fd4:	2907      	cmp	r1, #7
 1012fd6:	e9c8 6700 	strd	r6, r7, [r8]
 1012fda:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 1012fde:	f108 0808 	add.w	r8, r8, #8
 1012fe2:	ddf2      	ble.n	1012fca <_svfiprintf_r+0x7f2>
 1012fe4:	aa1a      	add	r2, sp, #104	; 0x68
 1012fe6:	4629      	mov	r1, r5
 1012fe8:	4658      	mov	r0, fp
 1012fea:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1012fee:	f7ff fb77 	bl	10126e0 <__ssprint_r>
 1012ff2:	2800      	cmp	r0, #0
 1012ff4:	d165      	bne.n	10130c2 <_svfiprintf_r+0x8ea>
 1012ff6:	3c10      	subs	r4, #16
 1012ff8:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 1012ffc:	2c10      	cmp	r4, #16
 1012ffe:	dce7      	bgt.n	1012fd0 <_svfiprintf_r+0x7f8>
 1013000:	4635      	mov	r5, r6
 1013002:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 1013004:	3101      	adds	r1, #1
 1013006:	f108 0308 	add.w	r3, r8, #8
 101300a:	2907      	cmp	r1, #7
 101300c:	4422      	add	r2, r4
 101300e:	f8c8 5000 	str.w	r5, [r8]
 1013012:	921c      	str	r2, [sp, #112]	; 0x70
 1013014:	f8c8 4004 	str.w	r4, [r8, #4]
 1013018:	911b      	str	r1, [sp, #108]	; 0x6c
 101301a:	f300 819b 	bgt.w	1013354 <_svfiprintf_r+0xb7c>
 101301e:	f103 0708 	add.w	r7, r3, #8
 1013022:	4698      	mov	r8, r3
 1013024:	9c05      	ldr	r4, [sp, #20]
 1013026:	1c48      	adds	r0, r1, #1
 1013028:	9b03      	ldr	r3, [sp, #12]
 101302a:	1b1c      	subs	r4, r3, r4
 101302c:	2c00      	cmp	r4, #0
 101302e:	f77f ad64 	ble.w	1012afa <_svfiprintf_r+0x322>
 1013032:	2c10      	cmp	r4, #16
 1013034:	4d99      	ldr	r5, [pc, #612]	; (101329c <_svfiprintf_r+0xac4>)
 1013036:	f340 8210 	ble.w	101345a <_svfiprintf_r+0xc82>
 101303a:	9603      	str	r6, [sp, #12]
 101303c:	2710      	movs	r7, #16
 101303e:	462e      	mov	r6, r5
 1013040:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1013042:	e002      	b.n	101304a <_svfiprintf_r+0x872>
 1013044:	3c10      	subs	r4, #16
 1013046:	2c10      	cmp	r4, #16
 1013048:	dd16      	ble.n	1013078 <_svfiprintf_r+0x8a0>
 101304a:	3101      	adds	r1, #1
 101304c:	3210      	adds	r2, #16
 101304e:	2907      	cmp	r1, #7
 1013050:	e9c8 6700 	strd	r6, r7, [r8]
 1013054:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 1013058:	f108 0808 	add.w	r8, r8, #8
 101305c:	ddf2      	ble.n	1013044 <_svfiprintf_r+0x86c>
 101305e:	aa1a      	add	r2, sp, #104	; 0x68
 1013060:	4629      	mov	r1, r5
 1013062:	4658      	mov	r0, fp
 1013064:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1013068:	f7ff fb3a 	bl	10126e0 <__ssprint_r>
 101306c:	bb48      	cbnz	r0, 10130c2 <_svfiprintf_r+0x8ea>
 101306e:	3c10      	subs	r4, #16
 1013070:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 1013074:	2c10      	cmp	r4, #16
 1013076:	dce8      	bgt.n	101304a <_svfiprintf_r+0x872>
 1013078:	4635      	mov	r5, r6
 101307a:	9e03      	ldr	r6, [sp, #12]
 101307c:	1c48      	adds	r0, r1, #1
 101307e:	f108 0308 	add.w	r3, r8, #8
 1013082:	2807      	cmp	r0, #7
 1013084:	4422      	add	r2, r4
 1013086:	f8c8 5000 	str.w	r5, [r8]
 101308a:	921c      	str	r2, [sp, #112]	; 0x70
 101308c:	f8c8 4004 	str.w	r4, [r8, #4]
 1013090:	901b      	str	r0, [sp, #108]	; 0x6c
 1013092:	f300 80d0 	bgt.w	1013236 <_svfiprintf_r+0xa5e>
 1013096:	3001      	adds	r0, #1
 1013098:	f103 0708 	add.w	r7, r3, #8
 101309c:	4698      	mov	r8, r3
 101309e:	e52c      	b.n	1012afa <_svfiprintf_r+0x322>
 10130a0:	aa1a      	add	r2, sp, #104	; 0x68
 10130a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 10130a4:	4658      	mov	r0, fp
 10130a6:	f7ff fb1b 	bl	10126e0 <__ssprint_r>
 10130aa:	b950      	cbnz	r0, 10130c2 <_svfiprintf_r+0x8ea>
 10130ac:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 10130ae:	af1d      	add	r7, sp, #116	; 0x74
 10130b0:	e52f      	b.n	1012b12 <_svfiprintf_r+0x33a>
 10130b2:	aa1a      	add	r2, sp, #104	; 0x68
 10130b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 10130b6:	4658      	mov	r0, fp
 10130b8:	f7ff fb12 	bl	10126e0 <__ssprint_r>
 10130bc:	2800      	cmp	r0, #0
 10130be:	f43f ad3b 	beq.w	1012b38 <_svfiprintf_r+0x360>
 10130c2:	9b08      	ldr	r3, [sp, #32]
 10130c4:	2b00      	cmp	r3, #0
 10130c6:	f43f ac67 	beq.w	1012998 <_svfiprintf_r+0x1c0>
 10130ca:	9908      	ldr	r1, [sp, #32]
 10130cc:	4658      	mov	r0, fp
 10130ce:	f7fe fc3f 	bl	1011950 <_free_r>
 10130d2:	e461      	b.n	1012998 <_svfiprintf_r+0x1c0>
 10130d4:	2c10      	cmp	r4, #16
 10130d6:	f244 05a0 	movw	r5, #16544	; 0x40a0
 10130da:	f2c0 1505 	movt	r5, #261	; 0x105
 10130de:	dd23      	ble.n	1013128 <_svfiprintf_r+0x950>
 10130e0:	e9cd 3610 	strd	r3, r6, [sp, #64]	; 0x40
 10130e4:	2710      	movs	r7, #16
 10130e6:	462e      	mov	r6, r5
 10130e8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 10130ea:	e002      	b.n	10130f2 <_svfiprintf_r+0x91a>
 10130ec:	3c10      	subs	r4, #16
 10130ee:	2c10      	cmp	r4, #16
 10130f0:	dd17      	ble.n	1013122 <_svfiprintf_r+0x94a>
 10130f2:	3101      	adds	r1, #1
 10130f4:	3210      	adds	r2, #16
 10130f6:	2907      	cmp	r1, #7
 10130f8:	e9c8 6700 	strd	r6, r7, [r8]
 10130fc:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 1013100:	f108 0808 	add.w	r8, r8, #8
 1013104:	ddf2      	ble.n	10130ec <_svfiprintf_r+0x914>
 1013106:	aa1a      	add	r2, sp, #104	; 0x68
 1013108:	4629      	mov	r1, r5
 101310a:	4658      	mov	r0, fp
 101310c:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1013110:	f7ff fae6 	bl	10126e0 <__ssprint_r>
 1013114:	2800      	cmp	r0, #0
 1013116:	d1d4      	bne.n	10130c2 <_svfiprintf_r+0x8ea>
 1013118:	3c10      	subs	r4, #16
 101311a:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 101311e:	2c10      	cmp	r4, #16
 1013120:	dce7      	bgt.n	10130f2 <_svfiprintf_r+0x91a>
 1013122:	4635      	mov	r5, r6
 1013124:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1013126:	9e11      	ldr	r6, [sp, #68]	; 0x44
 1013128:	3101      	adds	r1, #1
 101312a:	4422      	add	r2, r4
 101312c:	2907      	cmp	r1, #7
 101312e:	e9c8 5400 	strd	r5, r4, [r8]
 1013132:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 1013136:	bfd8      	it	le
 1013138:	f108 0808 	addle.w	r8, r8, #8
 101313c:	f77f aca4 	ble.w	1012a88 <_svfiprintf_r+0x2b0>
 1013140:	aa1a      	add	r2, sp, #104	; 0x68
 1013142:	9909      	ldr	r1, [sp, #36]	; 0x24
 1013144:	4658      	mov	r0, fp
 1013146:	9310      	str	r3, [sp, #64]	; 0x40
 1013148:	f7ff faca 	bl	10126e0 <__ssprint_r>
 101314c:	2800      	cmp	r0, #0
 101314e:	d1b8      	bne.n	10130c2 <_svfiprintf_r+0x8ea>
 1013150:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1013152:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1013156:	991b      	ldr	r1, [sp, #108]	; 0x6c
 1013158:	9b10      	ldr	r3, [sp, #64]	; 0x40
 101315a:	e495      	b.n	1012a88 <_svfiprintf_r+0x2b0>
 101315c:	aa1a      	add	r2, sp, #104	; 0x68
 101315e:	9909      	ldr	r1, [sp, #36]	; 0x24
 1013160:	4658      	mov	r0, fp
 1013162:	9310      	str	r3, [sp, #64]	; 0x40
 1013164:	f7ff fabc 	bl	10126e0 <__ssprint_r>
 1013168:	2800      	cmp	r0, #0
 101316a:	d1aa      	bne.n	10130c2 <_svfiprintf_r+0x8ea>
 101316c:	991b      	ldr	r1, [sp, #108]	; 0x6c
 101316e:	af1f      	add	r7, sp, #124	; 0x7c
 1013170:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1013172:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1013176:	1c48      	adds	r0, r1, #1
 1013178:	9b10      	ldr	r3, [sp, #64]	; 0x40
 101317a:	e4a1      	b.n	1012ac0 <_svfiprintf_r+0x2e8>
 101317c:	aa1a      	add	r2, sp, #104	; 0x68
 101317e:	9909      	ldr	r1, [sp, #36]	; 0x24
 1013180:	4658      	mov	r0, fp
 1013182:	f7ff faad 	bl	10126e0 <__ssprint_r>
 1013186:	2800      	cmp	r0, #0
 1013188:	d19b      	bne.n	10130c2 <_svfiprintf_r+0x8ea>
 101318a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 101318c:	af1f      	add	r7, sp, #124	; 0x7c
 101318e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1013190:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1013194:	1c48      	adds	r0, r1, #1
 1013196:	e4a6      	b.n	1012ae6 <_svfiprintf_r+0x30e>
 1013198:	2c10      	cmp	r4, #16
 101319a:	f244 05a0 	movw	r5, #16544	; 0x40a0
 101319e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 10131a0:	f2c0 1505 	movt	r5, #261	; 0x105
 10131a4:	bfc4      	itt	gt
 10131a6:	2610      	movgt	r6, #16
 10131a8:	f8dd 8024 	ldrgt.w	r8, [sp, #36]	; 0x24
 10131ac:	dc03      	bgt.n	10131b6 <_svfiprintf_r+0x9de>
 10131ae:	e01a      	b.n	10131e6 <_svfiprintf_r+0xa0e>
 10131b0:	3c10      	subs	r4, #16
 10131b2:	2c10      	cmp	r4, #16
 10131b4:	dd17      	ble.n	10131e6 <_svfiprintf_r+0xa0e>
 10131b6:	3301      	adds	r3, #1
 10131b8:	3210      	adds	r2, #16
 10131ba:	2b07      	cmp	r3, #7
 10131bc:	e9c7 5600 	strd	r5, r6, [r7]
 10131c0:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 10131c4:	f107 0708 	add.w	r7, r7, #8
 10131c8:	ddf2      	ble.n	10131b0 <_svfiprintf_r+0x9d8>
 10131ca:	aa1a      	add	r2, sp, #104	; 0x68
 10131cc:	4641      	mov	r1, r8
 10131ce:	4658      	mov	r0, fp
 10131d0:	af1d      	add	r7, sp, #116	; 0x74
 10131d2:	f7ff fa85 	bl	10126e0 <__ssprint_r>
 10131d6:	2800      	cmp	r0, #0
 10131d8:	f47f af73 	bne.w	10130c2 <_svfiprintf_r+0x8ea>
 10131dc:	3c10      	subs	r4, #16
 10131de:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 10131e2:	2c10      	cmp	r4, #16
 10131e4:	dce7      	bgt.n	10131b6 <_svfiprintf_r+0x9de>
 10131e6:	3301      	adds	r3, #1
 10131e8:	4422      	add	r2, r4
 10131ea:	2b07      	cmp	r3, #7
 10131ec:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 10131f0:	e9c7 5400 	strd	r5, r4, [r7]
 10131f4:	f77f ac95 	ble.w	1012b22 <_svfiprintf_r+0x34a>
 10131f8:	aa1a      	add	r2, sp, #104	; 0x68
 10131fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 10131fc:	4658      	mov	r0, fp
 10131fe:	f7ff fa6f 	bl	10126e0 <__ssprint_r>
 1013202:	2800      	cmp	r0, #0
 1013204:	f47f af5d 	bne.w	10130c2 <_svfiprintf_r+0x8ea>
 1013208:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 101320a:	e48a      	b.n	1012b22 <_svfiprintf_r+0x34a>
 101320c:	ab46      	add	r3, sp, #280	; 0x118
 101320e:	9203      	str	r2, [sp, #12]
 1013210:	930b      	str	r3, [sp, #44]	; 0x2c
 1013212:	9205      	str	r2, [sp, #20]
 1013214:	e418      	b.n	1012a48 <_svfiprintf_r+0x270>
 1013216:	4637      	mov	r7, r6
 1013218:	2d00      	cmp	r5, #0
 101321a:	bf08      	it	eq
 101321c:	2c0a      	cmpeq	r4, #10
 101321e:	f080 80b0 	bcs.w	1013382 <_svfiprintf_r+0xbaa>
 1013222:	2301      	movs	r3, #1
 1013224:	3430      	adds	r4, #48	; 0x30
 1013226:	9305      	str	r3, [sp, #20]
 1013228:	463e      	mov	r6, r7
 101322a:	f20d 1317 	addw	r3, sp, #279	; 0x117
 101322e:	f88d 4117 	strb.w	r4, [sp, #279]	; 0x117
 1013232:	930b      	str	r3, [sp, #44]	; 0x2c
 1013234:	e408      	b.n	1012a48 <_svfiprintf_r+0x270>
 1013236:	aa1a      	add	r2, sp, #104	; 0x68
 1013238:	9909      	ldr	r1, [sp, #36]	; 0x24
 101323a:	4658      	mov	r0, fp
 101323c:	f7ff fa50 	bl	10126e0 <__ssprint_r>
 1013240:	2800      	cmp	r0, #0
 1013242:	f47f af3e 	bne.w	10130c2 <_svfiprintf_r+0x8ea>
 1013246:	981b      	ldr	r0, [sp, #108]	; 0x6c
 1013248:	af1f      	add	r7, sp, #124	; 0x7c
 101324a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 101324c:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1013250:	3001      	adds	r0, #1
 1013252:	e452      	b.n	1012afa <_svfiprintf_r+0x322>
 1013254:	4637      	mov	r7, r6
 1013256:	e55b      	b.n	1012d10 <_svfiprintf_r+0x538>
 1013258:	9904      	ldr	r1, [sp, #16]
 101325a:	6812      	ldr	r2, [r2, #0]
 101325c:	9307      	str	r3, [sp, #28]
 101325e:	17cd      	asrs	r5, r1, #31
 1013260:	4608      	mov	r0, r1
 1013262:	4629      	mov	r1, r5
 1013264:	e9c2 0100 	strd	r0, r1, [r2]
 1013268:	f7ff badb 	b.w	1012822 <_svfiprintf_r+0x4a>
 101326c:	9b07      	ldr	r3, [sp, #28]
 101326e:	2201      	movs	r2, #1
 1013270:	ad2d      	add	r5, sp, #180	; 0xb4
 1013272:	9202      	str	r2, [sp, #8]
 1013274:	9205      	str	r2, [sp, #20]
 1013276:	681b      	ldr	r3, [r3, #0]
 1013278:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 101327c:	e492      	b.n	1012ba4 <_svfiprintf_r+0x3cc>
 101327e:	2140      	movs	r1, #64	; 0x40
 1013280:	4658      	mov	r0, fp
 1013282:	f7f9 fe3d 	bl	100cf00 <_malloc_r>
 1013286:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1013288:	6018      	str	r0, [r3, #0]
 101328a:	6118      	str	r0, [r3, #16]
 101328c:	2800      	cmp	r0, #0
 101328e:	f000 8160 	beq.w	1013552 <_svfiprintf_r+0xd7a>
 1013292:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1013294:	2340      	movs	r3, #64	; 0x40
 1013296:	6153      	str	r3, [r2, #20]
 1013298:	f7ff bab2 	b.w	1012800 <_svfiprintf_r+0x28>
 101329c:	010540b0 	.word	0x010540b0
 10132a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10132a2:	2208      	movs	r2, #8
 10132a4:	2100      	movs	r1, #0
 10132a6:	a818      	add	r0, sp, #96	; 0x60
 10132a8:	9315      	str	r3, [sp, #84]	; 0x54
 10132aa:	f7fa fe39 	bl	100df20 <memset>
 10132ae:	9f03      	ldr	r7, [sp, #12]
 10132b0:	1c7b      	adds	r3, r7, #1
 10132b2:	f000 80d4 	beq.w	101345e <_svfiprintf_r+0xc86>
 10132b6:	2400      	movs	r4, #0
 10132b8:	9602      	str	r6, [sp, #8]
 10132ba:	9503      	str	r5, [sp, #12]
 10132bc:	4626      	mov	r6, r4
 10132be:	e009      	b.n	10132d4 <_svfiprintf_r+0xafc>
 10132c0:	f7fd f9c6 	bl	1010650 <_wcrtomb_r>
 10132c4:	1833      	adds	r3, r6, r0
 10132c6:	3001      	adds	r0, #1
 10132c8:	f000 8127 	beq.w	101351a <_svfiprintf_r+0xd42>
 10132cc:	42bb      	cmp	r3, r7
 10132ce:	dc0a      	bgt.n	10132e6 <_svfiprintf_r+0xb0e>
 10132d0:	461e      	mov	r6, r3
 10132d2:	d008      	beq.n	10132e6 <_svfiprintf_r+0xb0e>
 10132d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 10132d6:	ab18      	add	r3, sp, #96	; 0x60
 10132d8:	a92d      	add	r1, sp, #180	; 0xb4
 10132da:	4658      	mov	r0, fp
 10132dc:	5915      	ldr	r5, [r2, r4]
 10132de:	3404      	adds	r4, #4
 10132e0:	462a      	mov	r2, r5
 10132e2:	2d00      	cmp	r5, #0
 10132e4:	d1ec      	bne.n	10132c0 <_svfiprintf_r+0xae8>
 10132e6:	9605      	str	r6, [sp, #20]
 10132e8:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 10132ec:	9b05      	ldr	r3, [sp, #20]
 10132ee:	2b00      	cmp	r3, #0
 10132f0:	f000 80c3 	beq.w	101347a <_svfiprintf_r+0xca2>
 10132f4:	2b63      	cmp	r3, #99	; 0x63
 10132f6:	f300 80dc 	bgt.w	10134b2 <_svfiprintf_r+0xcda>
 10132fa:	2300      	movs	r3, #0
 10132fc:	9308      	str	r3, [sp, #32]
 10132fe:	ab2d      	add	r3, sp, #180	; 0xb4
 1013300:	930b      	str	r3, [sp, #44]	; 0x2c
 1013302:	2208      	movs	r2, #8
 1013304:	2100      	movs	r1, #0
 1013306:	a818      	add	r0, sp, #96	; 0x60
 1013308:	f7fa fe0a 	bl	100df20 <memset>
 101330c:	9c05      	ldr	r4, [sp, #20]
 101330e:	ab18      	add	r3, sp, #96	; 0x60
 1013310:	aa15      	add	r2, sp, #84	; 0x54
 1013312:	9300      	str	r3, [sp, #0]
 1013314:	4658      	mov	r0, fp
 1013316:	4623      	mov	r3, r4
 1013318:	990b      	ldr	r1, [sp, #44]	; 0x2c
 101331a:	f7fd f9ef 	bl	10106fc <_wcsrtombs_r>
 101331e:	4284      	cmp	r4, r0
 1013320:	f040 811f 	bne.w	1013562 <_svfiprintf_r+0xd8a>
 1013324:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1013326:	2400      	movs	r4, #0
 1013328:	9507      	str	r5, [sp, #28]
 101332a:	9403      	str	r4, [sp, #12]
 101332c:	4619      	mov	r1, r3
 101332e:	9b05      	ldr	r3, [sp, #20]
 1013330:	54cc      	strb	r4, [r1, r3]
 1013332:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1013336:	9302      	str	r3, [sp, #8]
 1013338:	f7ff bb8e 	b.w	1012a58 <_svfiprintf_r+0x280>
 101333c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 101333e:	3902      	subs	r1, #2
 1013340:	2330      	movs	r3, #48	; 0x30
 1013342:	463e      	mov	r6, r7
 1013344:	910b      	str	r1, [sp, #44]	; 0x2c
 1013346:	f802 3c01 	strb.w	r3, [r2, #-1]
 101334a:	ab46      	add	r3, sp, #280	; 0x118
 101334c:	1a5b      	subs	r3, r3, r1
 101334e:	9305      	str	r3, [sp, #20]
 1013350:	f7ff bb7a 	b.w	1012a48 <_svfiprintf_r+0x270>
 1013354:	aa1a      	add	r2, sp, #104	; 0x68
 1013356:	9909      	ldr	r1, [sp, #36]	; 0x24
 1013358:	4658      	mov	r0, fp
 101335a:	f7ff f9c1 	bl	10126e0 <__ssprint_r>
 101335e:	2800      	cmp	r0, #0
 1013360:	f47f aeaf 	bne.w	10130c2 <_svfiprintf_r+0x8ea>
 1013364:	991b      	ldr	r1, [sp, #108]	; 0x6c
 1013366:	af1f      	add	r7, sp, #124	; 0x7c
 1013368:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 101336a:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 101336e:	1c48      	adds	r0, r1, #1
 1013370:	f7ff bbbd 	b.w	1012aee <_svfiprintf_r+0x316>
 1013374:	9a07      	ldr	r2, [sp, #28]
 1013376:	6812      	ldr	r2, [r2, #0]
 1013378:	9307      	str	r3, [sp, #28]
 101337a:	9b04      	ldr	r3, [sp, #16]
 101337c:	6013      	str	r3, [r2, #0]
 101337e:	f7ff ba50 	b.w	1012822 <_svfiprintf_r+0x4a>
 1013382:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 1013386:	2200      	movs	r2, #0
 1013388:	9702      	str	r7, [sp, #8]
 101338a:	ae46      	add	r6, sp, #280	; 0x118
 101338c:	f8cd a020 	str.w	sl, [sp, #32]
 1013390:	4617      	mov	r7, r2
 1013392:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 1013396:	4699      	mov	r9, r3
 1013398:	f8cd 8014 	str.w	r8, [sp, #20]
 101339c:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 10133a0:	e008      	b.n	10133b4 <_svfiprintf_r+0xbdc>
 10133a2:	f7f8 fef5 	bl	100c190 <__aeabi_uldivmod>
 10133a6:	2d00      	cmp	r5, #0
 10133a8:	bf08      	it	eq
 10133aa:	2c0a      	cmpeq	r4, #10
 10133ac:	d328      	bcc.n	1013400 <_svfiprintf_r+0xc28>
 10133ae:	4604      	mov	r4, r0
 10133b0:	4646      	mov	r6, r8
 10133b2:	460d      	mov	r5, r1
 10133b4:	220a      	movs	r2, #10
 10133b6:	2300      	movs	r3, #0
 10133b8:	4620      	mov	r0, r4
 10133ba:	4629      	mov	r1, r5
 10133bc:	f7f8 fee8 	bl	100c190 <__aeabi_uldivmod>
 10133c0:	3701      	adds	r7, #1
 10133c2:	4620      	mov	r0, r4
 10133c4:	4629      	mov	r1, r5
 10133c6:	f106 38ff 	add.w	r8, r6, #4294967295
 10133ca:	2300      	movs	r3, #0
 10133cc:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 10133d0:	220a      	movs	r2, #10
 10133d2:	f806 cc01 	strb.w	ip, [r6, #-1]
 10133d6:	f1b9 0f00 	cmp.w	r9, #0
 10133da:	d0e2      	beq.n	10133a2 <_svfiprintf_r+0xbca>
 10133dc:	f89a 6000 	ldrb.w	r6, [sl]
 10133e0:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 10133e4:	bf18      	it	ne
 10133e6:	f04f 0c01 	movne.w	ip, #1
 10133ea:	42be      	cmp	r6, r7
 10133ec:	bf18      	it	ne
 10133ee:	f04f 0c00 	movne.w	ip, #0
 10133f2:	f1bc 0f00 	cmp.w	ip, #0
 10133f6:	d0d4      	beq.n	10133a2 <_svfiprintf_r+0xbca>
 10133f8:	429d      	cmp	r5, r3
 10133fa:	bf08      	it	eq
 10133fc:	4294      	cmpeq	r4, r2
 10133fe:	d275      	bcs.n	10134ec <_svfiprintf_r+0xd14>
 1013400:	4642      	mov	r2, r8
 1013402:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 1013406:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 101340a:	9f02      	ldr	r7, [sp, #8]
 101340c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 1013410:	f8dd a020 	ldr.w	sl, [sp, #32]
 1013414:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1013418:	e5c3      	b.n	1012fa2 <_svfiprintf_r+0x7ca>
 101341a:	9b03      	ldr	r3, [sp, #12]
 101341c:	f246 02cc 	movw	r2, #24780	; 0x60cc
 1013420:	9507      	str	r5, [sp, #28]
 1013422:	f2c0 1205 	movt	r2, #261	; 0x105
 1013426:	2b06      	cmp	r3, #6
 1013428:	920b      	str	r2, [sp, #44]	; 0x2c
 101342a:	bf28      	it	cs
 101342c:	2306      	movcs	r3, #6
 101342e:	9305      	str	r3, [sp, #20]
 1013430:	9302      	str	r3, [sp, #8]
 1013432:	e55b      	b.n	1012eec <_svfiprintf_r+0x714>
 1013434:	05b5      	lsls	r5, r6, #22
 1013436:	bf45      	ittet	mi
 1013438:	9207      	strmi	r2, [sp, #28]
 101343a:	b2e4      	uxtbmi	r4, r4
 101343c:	9207      	strpl	r2, [sp, #28]
 101343e:	4633      	movmi	r3, r6
 1013440:	bf4e      	itee	mi
 1013442:	2500      	movmi	r5, #0
 1013444:	2500      	movpl	r5, #0
 1013446:	4633      	movpl	r3, r6
 1013448:	e58d      	b.n	1012f66 <_svfiprintf_r+0x78e>
 101344a:	05b5      	lsls	r5, r6, #22
 101344c:	f04f 0301 	mov.w	r3, #1
 1013450:	bf48      	it	mi
 1013452:	b2e4      	uxtbmi	r4, r4
 1013454:	2500      	movs	r5, #0
 1013456:	f7ff bad2 	b.w	10129fe <_svfiprintf_r+0x226>
 101345a:	463b      	mov	r3, r7
 101345c:	e611      	b.n	1013082 <_svfiprintf_r+0x8aa>
 101345e:	2300      	movs	r3, #0
 1013460:	aa18      	add	r2, sp, #96	; 0x60
 1013462:	4619      	mov	r1, r3
 1013464:	9200      	str	r2, [sp, #0]
 1013466:	4658      	mov	r0, fp
 1013468:	aa15      	add	r2, sp, #84	; 0x54
 101346a:	f7fd f947 	bl	10106fc <_wcsrtombs_r>
 101346e:	1c43      	adds	r3, r0, #1
 1013470:	9005      	str	r0, [sp, #20]
 1013472:	d052      	beq.n	101351a <_svfiprintf_r+0xd42>
 1013474:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1013476:	9315      	str	r3, [sp, #84]	; 0x54
 1013478:	e738      	b.n	10132ec <_svfiprintf_r+0xb14>
 101347a:	9b05      	ldr	r3, [sp, #20]
 101347c:	9507      	str	r5, [sp, #28]
 101347e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 1013482:	9308      	str	r3, [sp, #32]
 1013484:	f7ff bae8 	b.w	1012a58 <_svfiprintf_r+0x280>
 1013488:	9a07      	ldr	r2, [sp, #28]
 101348a:	9307      	str	r3, [sp, #28]
 101348c:	9b04      	ldr	r3, [sp, #16]
 101348e:	6812      	ldr	r2, [r2, #0]
 1013490:	8013      	strh	r3, [r2, #0]
 1013492:	f7ff b9c6 	b.w	1012822 <_svfiprintf_r+0x4a>
 1013496:	681c      	ldr	r4, [r3, #0]
 1013498:	4637      	mov	r7, r6
 101349a:	9207      	str	r2, [sp, #28]
 101349c:	17e5      	asrs	r5, r4, #31
 101349e:	4622      	mov	r2, r4
 10134a0:	462b      	mov	r3, r5
 10134a2:	e532      	b.n	1012f0a <_svfiprintf_r+0x732>
 10134a4:	4658      	mov	r0, fp
 10134a6:	aa1a      	add	r2, sp, #104	; 0x68
 10134a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 10134aa:	f7ff f919 	bl	10126e0 <__ssprint_r>
 10134ae:	f7ff ba73 	b.w	1012998 <_svfiprintf_r+0x1c0>
 10134b2:	1c59      	adds	r1, r3, #1
 10134b4:	4658      	mov	r0, fp
 10134b6:	f7f9 fd23 	bl	100cf00 <_malloc_r>
 10134ba:	900b      	str	r0, [sp, #44]	; 0x2c
 10134bc:	b368      	cbz	r0, 101351a <_svfiprintf_r+0xd42>
 10134be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10134c0:	9308      	str	r3, [sp, #32]
 10134c2:	e71e      	b.n	1013302 <_svfiprintf_r+0xb2a>
 10134c4:	9b03      	ldr	r3, [sp, #12]
 10134c6:	9507      	str	r5, [sp, #28]
 10134c8:	9302      	str	r3, [sp, #8]
 10134ca:	9305      	str	r3, [sp, #20]
 10134cc:	9b08      	ldr	r3, [sp, #32]
 10134ce:	9303      	str	r3, [sp, #12]
 10134d0:	f7ff bac2 	b.w	1012a58 <_svfiprintf_r+0x280>
 10134d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 10134d6:	9403      	str	r4, [sp, #12]
 10134d8:	f7fb f8d2 	bl	100e680 <strlen>
 10134dc:	9507      	str	r5, [sp, #28]
 10134de:	9408      	str	r4, [sp, #32]
 10134e0:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 10134e4:	9005      	str	r0, [sp, #20]
 10134e6:	9302      	str	r3, [sp, #8]
 10134e8:	f7ff bab6 	b.w	1012a58 <_svfiprintf_r+0x280>
 10134ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 10134ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
 10134f0:	eba8 0802 	sub.w	r8, r8, r2
 10134f4:	4640      	mov	r0, r8
 10134f6:	f7fb f9b1 	bl	100e85c <strncpy>
 10134fa:	f89a 3001 	ldrb.w	r3, [sl, #1]
 10134fe:	b10b      	cbz	r3, 1013504 <_svfiprintf_r+0xd2c>
 1013500:	f10a 0a01 	add.w	sl, sl, #1
 1013504:	4620      	mov	r0, r4
 1013506:	4629      	mov	r1, r5
 1013508:	220a      	movs	r2, #10
 101350a:	2300      	movs	r3, #0
 101350c:	f7f8 fe40 	bl	100c190 <__aeabi_uldivmod>
 1013510:	2700      	movs	r7, #0
 1013512:	e74c      	b.n	10133ae <_svfiprintf_r+0xbd6>
 1013514:	463b      	mov	r3, r7
 1013516:	4601      	mov	r1, r0
 1013518:	e577      	b.n	101300a <_svfiprintf_r+0x832>
 101351a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 101351c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 1013520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1013524:	8193      	strh	r3, [r2, #12]
 1013526:	f7ff ba3a 	b.w	101299e <_svfiprintf_r+0x1c6>
 101352a:	9a07      	ldr	r2, [sp, #28]
 101352c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 1013530:	468a      	mov	sl, r1
 1013532:	f852 0b04 	ldr.w	r0, [r2], #4
 1013536:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 101353a:	9207      	str	r2, [sp, #28]
 101353c:	9103      	str	r1, [sp, #12]
 101353e:	f7ff b99f 	b.w	1012880 <_svfiprintf_r+0xa8>
 1013542:	4637      	mov	r7, r6
 1013544:	f7ff bbcc 	b.w	1012ce0 <_svfiprintf_r+0x508>
 1013548:	4633      	mov	r3, r6
 101354a:	f7ff bbbd 	b.w	1012cc8 <_svfiprintf_r+0x4f0>
 101354e:	4637      	mov	r7, r6
 1013550:	e462      	b.n	1012e18 <_svfiprintf_r+0x640>
 1013552:	230c      	movs	r3, #12
 1013554:	f04f 32ff 	mov.w	r2, #4294967295
 1013558:	f8cb 3000 	str.w	r3, [fp]
 101355c:	9204      	str	r2, [sp, #16]
 101355e:	f7ff ba25 	b.w	10129ac <_svfiprintf_r+0x1d4>
 1013562:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1013564:	8993      	ldrh	r3, [r2, #12]
 1013566:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 101356a:	8193      	strh	r3, [r2, #12]
 101356c:	e5a9      	b.n	10130c2 <_svfiprintf_r+0x8ea>
 101356e:	bf00      	nop

01013570 <_wcsnrtombs_l>:
 1013570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1013574:	b08b      	sub	sp, #44	; 0x2c
 1013576:	e9dd 9414 	ldrd	r9, r4, [sp, #80]	; 0x50
 101357a:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 101357e:	2c00      	cmp	r4, #0
 1013580:	d058      	beq.n	1013634 <_wcsnrtombs_l+0xc4>
 1013582:	6816      	ldr	r6, [r2, #0]
 1013584:	2900      	cmp	r1, #0
 1013586:	d05a      	beq.n	101363e <_wcsnrtombs_l+0xce>
 1013588:	f1b9 0f00 	cmp.w	r9, #0
 101358c:	d064      	beq.n	1013658 <_wcsnrtombs_l+0xe8>
 101358e:	1e5d      	subs	r5, r3, #1
 1013590:	2b00      	cmp	r3, #0
 1013592:	d063      	beq.n	101365c <_wcsnrtombs_l+0xec>
 1013594:	9205      	str	r2, [sp, #20]
 1013596:	3e04      	subs	r6, #4
 1013598:	e9cd 0102 	strd	r0, r1, [sp, #8]
 101359c:	f04f 0800 	mov.w	r8, #0
 10135a0:	9104      	str	r1, [sp, #16]
 10135a2:	46cb      	mov	fp, r9
 10135a4:	e00a      	b.n	10135bc <_wcsnrtombs_l+0x4c>
 10135a6:	9b03      	ldr	r3, [sp, #12]
 10135a8:	bb13      	cbnz	r3, 10135f0 <_wcsnrtombs_l+0x80>
 10135aa:	6833      	ldr	r3, [r6, #0]
 10135ac:	2b00      	cmp	r3, #0
 10135ae:	d035      	beq.n	101361c <_wcsnrtombs_l+0xac>
 10135b0:	4559      	cmp	r1, fp
 10135b2:	d255      	bcs.n	1013660 <_wcsnrtombs_l+0xf0>
 10135b4:	3d01      	subs	r5, #1
 10135b6:	4688      	mov	r8, r1
 10135b8:	1c6b      	adds	r3, r5, #1
 10135ba:	d015      	beq.n	10135e8 <_wcsnrtombs_l+0x78>
 10135bc:	6827      	ldr	r7, [r4, #0]
 10135be:	4623      	mov	r3, r4
 10135c0:	f856 2f04 	ldr.w	r2, [r6, #4]!
 10135c4:	a907      	add	r1, sp, #28
 10135c6:	9802      	ldr	r0, [sp, #8]
 10135c8:	9701      	str	r7, [sp, #4]
 10135ca:	f8da 70e0 	ldr.w	r7, [sl, #224]	; 0xe0
 10135ce:	f8d4 9004 	ldr.w	r9, [r4, #4]
 10135d2:	47b8      	blx	r7
 10135d4:	1c42      	adds	r2, r0, #1
 10135d6:	d035      	beq.n	1013644 <_wcsnrtombs_l+0xd4>
 10135d8:	eb00 0108 	add.w	r1, r0, r8
 10135dc:	4559      	cmp	r1, fp
 10135de:	d9e2      	bls.n	10135a6 <_wcsnrtombs_l+0x36>
 10135e0:	f8dd b004 	ldr.w	fp, [sp, #4]
 10135e4:	e9c4 b900 	strd	fp, r9, [r4]
 10135e8:	4640      	mov	r0, r8
 10135ea:	b00b      	add	sp, #44	; 0x2c
 10135ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10135f0:	2800      	cmp	r0, #0
 10135f2:	dd0c      	ble.n	101360e <_wcsnrtombs_l+0x9e>
 10135f4:	9b04      	ldr	r3, [sp, #16]
 10135f6:	aa07      	add	r2, sp, #28
 10135f8:	4418      	add	r0, r3
 10135fa:	3b01      	subs	r3, #1
 10135fc:	f100 3cff 	add.w	ip, r0, #4294967295
 1013600:	f812 7b01 	ldrb.w	r7, [r2], #1
 1013604:	f803 7f01 	strb.w	r7, [r3, #1]!
 1013608:	4563      	cmp	r3, ip
 101360a:	d1f9      	bne.n	1013600 <_wcsnrtombs_l+0x90>
 101360c:	9004      	str	r0, [sp, #16]
 101360e:	9a05      	ldr	r2, [sp, #20]
 1013610:	6813      	ldr	r3, [r2, #0]
 1013612:	3304      	adds	r3, #4
 1013614:	6013      	str	r3, [r2, #0]
 1013616:	6833      	ldr	r3, [r6, #0]
 1013618:	2b00      	cmp	r3, #0
 101361a:	d1c9      	bne.n	10135b0 <_wcsnrtombs_l+0x40>
 101361c:	9a03      	ldr	r2, [sp, #12]
 101361e:	b10a      	cbz	r2, 1013624 <_wcsnrtombs_l+0xb4>
 1013620:	9a05      	ldr	r2, [sp, #20]
 1013622:	6013      	str	r3, [r2, #0]
 1013624:	f101 38ff 	add.w	r8, r1, #4294967295
 1013628:	2300      	movs	r3, #0
 101362a:	6023      	str	r3, [r4, #0]
 101362c:	4640      	mov	r0, r8
 101362e:	b00b      	add	sp, #44	; 0x2c
 1013630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1013634:	f500 748e 	add.w	r4, r0, #284	; 0x11c
 1013638:	6816      	ldr	r6, [r2, #0]
 101363a:	2900      	cmp	r1, #0
 101363c:	d1a4      	bne.n	1013588 <_wcsnrtombs_l+0x18>
 101363e:	f04f 39ff 	mov.w	r9, #4294967295
 1013642:	e7a4      	b.n	101358e <_wcsnrtombs_l+0x1e>
 1013644:	9902      	ldr	r1, [sp, #8]
 1013646:	4680      	mov	r8, r0
 1013648:	228a      	movs	r2, #138	; 0x8a
 101364a:	2300      	movs	r3, #0
 101364c:	4640      	mov	r0, r8
 101364e:	600a      	str	r2, [r1, #0]
 1013650:	6023      	str	r3, [r4, #0]
 1013652:	b00b      	add	sp, #44	; 0x2c
 1013654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1013658:	46c8      	mov	r8, r9
 101365a:	e7c5      	b.n	10135e8 <_wcsnrtombs_l+0x78>
 101365c:	4698      	mov	r8, r3
 101365e:	e7c3      	b.n	10135e8 <_wcsnrtombs_l+0x78>
 1013660:	4688      	mov	r8, r1
 1013662:	e7c1      	b.n	10135e8 <_wcsnrtombs_l+0x78>

01013664 <_wcsnrtombs_r>:
 1013664:	f246 5020 	movw	r0, #25888	; 0x6520
 1013668:	f2c0 1005 	movt	r0, #261	; 0x105
 101366c:	b5f0      	push	{r4, r5, r6, r7, lr}
 101366e:	b085      	sub	sp, #20
 1013670:	6800      	ldr	r0, [r0, #0]
 1013672:	f646 1550 	movw	r5, #26960	; 0x6950
 1013676:	e9dd 760a 	ldrd	r7, r6, [sp, #40]	; 0x28
 101367a:	f2c0 1505 	movt	r5, #261	; 0x105
 101367e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 1013680:	9700      	str	r7, [sp, #0]
 1013682:	2c00      	cmp	r4, #0
 1013684:	bf08      	it	eq
 1013686:	462c      	moveq	r4, r5
 1013688:	e9cd 6401 	strd	r6, r4, [sp, #4]
 101368c:	f7ff ff70 	bl	1013570 <_wcsnrtombs_l>
 1013690:	b005      	add	sp, #20
 1013692:	bdf0      	pop	{r4, r5, r6, r7, pc}

01013694 <wcsnrtombs>:
 1013694:	b5f0      	push	{r4, r5, r6, r7, lr}
 1013696:	f246 5420 	movw	r4, #25888	; 0x6520
 101369a:	f2c0 1405 	movt	r4, #261	; 0x105
 101369e:	b085      	sub	sp, #20
 10136a0:	f646 1550 	movw	r5, #26960	; 0x6950
 10136a4:	f2c0 1505 	movt	r5, #261	; 0x105
 10136a8:	6827      	ldr	r7, [r4, #0]
 10136aa:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 10136ac:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 10136ae:	9300      	str	r3, [sp, #0]
 10136b0:	4613      	mov	r3, r2
 10136b2:	2c00      	cmp	r4, #0
 10136b4:	bf08      	it	eq
 10136b6:	462c      	moveq	r4, r5
 10136b8:	460a      	mov	r2, r1
 10136ba:	9402      	str	r4, [sp, #8]
 10136bc:	4601      	mov	r1, r0
 10136be:	9601      	str	r6, [sp, #4]
 10136c0:	4638      	mov	r0, r7
 10136c2:	f7ff ff55 	bl	1013570 <_wcsnrtombs_l>
 10136c6:	b005      	add	sp, #20
 10136c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 10136ca:	bf00      	nop

010136cc <_calloc_r>:
 10136cc:	b510      	push	{r4, lr}
 10136ce:	fb02 f101 	mul.w	r1, r2, r1
 10136d2:	f7f9 fc15 	bl	100cf00 <_malloc_r>
 10136d6:	4604      	mov	r4, r0
 10136d8:	b170      	cbz	r0, 10136f8 <_calloc_r+0x2c>
 10136da:	f850 2c04 	ldr.w	r2, [r0, #-4]
 10136de:	f022 0203 	bic.w	r2, r2, #3
 10136e2:	3a04      	subs	r2, #4
 10136e4:	2a24      	cmp	r2, #36	; 0x24
 10136e6:	d81d      	bhi.n	1013724 <_calloc_r+0x58>
 10136e8:	2a13      	cmp	r2, #19
 10136ea:	bf98      	it	ls
 10136ec:	4602      	movls	r2, r0
 10136ee:	d805      	bhi.n	10136fc <_calloc_r+0x30>
 10136f0:	2300      	movs	r3, #0
 10136f2:	e9c2 3300 	strd	r3, r3, [r2]
 10136f6:	6093      	str	r3, [r2, #8]
 10136f8:	4620      	mov	r0, r4
 10136fa:	bd10      	pop	{r4, pc}
 10136fc:	2a1b      	cmp	r2, #27
 10136fe:	f04f 0300 	mov.w	r3, #0
 1013702:	bf98      	it	ls
 1013704:	f100 0208 	addls.w	r2, r0, #8
 1013708:	e9c0 3300 	strd	r3, r3, [r0]
 101370c:	d9f0      	bls.n	10136f0 <_calloc_r+0x24>
 101370e:	2a24      	cmp	r2, #36	; 0x24
 1013710:	e9c0 3302 	strd	r3, r3, [r0, #8]
 1013714:	bf11      	iteee	ne
 1013716:	f100 0210 	addne.w	r2, r0, #16
 101371a:	6103      	streq	r3, [r0, #16]
 101371c:	f100 0218 	addeq.w	r2, r0, #24
 1013720:	6143      	streq	r3, [r0, #20]
 1013722:	e7e5      	b.n	10136f0 <_calloc_r+0x24>
 1013724:	2100      	movs	r1, #0
 1013726:	f7fa fbfb 	bl	100df20 <memset>
 101372a:	4620      	mov	r0, r4
 101372c:	bd10      	pop	{r4, pc}
 101372e:	bf00      	nop

01013730 <__env_lock>:
 1013730:	4770      	bx	lr
 1013732:	bf00      	nop

01013734 <__env_unlock>:
 1013734:	4770      	bx	lr
 1013736:	bf00      	nop

01013738 <memmove>:
 1013738:	4288      	cmp	r0, r1
 101373a:	b4f0      	push	{r4, r5, r6, r7}
 101373c:	d90d      	bls.n	101375a <memmove+0x22>
 101373e:	188b      	adds	r3, r1, r2
 1013740:	4283      	cmp	r3, r0
 1013742:	d90a      	bls.n	101375a <memmove+0x22>
 1013744:	1884      	adds	r4, r0, r2
 1013746:	b132      	cbz	r2, 1013756 <memmove+0x1e>
 1013748:	4622      	mov	r2, r4
 101374a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 101374e:	4299      	cmp	r1, r3
 1013750:	f802 4d01 	strb.w	r4, [r2, #-1]!
 1013754:	d1f9      	bne.n	101374a <memmove+0x12>
 1013756:	bcf0      	pop	{r4, r5, r6, r7}
 1013758:	4770      	bx	lr
 101375a:	2a0f      	cmp	r2, #15
 101375c:	d80e      	bhi.n	101377c <memmove+0x44>
 101375e:	4603      	mov	r3, r0
 1013760:	1e54      	subs	r4, r2, #1
 1013762:	2a00      	cmp	r2, #0
 1013764:	d0f7      	beq.n	1013756 <memmove+0x1e>
 1013766:	3401      	adds	r4, #1
 1013768:	3b01      	subs	r3, #1
 101376a:	440c      	add	r4, r1
 101376c:	f811 2b01 	ldrb.w	r2, [r1], #1
 1013770:	42a1      	cmp	r1, r4
 1013772:	f803 2f01 	strb.w	r2, [r3, #1]!
 1013776:	d1f9      	bne.n	101376c <memmove+0x34>
 1013778:	bcf0      	pop	{r4, r5, r6, r7}
 101377a:	4770      	bx	lr
 101377c:	ea40 0301 	orr.w	r3, r0, r1
 1013780:	079b      	lsls	r3, r3, #30
 1013782:	d13d      	bne.n	1013800 <memmove+0xc8>
 1013784:	f1a2 0510 	sub.w	r5, r2, #16
 1013788:	f101 0420 	add.w	r4, r1, #32
 101378c:	f101 0610 	add.w	r6, r1, #16
 1013790:	f100 0710 	add.w	r7, r0, #16
 1013794:	092d      	lsrs	r5, r5, #4
 1013796:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 101379a:	f856 3c10 	ldr.w	r3, [r6, #-16]
 101379e:	3610      	adds	r6, #16
 10137a0:	3710      	adds	r7, #16
 10137a2:	f847 3c20 	str.w	r3, [r7, #-32]
 10137a6:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 10137aa:	f847 3c1c 	str.w	r3, [r7, #-28]
 10137ae:	f856 3c18 	ldr.w	r3, [r6, #-24]
 10137b2:	f847 3c18 	str.w	r3, [r7, #-24]
 10137b6:	f856 3c14 	ldr.w	r3, [r6, #-20]
 10137ba:	42a6      	cmp	r6, r4
 10137bc:	f847 3c14 	str.w	r3, [r7, #-20]
 10137c0:	d1eb      	bne.n	101379a <memmove+0x62>
 10137c2:	1c6b      	adds	r3, r5, #1
 10137c4:	f012 0f0c 	tst.w	r2, #12
 10137c8:	f002 050f 	and.w	r5, r2, #15
 10137cc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 10137d0:	4419      	add	r1, r3
 10137d2:	bf08      	it	eq
 10137d4:	462a      	moveq	r2, r5
 10137d6:	4403      	add	r3, r0
 10137d8:	d0c2      	beq.n	1013760 <memmove+0x28>
 10137da:	1f1f      	subs	r7, r3, #4
 10137dc:	460e      	mov	r6, r1
 10137de:	f856 cb04 	ldr.w	ip, [r6], #4
 10137e2:	1bac      	subs	r4, r5, r6
 10137e4:	440c      	add	r4, r1
 10137e6:	f847 cf04 	str.w	ip, [r7, #4]!
 10137ea:	2c03      	cmp	r4, #3
 10137ec:	d8f7      	bhi.n	10137de <memmove+0xa6>
 10137ee:	1f2c      	subs	r4, r5, #4
 10137f0:	f002 0203 	and.w	r2, r2, #3
 10137f4:	f024 0403 	bic.w	r4, r4, #3
 10137f8:	3404      	adds	r4, #4
 10137fa:	4423      	add	r3, r4
 10137fc:	4421      	add	r1, r4
 10137fe:	e7af      	b.n	1013760 <memmove+0x28>
 1013800:	1e54      	subs	r4, r2, #1
 1013802:	4603      	mov	r3, r0
 1013804:	e7af      	b.n	1013766 <memmove+0x2e>
 1013806:	bf00      	nop

01013808 <_realloc_r>:
 1013808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101380c:	4692      	mov	sl, r2
 101380e:	b083      	sub	sp, #12
 1013810:	2900      	cmp	r1, #0
 1013812:	f000 80df 	beq.w	10139d4 <_realloc_r+0x1cc>
 1013816:	460d      	mov	r5, r1
 1013818:	4680      	mov	r8, r0
 101381a:	f7fa fbd1 	bl	100dfc0 <__malloc_lock>
 101381e:	f10a 040b 	add.w	r4, sl, #11
 1013822:	2c16      	cmp	r4, #22
 1013824:	f855 1c04 	ldr.w	r1, [r5, #-4]
 1013828:	bf88      	it	hi
 101382a:	f024 0407 	bichi.w	r4, r4, #7
 101382e:	f1a5 0708 	sub.w	r7, r5, #8
 1013832:	bf99      	ittee	ls
 1013834:	2210      	movls	r2, #16
 1013836:	2300      	movls	r3, #0
 1013838:	0fe3      	lsrhi	r3, r4, #31
 101383a:	4622      	movhi	r2, r4
 101383c:	f021 0603 	bic.w	r6, r1, #3
 1013840:	bf98      	it	ls
 1013842:	4614      	movls	r4, r2
 1013844:	4554      	cmp	r4, sl
 1013846:	bf38      	it	cc
 1013848:	f043 0301 	orrcc.w	r3, r3, #1
 101384c:	2b00      	cmp	r3, #0
 101384e:	f040 80c7 	bne.w	10139e0 <_realloc_r+0x1d8>
 1013852:	4296      	cmp	r6, r2
 1013854:	eb07 0906 	add.w	r9, r7, r6
 1013858:	f280 808b 	bge.w	1013972 <_realloc_r+0x16a>
 101385c:	f646 2bdc 	movw	fp, #27356	; 0x6adc
 1013860:	f2c0 1b05 	movt	fp, #261	; 0x105
 1013864:	f8d9 0004 	ldr.w	r0, [r9, #4]
 1013868:	f8db 3008 	ldr.w	r3, [fp, #8]
 101386c:	454b      	cmp	r3, r9
 101386e:	f000 80c0 	beq.w	10139f2 <_realloc_r+0x1ea>
 1013872:	f020 0301 	bic.w	r3, r0, #1
 1013876:	444b      	add	r3, r9
 1013878:	685b      	ldr	r3, [r3, #4]
 101387a:	07db      	lsls	r3, r3, #31
 101387c:	f100 80a0 	bmi.w	10139c0 <_realloc_r+0x1b8>
 1013880:	f020 0003 	bic.w	r0, r0, #3
 1013884:	1833      	adds	r3, r6, r0
 1013886:	4293      	cmp	r3, r2
 1013888:	f280 810c 	bge.w	1013aa4 <_realloc_r+0x29c>
 101388c:	07c9      	lsls	r1, r1, #31
 101388e:	d40f      	bmi.n	10138b0 <_realloc_r+0xa8>
 1013890:	f855 3c08 	ldr.w	r3, [r5, #-8]
 1013894:	1afb      	subs	r3, r7, r3
 1013896:	6859      	ldr	r1, [r3, #4]
 1013898:	f021 0103 	bic.w	r1, r1, #3
 101389c:	4408      	add	r0, r1
 101389e:	eb00 0c06 	add.w	ip, r0, r6
 10138a2:	4594      	cmp	ip, r2
 10138a4:	f280 811f 	bge.w	1013ae6 <_realloc_r+0x2de>
 10138a8:	eb06 0c01 	add.w	ip, r6, r1
 10138ac:	4594      	cmp	ip, r2
 10138ae:	da2a      	bge.n	1013906 <_realloc_r+0xfe>
 10138b0:	4651      	mov	r1, sl
 10138b2:	4640      	mov	r0, r8
 10138b4:	f7f9 fb24 	bl	100cf00 <_malloc_r>
 10138b8:	4682      	mov	sl, r0
 10138ba:	b1e8      	cbz	r0, 10138f8 <_realloc_r+0xf0>
 10138bc:	f855 3c04 	ldr.w	r3, [r5, #-4]
 10138c0:	f1a0 0208 	sub.w	r2, r0, #8
 10138c4:	f023 0301 	bic.w	r3, r3, #1
 10138c8:	443b      	add	r3, r7
 10138ca:	4293      	cmp	r3, r2
 10138cc:	f000 80f4 	beq.w	1013ab8 <_realloc_r+0x2b0>
 10138d0:	1f32      	subs	r2, r6, #4
 10138d2:	2a24      	cmp	r2, #36	; 0x24
 10138d4:	f200 8103 	bhi.w	1013ade <_realloc_r+0x2d6>
 10138d8:	2a13      	cmp	r2, #19
 10138da:	6829      	ldr	r1, [r5, #0]
 10138dc:	bf9c      	itt	ls
 10138de:	4603      	movls	r3, r0
 10138e0:	462a      	movls	r2, r5
 10138e2:	f200 80f1 	bhi.w	1013ac8 <_realloc_r+0x2c0>
 10138e6:	6019      	str	r1, [r3, #0]
 10138e8:	6851      	ldr	r1, [r2, #4]
 10138ea:	6059      	str	r1, [r3, #4]
 10138ec:	6892      	ldr	r2, [r2, #8]
 10138ee:	609a      	str	r2, [r3, #8]
 10138f0:	4629      	mov	r1, r5
 10138f2:	4640      	mov	r0, r8
 10138f4:	f7fe f82c 	bl	1011950 <_free_r>
 10138f8:	4640      	mov	r0, r8
 10138fa:	f7fa fb63 	bl	100dfc4 <__malloc_unlock>
 10138fe:	4650      	mov	r0, sl
 1013900:	b003      	add	sp, #12
 1013902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1013906:	469a      	mov	sl, r3
 1013908:	68d9      	ldr	r1, [r3, #12]
 101390a:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 101390e:	1f32      	subs	r2, r6, #4
 1013910:	2a24      	cmp	r2, #36	; 0x24
 1013912:	eb03 090c 	add.w	r9, r3, ip
 1013916:	60c1      	str	r1, [r0, #12]
 1013918:	6088      	str	r0, [r1, #8]
 101391a:	f200 80f6 	bhi.w	1013b0a <_realloc_r+0x302>
 101391e:	2a13      	cmp	r2, #19
 1013920:	6829      	ldr	r1, [r5, #0]
 1013922:	bf98      	it	ls
 1013924:	4652      	movls	r2, sl
 1013926:	d91c      	bls.n	1013962 <_realloc_r+0x15a>
 1013928:	6099      	str	r1, [r3, #8]
 101392a:	2a1b      	cmp	r2, #27
 101392c:	6869      	ldr	r1, [r5, #4]
 101392e:	bf98      	it	ls
 1013930:	f103 0210 	addls.w	r2, r3, #16
 1013934:	60d9      	str	r1, [r3, #12]
 1013936:	68a9      	ldr	r1, [r5, #8]
 1013938:	bf98      	it	ls
 101393a:	3508      	addls	r5, #8
 101393c:	d911      	bls.n	1013962 <_realloc_r+0x15a>
 101393e:	6119      	str	r1, [r3, #16]
 1013940:	2a24      	cmp	r2, #36	; 0x24
 1013942:	68e9      	ldr	r1, [r5, #12]
 1013944:	bf14      	ite	ne
 1013946:	f103 0218 	addne.w	r2, r3, #24
 101394a:	f103 0220 	addeq.w	r2, r3, #32
 101394e:	6159      	str	r1, [r3, #20]
 1013950:	6929      	ldr	r1, [r5, #16]
 1013952:	bf11      	iteee	ne
 1013954:	3510      	addne	r5, #16
 1013956:	6199      	streq	r1, [r3, #24]
 1013958:	6969      	ldreq	r1, [r5, #20]
 101395a:	61d9      	streq	r1, [r3, #28]
 101395c:	bf04      	itt	eq
 101395e:	69a9      	ldreq	r1, [r5, #24]
 1013960:	3518      	addeq	r5, #24
 1013962:	6011      	str	r1, [r2, #0]
 1013964:	461f      	mov	r7, r3
 1013966:	6869      	ldr	r1, [r5, #4]
 1013968:	4666      	mov	r6, ip
 101396a:	6051      	str	r1, [r2, #4]
 101396c:	68ab      	ldr	r3, [r5, #8]
 101396e:	4655      	mov	r5, sl
 1013970:	6093      	str	r3, [r2, #8]
 1013972:	1b32      	subs	r2, r6, r4
 1013974:	687b      	ldr	r3, [r7, #4]
 1013976:	2a0f      	cmp	r2, #15
 1013978:	f003 0301 	and.w	r3, r3, #1
 101397c:	d80f      	bhi.n	101399e <_realloc_r+0x196>
 101397e:	4333      	orrs	r3, r6
 1013980:	607b      	str	r3, [r7, #4]
 1013982:	f8d9 3004 	ldr.w	r3, [r9, #4]
 1013986:	f043 0301 	orr.w	r3, r3, #1
 101398a:	f8c9 3004 	str.w	r3, [r9, #4]
 101398e:	4640      	mov	r0, r8
 1013990:	46aa      	mov	sl, r5
 1013992:	f7fa fb17 	bl	100dfc4 <__malloc_unlock>
 1013996:	4650      	mov	r0, sl
 1013998:	b003      	add	sp, #12
 101399a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101399e:	1939      	adds	r1, r7, r4
 10139a0:	4323      	orrs	r3, r4
 10139a2:	f042 0201 	orr.w	r2, r2, #1
 10139a6:	607b      	str	r3, [r7, #4]
 10139a8:	604a      	str	r2, [r1, #4]
 10139aa:	4640      	mov	r0, r8
 10139ac:	f8d9 3004 	ldr.w	r3, [r9, #4]
 10139b0:	3108      	adds	r1, #8
 10139b2:	f043 0301 	orr.w	r3, r3, #1
 10139b6:	f8c9 3004 	str.w	r3, [r9, #4]
 10139ba:	f7fd ffc9 	bl	1011950 <_free_r>
 10139be:	e7e6      	b.n	101398e <_realloc_r+0x186>
 10139c0:	07c8      	lsls	r0, r1, #31
 10139c2:	f53f af75 	bmi.w	10138b0 <_realloc_r+0xa8>
 10139c6:	f855 3c08 	ldr.w	r3, [r5, #-8]
 10139ca:	1afb      	subs	r3, r7, r3
 10139cc:	6859      	ldr	r1, [r3, #4]
 10139ce:	f021 0103 	bic.w	r1, r1, #3
 10139d2:	e769      	b.n	10138a8 <_realloc_r+0xa0>
 10139d4:	4611      	mov	r1, r2
 10139d6:	b003      	add	sp, #12
 10139d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10139dc:	f7f9 ba90 	b.w	100cf00 <_malloc_r>
 10139e0:	f04f 0a00 	mov.w	sl, #0
 10139e4:	230c      	movs	r3, #12
 10139e6:	4650      	mov	r0, sl
 10139e8:	f8c8 3000 	str.w	r3, [r8]
 10139ec:	b003      	add	sp, #12
 10139ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10139f2:	f020 0003 	bic.w	r0, r0, #3
 10139f6:	f104 0c10 	add.w	ip, r4, #16
 10139fa:	1833      	adds	r3, r6, r0
 10139fc:	4563      	cmp	r3, ip
 10139fe:	f280 8098 	bge.w	1013b32 <_realloc_r+0x32a>
 1013a02:	07cb      	lsls	r3, r1, #31
 1013a04:	f53f af54 	bmi.w	10138b0 <_realloc_r+0xa8>
 1013a08:	f855 3c08 	ldr.w	r3, [r5, #-8]
 1013a0c:	1afb      	subs	r3, r7, r3
 1013a0e:	6859      	ldr	r1, [r3, #4]
 1013a10:	f021 0103 	bic.w	r1, r1, #3
 1013a14:	4408      	add	r0, r1
 1013a16:	eb00 0906 	add.w	r9, r0, r6
 1013a1a:	45cc      	cmp	ip, r9
 1013a1c:	f73f af44 	bgt.w	10138a8 <_realloc_r+0xa0>
 1013a20:	469a      	mov	sl, r3
 1013a22:	68d9      	ldr	r1, [r3, #12]
 1013a24:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 1013a28:	1f32      	subs	r2, r6, #4
 1013a2a:	2a24      	cmp	r2, #36	; 0x24
 1013a2c:	60c1      	str	r1, [r0, #12]
 1013a2e:	6088      	str	r0, [r1, #8]
 1013a30:	f200 809c 	bhi.w	1013b6c <_realloc_r+0x364>
 1013a34:	2a13      	cmp	r2, #19
 1013a36:	6829      	ldr	r1, [r5, #0]
 1013a38:	bf98      	it	ls
 1013a3a:	4652      	movls	r2, sl
 1013a3c:	d91c      	bls.n	1013a78 <_realloc_r+0x270>
 1013a3e:	6099      	str	r1, [r3, #8]
 1013a40:	2a1b      	cmp	r2, #27
 1013a42:	6869      	ldr	r1, [r5, #4]
 1013a44:	bf98      	it	ls
 1013a46:	f103 0210 	addls.w	r2, r3, #16
 1013a4a:	60d9      	str	r1, [r3, #12]
 1013a4c:	68a9      	ldr	r1, [r5, #8]
 1013a4e:	bf98      	it	ls
 1013a50:	3508      	addls	r5, #8
 1013a52:	d911      	bls.n	1013a78 <_realloc_r+0x270>
 1013a54:	6119      	str	r1, [r3, #16]
 1013a56:	2a24      	cmp	r2, #36	; 0x24
 1013a58:	68e9      	ldr	r1, [r5, #12]
 1013a5a:	bf14      	ite	ne
 1013a5c:	f103 0218 	addne.w	r2, r3, #24
 1013a60:	f103 0220 	addeq.w	r2, r3, #32
 1013a64:	6159      	str	r1, [r3, #20]
 1013a66:	6929      	ldr	r1, [r5, #16]
 1013a68:	bf11      	iteee	ne
 1013a6a:	3510      	addne	r5, #16
 1013a6c:	6199      	streq	r1, [r3, #24]
 1013a6e:	6969      	ldreq	r1, [r5, #20]
 1013a70:	61d9      	streq	r1, [r3, #28]
 1013a72:	bf04      	itt	eq
 1013a74:	69a9      	ldreq	r1, [r5, #24]
 1013a76:	3518      	addeq	r5, #24
 1013a78:	6011      	str	r1, [r2, #0]
 1013a7a:	6869      	ldr	r1, [r5, #4]
 1013a7c:	6051      	str	r1, [r2, #4]
 1013a7e:	68a9      	ldr	r1, [r5, #8]
 1013a80:	6091      	str	r1, [r2, #8]
 1013a82:	1919      	adds	r1, r3, r4
 1013a84:	eba9 0204 	sub.w	r2, r9, r4
 1013a88:	f8cb 1008 	str.w	r1, [fp, #8]
 1013a8c:	f042 0201 	orr.w	r2, r2, #1
 1013a90:	604a      	str	r2, [r1, #4]
 1013a92:	4640      	mov	r0, r8
 1013a94:	685a      	ldr	r2, [r3, #4]
 1013a96:	f002 0201 	and.w	r2, r2, #1
 1013a9a:	4314      	orrs	r4, r2
 1013a9c:	605c      	str	r4, [r3, #4]
 1013a9e:	f7fa fa91 	bl	100dfc4 <__malloc_unlock>
 1013aa2:	e778      	b.n	1013996 <_realloc_r+0x18e>
 1013aa4:	f8d9 200c 	ldr.w	r2, [r9, #12]
 1013aa8:	461e      	mov	r6, r3
 1013aaa:	f8d9 1008 	ldr.w	r1, [r9, #8]
 1013aae:	eb07 0903 	add.w	r9, r7, r3
 1013ab2:	60ca      	str	r2, [r1, #12]
 1013ab4:	6091      	str	r1, [r2, #8]
 1013ab6:	e75c      	b.n	1013972 <_realloc_r+0x16a>
 1013ab8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 1013abc:	f023 0303 	bic.w	r3, r3, #3
 1013ac0:	441e      	add	r6, r3
 1013ac2:	eb07 0906 	add.w	r9, r7, r6
 1013ac6:	e754      	b.n	1013972 <_realloc_r+0x16a>
 1013ac8:	6001      	str	r1, [r0, #0]
 1013aca:	2a1b      	cmp	r2, #27
 1013acc:	686b      	ldr	r3, [r5, #4]
 1013ace:	6043      	str	r3, [r0, #4]
 1013ad0:	d823      	bhi.n	1013b1a <_realloc_r+0x312>
 1013ad2:	f105 0208 	add.w	r2, r5, #8
 1013ad6:	f100 0308 	add.w	r3, r0, #8
 1013ada:	68a9      	ldr	r1, [r5, #8]
 1013adc:	e703      	b.n	10138e6 <_realloc_r+0xde>
 1013ade:	4629      	mov	r1, r5
 1013ae0:	f7ff fe2a 	bl	1013738 <memmove>
 1013ae4:	e704      	b.n	10138f0 <_realloc_r+0xe8>
 1013ae6:	f8d9 100c 	ldr.w	r1, [r9, #12]
 1013aea:	469a      	mov	sl, r3
 1013aec:	f8d9 0008 	ldr.w	r0, [r9, #8]
 1013af0:	1f32      	subs	r2, r6, #4
 1013af2:	2a24      	cmp	r2, #36	; 0x24
 1013af4:	eb03 090c 	add.w	r9, r3, ip
 1013af8:	60c1      	str	r1, [r0, #12]
 1013afa:	6088      	str	r0, [r1, #8]
 1013afc:	68d9      	ldr	r1, [r3, #12]
 1013afe:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 1013b02:	60c1      	str	r1, [r0, #12]
 1013b04:	6088      	str	r0, [r1, #8]
 1013b06:	f67f af0a 	bls.w	101391e <_realloc_r+0x116>
 1013b0a:	4629      	mov	r1, r5
 1013b0c:	4650      	mov	r0, sl
 1013b0e:	4666      	mov	r6, ip
 1013b10:	461f      	mov	r7, r3
 1013b12:	4655      	mov	r5, sl
 1013b14:	f7ff fe10 	bl	1013738 <memmove>
 1013b18:	e72b      	b.n	1013972 <_realloc_r+0x16a>
 1013b1a:	68ab      	ldr	r3, [r5, #8]
 1013b1c:	2a24      	cmp	r2, #36	; 0x24
 1013b1e:	6083      	str	r3, [r0, #8]
 1013b20:	68eb      	ldr	r3, [r5, #12]
 1013b22:	60c3      	str	r3, [r0, #12]
 1013b24:	d018      	beq.n	1013b58 <_realloc_r+0x350>
 1013b26:	f105 0210 	add.w	r2, r5, #16
 1013b2a:	f100 0310 	add.w	r3, r0, #16
 1013b2e:	6929      	ldr	r1, [r5, #16]
 1013b30:	e6d9      	b.n	10138e6 <_realloc_r+0xde>
 1013b32:	4427      	add	r7, r4
 1013b34:	1b1b      	subs	r3, r3, r4
 1013b36:	f8cb 7008 	str.w	r7, [fp, #8]
 1013b3a:	f043 0301 	orr.w	r3, r3, #1
 1013b3e:	607b      	str	r3, [r7, #4]
 1013b40:	4640      	mov	r0, r8
 1013b42:	f855 3c04 	ldr.w	r3, [r5, #-4]
 1013b46:	46aa      	mov	sl, r5
 1013b48:	f003 0301 	and.w	r3, r3, #1
 1013b4c:	431c      	orrs	r4, r3
 1013b4e:	f845 4c04 	str.w	r4, [r5, #-4]
 1013b52:	f7fa fa37 	bl	100dfc4 <__malloc_unlock>
 1013b56:	e71e      	b.n	1013996 <_realloc_r+0x18e>
 1013b58:	6929      	ldr	r1, [r5, #16]
 1013b5a:	f105 0218 	add.w	r2, r5, #24
 1013b5e:	f100 0318 	add.w	r3, r0, #24
 1013b62:	6101      	str	r1, [r0, #16]
 1013b64:	6969      	ldr	r1, [r5, #20]
 1013b66:	6141      	str	r1, [r0, #20]
 1013b68:	69a9      	ldr	r1, [r5, #24]
 1013b6a:	e6bc      	b.n	10138e6 <_realloc_r+0xde>
 1013b6c:	4629      	mov	r1, r5
 1013b6e:	4650      	mov	r0, sl
 1013b70:	9301      	str	r3, [sp, #4]
 1013b72:	f7ff fde1 	bl	1013738 <memmove>
 1013b76:	9b01      	ldr	r3, [sp, #4]
 1013b78:	e783      	b.n	1013a82 <_realloc_r+0x27a>
 1013b7a:	bf00      	nop

01013b7c <_sbrk>:
  static u8 *heap = NULL;
  u8 *prev_heap;
  static u8 *HeapEndPtr = (u8 *)&_heap_end;
  caddr_t Status;

  if (heap == NULL) {
 1013b7c:	e30c2358 	movw	r2, #50008	; 0xc358
 1013b80:	e3402105 	movt	r2, #261	; 0x105
 1013b84:	e5923000 	ldr	r3, [r2]
 1013b88:	e3530000 	cmp	r3, #0
    heap = (u8 *)&_heap_start;
 1013b8c:	030617a0 	movweq	r1, #26528	; 0x67a0
 1013b90:	03401106 	movteq	r1, #262	; 0x106
 1013b94:	01a03001 	moveq	r3, r1
 1013b98:	05821000 	streq	r1, [r2]
  }
  prev_heap = heap;

	if (((heap + incr) <= HeapEndPtr) && (prev_heap != NULL)) {
 1013b9c:	e30617a0 	movw	r1, #26528	; 0x67a0
 1013ba0:	e0830000 	add	r0, r3, r0
 1013ba4:	e3401d06 	movt	r1, #3334	; 0xd06
 1013ba8:	e1500001 	cmp	r0, r1
  heap += incr;
	  Status = (caddr_t) ((void *)prev_heap);
	} else {
	  Status = (caddr_t) -1;
 1013bac:	83e03000 	mvnhi	r3, #0
  heap += incr;
 1013bb0:	95820000 	strls	r0, [r2]
  }

  return Status;
}
 1013bb4:	e1a00003 	mov	r0, r3
 1013bb8:	e12fff1e 	bx	lr

01013bbc <_exit>:
*/
__attribute__((weak)) void _exit (sint32 status)
{
  (void)status;
  while (1) {
	;
 1013bbc:	eafffffe 	b	1013bbc <_exit>

01013bc0 <main>:

//uint8_t src_buffer[16384] __attribute__((aligned(32)));
//uint8_t dest_buffer[16384] __attribute__((aligned(32)));

int main()
{
 1013bc0:	e92d4010 	push	{r4, lr}
	int res, i = 0;

	Xil_DCacheDisable();
 1013bc4:	ebffdba9 	bl	100aa70 <Xil_DCacheDisable>

	hal_init();
 1013bc8:	ebffc08c 	bl	1003e00 <hal_init>
	acq_init();
 1013bcc:	ebffb2bc 	bl	10006c4 <acq_init>
	//mcsi_init();
	dma_gearbox_init();
 1013bd0:	ebffbbee 	bl	1002b90 <dma_gearbox_init>
	//d_waitkey();

	//d_printf(D_INFO, "Press key II");
	//d_waitkey();

	d_printf(D_INFO, "Starting hacks");
 1013bd4:	e3051ab0 	movw	r1, #23216	; 0x5ab0
 1013bd8:	e3a00002 	mov	r0, #2
 1013bdc:	e3401105 	movt	r1, #261	; 0x105
 1013be0:	ebffc016 	bl	1003c40 <d_printf>
	csi_hack_run();
 1013be4:	ebffc45d 	bl	1004d60 <csi_hack_run>
	d_printf(D_INFO, "Done hacks");
 1013be8:	e3051ac0 	movw	r1, #23232	; 0x5ac0
 1013bec:	e3a00002 	mov	r0, #2
 1013bf0:	e3401105 	movt	r1, #261	; 0x105
 1013bf4:	ebffc011 	bl	1003c40 <d_printf>

    cleanup_platform();
 1013bf8:	ebffc4f1 	bl	1004fc4 <cleanup_platform>
}
 1013bfc:	e3a00000 	mov	r0, #0
 1013c00:	e8bd8010 	pop	{r4, pc}

Disassembly of section .init:

01013c04 <_init>:
 1013c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1013c06:	bf00      	nop
 1013c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 1013c0a:	bc08      	pop	{r3}
 1013c0c:	469e      	mov	lr, r3
 1013c0e:	4770      	bx	lr

Disassembly of section .fini:

01013c10 <_fini>:
 1013c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1013c12:	bf00      	nop
 1013c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 1013c16:	bc08      	pop	{r3}
 1013c18:	469e      	mov	lr, r3
 1013c1a:	4770      	bx	lr
