{"vcs1":{"timestamp_begin":1680316879.616858362, "rt":6.00, "ut":0.29, "st":0.15}}
{"vcselab":{"timestamp_begin":1680316885.647440756, "rt":3.57, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1680316889.255477959, "rt":1.39, "ut":0.05, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680316879.337272385}
{"VCS_COMP_START_TIME": 1680316879.337272385}
{"VCS_COMP_END_TIME": 1680316892.356174407}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340328}}
{"stitch_vcselab": {"peak_mem": 239016}}
