Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.14-s037_1, built Wed Mar 27 09:19:21 PDT 2019
Options: -files ../../../../common/scripts/genus_synthesis.tcl 
Date:    Sun Mar 14 17:37:35 2021
Host:    hansolo.poly.edu (x86_64 w/Linux 3.10.0-1127.18.2.el7.x86_64) (32cores*128cpus*2physical cpus*AMD EPYC 7551 32-Core Processor 512KB) (528081628KB)
OS:      Red Hat Enterprise Linux Server release 7.8 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (11 seconds elapsed).

#@ Processing -files option
@genus 1> source ../../../../common/scripts/genus_synthesis.tcl
#@ Begin verbose source common/scripts/genus_synthesis.tcl
@file(genus_synthesis.tcl) 1: date
Sun Mar 14 17:37:47 EDT 2021
@file(genus_synthesis.tcl) 2: set_db max_cpus_per_server 8
  Setting attribute of root '/': 'max_cpus_per_server' = 8
@file(genus_synthesis.tcl) 3: set sdc_set_dont_touch_physical_net 1
@file(genus_synthesis.tcl) 6: source ./config.tcl
Sourcing './config.tcl' (Sun Mar 14 17:37:47 EDT 2021)...
#@ Begin verbose source config.tcl
@file(config.tcl) 1: set TOP_DESIGN    "picorv32"
@file(config.tcl) 3: set DESIGN     "file_list.f"
@file(config.tcl) 6: set CLK_NAME      "clk"
@file(config.tcl) 7: set CLOCK_PERIOD  0.15
@file(config.tcl) 8: set CLK_UNC_SETUP 0.0
@file(config.tcl) 9: set CLK_UNC_HOLD  0.0
#@ End verbose source config.tcl
@file(genus_synthesis.tcl) 8: set OUT_DIR ./out
@file(genus_synthesis.tcl) 12: set RESULTS_DIR "${OUT_DIR}/results"
@file(genus_synthesis.tcl) 18: file mkdir ${RESULTS_DIR}
@file(genus_synthesis.tcl) 22: set_db current_design .optimize_constant_0_seq 		false
@file(genus_synthesis.tcl) 23: set_db current_design .optimize_constant_1_seq 		false
@file(genus_synthesis.tcl) 24: set_db current_design .iopt_force_constant_removal 	false
@file(genus_synthesis.tcl) 25: set_db current_design .optimize_merge_seq 		false
@file(genus_synthesis.tcl) 26: set_db current_design .lp_clock_gating_auto_cost_grouping true
@file(genus_synthesis.tcl) 28: set design ${DESIGN}
@file(genus_synthesis.tcl) 29: set module_name  ${TOP_DESIGN}
@file(genus_synthesis.tcl) 30: set clk          ${CLK_NAME}
@file(genus_synthesis.tcl) 31: set myPeriod     ${CLOCK_PERIOD}
@file(genus_synthesis.tcl) 33: set search_path [get_db init_lib_search_path]
@file(genus_synthesis.tcl) 34: lappend search_path *
@file(genus_synthesis.tcl) 35: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = . /opt/cadence/installs/GENUS181/tools.lnx86/lib/tech *
@file(genus_synthesis.tcl) 36: set search_path [get_db script_search_path]
@file(genus_synthesis.tcl) 37: lappend search_path *
@file(genus_synthesis.tcl) 38: set_db script_search_path $search_path
  Setting attribute of root '/': 'script_search_path' = . /opt/cadence/installs/GENUS181/tools.lnx86/lib/etc *
@file(genus_synthesis.tcl) 43: set_db lef_library {/home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef}
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via5_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via6_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via7_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via8_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via9_0' has no resistance value.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.065, 0.8) of 'MINSPACING' for layers 'metal1' and 'metal10' is too large.
  Setting attribute of root '/': 'lef_library' = /home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef
@file(genus_synthesis.tcl) 44: set_db target_library /home/abc586/freepdk-45nm/stdcells.lib

Threads Configured:3

  Message Summary for Library stdcells.lib:
  *****************************************
  Could not find an attribute in the library. [LBR-436]: 147
  An unsupported construct was detected in this library. [LBR-40]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'stdcells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
  Setting attribute of root '/': 'target_library' = /home/abc586/freepdk-45nm/stdcells.lib
@file(genus_synthesis.tcl) 45: set_db link_library /home/abc586/freepdk-45nm/stdcells.lib
  Setting attribute of root '/': 'link_library' = /home/abc586/freepdk-45nm/stdcells.lib
@file(genus_synthesis.tcl) 53: read_hdl -f ${DESIGN}
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../../src/picorv32.v' on line 206, column 8.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@file(genus_synthesis.tcl) 54: elaborate ${TOP_DESIGN}
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'picorv32' from file '../../src/picorv32.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'picorv32' with default parameters value.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1277.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 6 in module 'picorv32' in file '../../src/picorv32.v' on line 1277.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1323.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 3 in module 'picorv32' in file '../../src/picorv32.v' on line 1323.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1506.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 3 in module 'picorv32' in file '../../src/picorv32.v' on line 1506.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1653.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 4 in module 'picorv32' in file '../../src/picorv32.v' on line 1653.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1662.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 5 in module 'picorv32' in file '../../src/picorv32.v' on line 1662.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1673.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 6 in module 'picorv32' in file '../../src/picorv32.v' on line 1673.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1682.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 7 in module 'picorv32' in file '../../src/picorv32.v' on line 1682.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1707.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'pcpi_int_wait' in module 'picorv32' in file '../../src/picorv32.v' on line 325.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Set the hdl_preserve_unused_registers attribute to true to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mem_la_firstword_reg' in module 'picorv32' in file '../../src/picorv32.v' on line 390.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'last_mem_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 390.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'next_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 430.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'prefetched_high_word' in module 'picorv32' in file '../../src/picorv32.v' on line 565.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'new_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 700.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_insn_addr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_next' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_valid_insn' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_state' in module 'picorv32' in file '../../src/picorv32.v' on line 1181.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'alu_shr' in module 'picorv32' in file '../../src/picorv32.v' on line 1234.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'clear_prefetched_high_word_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1288.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'clear_prefetched_high_word' in module 'picorv32' in file '../../src/picorv32.v' on line 1290.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'decoded_rs' in module 'picorv32' in file '../../src/picorv32.v' on line 1343.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_mask' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_pending' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'timer' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_trigger_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_pseudo_trigger_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_state' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'latched_trace' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_out_0_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait_2' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mem_la_secondword' in module 'picorv32' in file '../../src/picorv32.v' on line 565.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_delay' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_active' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'picorv32'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            16             17                                      elaborate
@file(genus_synthesis.tcl) 56: current_design ${TOP_DESIGN}
@file(genus_synthesis.tcl) 59: create_clock -period "${myPeriod}" [get_ports $clk]
@file(genus_synthesis.tcl) 60: set_clock_uncertainty -setup ${CLK_UNC_SETUP} [get_clocks $clk]
@file(genus_synthesis.tcl) 61: set_clock_uncertainty -hold  ${CLK_UNC_HOLD} [get_clocks $clk]
@file(genus_synthesis.tcl) 64: set input_ports  [all_inputs]
@file(genus_synthesis.tcl) 65: set output_ports [all_outputs]
@file(genus_synthesis.tcl) 75: check_design
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                        67 
Unloaded Sequential Pin(s)               0 
Unloaded Combinational Pin(s)            1 
Assigns                                 24 
Undriven Port(s)                         2 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)          1011 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
@file(genus_synthesis.tcl) 76: syn_gen
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 45 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_getq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_setq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_retirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_maskirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_timer_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'decoded_imm_j_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'compressed_instr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_valid_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'trace_valid_reg'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[0]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[31]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[32]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[33]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[34]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu_state_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'latched_compr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_timeout_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'do_waitirq_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 117 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'picorv32' to generic gates using 'medium' effort.
  Setting attribute of design 'picorv32': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][19]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][20]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][21]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][22]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][23]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][24]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][25]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][26]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][27]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][28]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][29]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][30]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 21 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'picorv32'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'picorv32'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_1264_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpu_state_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_mem_do_rinst_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1832_6 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1840_6 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1623_7 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1897_7 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in picorv32':
	  (add_1564_33, add_1555_32)

Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_1264_3 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'picorv32'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_next_pc_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_next_pc_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_pc_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_pc_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -320 ps
Target path end-point (Pin: reg_next_pc_reg[30]/d)

PBS_Generic_Opt-Post - Elapsed_Time 208, CPU_Time 205.640002
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) | 100.0(100.0) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) | 100.0( 99.5) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.5) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      8141     24681       188
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     15446     30819       259
##>G:Misc                             209
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      210
##>========================================================================================

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
unloaded       mem_la_firstword_reg
unloaded       last_mem_valid
unloaded       next_insn_opcode
unloaded       mem_la_secondword
unloaded       prefetched_high_word
unloaded       dbg_insn_addr
unloaded       q_ascii_instr
unloaded       q_insn_imm
unloaded       q_insn_opcode
unloaded       q_insn_rs1
unloaded       q_insn_rs2
unloaded       q_insn_rd
unloaded       dbg_next
unloaded       dbg_valid_insn
unloaded       cached_ascii_instr
unloaded       cached_insn_imm
unloaded       cached_insn_opcode
unloaded       cached_insn_rs1
unloaded       cached_insn_rs2
unloaded       cached_insn_rd
unloaded       clear_prefetched_high_word_q
unloaded       irq_delay
unloaded       irq_active
unloaded       irq_mask
unloaded       irq_pending
unloaded       timer
unloaded       decoder_trigger_q
unloaded       decoder_pseudo_trigger_q
unloaded       dbg_rs1val
unloaded       dbg_rs2val
unloaded       dbg_rs1val_valid
unloaded       dbg_rs2val_valid
unloaded       irq_state
unloaded       latched_trace
unloaded       alu_out_0_q
unloaded       alu_wait
unloaded       alu_wait_2
constant 0     mem_addr_reg[0]
constant 0     mem_addr_reg[1]
constant 0     instr_getq_reg
constant 0     instr_setq_reg
constant 0     instr_retirq_reg
constant 0     instr_maskirq_reg
constant 0     instr_waitirq_reg
constant 0     instr_timer_reg
constant 0     decoded_imm_j_reg[0]
constant 0     compressed_instr_reg
constant 0     pcpi_valid_reg
constant 0     eoi_reg[0]
constant 0     eoi_reg[1]
constant 0     eoi_reg[2]
constant 0     eoi_reg[3]
constant 0     eoi_reg[4]
constant 0     eoi_reg[5]
constant 0     eoi_reg[6]
constant 0     eoi_reg[7]
constant 0     eoi_reg[8]
constant 0     eoi_reg[9]
constant 0     eoi_reg[10]
constant 0     eoi_reg[11]
constant 0     eoi_reg[12]
constant 0     eoi_reg[13]
constant 0     eoi_reg[14]
constant 0     eoi_reg[15]
constant 0     eoi_reg[16]
constant 0     eoi_reg[17]
constant 0     eoi_reg[18]
constant 0     eoi_reg[19]
constant 0     eoi_reg[20]
constant 0     eoi_reg[21]
constant 0     eoi_reg[22]
constant 0     eoi_reg[23]
constant 0     eoi_reg[24]
constant 0     eoi_reg[25]
constant 0     eoi_reg[26]
constant 0     eoi_reg[27]
constant 0     eoi_reg[28]
constant 0     eoi_reg[29]
constant 0     eoi_reg[30]
constant 0     eoi_reg[31]
constant 0     trace_valid_reg
constant 0     cpu_state_reg[4]
constant 0     latched_compr_reg
constant 0     pcpi_timeout_reg
constant 0     do_waitirq_reg
unloaded       instr_ecall_ebreak_reg
unloaded       pcpi_insn_reg[0]
unloaded       pcpi_insn_reg[1]
unloaded       pcpi_insn_reg[2]
unloaded       pcpi_insn_reg[3]
unloaded       pcpi_insn_reg[4]
unloaded       pcpi_insn_reg[5]
unloaded       pcpi_insn_reg[6]
unloaded       pcpi_insn_reg[7]
unloaded       pcpi_insn_reg[8]
unloaded       pcpi_insn_reg[9]
unloaded       pcpi_insn_reg[10]
unloaded       pcpi_insn_reg[11]
unloaded       pcpi_insn_reg[12]
unloaded       pcpi_insn_reg[13]
unloaded       pcpi_insn_reg[14]
unloaded       pcpi_insn_reg[15]
unloaded       pcpi_insn_reg[16]
unloaded       pcpi_insn_reg[17]
unloaded       pcpi_insn_reg[18]
unloaded       pcpi_insn_reg[19]
unloaded       pcpi_insn_reg[20]
unloaded       pcpi_insn_reg[21]
unloaded       pcpi_insn_reg[22]
unloaded       pcpi_insn_reg[23]
unloaded       pcpi_insn_reg[24]
unloaded       pcpi_insn_reg[25]
unloaded       pcpi_insn_reg[26]
unloaded       pcpi_insn_reg[27]
unloaded       pcpi_insn_reg[28]
unloaded       pcpi_insn_reg[29]
unloaded       pcpi_insn_reg[30]
unloaded       pcpi_insn_reg[31]
unloaded       trace_data_reg[0]
unloaded       trace_data_reg[1]
unloaded       trace_data_reg[2]
unloaded       trace_data_reg[3]
unloaded       trace_data_reg[4]
unloaded       trace_data_reg[5]
unloaded       trace_data_reg[6]
unloaded       trace_data_reg[7]
unloaded       trace_data_reg[8]
unloaded       trace_data_reg[9]
unloaded       trace_data_reg[10]
unloaded       trace_data_reg[11]
unloaded       trace_data_reg[12]
unloaded       trace_data_reg[13]
unloaded       trace_data_reg[14]
unloaded       trace_data_reg[15]
unloaded       trace_data_reg[16]
unloaded       trace_data_reg[17]
unloaded       trace_data_reg[18]
unloaded       trace_data_reg[19]
unloaded       trace_data_reg[20]
unloaded       trace_data_reg[21]
unloaded       trace_data_reg[22]
unloaded       trace_data_reg[23]
unloaded       trace_data_reg[24]
unloaded       trace_data_reg[25]
unloaded       trace_data_reg[26]
unloaded       trace_data_reg[27]
unloaded       trace_data_reg[28]
unloaded       trace_data_reg[29]
unloaded       trace_data_reg[30]
unloaded       trace_data_reg[31]
unloaded       trace_data_reg[32]
unloaded       trace_data_reg[33]
unloaded       trace_data_reg[34]
unloaded       trace_data_reg[35]
unloaded       cpuregs_reg[0][0]
unloaded       cpuregs_reg[0][1]
unloaded       cpuregs_reg[0][2]
unloaded       cpuregs_reg[0][3]
unloaded       cpuregs_reg[0][4]
unloaded       cpuregs_reg[0][5]
unloaded       cpuregs_reg[0][6]
unloaded       cpuregs_reg[0][7]
unloaded       cpuregs_reg[0][8]
unloaded       cpuregs_reg[0][9]
unloaded       cpuregs_reg[0][10]
unloaded       cpuregs_reg[0][11]
unloaded       cpuregs_reg[0][12]
unloaded       cpuregs_reg[0][13]
unloaded       cpuregs_reg[0][14]
unloaded       cpuregs_reg[0][15]
unloaded       cpuregs_reg[0][16]
unloaded       cpuregs_reg[0][17]
unloaded       cpuregs_reg[0][18]
unloaded       cpuregs_reg[0][19]
unloaded       cpuregs_reg[0][20]
unloaded       cpuregs_reg[0][21]
unloaded       cpuregs_reg[0][22]
unloaded       cpuregs_reg[0][23]
unloaded       cpuregs_reg[0][24]
unloaded       cpuregs_reg[0][25]
unloaded       cpuregs_reg[0][26]
unloaded       cpuregs_reg[0][27]
unloaded       cpuregs_reg[0][28]
unloaded       cpuregs_reg[0][29]
unloaded       cpuregs_reg[0][30]
unloaded       cpuregs_reg[0][31]
merged         decoded_rs2_reg[1] merged with decoded_imm_j_reg[1]
merged         decoded_rs2_reg[2] merged with decoded_imm_j_reg[2]
merged         decoded_rs2_reg[3] merged with decoded_imm_j_reg[3]
merged         decoded_rs2_reg[4] merged with decoded_imm_j_reg[4]
merged         decoded_rs2_reg[0] merged with decoded_imm_j_reg[11]
merged         decoded_rs1_reg[0] merged with decoded_imm_j_reg[15]
merged         decoded_rs1_reg[1] merged with decoded_imm_j_reg[16]
merged         decoded_rs1_reg[2] merged with decoded_imm_j_reg[17]
merged         decoded_rs1_reg[3] merged with decoded_imm_j_reg[18]
merged         decoded_rs1_reg[4] merged with decoded_imm_j_reg[19]
merged         decoded_imm_j_reg[21] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[22] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[23] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[24] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[25] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[26] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[27] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[28] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[29] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[30] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[31] merged with decoded_imm_j_reg[20]
constant 0     reg_next_pc_reg[0]
constant 0     reg_pc_reg[0]
unloaded       is_compare_reg
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'picorv32' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           229            261                                      syn_generic
@file(genus_synthesis.tcl) 77: report_timing -max_paths 150000 > ${RESULTS_DIR}/${TOP_DESIGN}_generic_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
        : Use 'report timing -lint' for more information.
@file(genus_synthesis.tcl) 81: set paths [report_timing -from [all_registers] -to [all_registers] -logic_levels 1000 -logic_levels_tcl_list -max_paths 10000]
@file(genus_synthesis.tcl) 83: set fl [open syn_gen_paths.csv w]
@file(genus_synthesis.tcl) 84: foreach path $paths {puts $fl "[lindex $path 0], [lindex $path 1], [lindex $path 2]"}
@file(genus_synthesis.tcl) 85: report_timing -from [all_registers] -to [all_registers] -path_type summary -max_paths 10000 > syn_gen_summary.txt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
@file(genus_synthesis.tcl) 86: close $fl
@file(genus_synthesis.tcl) 89: syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'picorv32' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) |  72.2( 71.7) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.3) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:47) |  00:01:18(00:01:21) |  27.8( 27.9) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) |  72.0( 71.7) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.3) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:47) |  00:01:18(00:01:21) |  27.7( 27.9) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:47) |  00:00:01(00:00:00) |   0.4(  0.0) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -319 ps
Target path end-point (Pin: reg_next_pc_reg[31]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                37448     -369 
            Worst cost_group: clk, WNS: -369.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -319     -370     -11%      150 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:  -363 ps
Target path end-point (Pin: reg_next_pc_reg[24]/D (DFF_X1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               32920     -373 
            Worst cost_group: clk, WNS: -373.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[18]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -363     -374      -2%      150 

PBS_Techmap-Global Mapping - Elapsed_Time 192, CPU_Time 189.175835
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) |  43.3( 43.2) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:47) |  00:01:18(00:01:21) |  16.6( 16.8) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:47) |  00:00:01(00:00:00) |   0.2(  0.0) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:08:59) |  00:03:09(00:03:12) |  39.8( 39.8) |   17:46:43 (Mar14) |  248.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/picorv32/fv_map.fv.json' for netlist 'fv/picorv32/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/picorv32/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 5, CPU_Time 5.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) |  42.9( 42.7) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:47) |  00:01:18(00:01:21) |  16.5( 16.6) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:47) |  00:00:01(00:00:00) |   0.2(  0.0) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:08:59) |  00:03:09(00:03:12) |  39.4( 39.4) |   17:46:43 (Mar14) |  248.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:04) |  00:00:05(00:00:05) |   1.0(  1.0) |   17:46:48 (Mar14) |  237.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) |  42.9( 42.6) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:47) |  00:01:18(00:01:21) |  16.5( 16.6) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:47) |  00:00:01(00:00:00) |   0.2(  0.0) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:08:59) |  00:03:09(00:03:12) |  39.4( 39.3) |   17:46:43 (Mar14) |  248.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:04) |  00:00:05(00:00:05) |   1.0(  1.0) |   17:46:48 (Mar14) |  237.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:05) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:46:49 (Mar14) |  237.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:picorv32 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) |  42.7( 42.4) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:47) |  00:01:18(00:01:21) |  16.4( 16.5) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:47) |  00:00:01(00:00:00) |   0.2(  0.0) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:08:59) |  00:03:09(00:03:12) |  39.3( 39.2) |   17:46:43 (Mar14) |  248.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:04) |  00:00:05(00:00:05) |   1.0(  1.0) |   17:46:48 (Mar14) |  237.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:05) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:46:49 (Mar14) |  237.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:19(00:09:07) |  00:00:02(00:00:02) |   0.4(  0.4) |   17:46:51 (Mar14) |  237.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 32919     -373   -399619         0        0
            Worst cost_group: clk, WNS: -373.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[18]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                32919     -373   -399619         0        0
            Worst cost_group: clk, WNS: -373.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[18]/D
 incr_delay                33015     -352   -402227         0        0
            Worst cost_group: clk, WNS: -352.4
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[23]/D
 incr_delay                33025     -350   -402100         0        0
            Worst cost_group: clk, WNS: -350.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[24]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       183  (       56 /       58 )  0.62
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        53  (        0 /        0 )  0.00
    plc_st_fence        53  (        0 /        0 )  0.00
        plc_star        53  (        0 /        0 )  0.00
      plc_laf_st        53  (        0 /        0 )  0.00
 plc_laf_st_fence        53  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       119  (       25 /       27 )  0.52
   plc_laf_lo_st        52  (        0 /        0 )  0.00
       plc_lo_st        52  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                  33025     -350   -402100         0        0
            Worst cost_group: clk, WNS: -350.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[24]/D
 incr_tns                  33081     -348   -385090         0        0
            Worst cost_group: clk, WNS: -348.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[24]/D
 incr_tns                  33081     -348   -385090         0        0
            Worst cost_group: clk, WNS: -348.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[24]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      5449  (      511 /     1189 )  20.04
   plc_laf_lo_st      4938  (        0 /        0 )  0.02
       plc_lo_st      4938  (        0 /        0 )  0.01
            fopt      4938  (        0 /        0 )  0.58
       crit_dnsz      2736  (      373 /      794 )  9.81
             dup      4565  (        2 /        3 )  0.61
        setup_dn      4563  (        0 /       11 )  0.22

PBS_TechMap-Postmap Cleanup - Elapsed_Time 35, CPU_Time 35.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) |  39.8( 39.6) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:47) |  00:01:18(00:01:21) |  15.3( 15.4) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:47) |  00:00:01(00:00:00) |   0.2(  0.0) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:08:59) |  00:03:09(00:03:12) |  36.6( 36.6) |   17:46:43 (Mar14) |  248.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:04) |  00:00:05(00:00:05) |   1.0(  1.0) |   17:46:48 (Mar14) |  237.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:05) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:46:49 (Mar14) |  237.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:19(00:09:07) |  00:00:02(00:00:02) |   0.4(  0.4) |   17:46:51 (Mar14) |  237.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:54(00:09:42) |  00:00:35(00:00:35) |   6.8(  6.7) |   17:47:26 (Mar14) |  239.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:38:41 (Mar14) |  188.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:25) |  00:03:25(00:03:28) |  39.8( 39.6) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:43(00:04:26) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:42:10 (Mar14) |  259.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:47) |  00:01:18(00:01:21) |  15.3( 15.4) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:03(00:05:47) |  00:00:01(00:00:00) |   0.2(  0.0) |   17:43:31 (Mar14) |  233.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:08:59) |  00:03:09(00:03:12) |  36.6( 36.6) |   17:46:43 (Mar14) |  248.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:04) |  00:00:05(00:00:05) |   1.0(  1.0) |   17:46:48 (Mar14) |  237.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:17(00:09:05) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:46:49 (Mar14) |  237.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:19(00:09:07) |  00:00:02(00:00:02) |   0.4(  0.4) |   17:46:51 (Mar14) |  237.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:54(00:09:42) |  00:00:35(00:00:35) |   6.8(  6.7) |   17:47:26 (Mar14) |  239.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:54(00:09:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:47:26 (Mar14) |  239.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     15446     30819       233
##>M:Pre Cleanup                        0         -         -     15446     30819       233
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      5         -         -     12003     17489       237
##>M:Const Prop                         0      -373    399619     12003     17489       237
##>M:Cleanup                           35      -348    385090     12057     17607       239
##>M:MBCI                               0         -         -     12057     17607       239
##>M:Misc                             195
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      236
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'picorv32'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           384            317                                      syn_map
@file(genus_synthesis.tcl) 90: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'picorv32' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 33081     -348   -385090         0        0
            Worst cost_group: clk, WNS: -348.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[24]/D
 const_prop                33081     -348   -385090         0        0
            Worst cost_group: clk, WNS: -348.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[24]/D
 simp_cc_inputs            33076     -348   -385105         0        0
            Worst cost_group: clk, WNS: -348.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 hi_fo_buf                 33076     -348   -385105         0        0
            Worst cost_group: clk, WNS: -348.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                33076     -348   -385105         0        0
            Worst cost_group: clk, WNS: -348.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33140     -340   -430820         0        0
            Worst cost_group: clk, WNS: -340.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33186     -338   -431523         0        0
            Worst cost_group: clk, WNS: -338.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[27]/D
 incr_delay                33237     -335   -432150         0        0
            Worst cost_group: clk, WNS: -335.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33282     -334   -434362         0        0
            Worst cost_group: clk, WNS: -334.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33297     -333   -434355         0        0
            Worst cost_group: clk, WNS: -333.2
            Path: latched_store_reg/CK --> reg_next_pc_reg[18]/D
 incr_delay                33308     -332   -434378         0        0
            Worst cost_group: clk, WNS: -332.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33313     -332   -434364         0        0
            Worst cost_group: clk, WNS: -332.4
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33317     -332   -434348         0        0
            Worst cost_group: clk, WNS: -332.3
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       422  (       48 /       66 )  2.24
       crit_upsz       339  (       10 /       10 )  0.74
       crit_slew       325  (        6 /       19 )  0.88
        setup_dn       306  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       306  (        0 /        0 )  0.00
    plc_st_fence       306  (        0 /        0 )  0.00
        plc_star       306  (        0 /        0 )  0.00
      plc_laf_st       306  (        0 /        0 )  0.00
 plc_laf_st_fence       306  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       306  (        0 /        0 )  0.00
       plc_lo_st       306  (        0 /        0 )  0.00
            fopt       306  (        0 /        0 )  0.02
       crit_swap       306  (        0 /        0 )  0.22
       mux2_swap       306  (        0 /        0 )  0.00
       crit_dnsz       290  (        1 /        1 )  0.68
       load_swap       295  (        0 /        0 )  0.15
            fopt       346  (       15 /       15 )  1.08
        setup_dn       264  (        0 /        0 )  0.00
       load_isol       437  (       60 /       63 )  4.88
       load_isol       263  (        2 /        2 )  0.98
        move_for       273  (        2 /        2 )  0.46
        move_for       248  (        0 /        0 )  0.08
          rem_bi       260  (        1 /        1 )  0.02
         offload       251  (        0 /        0 )  0.00
          rem_bi       251  (        0 /        9 )  0.35
         offload       251  (        0 /        0 )  0.16
           phase       251  (        0 /        0 )  0.00
        in_phase       251  (        0 /        0 )  0.00
       merge_bit       327  (        5 /        9 )  0.18
     merge_idrvr       254  (        0 /        0 )  0.00
     merge_iload       254  (        0 /        0 )  0.00
    merge_idload       334  (        2 /       10 )  0.20
      merge_drvr       320  (        2 /        5 )  0.11
      merge_load       308  (        0 /        2 )  0.06
          decomp       351  (        6 /        6 )  0.80
        p_decomp       313  (        0 /        0 )  0.30
        levelize       313  (        0 /        2 )  0.03
        mb_split       313  (        0 /        0 )  0.00
             dup       329  (        2 /        2 )  0.29
      mux_retime       309  (        0 /        0 )  0.00
         buf2inv       309  (        0 /        0 )  0.00
             exp        44  (        5 /       33 )  0.85
       gate_deco        34  (        0 /        0 )  0.44
       gcomp_tim       179  (        5 /        6 )  1.66
  inv_pair_2_buf       283  (        0 /        0 )  0.00

 incr_delay                33413     -330   -434789         0        0
            Worst cost_group: clk, WNS: -330.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33531     -323   -421576         0        0
            Worst cost_group: clk, WNS: -323.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[22]/D
 incr_delay                33579     -322   -429393         0        0
            Worst cost_group: clk, WNS: -322.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33609     -320   -429322         0        0
            Worst cost_group: clk, WNS: -320.4
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[20]/D
 incr_delay                33699     -316   -423596         0        0
            Worst cost_group: clk, WNS: -316.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[19]/D
 incr_delay                33700     -315   -423595         0        0
            Worst cost_group: clk, WNS: -315.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[19]/D
 incr_delay                33728     -315   -423388         0        0
            Worst cost_group: clk, WNS: -315.4
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[19]/D
 incr_delay                33764     -315   -423838         0        0
            Worst cost_group: clk, WNS: -315.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[19]/D
 incr_delay                33837     -313   -406623         0        0
            Worst cost_group: clk, WNS: -313.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[7]/D
 incr_delay                33837     -313   -406614         0        0
            Worst cost_group: clk, WNS: -313.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33886     -310   -405888         0        0
            Worst cost_group: clk, WNS: -310.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33883     -310   -405888         0        0
            Worst cost_group: clk, WNS: -310.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33901     -310   -405875         0        0
            Worst cost_group: clk, WNS: -310.2
            Path: latched_store_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33917     -309   -405794         0        0
            Worst cost_group: clk, WNS: -309.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33919     -309   -405784         0        0
            Worst cost_group: clk, WNS: -309.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[24]/D
 incr_delay                33919     -309   -405785         0        0
            Worst cost_group: clk, WNS: -309.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33940     -308   -405478         0        0
            Worst cost_group: clk, WNS: -308.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33941     -308   -405470         0        0
            Worst cost_group: clk, WNS: -308.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33959     -308   -405431         0        0
            Worst cost_group: clk, WNS: -308.3
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33963     -308   -405424         0        0
            Worst cost_group: clk, WNS: -308.1
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33981     -307   -405365         0        0
            Worst cost_group: clk, WNS: -307.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33980     -307   -405333         0        0
            Worst cost_group: clk, WNS: -307.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33987     -307   -405350         0        0
            Worst cost_group: clk, WNS: -307.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       109  (       32 /       98 )  27.75
        crr_glob       183  (       25 /       32 )  1.74
         crr_200       131  (       47 /      121 )  8.19
        crr_glob       285  (       45 /       47 )  0.72
         crr_300        93  (       29 /       84 )  7.57
        crr_glob       234  (       26 /       29 )  0.62
         crr_400        59  (       15 /       52 )  6.01
        crr_glob       142  (       13 /       15 )  0.40
         crr_111       235  (       86 /      224 )  35.62
        crr_glob       506  (       66 /       86 )  2.70
         crr_210        57  (       18 /       52 )  7.42
        crr_glob       108  (       11 /       18 )  0.76
         crr_110        93  (       20 /       85 )  8.37
        crr_glob       142  (       15 /       20 )  0.81
         crr_101        96  (       28 /       81 )  7.08
        crr_glob       141  (       19 /       28 )  0.73
         crr_201       102  (       39 /       93 )  10.46
        crr_glob       220  (       30 /       39 )  0.91
         crr_211        43  (       11 /       40 )  11.04
        crr_glob        84  (        2 /       11 )  0.71
        crit_msz       118  (       17 /       20 )  0.62
       crit_upsz        83  (        0 /        0 )  0.17
       crit_slew        83  (        0 /        1 )  0.17
        setup_dn       161  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        83  (        0 /        0 )  0.00
    plc_st_fence        83  (        0 /        0 )  0.00
        plc_star        83  (        0 /        0 )  0.00
      plc_laf_st        83  (        0 /        0 )  0.00
 plc_laf_st_fence        83  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        83  (        0 /        0 )  0.00
            fopt       177  (        3 /        4 )  0.30
       crit_swap        98  (        2 /        2 )  0.10
       mux2_swap        78  (        0 /        0 )  0.00
       crit_dnsz        54  (        0 /        0 )  0.12
       load_swap        78  (        0 /        0 )  0.04
            fopt       177  (        3 /        4 )  0.30
        setup_dn       161  (        0 /        0 )  0.00
       load_isol       236  (       26 /       26 )  1.46
       load_isol       236  (       26 /       26 )  1.46
        move_for       176  (        4 /        4 )  0.28
        move_for       176  (        4 /        4 )  0.28
          rem_bi       160  (        0 /        4 )  0.18
         offload       160  (        0 /        0 )  0.27
          rem_bi       160  (        0 /        4 )  0.18
         offload       160  (        0 /        0 )  0.27
       merge_bit       126  (        6 /        7 )  0.17
     merge_idrvr        91  (        0 /        0 )  0.00
     merge_iload        91  (        0 /        0 )  0.00
    merge_idload        91  (        0 /        1 )  0.02
      merge_drvr        91  (        0 /        0 )  0.00
      merge_load        91  (        0 /        0 )  0.00
           phase        91  (        0 /        0 )  0.00
          decomp        83  (        1 /        1 )  0.09
        p_decomp        80  (        0 /        0 )  0.03
        levelize        80  (        0 /        0 )  0.00
        mb_split        80  (        0 /        0 )  0.00
        in_phase        80  (        0 /        0 )  0.00
             dup        80  (        0 /        0 )  0.10
      mux_retime        80  (        0 /        0 )  0.00
         buf2inv        80  (        0 /        0 )  0.00
             exp        28  (        1 /       18 )  0.52
       gate_deco        18  (        0 /        0 )  0.23
       gcomp_tim        74  (        0 /        1 )  0.68
  inv_pair_2_buf        93  (        0 /        0 )  0.00
 init_drc                  33987     -307   -405350         0        0
            Worst cost_group: clk, WNS: -307.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  33987     -307   -405350         0        0
            Worst cost_group: clk, WNS: -307.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 incr_tns                  34409     -307   -369644         0        0
            Worst cost_group: clk, WNS: -307.0
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 incr_tns                  34465     -306   -362280         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 incr_tns                  34465     -306   -362280         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      7005  (       45 /       57 )  6.89
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      6960  (      484 /     2905 )  53.16
       crit_upsz      6476  (      328 /     1265 )  24.56
   plc_laf_lo_st      6148  (        0 /        0 )  0.02
       plc_lo_st      6148  (        0 /        0 )  0.01
       crit_swap      6148  (       31 /      445 )  10.84
       mux2_swap      6117  (        0 /        0 )  0.06
       crit_dnsz      4136  (      336 /      969 )  14.46
       load_swap      5781  (        7 /      281 )  5.95
            fopt      5774  (       17 /       47 )  8.02
        setup_dn      5757  (        0 /        7 )  0.24
       load_isol      5757  (       61 /      162 )  45.04
       load_isol      5696  (       16 /       50 )  10.03
        move_for      5680  (       26 /       68 )  2.99
        move_for      5654  (        4 /       43 )  1.98
          rem_bi      5650  (       11 /       17 )  0.56
         offload      5639  (        2 /        9 )  0.47
          rem_bi      5637  (       61 /      140 )  4.73
         offload      5576  (       20 /      117 )  6.67
       merge_bit      5694  (       47 /      102 )  1.02
     merge_idrvr      5522  (        0 /        0 )  0.01
     merge_iload      5522  (        0 /        0 )  0.06
    merge_idload      5522  (        6 /       31 )  2.56
      merge_drvr      5516  (        7 /       18 )  1.17
      merge_load      5509  (        7 /       21 )  1.09
           phase      5502  (        0 /        0 )  0.02
          decomp      5502  (       17 /       31 )  19.25
        p_decomp      5485  (        2 /        2 )  12.70
        levelize      5483  (        2 /        2 )  0.36
        mb_split      5481  (        0 /        0 )  0.06
             dup      5481  (       19 /       70 )  5.28
      mux_retime      5462  (        0 /        0 )  0.02
       crr_local      5462  (       57 /      251 )  36.24
         buf2inv      5405  (        0 /        0 )  0.02

 init_area                 34465     -306   -362280         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 undup                     34449     -306   -362272         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 rem_buf                   34345     -306   -362224         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 rem_inv                   34056     -306   -362115         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 merge_bi                  33939     -306   -361901         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 merge_bi                  33933     -306   -361899         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 rem_inv_qb                33881     -306   -361876         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 seq_res_area              33879     -306   -361810         0        0
            Worst cost_group: clk, WNS: -306.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 seq_res_area              33905     -306   -362191         0        0
            Worst cost_group: clk, WNS: -306.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 io_phase                  33825     -306   -361720         0        0
            Worst cost_group: clk, WNS: -306.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 gate_comp                 33742     -306   -361674         0        0
            Worst cost_group: clk, WNS: -306.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 glob_area                 33716     -306   -361372         0        0
            Worst cost_group: clk, WNS: -306.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 area_down                 33640     -306   -361053         0        0
            Worst cost_group: clk, WNS: -306.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 rem_buf                   33617     -306   -361052         0        0
            Worst cost_group: clk, WNS: -306.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 rem_inv                   33585     -306   -361051         0        0
            Worst cost_group: clk, WNS: -306.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 merge_bi                  33566     -306   -361017         0        0
            Worst cost_group: clk, WNS: -306.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 rem_inv_qb                33512     -306   -360826         0        0
            Worst cost_group: clk, WNS: -306.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        38  (        7 /       23 )  0.58
         rem_buf       175  (       62 /      138 )  1.43
         rem_inv       513  (      160 /      350 )  4.04
        merge_bi       259  (       91 /      229 )  2.39
      rem_inv_qb       264  (        1 /        4 )  1.41
    seq_res_area        24  (        3 /        6 )  18.30
        io_phase       260  (       52 /      130 )  2.07
       gate_comp      1395  (       38 /       85 )  13.77
       gcomp_mog         3  (        0 /        0 )  2.16
       glob_area        34  (       24 /       34 )  4.56
       area_down       417  (      102 /      244 )  7.77
      size_n_buf         1  (        0 /        0 )  0.08
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       115  (       13 /       80 )  1.21
         rem_inv       258  (       23 /      126 )  2.15
        merge_bi       178  (       16 /      152 )  2.01
      rem_inv_qb       231  (        1 /        4 )  1.36

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                33512     -306   -360826         0        0
            Worst cost_group: clk, WNS: -306.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33513     -306   -360834         0        0
            Worst cost_group: clk, WNS: -306.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[15]/D
 incr_delay                33518     -306   -360826         0        0
            Worst cost_group: clk, WNS: -306.4
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33529     -306   -360816         0        0
            Worst cost_group: clk, WNS: -306.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33530     -306   -360806         0        0
            Worst cost_group: clk, WNS: -306.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                33536     -305   -360839         0        0
            Worst cost_group: clk, WNS: -305.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33569     -303   -360833         0        0
            Worst cost_group: clk, WNS: -303.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[24]/D
 incr_delay                33572     -302   -360826         0        0
            Worst cost_group: clk, WNS: -302.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33579     -302   -360853         0        0
            Worst cost_group: clk, WNS: -302.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[18]/D
 incr_delay                33582     -302   -360852         0        0
            Worst cost_group: clk, WNS: -302.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[24]/D
 incr_delay                33687     -300   -360972         0        0
            Worst cost_group: clk, WNS: -300.3
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33706     -299   -360942         0        0
            Worst cost_group: clk, WNS: -299.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33711     -299   -360959         0        0
            Worst cost_group: clk, WNS: -299.2
            Path: latched_store_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33713     -299   -360916         0        0
            Worst cost_group: clk, WNS: -299.1
            Path: latched_store_reg/CK --> reg_next_pc_reg[26]/D
 incr_delay                33731     -298   -360889         0        0
            Worst cost_group: clk, WNS: -298.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[23]/D
 incr_delay                33730     -298   -360926         0        0
            Worst cost_group: clk, WNS: -298.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33738     -298   -360926         0        0
            Worst cost_group: clk, WNS: -298.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33737     -298   -360924         0        0
            Worst cost_group: clk, WNS: -298.0
            Path: latched_store_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                33742     -297   -360895         0        0
            Worst cost_group: clk, WNS: -297.0
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33743     -296   -382846         0        0
            Worst cost_group: clk, WNS: -296.0
            Path: latched_store_reg/CK --> reg_next_pc_reg[18]/D
 incr_delay                33750     -295   -382817         0        0
            Worst cost_group: clk, WNS: -295.4
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[21]/D
 incr_delay                33757     -295   -382814         0        0
            Worst cost_group: clk, WNS: -295.2
            Path: latched_store_reg/CK --> reg_next_pc_reg[18]/D
 incr_delay                33776     -294   -382931         0        0
            Worst cost_group: clk, WNS: -294.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[25]/D
 incr_delay                33771     -294   -382937         0        0
            Worst cost_group: clk, WNS: -294.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33781     -293   -382934         0        0
            Worst cost_group: clk, WNS: -293.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        70  (       10 /       63 )  18.73
        crr_glob       130  (        7 /       10 )  0.98
         crr_200        81  (        9 /       73 )  4.50
        crr_glob       142  (        6 /        9 )  0.34
         crr_300       149  (       51 /      126 )  10.06
        crr_glob       362  (       47 /       51 )  0.88
         crr_400        68  (       14 /       58 )  5.67
        crr_glob       147  (       13 /       14 )  0.37
         crr_111       144  (       37 /      137 )  23.09
        crr_glob       229  (       29 /       37 )  1.65
         crr_210        91  (       20 /       83 )  10.51
        crr_glob       169  (        7 /       20 )  1.17
         crr_110        97  (       11 /       90 )  7.76
        crr_glob       127  (        5 /       11 )  0.75
         crr_101        73  (        3 /       66 )  6.25
        crr_glob        77  (        0 /        3 )  0.32
         crr_201        53  (        3 /       49 )  6.10
        crr_glob        77  (        0 /        3 )  0.31
         crr_211        85  (       20 /       76 )  18.12
        crr_glob       138  (       13 /       20 )  1.23
        crit_msz       132  (       21 /       34 )  0.95
       crit_upsz        83  (        0 /        2 )  0.26
       crit_slew        83  (        0 /        5 )  0.24
        setup_dn       166  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        83  (        0 /        0 )  0.00
    plc_st_fence        83  (        0 /        0 )  0.00
        plc_star        83  (        0 /        0 )  0.00
      plc_laf_st        83  (        0 /        0 )  0.00
 plc_laf_st_fence        83  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        83  (        0 /        0 )  0.00
            fopt       167  (        1 /        1 )  0.29
       crit_swap        83  (        0 /        0 )  0.05
       mux2_swap        83  (        0 /        0 )  0.00
       crit_dnsz        87  (        0 /        0 )  0.21
       load_swap        83  (        0 /        0 )  0.04
            fopt       167  (        1 /        1 )  0.29
        setup_dn       166  (        0 /        0 )  0.00
       load_isol       201  (        8 /        8 )  1.11
       load_isol       201  (        8 /        8 )  1.11
        move_for       170  (        0 /        0 )  0.23
        move_for       170  (        0 /        0 )  0.23
          rem_bi       170  (        0 /        5 )  0.20
         offload       170  (        0 /        0 )  0.24
          rem_bi       170  (        0 /        5 )  0.20
         offload       170  (        0 /        0 )  0.24
       merge_bit       106  (        4 /        4 )  0.10
     merge_idrvr        74  (        0 /        0 )  0.00
     merge_iload        74  (        0 /        0 )  0.00
    merge_idload       124  (        1 /        2 )  0.04
      merge_drvr       107  (        0 /        0 )  0.00
      merge_load       107  (        0 /        0 )  0.00
           phase       107  (        0 /        0 )  0.00
          decomp       107  (        0 /        0 )  0.25
        p_decomp       107  (        0 /        0 )  0.13
        levelize       107  (        0 /        0 )  0.00
        mb_split       107  (        0 /        0 )  0.00
        in_phase       107  (        0 /        0 )  0.00
             dup       117  (        3 /        3 )  0.26
      mux_retime       106  (        0 /        0 )  0.00
         buf2inv       106  (        0 /        0 )  0.00
             exp        20  (        3 /       17 )  0.33
       gate_deco        29  (        0 /        0 )  0.38
       gcomp_tim        87  (        4 /        4 )  0.86
  inv_pair_2_buf        99  (        0 /        0 )  0.00
 init_drc                  33781     -293   -382934         0        0
            Worst cost_group: clk, WNS: -293.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  33781     -293   -382934         0        0
            Worst cost_group: clk, WNS: -293.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  33825     -293   -357032         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  33825     -293   -357032         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      1947  (        1 /        9 )  2.41
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      1946  (      113 /      670 )  14.77
       crit_upsz      1833  (       74 /      338 )  7.58
   plc_laf_lo_st      1759  (        0 /        0 )  0.01
       plc_lo_st      1759  (        0 /        0 )  0.00
       crit_swap      1759  (        8 /       89 )  2.29
       mux2_swap      1751  (        0 /        0 )  0.01
       crit_dnsz      2439  (      246 /      573 )  8.96
       load_swap      1505  (        3 /      184 )  4.03
            fopt      1502  (        6 /       18 )  3.27
        setup_dn      1496  (        0 /        2 )  0.07
       load_isol      1496  (       23 /       66 )  17.29
       load_isol      1473  (        6 /       24 )  6.72
        move_for      1467  (       10 /       30 )  2.38
        move_for      1457  (        2 /       19 )  1.51
          rem_bi      1455  (        1 /        1 )  0.21
         offload      1454  (        0 /        2 )  0.28
          rem_bi      1454  (       26 /       45 )  2.12
         offload      1428  (       15 /       43 )  3.93
       merge_bit      1491  (       17 /       54 )  0.55
     merge_idrvr      1398  (        0 /        0 )  0.00
     merge_iload      1398  (        0 /        0 )  0.03
    merge_idload      1398  (        7 /       21 )  1.60
      merge_drvr      1391  (        2 /        6 )  0.49
      merge_load      1389  (        4 /        5 )  0.43
           phase      1385  (        0 /        0 )  0.01
          decomp      1385  (        5 /       10 )  4.30
        p_decomp      1380  (        1 /        2 )  2.53
        levelize      1379  (        0 /        0 )  0.09
        mb_split      1379  (        0 /        0 )  0.02
             dup      1379  (        2 /       37 )  2.69
      mux_retime      1377  (        0 /        0 )  0.00
       crr_local      1377  (       50 /      251 )  37.64
         buf2inv      1327  (        0 /        0 )  0.00

 init_area                 33825     -293   -357032         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 undup                     33805     -293   -357020         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_buf                   33776     -293   -357021         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv                   33736     -293   -357017         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33712     -293   -357009         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv_qb                33711     -293   -357009         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 io_phase                  33701     -293   -357006         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 gate_comp                 33669     -293   -357003         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 glob_area                 33660     -293   -357004         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 area_down                 33627     -293   -356986         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        44  (       10 /       20 )  0.71
         rem_buf       140  (       18 /       94 )  1.32
         rem_inv       221  (       25 /      118 )  2.04
        merge_bi       152  (       20 /      126 )  1.57
      rem_inv_qb       192  (        1 /        3 )  1.16
        io_phase       221  (        9 /       99 )  1.80
       gate_comp      1302  (       12 /       61 )  13.11
       gcomp_mog         3  (        0 /        0 )  2.17
       glob_area        29  (       14 /       29 )  4.63
       area_down       399  (       42 /      208 )  7.51
      size_n_buf         1  (        0 /        1 )  0.08
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                33627     -293   -356986         0        0
            Worst cost_group: clk, WNS: -293.8
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33632     -293   -357193         0        0
            Worst cost_group: clk, WNS: -293.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[24]/D
 incr_delay                33638     -292   -357280         0        0
            Worst cost_group: clk, WNS: -292.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[20]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        91  (       10 /       11 )  0.48
       crit_upsz        64  (        0 /        0 )  0.17
       crit_slew        64  (        0 /        6 )  0.16
        setup_dn        64  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        64  (        0 /        0 )  0.00
    plc_st_fence        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
      plc_laf_st        64  (        0 /        0 )  0.00
 plc_laf_st_fence        64  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        64  (        0 /        0 )  0.00
       plc_lo_st        64  (        0 /        0 )  0.00
            fopt        64  (        0 /        0 )  0.00
       crit_swap        64  (        0 /        0 )  0.04
       mux2_swap        64  (        0 /        0 )  0.00
       crit_dnsz        80  (        0 /        0 )  0.19
       load_swap        64  (        0 /        0 )  0.04
            fopt        64  (        0 /        0 )  0.16
        setup_dn        64  (        0 /        0 )  0.00
       load_isol        72  (        3 /        3 )  0.58
       load_isol        57  (        0 /        0 )  0.07
        move_for        72  (        2 /        2 )  0.15
        move_for        57  (        0 /        0 )  0.08
          rem_bi        57  (        0 /        0 )  0.00
         offload        57  (        0 /        0 )  0.00
          rem_bi        57  (        0 /        5 )  0.18
         offload        57  (        0 /        0 )  0.24
           phase        57  (        0 /        0 )  0.00
        in_phase        57  (        0 /        0 )  0.00
       merge_bit        66  (        0 /        0 )  0.04
     merge_idrvr        57  (        0 /        0 )  0.00
     merge_iload        57  (        0 /        0 )  0.00
    merge_idload        57  (        0 /        2 )  0.03
      merge_drvr        57  (        0 /        0 )  0.00
      merge_load        57  (        0 /        0 )  0.00
          decomp        57  (        0 /        0 )  0.09
        p_decomp        57  (        0 /        0 )  0.02
        levelize        57  (        0 /        0 )  0.00
        mb_split        57  (        0 /        0 )  0.00
             dup        57  (        0 /        0 )  0.12
      mux_retime        57  (        0 /        0 )  0.00
         buf2inv        57  (        0 /        0 )  0.00
             exp        16  (        0 /       10 )  0.39
       gate_deco        20  (        0 /        0 )  0.26
       gcomp_tim        46  (        0 /        0 )  0.43
  inv_pair_2_buf        57  (        0 /        0 )  0.00

 init_drc                  33638     -292   -357280         0        0
            Worst cost_group: clk, WNS: -292.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[20]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'picorv32'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           810            828                                      syn_opt
@file(genus_synthesis.tcl) 91: report_timing -max_paths 150000 > ${RESULTS_DIR}/${TOP_DESIGN}_techmap_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
@file(genus_synthesis.tcl) 92: ungroup -flatten -all
@file(genus_synthesis.tcl) 94: update_names -verilog
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus_synthesis.tcl) 97: write_hdl -lec > ${RESULTS_DIR}/${TOP_DESIGN}_synthesized.v
@file(genus_synthesis.tcl) 98: write_sdc ${TOP_DESIGN} > ${RESULTS_DIR}/${TOP_DESIGN}.final.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(genus_synthesis.tcl) 99: write_design -innovus -base_name ${TOP_DESIGN}_genus_xfer
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node.
Exporting design data for 'picorv32' to ./picorv32_genus_xfer...
No loop breaker instances found (cdn_loop_breaker).
  Resetting attribute of root '/': 'hide_timing_condition_clones' = 
File .//picorv32_genus_xfer.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc has been written
Info: file .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc has been written
** To load the database source ./picorv32_genus_xfer.invs_setup.tcl in an Innovus session.
** To load the database source ./picorv32_genus_xfer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'picorv32' (command execution time mm:ss cpu = 00:04, real = 00:06).
.
@file(genus_synthesis.tcl) 100: exit
