0.6
2019.1
May 24 2019
15:06:07
C:/Users/sinow/Documents/VLSI/HW1/HW1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/sinow/Documents/VLSI/HW1/HW1.srcs/sim_1/new/mux_testbench.v,1599230492,verilog,,,,mux_testbench,,,,,,,,
C:/Users/sinow/Documents/VLSI/HW1/HW1.srcs/sources_1/new/mux1.v,1599243428,verilog,,C:/Users/sinow/Documents/VLSI/HW1/HW1.srcs/sim_1/new/mux_testbench.v,,mux1,,,,,,,,
