
*** Running vivado
    with args -log mb_subsystem_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source mb_subsystem_wrapper.tcl -notrace


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mb_subsystem_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/mb_subsystem_microblaze_0_0.xdc] for cell 'mb_subsystem_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/mb_subsystem_microblaze_0_0.xdc] for cell 'mb_subsystem_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc] for cell 'mb_subsystem_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc] for cell 'mb_subsystem_i/mig_7series_0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0_board.xdc] for cell 'mb_subsystem_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0_board.xdc] for cell 'mb_subsystem_i/mig_7series_0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0_board.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0_board.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/mb_subsystem_dlmb_v10_0.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/mb_subsystem_dlmb_v10_0.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_0/mb_subsystem_ilmb_v10_0.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_0/mb_subsystem_ilmb_v10_0.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc] for cell 'mb_subsystem_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1160.242 ; gain = 525.398
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc] for cell 'mb_subsystem_i/mdm_1/U0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_rst_mig_7series_0_100M_0/mb_subsystem_rst_mig_7series_0_100M_0.xdc] for cell 'mb_subsystem_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_rst_mig_7series_0_100M_0/mb_subsystem_rst_mig_7series_0_100M_0.xdc] for cell 'mb_subsystem_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_rst_mig_7series_0_100M_0/mb_subsystem_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_subsystem_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_rst_mig_7series_0_100M_0/mb_subsystem_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_subsystem_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/mb_subsystem_axi_timer_0_0.xdc] for cell 'mb_subsystem_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/mb_subsystem_axi_timer_0_0.xdc] for cell 'mb_subsystem_i/axi_timer_0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc] for cell 'mb_subsystem_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc] for cell 'mb_subsystem_i/clk_wiz_0/U0'
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0_board.xdc] for cell 'mb_subsystem_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0_board.xdc] for cell 'mb_subsystem_i/clk_wiz_0/U0'
Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_subsystem_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 1176.223 ; gain = 992.336
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1176.223 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 255276ec6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.316 ; gain = 2.094

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 51 inverter(s).
INFO: [Opt 31-10] Eliminated 519 cells.
Phase 2 Constant Propagation | Checksum: 1e8040724

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1178.316 ; gain = 2.094

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2893 unconnected nets.
INFO: [Opt 31-11] Eliminated 5492 unconnected cells.
Phase 3 Sweep | Checksum: 13ccd951d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1178.316 ; gain = 2.094
Ending Logic Optimization Task | Checksum: 13ccd951d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1178.316 ; gain = 2.094
Implement Debug Cores | Checksum: 267945178
Logic Optimization | Checksum: 267945178

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 13ccd951d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.316 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 72
Ending Power Optimization Task | Checksum: 227f89f29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1347.805 ; gain = 169.488
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1347.805 ; gain = 171.582
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 1347.805 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1347.805 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1347.805 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: fbb9d1f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: fbb9d1f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: fbb9d1f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 195658322

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.805 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 195658322

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: d96766c9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: d96766c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1347.805 ; gain = 0.000
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: d96766c9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1347.805 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 187379ed0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 23390e3fa

Time (s): cpu = 00:01:47 ; elapsed = 00:01:10 . Memory (MB): peak = 1347.805 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 2040b7612

Time (s): cpu = 00:01:50 ; elapsed = 00:01:12 . Memory (MB): peak = 1347.805 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 2040b7612

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 2040b7612

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 1347.805 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 2040b7612

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 1347.805 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 2040b7612

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 1347.805 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2040b7612

Time (s): cpu = 00:01:51 ; elapsed = 00:01:13 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16b98e64c

Time (s): cpu = 00:03:11 ; elapsed = 00:02:11 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16b98e64c

Time (s): cpu = 00:03:11 ; elapsed = 00:02:11 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b720ff8c

Time (s): cpu = 00:03:36 ; elapsed = 00:02:28 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10f1cef6a

Time (s): cpu = 00:03:36 ; elapsed = 00:02:29 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 18e5488a1

Time (s): cpu = 00:03:44 ; elapsed = 00:02:34 . Memory (MB): peak = 1347.805 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 167d9370e

Time (s): cpu = 00:03:59 ; elapsed = 00:02:48 . Memory (MB): peak = 1360.391 ; gain = 12.586

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 167d9370e

Time (s): cpu = 00:04:01 ; elapsed = 00:02:51 . Memory (MB): peak = 1363.602 ; gain = 15.797
Phase 3 Detail Placement | Checksum: 167d9370e

Time (s): cpu = 00:04:01 ; elapsed = 00:02:51 . Memory (MB): peak = 1363.602 ; gain = 15.797

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 13b46ab94

Time (s): cpu = 00:04:02 ; elapsed = 00:02:51 . Memory (MB): peak = 1363.602 ; gain = 15.797

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.975. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 120f8374b

Time (s): cpu = 00:04:17 ; elapsed = 00:03:00 . Memory (MB): peak = 1370.191 ; gain = 22.387
Phase 4.2 Post Placement Optimization | Checksum: 120f8374b

Time (s): cpu = 00:04:17 ; elapsed = 00:03:01 . Memory (MB): peak = 1370.191 ; gain = 22.387

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 120f8374b

Time (s): cpu = 00:04:18 ; elapsed = 00:03:01 . Memory (MB): peak = 1370.191 ; gain = 22.387

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 120f8374b

Time (s): cpu = 00:04:18 ; elapsed = 00:03:01 . Memory (MB): peak = 1370.191 ; gain = 22.387
Phase 4.4 Placer Reporting | Checksum: 120f8374b

Time (s): cpu = 00:04:22 ; elapsed = 00:03:03 . Memory (MB): peak = 1370.191 ; gain = 22.387

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: a0696fd0

Time (s): cpu = 00:04:22 ; elapsed = 00:03:03 . Memory (MB): peak = 1370.191 ; gain = 22.387
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a0696fd0

Time (s): cpu = 00:04:22 ; elapsed = 00:03:03 . Memory (MB): peak = 1370.191 ; gain = 22.387
Ending Placer Task | Checksum: 9458c557

Time (s): cpu = 00:00:00 ; elapsed = 00:03:04 . Memory (MB): peak = 1370.191 ; gain = 22.387
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:30 ; elapsed = 00:03:10 . Memory (MB): peak = 1370.191 ; gain = 22.387
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1370.191 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1370.191 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.678 . Memory (MB): peak = 1370.191 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4d0c8f6

Time (s): cpu = 00:02:05 ; elapsed = 00:01:40 . Memory (MB): peak = 1604.578 ; gain = 152.016

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f4d0c8f6

Time (s): cpu = 00:02:06 ; elapsed = 00:01:42 . Memory (MB): peak = 1604.578 ; gain = 152.016
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 162478091

Time (s): cpu = 00:02:38 ; elapsed = 00:02:03 . Memory (MB): peak = 1652.742 ; gain = 200.180
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=-0.473 | THS=-2.13e+003|

Phase 2 Router Initialization | Checksum: 162478091

Time (s): cpu = 00:02:56 ; elapsed = 00:02:16 . Memory (MB): peak = 1652.742 ; gain = 200.180

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 645cdbfc

Time (s): cpu = 00:03:18 ; elapsed = 00:02:27 . Memory (MB): peak = 1670.203 ; gain = 217.641

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2645
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 17bc37041

Time (s): cpu = 00:03:50 ; elapsed = 00:02:46 . Memory (MB): peak = 1670.203 ; gain = 217.641
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17bc37041

Time (s): cpu = 00:03:50 ; elapsed = 00:02:46 . Memory (MB): peak = 1670.203 ; gain = 217.641
Phase 4 Rip-up And Reroute | Checksum: 17bc37041

Time (s): cpu = 00:03:51 ; elapsed = 00:02:46 . Memory (MB): peak = 1670.203 ; gain = 217.641

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 17bc37041

Time (s): cpu = 00:03:56 ; elapsed = 00:02:49 . Memory (MB): peak = 1670.203 ; gain = 217.641
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 17bc37041

Time (s): cpu = 00:03:56 ; elapsed = 00:02:49 . Memory (MB): peak = 1670.203 ; gain = 217.641

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 17bc37041

Time (s): cpu = 00:03:56 ; elapsed = 00:02:49 . Memory (MB): peak = 1670.203 ; gain = 217.641

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 17bc37041

Time (s): cpu = 00:04:04 ; elapsed = 00:02:54 . Memory (MB): peak = 1670.203 ; gain = 217.641
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=0.051  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 17bc37041

Time (s): cpu = 00:04:04 ; elapsed = 00:02:54 . Memory (MB): peak = 1670.203 ; gain = 217.641

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.87075 %
  Global Horizontal Routing Utilization  = 2.82314 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 17bc37041

Time (s): cpu = 00:04:04 ; elapsed = 00:02:54 . Memory (MB): peak = 1670.203 ; gain = 217.641

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17bc37041

Time (s): cpu = 00:04:04 ; elapsed = 00:02:55 . Memory (MB): peak = 1670.203 ; gain = 217.641

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 179963284

Time (s): cpu = 00:04:08 ; elapsed = 00:02:58 . Memory (MB): peak = 1670.203 ; gain = 217.641

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.904  | TNS=0      | WHS=0.051  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 179963284

Time (s): cpu = 00:04:14 ; elapsed = 00:03:02 . Memory (MB): peak = 1670.203 ; gain = 217.641
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 179963284

Time (s): cpu = 00:00:00 ; elapsed = 00:03:02 . Memory (MB): peak = 1670.203 ; gain = 217.641

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:03:02 . Memory (MB): peak = 1670.203 ; gain = 217.641
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:28 ; elapsed = 00:03:09 . Memory (MB): peak = 1670.203 ; gain = 300.012
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1670.203 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1670.203 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/mb_subsystem_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1757.867 ; gain = 87.664
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1776.180 ; gain = 18.313
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1830.328 ; gain = 54.148
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 11:58:48 2015...

*** Running vivado
    with args -log mb_subsystem_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source mb_subsystem_wrapper.tcl -notrace


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mb_subsystem_wrapper.tcl -notrace
Command: open_checkpoint mb_subsystem_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5092-LAPAR01-PC/dcp/mb_subsystem_wrapper_early.xdc]
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1124.754 ; gain = 505.945
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5092-LAPAR01-PC/dcp/mb_subsystem_wrapper_early.xdc]
Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5092-LAPAR01-PC/dcp/mb_subsystem_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5092-LAPAR01-PC/dcp/mb_subsystem_wrapper.xdc]
Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5092-LAPAR01-PC/dcp/mb_subsystem_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5092-LAPAR01-PC/dcp/mb_subsystem_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1154.105 ; gain = 21.203
Restoring placement.
Restored 6729 out of 6729 XDEF sites from archive | CPU: 9.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 633 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 82 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

INFO: [Project 1-484] Checkpoint was created with build 881834
open_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 1180.250 ; gain = 1006.328

Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_subsystem_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
Acesso negado.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:02:05 ; elapsed = 00:02:04 . Memory (MB): peak = 1606.180 ; gain = 425.930
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 12:04:12 2015...

*** Running vivado
    with args -log mb_subsystem_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source mb_subsystem_wrapper.tcl -notrace


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mb_subsystem_wrapper.tcl -notrace
Command: open_checkpoint mb_subsystem_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5908-LAPAR01-PC/dcp/mb_subsystem_wrapper_early.xdc]
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1124.047 ; gain = 505.207
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5908-LAPAR01-PC/dcp/mb_subsystem_wrapper_early.xdc]
Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5908-LAPAR01-PC/dcp/mb_subsystem_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5908-LAPAR01-PC/dcp/mb_subsystem_wrapper.xdc]
Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5908-LAPAR01-PC/dcp/mb_subsystem_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-5908-LAPAR01-PC/dcp/mb_subsystem_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1154.430 ; gain = 21.184
Restoring placement.
Restored 6729 out of 6729 XDEF sites from archive | CPU: 9.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 633 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 82 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

INFO: [Project 1-484] Checkpoint was created with build 881834
open_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:01:21 . Memory (MB): peak = 1179.508 ; gain = 1005.477

Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_subsystem_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
Acesso negado.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:02:07 ; elapsed = 00:02:55 . Memory (MB): peak = 1606.129 ; gain = 426.621
INFO: [Common 17-206] Exiting Vivado at Mon Aug 10 18:08:17 2015...

*** Running vivado
    with args -log mb_subsystem_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source mb_subsystem_wrapper.tcl -notrace


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mb_subsystem_wrapper.tcl -notrace
Command: open_checkpoint mb_subsystem_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-7860-LAPAR01-PC/dcp/mb_subsystem_wrapper_early.xdc]
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1123.156 ; gain = 504.664
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-7860-LAPAR01-PC/dcp/mb_subsystem_wrapper_early.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-7860-LAPAR01-PC/dcp/mb_subsystem_wrapper.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-7860-LAPAR01-PC/dcp/mb_subsystem_wrapper.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-7860-LAPAR01-PC/dcp/mb_subsystem_wrapper_late.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/.Xil/Vivado-7860-LAPAR01-PC/dcp/mb_subsystem_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1151.715 ; gain = 20.316
Restoring placement.
Restored 6729 out of 6729 XDEF sites from archive | CPU: 10.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 633 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 82 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

INFO: [Project 1-484] Checkpoint was created with build 881834
open_checkpoint: Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1177.953 ; gain = 1003.676

Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mb_subsystem_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 1598.105 ; gain = 420.152
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 17:22:05 2015...
