#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 19 04:51:23 2019
# Process ID: 6904
# Current directory: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_post_memory_logic_0_0_synth_1
# Command line: vivado.exe -log RV32I_pipelined_post_memory_logic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I_pipelined_post_memory_logic_0_0.tcl
# Log file: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_post_memory_logic_0_0_synth_1/RV32I_pipelined_post_memory_logic_0_0.vds
# Journal file: D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_post_memory_logic_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source RV32I_pipelined_post_memory_logic_0_0.tcl -notrace
Command: synth_design -top RV32I_pipelined_post_memory_logic_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 394.898 ; gain = 104.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RV32I_pipelined_post_memory_logic_0_0' [d:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/synth/RV32I_pipelined_post_memory_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'post_memory_logic' declared at 'D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd:34' bound to instance 'U0' of component 'post_memory_logic' [d:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/synth/RV32I_pipelined_post_memory_logic_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'post_memory_logic' [D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'post_memory_logic' (1#1) [D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/imports/RISC-V-Processor/VHDL/Proj/risc_v_test project.srcs/sources_1/new/post_memory_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'RV32I_pipelined_post_memory_logic_0_0' (2#1) [d:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.srcs/sources_1/bd/RV32I_pipelined/ip/RV32I_pipelined_post_memory_logic_0_0/synth/RV32I_pipelined_post_memory_logic_0_0.vhd:66]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[31]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[30]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[29]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[28]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[27]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[26]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[25]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[24]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[23]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[22]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[21]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[20]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[19]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[18]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[17]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[16]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[15]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[14]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[13]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[11]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[10]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[9]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[8]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[7]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[6]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[5]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[4]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[3]
WARNING: [Synth 8-3331] design post_memory_logic has unconnected port addr1[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 451.113 ; gain = 161.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 451.113 ; gain = 161.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 451.113 ; gain = 161.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 695.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 695.746 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 697.453 ; gain = 1.707
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 697.453 ; gain = 407.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 697.453 ; gain = 407.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 697.453 ; gain = 407.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 697.453 ; gain = 407.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module post_memory_logic 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[31]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[30]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[29]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[28]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[27]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[26]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[25]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[24]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[23]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[22]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[21]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[20]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[19]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[18]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[17]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[16]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[15]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[14]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[13]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[11]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[10]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[9]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[8]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[7]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[6]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[5]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[4]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design RV32I_pipelined_post_memory_logic_0_0 has unconnected port addr1[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 697.453 ; gain = 407.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 773.684 ; gain = 483.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 773.684 ; gain = 483.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 785.977 ; gain = 495.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 495.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 495.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 495.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 495.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 495.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 495.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |    11|
|3     |LUT4 |     3|
|4     |LUT5 |    21|
|5     |LUT6 |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   102|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 495.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 785.977 ; gain = 249.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 785.977 ; gain = 495.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:54 . Memory (MB): peak = 798.383 ; gain = 521.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_post_memory_logic_0_0_synth_1/RV32I_pipelined_post_memory_logic_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Alex/Documents/RISC-V-Processor/rv32i_pipelined/rv32i_pipelined.runs/RV32I_pipelined_post_memory_logic_0_0_synth_1/RV32I_pipelined_post_memory_logic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RV32I_pipelined_post_memory_logic_0_0_utilization_synth.rpt -pb RV32I_pipelined_post_memory_logic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 04:52:32 2019...
