// Seed: 8891296
module module_0 ();
  wire id_1 = id_1;
  assign id_2 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign id_3 = -1;
  always id_1 = -1;
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input wire id_4,
    input supply0 id_5,
    input uwire id_6,
    input wire id_7,
    output tri id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wand id_12,
    output uwire id_13,
    input wand id_14,
    input uwire id_15,
    input tri id_16
);
  tri1 id_18, id_19;
  initial begin : LABEL_0
    id_20;
  end
  assign id_19 = -1;
  module_0 modCall_1 ();
endmodule
