# BCD-UPDOWN-Counter
A synchronous BCD Up/Down Counter designed in Verilog HDL that counts from 0â€“9 in Binary-Coded Decimal format. The counter increments or decrements based on a control signal, wraps around at boundary values, and includes clock and reset inputs. Suitable for simulation and FPGA/VLSI implementation in digital systems.
<img width="1554" height="779" alt="image" src="https://github.com/user-attachments/assets/650bf537-a369-4841-a295-98e9c5f855ac" />

