
Digital_Clock_1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fb4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  080080c0  080080c0  000180c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008298  08008298  000200fc  2**0
                  CONTENTS
  4 .ARM          00000000  08008298  08008298  000200fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008298  08008298  000200fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008298  08008298  00018298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800829c  0800829c  0001829c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  080082a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  20000100  0800839c  00020100  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003e4  0800839c  000203e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000185bb  00000000  00000000  00020125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000453a  00000000  00000000  000386e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  0003cc20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001498  00000000  00000000  0003e250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c26d  00000000  00000000  0003f6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e0a8  00000000  00000000  0005b955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091152  00000000  00000000  000799fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010ab4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e24  00000000  00000000  0010aba0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000100 	.word	0x20000100
 8000128:	00000000 	.word	0x00000000
 800012c:	080080a8 	.word	0x080080a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000104 	.word	0x20000104
 8000148:	080080a8 	.word	0x080080a8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	; 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	3c01      	subs	r4, #1
 8000298:	bf28      	it	cs
 800029a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800029e:	d2e9      	bcs.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000446:	bf08      	it	eq
 8000448:	4770      	bxeq	lr
 800044a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800044e:	bf04      	itt	eq
 8000450:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	; 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000464:	e71c      	b.n	80002a0 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aed8 	beq.w	800024e <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6bd      	b.n	800024e <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_d2f>:
 80004d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80004d8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80004dc:	bf24      	itt	cs
 80004de:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80004e2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80004e6:	d90d      	bls.n	8000504 <__aeabi_d2f+0x30>
 80004e8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80004ec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80004f0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80004f4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80004f8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80004fc:	bf08      	it	eq
 80004fe:	f020 0001 	biceq.w	r0, r0, #1
 8000502:	4770      	bx	lr
 8000504:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000508:	d121      	bne.n	800054e <__aeabi_d2f+0x7a>
 800050a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800050e:	bfbc      	itt	lt
 8000510:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000514:	4770      	bxlt	lr
 8000516:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800051a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800051e:	f1c2 0218 	rsb	r2, r2, #24
 8000522:	f1c2 0c20 	rsb	ip, r2, #32
 8000526:	fa10 f30c 	lsls.w	r3, r0, ip
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	bf18      	it	ne
 8000530:	f040 0001 	orrne.w	r0, r0, #1
 8000534:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000538:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800053c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000540:	ea40 000c 	orr.w	r0, r0, ip
 8000544:	fa23 f302 	lsr.w	r3, r3, r2
 8000548:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800054c:	e7cc      	b.n	80004e8 <__aeabi_d2f+0x14>
 800054e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000552:	d107      	bne.n	8000564 <__aeabi_d2f+0x90>
 8000554:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000558:	bf1e      	ittt	ne
 800055a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800055e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000562:	4770      	bxne	lr
 8000564:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000568:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800056c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <__aeabi_f2uiz>:
 8000574:	0042      	lsls	r2, r0, #1
 8000576:	d20e      	bcs.n	8000596 <__aeabi_f2uiz+0x22>
 8000578:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800057c:	d30b      	bcc.n	8000596 <__aeabi_f2uiz+0x22>
 800057e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000582:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000586:	d409      	bmi.n	800059c <__aeabi_f2uiz+0x28>
 8000588:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800058c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000590:	fa23 f002 	lsr.w	r0, r3, r2
 8000594:	4770      	bx	lr
 8000596:	f04f 0000 	mov.w	r0, #0
 800059a:	4770      	bx	lr
 800059c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80005a0:	d101      	bne.n	80005a6 <__aeabi_f2uiz+0x32>
 80005a2:	0242      	lsls	r2, r0, #9
 80005a4:	d102      	bne.n	80005ac <__aeabi_f2uiz+0x38>
 80005a6:	f04f 30ff 	mov.w	r0, #4294967295
 80005aa:	4770      	bx	lr
 80005ac:	f04f 0000 	mov.w	r0, #0
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <__buzzer_on>:
#define BUZZER_SHORT_CYCLE		100
#define BUZZER_LONG_CYCLE		500

ALARM_DATA_t ALARM_Data;

static void __buzzer_on(){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ALARM_Data.buzzer_port, ALARM_Data.buzzer_pin, 1);
 80005b8:	4b04      	ldr	r3, [pc, #16]	; (80005cc <__buzzer_on+0x18>)
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	4a03      	ldr	r2, [pc, #12]	; (80005cc <__buzzer_on+0x18>)
 80005be:	8a11      	ldrh	r1, [r2, #16]
 80005c0:	2201      	movs	r2, #1
 80005c2:	4618      	mov	r0, r3
 80005c4:	f002 ff7f 	bl	80034c6 <HAL_GPIO_WritePin>
}
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	2000011c 	.word	0x2000011c

080005d0 <__buzzer_off>:

static void __buzzer_off(){
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ALARM_Data.buzzer_port, ALARM_Data.buzzer_pin, 0);
 80005d4:	4b04      	ldr	r3, [pc, #16]	; (80005e8 <__buzzer_off+0x18>)
 80005d6:	68db      	ldr	r3, [r3, #12]
 80005d8:	4a03      	ldr	r2, [pc, #12]	; (80005e8 <__buzzer_off+0x18>)
 80005da:	8a11      	ldrh	r1, [r2, #16]
 80005dc:	2200      	movs	r2, #0
 80005de:	4618      	mov	r0, r3
 80005e0:	f002 ff71 	bl	80034c6 <HAL_GPIO_WritePin>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	2000011c 	.word	0x2000011c

080005ec <__finding_next_timeline>:

static void __finding_next_timeline(){
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
	if(TIMELINE_Data.len != 0){
 80005f2:	4b2b      	ldr	r3, [pc, #172]	; (80006a0 <__finding_next_timeline+0xb4>)
 80005f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d04c      	beq.n	8000696 <__finding_next_timeline+0xaa>
		for(int i = 0; i < TIMELINE_Data.len; i++){
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	e042      	b.n	8000688 <__finding_next_timeline+0x9c>
			if(TIMELINE_Data.flash_data[i].timeline_state == TIMELINE_OFF) continue;
 8000602:	4a27      	ldr	r2, [pc, #156]	; (80006a0 <__finding_next_timeline+0xb4>)
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	4413      	add	r3, r2
 800060a:	79db      	ldrb	r3, [r3, #7]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d037      	beq.n	8000680 <__finding_next_timeline+0x94>
			uint8_t t_system_time = REALTIME_Data.system_hour * 60 + REALTIME_Data.system_minute;
 8000610:	4b24      	ldr	r3, [pc, #144]	; (80006a4 <__finding_next_timeline+0xb8>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	461a      	mov	r2, r3
 8000616:	0112      	lsls	r2, r2, #4
 8000618:	1ad3      	subs	r3, r2, r3
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	b2da      	uxtb	r2, r3
 800061e:	4b21      	ldr	r3, [pc, #132]	; (80006a4 <__finding_next_timeline+0xb8>)
 8000620:	785b      	ldrb	r3, [r3, #1]
 8000622:	4413      	add	r3, r2
 8000624:	70fb      	strb	r3, [r7, #3]
			uint8_t t_alarm_time = TIMELINE_Data.flash_data[i].hour * 60 + TIMELINE_Data.flash_data[i].minute;
 8000626:	4a1e      	ldr	r2, [pc, #120]	; (80006a0 <__finding_next_timeline+0xb4>)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	4413      	add	r3, r2
 800062e:	791b      	ldrb	r3, [r3, #4]
 8000630:	461a      	mov	r2, r3
 8000632:	0112      	lsls	r2, r2, #4
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	b2da      	uxtb	r2, r3
 800063a:	4919      	ldr	r1, [pc, #100]	; (80006a0 <__finding_next_timeline+0xb4>)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	009b      	lsls	r3, r3, #2
 8000640:	440b      	add	r3, r1
 8000642:	795b      	ldrb	r3, [r3, #5]
 8000644:	4413      	add	r3, r2
 8000646:	70bb      	strb	r3, [r7, #2]
			if(t_system_time < t_alarm_time && ((0x01 << (REALTIME_Data.system_day - 1)) & TIMELINE_Data.flash_data[i].day) != 0){
 8000648:	78fa      	ldrb	r2, [r7, #3]
 800064a:	78bb      	ldrb	r3, [r7, #2]
 800064c:	429a      	cmp	r2, r3
 800064e:	d218      	bcs.n	8000682 <__finding_next_timeline+0x96>
 8000650:	4a13      	ldr	r2, [pc, #76]	; (80006a0 <__finding_next_timeline+0xb4>)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	4413      	add	r3, r2
 8000658:	799b      	ldrb	r3, [r3, #6]
 800065a:	461a      	mov	r2, r3
 800065c:	4b11      	ldr	r3, [pc, #68]	; (80006a4 <__finding_next_timeline+0xb8>)
 800065e:	789b      	ldrb	r3, [r3, #2]
 8000660:	3b01      	subs	r3, #1
 8000662:	fa42 f303 	asr.w	r3, r2, r3
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	2b00      	cmp	r3, #0
 800066c:	d009      	beq.n	8000682 <__finding_next_timeline+0x96>
				ALARM_Data.next_timeline_index = i;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4b0d      	ldr	r3, [pc, #52]	; (80006a8 <__finding_next_timeline+0xbc>)
 8000674:	705a      	strb	r2, [r3, #1]
				ALARM_Data.state = WAITING_FOR_TIMELINE;
 8000676:	4b0c      	ldr	r3, [pc, #48]	; (80006a8 <__finding_next_timeline+0xbc>)
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
				break;
 800067c:	bf00      	nop
			}
		}
	}
}
 800067e:	e00a      	b.n	8000696 <__finding_next_timeline+0xaa>
			if(TIMELINE_Data.flash_data[i].timeline_state == TIMELINE_OFF) continue;
 8000680:	bf00      	nop
		for(int i = 0; i < TIMELINE_Data.len; i++){
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	3301      	adds	r3, #1
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b05      	ldr	r3, [pc, #20]	; (80006a0 <__finding_next_timeline+0xb4>)
 800068a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800068e:	461a      	mov	r2, r3
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	4293      	cmp	r3, r2
 8000694:	dbb5      	blt.n	8000602 <__finding_next_timeline+0x16>
}
 8000696:	bf00      	nop
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr
 80006a0:	20000154 	.word	0x20000154
 80006a4:	200001a0 	.word	0x200001a0
 80006a8:	2000011c 	.word	0x2000011c

080006ac <__waiting_for_timeline>:

static void __waiting_for_timeline(){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
	uint8_t t_system_time = REALTIME_Data.system_hour * 60 + REALTIME_Data.system_minute;
 80006b2:	4b1f      	ldr	r3, [pc, #124]	; (8000730 <__waiting_for_timeline+0x84>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	461a      	mov	r2, r3
 80006b8:	0112      	lsls	r2, r2, #4
 80006ba:	1ad3      	subs	r3, r2, r3
 80006bc:	009b      	lsls	r3, r3, #2
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	4b1b      	ldr	r3, [pc, #108]	; (8000730 <__waiting_for_timeline+0x84>)
 80006c2:	785b      	ldrb	r3, [r3, #1]
 80006c4:	4413      	add	r3, r2
 80006c6:	71fb      	strb	r3, [r7, #7]
	uint8_t t_alarm_time = TIMELINE_Data.flash_data[ALARM_Data.next_timeline_index].hour * 60 + TIMELINE_Data.flash_data[ALARM_Data.next_timeline_index].minute;
 80006c8:	4b1a      	ldr	r3, [pc, #104]	; (8000734 <__waiting_for_timeline+0x88>)
 80006ca:	785b      	ldrb	r3, [r3, #1]
 80006cc:	4a1a      	ldr	r2, [pc, #104]	; (8000738 <__waiting_for_timeline+0x8c>)
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	4413      	add	r3, r2
 80006d2:	791b      	ldrb	r3, [r3, #4]
 80006d4:	461a      	mov	r2, r3
 80006d6:	0112      	lsls	r2, r2, #4
 80006d8:	1ad3      	subs	r3, r2, r3
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	b2da      	uxtb	r2, r3
 80006de:	4b15      	ldr	r3, [pc, #84]	; (8000734 <__waiting_for_timeline+0x88>)
 80006e0:	785b      	ldrb	r3, [r3, #1]
 80006e2:	4915      	ldr	r1, [pc, #84]	; (8000738 <__waiting_for_timeline+0x8c>)
 80006e4:	009b      	lsls	r3, r3, #2
 80006e6:	440b      	add	r3, r1
 80006e8:	795b      	ldrb	r3, [r3, #5]
 80006ea:	4413      	add	r3, r2
 80006ec:	71bb      	strb	r3, [r7, #6]
	if(TIMELINE_Data.flash_data[ALARM_Data.next_timeline_index].timeline_state == TIMELINE_OFF){
 80006ee:	4b11      	ldr	r3, [pc, #68]	; (8000734 <__waiting_for_timeline+0x88>)
 80006f0:	785b      	ldrb	r3, [r3, #1]
 80006f2:	4a11      	ldr	r2, [pc, #68]	; (8000738 <__waiting_for_timeline+0x8c>)
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	4413      	add	r3, r2
 80006f8:	79db      	ldrb	r3, [r3, #7]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d103      	bne.n	8000706 <__waiting_for_timeline+0x5a>
		ALARM_Data.state = FINDING_NEXT_TIMELINE;
 80006fe:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <__waiting_for_timeline+0x88>)
 8000700:	2200      	movs	r2, #0
 8000702:	701a      	strb	r2, [r3, #0]
		return;
 8000704:	e010      	b.n	8000728 <__waiting_for_timeline+0x7c>
	}
	if(t_system_time == t_alarm_time){
 8000706:	79fa      	ldrb	r2, [r7, #7]
 8000708:	79bb      	ldrb	r3, [r7, #6]
 800070a:	429a      	cmp	r2, r3
 800070c:	d10c      	bne.n	8000728 <__waiting_for_timeline+0x7c>
		ALARM_Data.state = ALARM_RUNNING;
 800070e:	4b09      	ldr	r3, [pc, #36]	; (8000734 <__waiting_for_timeline+0x88>)
 8000710:	2202      	movs	r2, #2
 8000712:	701a      	strb	r2, [r3, #0]
		ALARM_Data.buzzer_running_timer = HAL_GetTick();
 8000714:	f002 f950 	bl	80029b8 <HAL_GetTick>
 8000718:	4603      	mov	r3, r0
 800071a:	4a06      	ldr	r2, [pc, #24]	; (8000734 <__waiting_for_timeline+0x88>)
 800071c:	6053      	str	r3, [r2, #4]
		ALARM_Data.buzzer_cycle_timer = HAL_GetTick();
 800071e:	f002 f94b 	bl	80029b8 <HAL_GetTick>
 8000722:	4603      	mov	r3, r0
 8000724:	4a03      	ldr	r2, [pc, #12]	; (8000734 <__waiting_for_timeline+0x88>)
 8000726:	6093      	str	r3, [r2, #8]
	}
}
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200001a0 	.word	0x200001a0
 8000734:	2000011c 	.word	0x2000011c
 8000738:	20000154 	.word	0x20000154

0800073c <__alarm_running>:

static void __alarm_running(){
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
	static uint8_t buzzer_counter = 0;
	if(HAL_GetTick() - ALARM_Data.buzzer_running_timer < BUZZER_RUNNING_TIME){
 8000740:	f002 f93a 	bl	80029b8 <HAL_GetTick>
 8000744:	4602      	mov	r2, r0
 8000746:	4b24      	ldr	r3, [pc, #144]	; (80007d8 <__alarm_running+0x9c>)
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	1ad3      	subs	r3, r2, r3
 800074c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000750:	4293      	cmp	r3, r2
 8000752:	d83a      	bhi.n	80007ca <__alarm_running+0x8e>
		if(buzzer_counter <= 2){
 8000754:	4b21      	ldr	r3, [pc, #132]	; (80007dc <__alarm_running+0xa0>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b02      	cmp	r3, #2
 800075a:	d81e      	bhi.n	800079a <__alarm_running+0x5e>
			if(buzzer_counter % 2 == 0)
 800075c:	4b1f      	ldr	r3, [pc, #124]	; (80007dc <__alarm_running+0xa0>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	f003 0301 	and.w	r3, r3, #1
 8000764:	b2db      	uxtb	r3, r3
 8000766:	2b00      	cmp	r3, #0
 8000768:	d102      	bne.n	8000770 <__alarm_running+0x34>
				__buzzer_on();
 800076a:	f7ff ff23 	bl	80005b4 <__buzzer_on>
 800076e:	e001      	b.n	8000774 <__alarm_running+0x38>
			else
				__buzzer_off();
 8000770:	f7ff ff2e 	bl	80005d0 <__buzzer_off>
			if(HAL_GetTick() - ALARM_Data.buzzer_cycle_timer >= BUZZER_SHORT_CYCLE){
 8000774:	f002 f920 	bl	80029b8 <HAL_GetTick>
 8000778:	4602      	mov	r2, r0
 800077a:	4b17      	ldr	r3, [pc, #92]	; (80007d8 <__alarm_running+0x9c>)
 800077c:	689b      	ldr	r3, [r3, #8]
 800077e:	1ad3      	subs	r3, r2, r3
 8000780:	2b63      	cmp	r3, #99	; 0x63
 8000782:	d90a      	bls.n	800079a <__alarm_running+0x5e>
				buzzer_counter++;
 8000784:	4b15      	ldr	r3, [pc, #84]	; (80007dc <__alarm_running+0xa0>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	3301      	adds	r3, #1
 800078a:	b2da      	uxtb	r2, r3
 800078c:	4b13      	ldr	r3, [pc, #76]	; (80007dc <__alarm_running+0xa0>)
 800078e:	701a      	strb	r2, [r3, #0]
				ALARM_Data.buzzer_cycle_timer = HAL_GetTick();
 8000790:	f002 f912 	bl	80029b8 <HAL_GetTick>
 8000794:	4603      	mov	r3, r0
 8000796:	4a10      	ldr	r2, [pc, #64]	; (80007d8 <__alarm_running+0x9c>)
 8000798:	6093      	str	r3, [r2, #8]
			}
		}

		if(buzzer_counter == 3){
 800079a:	4b10      	ldr	r3, [pc, #64]	; (80007dc <__alarm_running+0xa0>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	2b03      	cmp	r3, #3
 80007a0:	d118      	bne.n	80007d4 <__alarm_running+0x98>
			__buzzer_off();
 80007a2:	f7ff ff15 	bl	80005d0 <__buzzer_off>
			if(HAL_GetTick() - ALARM_Data.buzzer_cycle_timer >= BUZZER_LONG_CYCLE){
 80007a6:	f002 f907 	bl	80029b8 <HAL_GetTick>
 80007aa:	4602      	mov	r2, r0
 80007ac:	4b0a      	ldr	r3, [pc, #40]	; (80007d8 <__alarm_running+0x9c>)
 80007ae:	689b      	ldr	r3, [r3, #8]
 80007b0:	1ad3      	subs	r3, r2, r3
 80007b2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80007b6:	d30d      	bcc.n	80007d4 <__alarm_running+0x98>
				buzzer_counter = 0;
 80007b8:	4b08      	ldr	r3, [pc, #32]	; (80007dc <__alarm_running+0xa0>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]
				ALARM_Data.buzzer_cycle_timer = HAL_GetTick();
 80007be:	f002 f8fb 	bl	80029b8 <HAL_GetTick>
 80007c2:	4603      	mov	r3, r0
 80007c4:	4a04      	ldr	r2, [pc, #16]	; (80007d8 <__alarm_running+0x9c>)
 80007c6:	6093      	str	r3, [r2, #8]
		}
	} else{
		ALARM_Data.state = FINDING_NEXT_TIMELINE;
		__buzzer_off();
	}
}
 80007c8:	e004      	b.n	80007d4 <__alarm_running+0x98>
		ALARM_Data.state = FINDING_NEXT_TIMELINE;
 80007ca:	4b03      	ldr	r3, [pc, #12]	; (80007d8 <__alarm_running+0x9c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
		__buzzer_off();
 80007d0:	f7ff fefe 	bl	80005d0 <__buzzer_off>
}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	2000011c 	.word	0x2000011c
 80007dc:	20000130 	.word	0x20000130

080007e0 <ALARM_Init>:

void ALARM_Init(GPIO_TypeDef *p_buzzer_port, uint16_t p_buzzer_pin){
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	807b      	strh	r3, [r7, #2]
	ALARM_Data.state = FINDING_NEXT_TIMELINE;
 80007ec:	4b07      	ldr	r3, [pc, #28]	; (800080c <ALARM_Init+0x2c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]
	ALARM_Data.buzzer_port = p_buzzer_port;
 80007f2:	4a06      	ldr	r2, [pc, #24]	; (800080c <ALARM_Init+0x2c>)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	60d3      	str	r3, [r2, #12]
	ALARM_Data.buzzer_pin = p_buzzer_pin;
 80007f8:	4a04      	ldr	r2, [pc, #16]	; (800080c <ALARM_Init+0x2c>)
 80007fa:	887b      	ldrh	r3, [r7, #2]
 80007fc:	8213      	strh	r3, [r2, #16]
	__buzzer_off();
 80007fe:	f7ff fee7 	bl	80005d0 <__buzzer_off>
}
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	2000011c 	.word	0x2000011c

08000810 <ALARM_Handle>:

void ALARM_Handle(){
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
	switch(ALARM_Data.state){
 8000814:	4b0b      	ldr	r3, [pc, #44]	; (8000844 <ALARM_Handle+0x34>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b02      	cmp	r3, #2
 800081a:	d00c      	beq.n	8000836 <ALARM_Handle+0x26>
 800081c:	2b02      	cmp	r3, #2
 800081e:	dc0d      	bgt.n	800083c <ALARM_Handle+0x2c>
 8000820:	2b00      	cmp	r3, #0
 8000822:	d002      	beq.n	800082a <ALARM_Handle+0x1a>
 8000824:	2b01      	cmp	r3, #1
 8000826:	d003      	beq.n	8000830 <ALARM_Handle+0x20>
			break;
		case ALARM_RUNNING:
			__alarm_running();
			break;
		default:
			break;
 8000828:	e008      	b.n	800083c <ALARM_Handle+0x2c>
			__finding_next_timeline();
 800082a:	f7ff fedf 	bl	80005ec <__finding_next_timeline>
			break;
 800082e:	e006      	b.n	800083e <ALARM_Handle+0x2e>
			__waiting_for_timeline();
 8000830:	f7ff ff3c 	bl	80006ac <__waiting_for_timeline>
			break;
 8000834:	e003      	b.n	800083e <ALARM_Handle+0x2e>
			__alarm_running();
 8000836:	f7ff ff81 	bl	800073c <__alarm_running>
			break;
 800083a:	e000      	b.n	800083e <ALARM_Handle+0x2e>
			break;
 800083c:	bf00      	nop
	}
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	2000011c 	.word	0x2000011c

08000848 <ALARM_Stop_Buzzer>:

void ALARM_Stop_Buzzer(){
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
	if(ALARM_Data.state == ALARM_RUNNING){
 800084c:	4b05      	ldr	r3, [pc, #20]	; (8000864 <ALARM_Stop_Buzzer+0x1c>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	2b02      	cmp	r3, #2
 8000852:	d102      	bne.n	800085a <ALARM_Stop_Buzzer+0x12>
		ALARM_Data.state = FINDING_NEXT_TIMELINE;
 8000854:	4b03      	ldr	r3, [pc, #12]	; (8000864 <ALARM_Stop_Buzzer+0x1c>)
 8000856:	2200      	movs	r2, #0
 8000858:	701a      	strb	r2, [r3, #0]
	}
}
 800085a:	bf00      	nop
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	2000011c 	.word	0x2000011c

08000868 <ALARM_Is_Buzzer_Running>:

uint8_t ALARM_Is_Buzzer_Running(){
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
	return (ALARM_Data.state == ALARM_RUNNING) ? 1 : 0;
 800086c:	4b05      	ldr	r3, [pc, #20]	; (8000884 <ALARM_Is_Buzzer_Running+0x1c>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b02      	cmp	r3, #2
 8000872:	bf0c      	ite	eq
 8000874:	2301      	moveq	r3, #1
 8000876:	2300      	movne	r3, #0
 8000878:	b2db      	uxtb	r3, r3
}
 800087a:	4618      	mov	r0, r3
 800087c:	46bd      	mov	sp, r7
 800087e:	bc80      	pop	{r7}
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	2000011c 	.word	0x2000011c

08000888 <BTN_Short_Pressing_Callback>:

BUTTON_HandleTypedef h_encoder_button;
ENCODER_HandleTypeDef h_encoder;
extern TIM_HandleTypeDef htim2;

void BTN_Short_Pressing_Callback(BUTTON_HandleTypedef *p_ButtonX){
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
	if(p_ButtonX == &h_encoder_button){
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a1a      	ldr	r2, [pc, #104]	; (80008fc <BTN_Short_Pressing_Callback+0x74>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d12e      	bne.n	80008f6 <BTN_Short_Pressing_Callback+0x6e>
		if(ALARM_Is_Buzzer_Running()){
 8000898:	f7ff ffe6 	bl	8000868 <ALARM_Is_Buzzer_Running>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d002      	beq.n	80008a8 <BTN_Short_Pressing_Callback+0x20>
			ALARM_Stop_Buzzer();
 80008a2:	f7ff ffd1 	bl	8000848 <ALARM_Stop_Buzzer>
			return;
 80008a6:	e026      	b.n	80008f6 <BTN_Short_Pressing_Callback+0x6e>
		}
		switch(MENU_Data.menu_type){
 80008a8:	4b15      	ldr	r3, [pc, #84]	; (8000900 <BTN_Short_Pressing_Callback+0x78>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b03      	cmp	r3, #3
 80008ae:	d821      	bhi.n	80008f4 <BTN_Short_Pressing_Callback+0x6c>
 80008b0:	a201      	add	r2, pc, #4	; (adr r2, 80008b8 <BTN_Short_Pressing_Callback+0x30>)
 80008b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b6:	bf00      	nop
 80008b8:	080008c9 	.word	0x080008c9
 80008bc:	080008cf 	.word	0x080008cf
 80008c0:	080008d7 	.word	0x080008d7
 80008c4:	080008ed 	.word	0x080008ed
			case MAIN_MENU:
				TL_MENU_Set_State();
 80008c8:	f001 f916 	bl	8001af8 <TL_MENU_Set_State>
				break;
 80008cc:	e013      	b.n	80008f6 <BTN_Short_Pressing_Callback+0x6e>
			case SETTING_REALTIME_MENU:
				SR_MENU_Change_Setting_State(INCREASE);
 80008ce:	2001      	movs	r0, #1
 80008d0:	f000 fd8c 	bl	80013ec <SR_MENU_Change_Setting_State>
				break;
 80008d4:	e00f      	b.n	80008f6 <BTN_Short_Pressing_Callback+0x6e>
			case TIMELINE_LIST_MENU:
				if(TL_MENU_Data.current_pointer == 0){
 80008d6:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <BTN_Short_Pressing_Callback+0x7c>)
 80008d8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d102      	bne.n	80008e6 <BTN_Short_Pressing_Callback+0x5e>
					ST_MENU_Set_State();
 80008e0:	f000 ff22 	bl	8001728 <ST_MENU_Set_State>
				} else{
					TL_MENU_Change_Working_State();
				}
				break;
 80008e4:	e007      	b.n	80008f6 <BTN_Short_Pressing_Callback+0x6e>
					TL_MENU_Change_Working_State();
 80008e6:	f001 f92d 	bl	8001b44 <TL_MENU_Change_Working_State>
				break;
 80008ea:	e004      	b.n	80008f6 <BTN_Short_Pressing_Callback+0x6e>
			case SETTING_TIMELINE_MENU:
				ST_MENU_Change_Setting_State(INCREASE);
 80008ec:	2001      	movs	r0, #1
 80008ee:	f000 ff43 	bl	8001778 <ST_MENU_Change_Setting_State>
				break;
 80008f2:	e000      	b.n	80008f6 <BTN_Short_Pressing_Callback+0x6e>
			default:
				break;
 80008f4:	bf00      	nop
		}
	}
}
 80008f6:	3708      	adds	r7, #8
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20000134 	.word	0x20000134
 8000900:	200001ac 	.word	0x200001ac
 8000904:	200001d0 	.word	0x200001d0

08000908 <BTN_Long_Pressing_Callback>:

void BTN_Long_Pressing_Callback(BUTTON_HandleTypedef *p_ButtonX){
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
	if(p_ButtonX == &h_encoder_button){
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	4a1a      	ldr	r2, [pc, #104]	; (800097c <BTN_Long_Pressing_Callback+0x74>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d12d      	bne.n	8000974 <BTN_Long_Pressing_Callback+0x6c>
		if(ALARM_Is_Buzzer_Running()){
 8000918:	f7ff ffa6 	bl	8000868 <ALARM_Is_Buzzer_Running>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d002      	beq.n	8000928 <BTN_Long_Pressing_Callback+0x20>
			ALARM_Stop_Buzzer();
 8000922:	f7ff ff91 	bl	8000848 <ALARM_Stop_Buzzer>
			return;
 8000926:	e025      	b.n	8000974 <BTN_Long_Pressing_Callback+0x6c>
		}
		switch(MENU_Data.menu_type){
 8000928:	4b15      	ldr	r3, [pc, #84]	; (8000980 <BTN_Long_Pressing_Callback+0x78>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b03      	cmp	r3, #3
 800092e:	d820      	bhi.n	8000972 <BTN_Long_Pressing_Callback+0x6a>
 8000930:	a201      	add	r2, pc, #4	; (adr r2, 8000938 <BTN_Long_Pressing_Callback+0x30>)
 8000932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000936:	bf00      	nop
 8000938:	08000949 	.word	0x08000949
 800093c:	0800094f 	.word	0x0800094f
 8000940:	08000957 	.word	0x08000957
 8000944:	0800096b 	.word	0x0800096b
			case MAIN_MENU:
				SR_MENU_Set_State();
 8000948:	f000 fd2c 	bl	80013a4 <SR_MENU_Set_State>
				break;
 800094c:	e012      	b.n	8000974 <BTN_Long_Pressing_Callback+0x6c>
			case SETTING_REALTIME_MENU:
				SR_MENU_Change_Setting_State(DECREASE);
 800094e:	2000      	movs	r0, #0
 8000950:	f000 fd4c 	bl	80013ec <SR_MENU_Change_Setting_State>
				break;
 8000954:	e00e      	b.n	8000974 <BTN_Long_Pressing_Callback+0x6c>
			case TIMELINE_LIST_MENU:
				if(TL_MENU_Data.woking_state == NORMAL_STATE){
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <BTN_Long_Pressing_Callback+0x7c>)
 8000958:	78db      	ldrb	r3, [r3, #3]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d102      	bne.n	8000964 <BTN_Long_Pressing_Callback+0x5c>
					MAIN_MENU_Set_State();
 800095e:	f000 fc7b 	bl	8001258 <MAIN_MENU_Set_State>
				} else{
					TL_MENU_Change_Working_State();
				}
				break;
 8000962:	e007      	b.n	8000974 <BTN_Long_Pressing_Callback+0x6c>
					TL_MENU_Change_Working_State();
 8000964:	f001 f8ee 	bl	8001b44 <TL_MENU_Change_Working_State>
				break;
 8000968:	e004      	b.n	8000974 <BTN_Long_Pressing_Callback+0x6c>
			case SETTING_TIMELINE_MENU:
				ST_MENU_Change_Setting_State(DECREASE);
 800096a:	2000      	movs	r0, #0
 800096c:	f000 ff04 	bl	8001778 <ST_MENU_Change_Setting_State>
				break;
 8000970:	e000      	b.n	8000974 <BTN_Long_Pressing_Callback+0x6c>
			default:
				break;
 8000972:	bf00      	nop
		}
	}
}
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000134 	.word	0x20000134
 8000980:	200001ac 	.word	0x200001ac
 8000984:	200001d0 	.word	0x200001d0

08000988 <ENCODER_Forward_Callback>:

void ENCODER_Forward_Callback(ENCODER_HandleTypeDef *p_encoder){
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
	if(p_encoder == &h_encoder){
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4a17      	ldr	r2, [pc, #92]	; (80009f0 <ENCODER_Forward_Callback+0x68>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d123      	bne.n	80009e0 <ENCODER_Forward_Callback+0x58>
		switch(MENU_Data.menu_type){
 8000998:	4b16      	ldr	r3, [pc, #88]	; (80009f4 <ENCODER_Forward_Callback+0x6c>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	2b03      	cmp	r3, #3
 800099e:	d821      	bhi.n	80009e4 <ENCODER_Forward_Callback+0x5c>
 80009a0:	a201      	add	r2, pc, #4	; (adr r2, 80009a8 <ENCODER_Forward_Callback+0x20>)
 80009a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009a6:	bf00      	nop
 80009a8:	080009e5 	.word	0x080009e5
 80009ac:	080009b9 	.word	0x080009b9
 80009b0:	080009c1 	.word	0x080009c1
 80009b4:	080009d9 	.word	0x080009d9
			case MAIN_MENU:

				break;
			case SETTING_REALTIME_MENU:
				SR_MENU_Set_Value(INCREASE);
 80009b8:	2001      	movs	r0, #1
 80009ba:	f000 fd4d 	bl	8001458 <SR_MENU_Set_Value>
				break;
 80009be:	e012      	b.n	80009e6 <ENCODER_Forward_Callback+0x5e>
			case TIMELINE_LIST_MENU:
				if(TL_MENU_Data.woking_state == NORMAL_STATE)
 80009c0:	4b0d      	ldr	r3, [pc, #52]	; (80009f8 <ENCODER_Forward_Callback+0x70>)
 80009c2:	78db      	ldrb	r3, [r3, #3]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d103      	bne.n	80009d0 <ENCODER_Forward_Callback+0x48>
					TL_MENU_Change_Pointer(INCREASE);
 80009c8:	2001      	movs	r0, #1
 80009ca:	f001 f91b 	bl	8001c04 <TL_MENU_Change_Pointer>
				else
					TL_MENU_Config_Timeline(INCREASE);
				break;
 80009ce:	e00a      	b.n	80009e6 <ENCODER_Forward_Callback+0x5e>
					TL_MENU_Config_Timeline(INCREASE);
 80009d0:	2001      	movs	r0, #1
 80009d2:	f001 f971 	bl	8001cb8 <TL_MENU_Config_Timeline>
				break;
 80009d6:	e006      	b.n	80009e6 <ENCODER_Forward_Callback+0x5e>
			case SETTING_TIMELINE_MENU:
				ST_MENU_Set_Value(INCREASE);
 80009d8:	2001      	movs	r0, #1
 80009da:	f000 ff0f 	bl	80017fc <ST_MENU_Set_Value>
				break;
 80009de:	e002      	b.n	80009e6 <ENCODER_Forward_Callback+0x5e>
			default:
				break;
		}
	}
 80009e0:	bf00      	nop
 80009e2:	e000      	b.n	80009e6 <ENCODER_Forward_Callback+0x5e>
				break;
 80009e4:	bf00      	nop
}
 80009e6:	bf00      	nop
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	2000014c 	.word	0x2000014c
 80009f4:	200001ac 	.word	0x200001ac
 80009f8:	200001d0 	.word	0x200001d0

080009fc <ENCODER_Backward_Callback>:

void ENCODER_Backward_Callback(ENCODER_HandleTypeDef *p_encoder){
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
	if(p_encoder == &h_encoder){
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a17      	ldr	r2, [pc, #92]	; (8000a64 <ENCODER_Backward_Callback+0x68>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d123      	bne.n	8000a54 <ENCODER_Backward_Callback+0x58>
		switch(MENU_Data.menu_type){
 8000a0c:	4b16      	ldr	r3, [pc, #88]	; (8000a68 <ENCODER_Backward_Callback+0x6c>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2b03      	cmp	r3, #3
 8000a12:	d821      	bhi.n	8000a58 <ENCODER_Backward_Callback+0x5c>
 8000a14:	a201      	add	r2, pc, #4	; (adr r2, 8000a1c <ENCODER_Backward_Callback+0x20>)
 8000a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a1a:	bf00      	nop
 8000a1c:	08000a59 	.word	0x08000a59
 8000a20:	08000a2d 	.word	0x08000a2d
 8000a24:	08000a35 	.word	0x08000a35
 8000a28:	08000a4d 	.word	0x08000a4d
			case MAIN_MENU:

				break;
			case SETTING_REALTIME_MENU:
				SR_MENU_Set_Value(DECREASE);
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	f000 fd13 	bl	8001458 <SR_MENU_Set_Value>
				break;
 8000a32:	e012      	b.n	8000a5a <ENCODER_Backward_Callback+0x5e>
			case TIMELINE_LIST_MENU:
				if(TL_MENU_Data.woking_state == NORMAL_STATE)
 8000a34:	4b0d      	ldr	r3, [pc, #52]	; (8000a6c <ENCODER_Backward_Callback+0x70>)
 8000a36:	78db      	ldrb	r3, [r3, #3]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d103      	bne.n	8000a44 <ENCODER_Backward_Callback+0x48>
					TL_MENU_Change_Pointer(DECREASE);
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f001 f8e1 	bl	8001c04 <TL_MENU_Change_Pointer>
				else
					TL_MENU_Config_Timeline(DECREASE);
				break;
 8000a42:	e00a      	b.n	8000a5a <ENCODER_Backward_Callback+0x5e>
					TL_MENU_Config_Timeline(DECREASE);
 8000a44:	2000      	movs	r0, #0
 8000a46:	f001 f937 	bl	8001cb8 <TL_MENU_Config_Timeline>
				break;
 8000a4a:	e006      	b.n	8000a5a <ENCODER_Backward_Callback+0x5e>
			case SETTING_TIMELINE_MENU:
				ST_MENU_Set_Value(DECREASE);
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	f000 fed5 	bl	80017fc <ST_MENU_Set_Value>
				break;
 8000a52:	e002      	b.n	8000a5a <ENCODER_Backward_Callback+0x5e>
			default:
				break;
		}
	}
 8000a54:	bf00      	nop
 8000a56:	e000      	b.n	8000a5a <ENCODER_Backward_Callback+0x5e>
				break;
 8000a58:	bf00      	nop
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	2000014c 	.word	0x2000014c
 8000a68:	200001ac 	.word	0x200001ac
 8000a6c:	200001d0 	.word	0x200001d0

08000a70 <ROTARY_ENCODER_Init>:

void ROTARY_ENCODER_Init(){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
	BUTTON_Init(&h_encoder_button, GPIOB, GPIO_PIN_4);
 8000a74:	2210      	movs	r2, #16
 8000a76:	490a      	ldr	r1, [pc, #40]	; (8000aa0 <ROTARY_ENCODER_Init+0x30>)
 8000a78:	480a      	ldr	r0, [pc, #40]	; (8000aa4 <ROTARY_ENCODER_Init+0x34>)
 8000a7a:	f006 fd85 	bl	8007588 <BUTTON_Init>
	BUTTON_Set_Callback_Function(NULL, NULL, BTN_Short_Pressing_Callback, BTN_Long_Pressing_Callback);
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <ROTARY_ENCODER_Init+0x38>)
 8000a80:	4a0a      	ldr	r2, [pc, #40]	; (8000aac <ROTARY_ENCODER_Init+0x3c>)
 8000a82:	2100      	movs	r1, #0
 8000a84:	2000      	movs	r0, #0
 8000a86:	f006 fda1 	bl	80075cc <BUTTON_Set_Callback_Function>
	ENCODER_Init(&h_encoder, &htim2);
 8000a8a:	4909      	ldr	r1, [pc, #36]	; (8000ab0 <ROTARY_ENCODER_Init+0x40>)
 8000a8c:	4809      	ldr	r0, [pc, #36]	; (8000ab4 <ROTARY_ENCODER_Init+0x44>)
 8000a8e:	f006 fab5 	bl	8006ffc <ENCODER_Init>
	ENCODER_Set_Callback_Function(ENCODER_Forward_Callback, ENCODER_Backward_Callback);
 8000a92:	4909      	ldr	r1, [pc, #36]	; (8000ab8 <ROTARY_ENCODER_Init+0x48>)
 8000a94:	4809      	ldr	r0, [pc, #36]	; (8000abc <ROTARY_ENCODER_Init+0x4c>)
 8000a96:	f006 fac5 	bl	8007024 <ENCODER_Set_Callback_Function>
}
 8000a9a:	bf00      	nop
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40010c00 	.word	0x40010c00
 8000aa4:	20000134 	.word	0x20000134
 8000aa8:	08000909 	.word	0x08000909
 8000aac:	08000889 	.word	0x08000889
 8000ab0:	20000294 	.word	0x20000294
 8000ab4:	2000014c 	.word	0x2000014c
 8000ab8:	080009fd 	.word	0x080009fd
 8000abc:	08000989 	.word	0x08000989

08000ac0 <ROTARY_ENCODER_Handle>:

void ROTARY_ENCODER_Handle(){
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
	BUTTON_Handle(&h_encoder_button);
 8000ac4:	4803      	ldr	r0, [pc, #12]	; (8000ad4 <ROTARY_ENCODER_Handle+0x14>)
 8000ac6:	f006 fccf 	bl	8007468 <BUTTON_Handle>
	ENCODER_Handle(&h_encoder);
 8000aca:	4803      	ldr	r0, [pc, #12]	; (8000ad8 <ROTARY_ENCODER_Handle+0x18>)
 8000acc:	f006 fad6 	bl	800707c <ENCODER_Handle>
}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20000134 	.word	0x20000134
 8000ad8:	2000014c 	.word	0x2000014c

08000adc <TIMELINE_Init>:
//			HAL_UART_Transmit(&huart2, (uint8_t *)Tx_Buffer, strlen(Tx_Buffer), 1000);
//		}
//	}
}

void TIMELINE_Init(){
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
#ifdef __STM32F0xx_HAL_H
	TIMELINE_Data.add = FIRST_PAGE_ADD + BYTE_PER_PAGE * 63;
#endif
#ifdef __STM32F1xx_HAL_H
	TIMELINE_Data.add = FIRST_PAGE_ADD + BYTE_PER_PAGE * 63; // 0x0800FC00
 8000ae2:	4b1e      	ldr	r3, [pc, #120]	; (8000b5c <TIMELINE_Init+0x80>)
 8000ae4:	4a1e      	ldr	r2, [pc, #120]	; (8000b60 <TIMELINE_Init+0x84>)
 8000ae6:	601a      	str	r2, [r3, #0]
#endif
#ifdef __STM32F4xx_HAL_H
	TIMELINE_Data.add = SECTOR_7_ADD;
#endif

	TIMELINE_Data.len = 0;
 8000ae8:	4b1c      	ldr	r3, [pc, #112]	; (8000b5c <TIMELINE_Init+0x80>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	for(int i = 0; i < MAX_OPTIONS; i++){
 8000af0:	2300      	movs	r3, #0
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	e02a      	b.n	8000b4c <TIMELINE_Init+0x70>
		uint8_t t_data[DATA_FRAME_SIZE_BYTE];
		FLASH_Read(TIMELINE_Data.add + i*DATA_FRAME_SIZE_BYTE, t_data, DATA_FRAME_SIZE_BYTE);
 8000af6:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <TIMELINE_Init+0x80>)
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	4413      	add	r3, r2
 8000b00:	4639      	mov	r1, r7
 8000b02:	2204      	movs	r2, #4
 8000b04:	4618      	mov	r0, r3
 8000b06:	f006 fde0 	bl	80076ca <FLASH_Read>
		if(*(uint32_t *)t_data == 0xFFFFFFFF){
 8000b0a:	463b      	mov	r3, r7
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b12:	d107      	bne.n	8000b24 <TIMELINE_Init+0x48>
			*(uint32_t *)(TIMELINE_Data.flash_data + i) = 0xFFFFFFFF;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	4a12      	ldr	r2, [pc, #72]	; (8000b64 <TIMELINE_Init+0x88>)
 8000b1a:	4413      	add	r3, r2
 8000b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	e010      	b.n	8000b46 <TIMELINE_Init+0x6a>
		} else{
			TIMELINE_Data.flash_data[i] = *((FLASH_DATA_t *)t_data);
 8000b24:	4639      	mov	r1, r7
 8000b26:	4a0d      	ldr	r2, [pc, #52]	; (8000b5c <TIMELINE_Init+0x80>)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	4413      	add	r3, r2
 8000b2e:	3304      	adds	r3, #4
 8000b30:	460a      	mov	r2, r1
 8000b32:	6810      	ldr	r0, [r2, #0]
 8000b34:	6018      	str	r0, [r3, #0]
			TIMELINE_Data.len++;
 8000b36:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <TIMELINE_Init+0x80>)
 8000b38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <TIMELINE_Init+0x80>)
 8000b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	for(int i = 0; i < MAX_OPTIONS; i++){
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2b0d      	cmp	r3, #13
 8000b50:	ddd1      	ble.n	8000af6 <TIMELINE_Init+0x1a>
		}
	}
}
 8000b52:	bf00      	nop
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000154 	.word	0x20000154
 8000b60:	0800fc00 	.word	0x0800fc00
 8000b64:	20000158 	.word	0x20000158

08000b68 <TIMELINE_Add>:

void TIMELINE_Add(FLASH_DATA_t *p_new_timeline){
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	if(TIMELINE_Data.len < MAX_OPTIONS){
 8000b70:	4b0f      	ldr	r3, [pc, #60]	; (8000bb0 <TIMELINE_Add+0x48>)
 8000b72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000b76:	2b0d      	cmp	r3, #13
 8000b78:	d815      	bhi.n	8000ba6 <TIMELINE_Add+0x3e>
		TIMELINE_Data.flash_data[TIMELINE_Data.len] = *p_new_timeline;
 8000b7a:	4b0d      	ldr	r3, [pc, #52]	; (8000bb0 <TIMELINE_Add+0x48>)
 8000b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000b80:	4a0b      	ldr	r2, [pc, #44]	; (8000bb0 <TIMELINE_Add+0x48>)
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	4413      	add	r3, r2
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	3304      	adds	r3, #4
 8000b8a:	6810      	ldr	r0, [r2, #0]
 8000b8c:	6018      	str	r0, [r3, #0]
		TIMELINE_Data.len++;
 8000b8e:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <TIMELINE_Add+0x48>)
 8000b90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000b94:	3301      	adds	r3, #1
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <TIMELINE_Add+0x48>)
 8000b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		TIMELINE_Sort();
 8000b9e:	f000 f851 	bl	8000c44 <TIMELINE_Sort>
		TIMELINE_Store_To_Flash();
 8000ba2:	f000 f8b5 	bl	8000d10 <TIMELINE_Store_To_Flash>
	}
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	20000154 	.word	0x20000154

08000bb4 <TIMELINE_Delete>:
	*p_des_timeline = *p_new_timeline;
	TIMELINE_Sort();
	TIMELINE_Store_To_Flash();
}

void TIMELINE_Delete(uint8_t p_index){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	4603      	mov	r3, r0
 8000bbc:	71fb      	strb	r3, [r7, #7]
	if(TIMELINE_Data.len >= 0){
		for(int i = p_index; i < TIMELINE_Data.len - 1; i++){
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	e01a      	b.n	8000bfa <TIMELINE_Delete+0x46>
			FLASH_DATA_t t_temp = TIMELINE_Data.flash_data[i];
 8000bc4:	4a1d      	ldr	r2, [pc, #116]	; (8000c3c <TIMELINE_Delete+0x88>)
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	4413      	add	r3, r2
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	60bb      	str	r3, [r7, #8]
			TIMELINE_Data.flash_data[i] = TIMELINE_Data.flash_data[i+1];
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	1c5a      	adds	r2, r3, #1
 8000bd4:	4919      	ldr	r1, [pc, #100]	; (8000c3c <TIMELINE_Delete+0x88>)
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	440b      	add	r3, r1
 8000bdc:	4917      	ldr	r1, [pc, #92]	; (8000c3c <TIMELINE_Delete+0x88>)
 8000bde:	0092      	lsls	r2, r2, #2
 8000be0:	440a      	add	r2, r1
 8000be2:	6852      	ldr	r2, [r2, #4]
 8000be4:	605a      	str	r2, [r3, #4]
			TIMELINE_Data.flash_data[i+1] = t_temp;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	3301      	adds	r3, #1
 8000bea:	4a14      	ldr	r2, [pc, #80]	; (8000c3c <TIMELINE_Delete+0x88>)
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	4413      	add	r3, r2
 8000bf0:	68ba      	ldr	r2, [r7, #8]
 8000bf2:	605a      	str	r2, [r3, #4]
		for(int i = p_index; i < TIMELINE_Data.len - 1; i++){
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <TIMELINE_Delete+0x88>)
 8000bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000c00:	3b01      	subs	r3, #1
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	dbdd      	blt.n	8000bc4 <TIMELINE_Delete+0x10>
		}
		*(uint32_t *)(TIMELINE_Data.flash_data + TIMELINE_Data.len - 1) = 0xFFFFFFFF;
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <TIMELINE_Delete+0x88>)
 8000c0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000c0e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c12:	3b01      	subs	r3, #1
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	4a0a      	ldr	r2, [pc, #40]	; (8000c40 <TIMELINE_Delete+0x8c>)
 8000c18:	4413      	add	r3, r2
 8000c1a:	f04f 32ff 	mov.w	r2, #4294967295
 8000c1e:	601a      	str	r2, [r3, #0]
		TIMELINE_Data.len--;
 8000c20:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <TIMELINE_Delete+0x88>)
 8000c22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000c26:	3b01      	subs	r3, #1
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <TIMELINE_Delete+0x88>)
 8000c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		TIMELINE_Store_To_Flash();
 8000c30:	f000 f86e 	bl	8000d10 <TIMELINE_Store_To_Flash>
	}
}
 8000c34:	bf00      	nop
 8000c36:	3710      	adds	r7, #16
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000154 	.word	0x20000154
 8000c40:	20000158 	.word	0x20000158

08000c44 <TIMELINE_Sort>:

void TIMELINE_Sort(){
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
	for(int i = 0; i < TIMELINE_Data.len; i++){
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60fb      	str	r3, [r7, #12]
 8000c4e:	e050      	b.n	8000cf2 <TIMELINE_Sort+0xae>
		for(int j = i + 1; j < TIMELINE_Data.len; j++){
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	3301      	adds	r3, #1
 8000c54:	60bb      	str	r3, [r7, #8]
 8000c56:	e042      	b.n	8000cde <TIMELINE_Sort+0x9a>
			uint16_t t_data_i = TIMELINE_Data.flash_data[i].hour * 60 + TIMELINE_Data.flash_data[i].minute;
 8000c58:	4a2c      	ldr	r2, [pc, #176]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	4413      	add	r3, r2
 8000c60:	791b      	ldrb	r3, [r3, #4]
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	461a      	mov	r2, r3
 8000c66:	0112      	lsls	r2, r2, #4
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	b29a      	uxth	r2, r3
 8000c6e:	4927      	ldr	r1, [pc, #156]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	440b      	add	r3, r1
 8000c76:	795b      	ldrb	r3, [r3, #5]
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	4413      	add	r3, r2
 8000c7c:	80fb      	strh	r3, [r7, #6]
			uint16_t t_data_j = TIMELINE_Data.flash_data[j].hour * 60 + TIMELINE_Data.flash_data[j].minute;
 8000c7e:	4a23      	ldr	r2, [pc, #140]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	4413      	add	r3, r2
 8000c86:	791b      	ldrb	r3, [r3, #4]
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	0112      	lsls	r2, r2, #4
 8000c8e:	1ad3      	subs	r3, r2, r3
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	b29a      	uxth	r2, r3
 8000c94:	491d      	ldr	r1, [pc, #116]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	440b      	add	r3, r1
 8000c9c:	795b      	ldrb	r3, [r3, #5]
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	4413      	add	r3, r2
 8000ca2:	80bb      	strh	r3, [r7, #4]
			if(t_data_i > t_data_j){
 8000ca4:	88fa      	ldrh	r2, [r7, #6]
 8000ca6:	88bb      	ldrh	r3, [r7, #4]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d915      	bls.n	8000cd8 <TIMELINE_Sort+0x94>
				FLASH_DATA_t t_temp;
				t_temp = TIMELINE_Data.flash_data[i];
 8000cac:	4a17      	ldr	r2, [pc, #92]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	4413      	add	r3, r2
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	603b      	str	r3, [r7, #0]
				TIMELINE_Data.flash_data[i] = TIMELINE_Data.flash_data[j];
 8000cb8:	4a14      	ldr	r2, [pc, #80]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	4413      	add	r3, r2
 8000cc0:	4912      	ldr	r1, [pc, #72]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000cc2:	68ba      	ldr	r2, [r7, #8]
 8000cc4:	0092      	lsls	r2, r2, #2
 8000cc6:	440a      	add	r2, r1
 8000cc8:	6852      	ldr	r2, [r2, #4]
 8000cca:	605a      	str	r2, [r3, #4]
				TIMELINE_Data.flash_data[j] = t_temp;
 8000ccc:	4a0f      	ldr	r2, [pc, #60]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	4413      	add	r3, r2
 8000cd4:	683a      	ldr	r2, [r7, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
		for(int j = i + 1; j < TIMELINE_Data.len; j++){
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	4b0b      	ldr	r3, [pc, #44]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	dbb5      	blt.n	8000c58 <TIMELINE_Sort+0x14>
	for(int i = 0; i < TIMELINE_Data.len; i++){
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	60fb      	str	r3, [r7, #12]
 8000cf2:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <TIMELINE_Sort+0xc8>)
 8000cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	dba7      	blt.n	8000c50 <TIMELINE_Sort+0xc>
			}
		}
	}
}
 8000d00:	bf00      	nop
 8000d02:	bf00      	nop
 8000d04:	3714      	adds	r7, #20
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr
 8000d0c:	20000154 	.word	0x20000154

08000d10 <TIMELINE_Store_To_Flash>:

void TIMELINE_Store_To_Flash(){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
	FLASH_DATA_t *t_flash_data;
	t_flash_data = (FLASH_DATA_t *)malloc(TIMELINE_Data.len * DATA_FRAME_SIZE_BIT);
 8000d16:	4b1a      	ldr	r3, [pc, #104]	; (8000d80 <TIMELINE_Store_To_Flash+0x70>)
 8000d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000d1c:	015b      	lsls	r3, r3, #5
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f006 fd28 	bl	8007774 <malloc>
 8000d24:	4603      	mov	r3, r0
 8000d26:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < TIMELINE_Data.len; i++){
 8000d28:	2300      	movs	r3, #0
 8000d2a:	607b      	str	r3, [r7, #4]
 8000d2c:	e00e      	b.n	8000d4c <TIMELINE_Store_To_Flash+0x3c>
		*(t_flash_data + i) = *(TIMELINE_Data.flash_data + i);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	4a14      	ldr	r2, [pc, #80]	; (8000d84 <TIMELINE_Store_To_Flash+0x74>)
 8000d34:	1899      	adds	r1, r3, r2
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	683a      	ldr	r2, [r7, #0]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	461a      	mov	r2, r3
 8000d40:	460b      	mov	r3, r1
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < TIMELINE_Data.len; i++){
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	; (8000d80 <TIMELINE_Store_To_Flash+0x70>)
 8000d4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000d52:	461a      	mov	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	4293      	cmp	r3, r2
 8000d58:	dbe9      	blt.n	8000d2e <TIMELINE_Store_To_Flash+0x1e>
	}
	FLASH_Write(63, (uint8_t *)t_flash_data, TIMELINE_Data.len * DATA_FRAME_SIZE_BYTE);
 8000d5a:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <TIMELINE_Store_To_Flash+0x70>)
 8000d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	461a      	mov	r2, r3
 8000d68:	6839      	ldr	r1, [r7, #0]
 8000d6a:	203f      	movs	r0, #63	; 0x3f
 8000d6c:	f006 fc6d 	bl	800764a <FLASH_Write>
	free(t_flash_data);
 8000d70:	6838      	ldr	r0, [r7, #0]
 8000d72:	f006 fd07 	bl	8007784 <free>
}
 8000d76:	bf00      	nop
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000154 	.word	0x20000154
 8000d84:	20000158 	.word	0x20000158

08000d88 <REALTIME_Init>:
extern RTC_HandleTypeDef hrtc;
#endif

static uint32_t timer = 0;

void REALTIME_Init(){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
	DS3231_Init(&hds3231, &hi2c2);
 8000d8c:	491e      	ldr	r1, [pc, #120]	; (8000e08 <REALTIME_Init+0x80>)
 8000d8e:	481f      	ldr	r0, [pc, #124]	; (8000e0c <REALTIME_Init+0x84>)
 8000d90:	f006 f804 	bl	8006d9c <DS3231_Init>
	REALTIME_Data.system_day = 1;
 8000d94:	4b1e      	ldr	r3, [pc, #120]	; (8000e10 <REALTIME_Init+0x88>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	709a      	strb	r2, [r3, #2]
	REALTIME_Data.system_hour = 0;
 8000d9a:	4b1d      	ldr	r3, [pc, #116]	; (8000e10 <REALTIME_Init+0x88>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
	REALTIME_Data.system_minute = 0;
 8000da0:	4b1b      	ldr	r3, [pc, #108]	; (8000e10 <REALTIME_Init+0x88>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	705a      	strb	r2, [r3, #1]
	REALTIME_Data.system_date = 1;
 8000da6:	4b1a      	ldr	r3, [pc, #104]	; (8000e10 <REALTIME_Init+0x88>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	70da      	strb	r2, [r3, #3]
	REALTIME_Data.system_month = 1;
 8000dac:	4b18      	ldr	r3, [pc, #96]	; (8000e10 <REALTIME_Init+0x88>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	711a      	strb	r2, [r3, #4]
	REALTIME_Data.system_year = 0;
 8000db2:	4b17      	ldr	r3, [pc, #92]	; (8000e10 <REALTIME_Init+0x88>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	715a      	strb	r2, [r3, #5]
	REALTIME_Data.system_minute = Time.Minutes;
	REALTIME_Data.system_date = Date.Date;
	REALTIME_Data.system_month = Date.Month;
	REALTIME_Data.system_year = Date.Year;
#else
	if(DS3231_Get_Time(&hds3231) == DS3231_FAIL || DS3231_Get_Date(&hds3231) == DS3231_FAIL){
 8000db8:	4814      	ldr	r0, [pc, #80]	; (8000e0c <REALTIME_Init+0x84>)
 8000dba:	f006 f837 	bl	8006e2c <DS3231_Get_Time>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d01f      	beq.n	8000e04 <REALTIME_Init+0x7c>
 8000dc4:	4811      	ldr	r0, [pc, #68]	; (8000e0c <REALTIME_Init+0x84>)
 8000dc6:	f006 f8a0 	bl	8006f0a <DS3231_Get_Date>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d019      	beq.n	8000e04 <REALTIME_Init+0x7c>
		return;
	}

	REALTIME_Data.system_day = hds3231.current_day;
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <REALTIME_Init+0x84>)
 8000dd2:	78da      	ldrb	r2, [r3, #3]
 8000dd4:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <REALTIME_Init+0x88>)
 8000dd6:	709a      	strb	r2, [r3, #2]
	REALTIME_Data.system_hour = hds3231.current_hour;
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <REALTIME_Init+0x84>)
 8000dda:	781a      	ldrb	r2, [r3, #0]
 8000ddc:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <REALTIME_Init+0x88>)
 8000dde:	701a      	strb	r2, [r3, #0]
	REALTIME_Data.system_minute = hds3231.current_minute;
 8000de0:	4b0a      	ldr	r3, [pc, #40]	; (8000e0c <REALTIME_Init+0x84>)
 8000de2:	785a      	ldrb	r2, [r3, #1]
 8000de4:	4b0a      	ldr	r3, [pc, #40]	; (8000e10 <REALTIME_Init+0x88>)
 8000de6:	705a      	strb	r2, [r3, #1]
	REALTIME_Data.system_date = hds3231.current_date;
 8000de8:	4b08      	ldr	r3, [pc, #32]	; (8000e0c <REALTIME_Init+0x84>)
 8000dea:	791a      	ldrb	r2, [r3, #4]
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <REALTIME_Init+0x88>)
 8000dee:	70da      	strb	r2, [r3, #3]
	REALTIME_Data.system_month = hds3231.current_month;
 8000df0:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <REALTIME_Init+0x84>)
 8000df2:	795a      	ldrb	r2, [r3, #5]
 8000df4:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <REALTIME_Init+0x88>)
 8000df6:	711a      	strb	r2, [r3, #4]
	REALTIME_Data.system_year = hds3231.current_year;
 8000df8:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <REALTIME_Init+0x84>)
 8000dfa:	88db      	ldrh	r3, [r3, #6]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4b04      	ldr	r3, [pc, #16]	; (8000e10 <REALTIME_Init+0x88>)
 8000e00:	715a      	strb	r2, [r3, #5]
 8000e02:	e000      	b.n	8000e06 <REALTIME_Init+0x7e>
		return;
 8000e04:	bf00      	nop
#endif
}
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	2000022c 	.word	0x2000022c
 8000e0c:	20000194 	.word	0x20000194
 8000e10:	200001a0 	.word	0x200001a0

08000e14 <REALTIME_Handle>:

void REALTIME_Handle(){
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - timer > CHECKING_REAL_TIME_CYCLE){
 8000e18:	f001 fdce 	bl	80029b8 <HAL_GetTick>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	4b1d      	ldr	r3, [pc, #116]	; (8000e94 <REALTIME_Handle+0x80>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d932      	bls.n	8000e92 <REALTIME_Handle+0x7e>
		REALTIME_Data.system_minute = Time.Minutes;
		REALTIME_Data.system_date = Date.Date;
		REALTIME_Data.system_month = Date.Month;
		REALTIME_Data.system_year = Date.Year;
#else
		if(DS3231_Get_Time(&hds3231) == DS3231_FAIL || DS3231_Get_Date(&hds3231) == DS3231_FAIL){
 8000e2c:	481a      	ldr	r0, [pc, #104]	; (8000e98 <REALTIME_Handle+0x84>)
 8000e2e:	f005 fffd 	bl	8006e2c <DS3231_Get_Time>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d02b      	beq.n	8000e90 <REALTIME_Handle+0x7c>
 8000e38:	4817      	ldr	r0, [pc, #92]	; (8000e98 <REALTIME_Handle+0x84>)
 8000e3a:	f006 f866 	bl	8006f0a <DS3231_Get_Date>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d025      	beq.n	8000e90 <REALTIME_Handle+0x7c>
			return;
		}

		if(REALTIME_Data.system_minute != hds3231.current_minute){
 8000e44:	4b15      	ldr	r3, [pc, #84]	; (8000e9c <REALTIME_Handle+0x88>)
 8000e46:	785a      	ldrb	r2, [r3, #1]
 8000e48:	4b13      	ldr	r3, [pc, #76]	; (8000e98 <REALTIME_Handle+0x84>)
 8000e4a:	785b      	ldrb	r3, [r3, #1]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d005      	beq.n	8000e5c <REALTIME_Handle+0x48>
			if(MENU_Data.menu_type == MAIN_MENU){
 8000e50:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <REALTIME_Handle+0x8c>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d101      	bne.n	8000e5c <REALTIME_Handle+0x48>
				MAIN_MENU_Update_Value();
 8000e58:	f000 fa10 	bl	800127c <MAIN_MENU_Update_Value>
			}
		}

		REALTIME_Data.system_day = hds3231.current_day;
 8000e5c:	4b0e      	ldr	r3, [pc, #56]	; (8000e98 <REALTIME_Handle+0x84>)
 8000e5e:	78da      	ldrb	r2, [r3, #3]
 8000e60:	4b0e      	ldr	r3, [pc, #56]	; (8000e9c <REALTIME_Handle+0x88>)
 8000e62:	709a      	strb	r2, [r3, #2]
		REALTIME_Data.system_hour = hds3231.current_hour;
 8000e64:	4b0c      	ldr	r3, [pc, #48]	; (8000e98 <REALTIME_Handle+0x84>)
 8000e66:	781a      	ldrb	r2, [r3, #0]
 8000e68:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <REALTIME_Handle+0x88>)
 8000e6a:	701a      	strb	r2, [r3, #0]
		REALTIME_Data.system_minute = hds3231.current_minute;
 8000e6c:	4b0a      	ldr	r3, [pc, #40]	; (8000e98 <REALTIME_Handle+0x84>)
 8000e6e:	785a      	ldrb	r2, [r3, #1]
 8000e70:	4b0a      	ldr	r3, [pc, #40]	; (8000e9c <REALTIME_Handle+0x88>)
 8000e72:	705a      	strb	r2, [r3, #1]
		REALTIME_Data.system_date = hds3231.current_date;
 8000e74:	4b08      	ldr	r3, [pc, #32]	; (8000e98 <REALTIME_Handle+0x84>)
 8000e76:	791a      	ldrb	r2, [r3, #4]
 8000e78:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <REALTIME_Handle+0x88>)
 8000e7a:	70da      	strb	r2, [r3, #3]
		REALTIME_Data.system_month = hds3231.current_month;
 8000e7c:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <REALTIME_Handle+0x84>)
 8000e7e:	795a      	ldrb	r2, [r3, #5]
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <REALTIME_Handle+0x88>)
 8000e82:	711a      	strb	r2, [r3, #4]
		REALTIME_Data.system_year = hds3231.current_year;
 8000e84:	4b04      	ldr	r3, [pc, #16]	; (8000e98 <REALTIME_Handle+0x84>)
 8000e86:	88db      	ldrh	r3, [r3, #6]
 8000e88:	b2da      	uxtb	r2, r3
 8000e8a:	4b04      	ldr	r3, [pc, #16]	; (8000e9c <REALTIME_Handle+0x88>)
 8000e8c:	715a      	strb	r2, [r3, #5]
 8000e8e:	e000      	b.n	8000e92 <REALTIME_Handle+0x7e>
			return;
 8000e90:	bf00      	nop
#endif
	}
}
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	200001a8 	.word	0x200001a8
 8000e98:	20000194 	.word	0x20000194
 8000e9c:	200001a0 	.word	0x200001a0
 8000ea0:	200001ac 	.word	0x200001ac

08000ea4 <REALTIME_Set_New_Realtime>:

void REALTIME_Set_New_Realtime(REALTIME_DATA_HandleTypeDef *p_new_realtime){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af02      	add	r7, sp, #8
 8000eaa:	6078      	str	r0, [r7, #4]
	Date.Year = REALTIME_Data.system_year;

	if(HAL_RTC_SetTime(&hrtc, &Time, RTC_FORMAT_BIN) != HAL_OK) Error_Handler();
	if(HAL_RTC_SetDate(&hrtc, &Date, RTC_FORMAT_BIN) != HAL_OK) Error_Handler();
#else
	DS3231_Set_Time(&hds3231, p_new_realtime->system_hour, p_new_realtime->system_minute, 0, p_new_realtime->system_day);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	7819      	ldrb	r1, [r3, #0]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	785a      	ldrb	r2, [r3, #1]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	789b      	ldrb	r3, [r3, #2]
 8000eb8:	9300      	str	r3, [sp, #0]
 8000eba:	2300      	movs	r3, #0
 8000ebc:	4813      	ldr	r0, [pc, #76]	; (8000f0c <REALTIME_Set_New_Realtime+0x68>)
 8000ebe:	f005 ff7a 	bl	8006db6 <DS3231_Set_Time>
	DS3231_Set_Date(&hds3231, p_new_realtime->system_date, p_new_realtime->system_month, p_new_realtime->system_year);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	78d9      	ldrb	r1, [r3, #3]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	791a      	ldrb	r2, [r3, #4]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	795b      	ldrb	r3, [r3, #5]
 8000ece:	480f      	ldr	r0, [pc, #60]	; (8000f0c <REALTIME_Set_New_Realtime+0x68>)
 8000ed0:	f005 ffe9 	bl	8006ea6 <DS3231_Set_Date>

	REALTIME_Data.system_day = p_new_realtime->system_day;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	789a      	ldrb	r2, [r3, #2]
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <REALTIME_Set_New_Realtime+0x6c>)
 8000eda:	709a      	strb	r2, [r3, #2]
	REALTIME_Data.system_hour = p_new_realtime->system_hour;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	781a      	ldrb	r2, [r3, #0]
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	; (8000f10 <REALTIME_Set_New_Realtime+0x6c>)
 8000ee2:	701a      	strb	r2, [r3, #0]
	REALTIME_Data.system_minute = p_new_realtime->system_minute;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	785a      	ldrb	r2, [r3, #1]
 8000ee8:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <REALTIME_Set_New_Realtime+0x6c>)
 8000eea:	705a      	strb	r2, [r3, #1]
	REALTIME_Data.system_date = p_new_realtime->system_date;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	78da      	ldrb	r2, [r3, #3]
 8000ef0:	4b07      	ldr	r3, [pc, #28]	; (8000f10 <REALTIME_Set_New_Realtime+0x6c>)
 8000ef2:	70da      	strb	r2, [r3, #3]
	REALTIME_Data.system_month = p_new_realtime->system_month;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	791a      	ldrb	r2, [r3, #4]
 8000ef8:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <REALTIME_Set_New_Realtime+0x6c>)
 8000efa:	711a      	strb	r2, [r3, #4]
	REALTIME_Data.system_year = p_new_realtime->system_year;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	795a      	ldrb	r2, [r3, #5]
 8000f00:	4b03      	ldr	r3, [pc, #12]	; (8000f10 <REALTIME_Set_New_Realtime+0x6c>)
 8000f02:	715a      	strb	r2, [r3, #5]
#endif
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000194 	.word	0x20000194
 8000f10:	200001a0 	.word	0x200001a0

08000f14 <MAIN_MENU_Init>:
		{0xFF, 0x02, 0xFF, 0xFF, 0x01, 0xFF},	// 8
		{0xFF, 0x02, 0xFF, 0x01, 0x01, 0xFF},	// 9
		{0x00, 0x00, 0x00, 0x00, 0x00, 0x00},	// Nothing
};

void MAIN_MENU_Init(){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08a      	sub	sp, #40	; 0x28
 8000f18:	af00      	add	r7, sp, #0
	uint8_t num_char_0[] = {
 8000f1a:	4a26      	ldr	r2, [pc, #152]	; (8000fb4 <MAIN_MENU_Init+0xa0>)
 8000f1c:	f107 0320 	add.w	r3, r7, #32
 8000f20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f24:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000,
			0b00000,
			0b00000,
			0b00000,
	};
	LCD_Create_Char(MENU_Data.hlcd, 0, num_char_0);
 8000f28:	4b23      	ldr	r3, [pc, #140]	; (8000fb8 <MAIN_MENU_Init+0xa4>)
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	f107 0220 	add.w	r2, r7, #32
 8000f30:	2100      	movs	r1, #0
 8000f32:	4618      	mov	r0, r3
 8000f34:	f006 f9c0 	bl	80072b8 <LCD_Create_Char>

	uint8_t num_char_1[] = {
 8000f38:	4a20      	ldr	r2, [pc, #128]	; (8000fbc <MAIN_MENU_Init+0xa8>)
 8000f3a:	f107 0318 	add.w	r3, r7, #24
 8000f3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f42:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000,
			0b00000,
			0b11111,
			0b11111,
	};
	LCD_Create_Char(MENU_Data.hlcd, 1, num_char_1);
 8000f46:	4b1c      	ldr	r3, [pc, #112]	; (8000fb8 <MAIN_MENU_Init+0xa4>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f107 0218 	add.w	r2, r7, #24
 8000f4e:	2101      	movs	r1, #1
 8000f50:	4618      	mov	r0, r3
 8000f52:	f006 f9b1 	bl	80072b8 <LCD_Create_Char>

	uint8_t num_char_2[] = {
 8000f56:	4a1a      	ldr	r2, [pc, #104]	; (8000fc0 <MAIN_MENU_Init+0xac>)
 8000f58:	f107 0310 	add.w	r3, r7, #16
 8000f5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f60:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000,
			0b00000,
			0b11111,
			0b11111,
	};
	LCD_Create_Char(MENU_Data.hlcd, 2, num_char_2);
 8000f64:	4b14      	ldr	r3, [pc, #80]	; (8000fb8 <MAIN_MENU_Init+0xa4>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f107 0210 	add.w	r2, r7, #16
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f006 f9a2 	bl	80072b8 <LCD_Create_Char>

	uint8_t thermometro[8] = {
 8000f74:	4a13      	ldr	r2, [pc, #76]	; (8000fc4 <MAIN_MENU_Init+0xb0>)
 8000f76:	f107 0308 	add.w	r3, r7, #8
 8000f7a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f7e:	e883 0003 	stmia.w	r3, {r0, r1}
			0b01110,
			0b11111,
			0b11111,
			0b01110
	};
	LCD_Create_Char(MENU_Data.hlcd, 3, thermometro);
 8000f82:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <MAIN_MENU_Init+0xa4>)
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f107 0208 	add.w	r2, r7, #8
 8000f8a:	2103      	movs	r1, #3
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f006 f993 	bl	80072b8 <LCD_Create_Char>

	uint8_t igrasia[8] = {
 8000f92:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <MAIN_MENU_Init+0xb4>)
 8000f94:	463b      	mov	r3, r7
 8000f96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f9a:	e883 0003 	stmia.w	r3, {r0, r1}
			0b10001,
			0b10001,
			0b10001,
			0b01110,
	};
	LCD_Create_Char(MENU_Data.hlcd, 4, igrasia);
 8000f9e:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <MAIN_MENU_Init+0xa4>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	463a      	mov	r2, r7
 8000fa4:	2104      	movs	r1, #4
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f006 f986 	bl	80072b8 <LCD_Create_Char>

}
 8000fac:	bf00      	nop
 8000fae:	3728      	adds	r7, #40	; 0x28
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	080080c0 	.word	0x080080c0
 8000fb8:	200001ac 	.word	0x200001ac
 8000fbc:	080080c8 	.word	0x080080c8
 8000fc0:	080080d0 	.word	0x080080d0
 8000fc4:	080080d8 	.word	0x080080d8
 8000fc8:	080080e0 	.word	0x080080e0

08000fcc <MAIN_MENU_Display_Num>:

void MAIN_MENU_Display_Num(uint8_t p_number, uint8_t p_col, uint8_t p_row){
 8000fcc:	b590      	push	{r4, r7, lr}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	71bb      	strb	r3, [r7, #6]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	717b      	strb	r3, [r7, #5]
	if(p_row > 2) return;
 8000fde:	797b      	ldrb	r3, [r7, #5]
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d841      	bhi.n	8001068 <MAIN_MENU_Display_Num+0x9c>

	LCD_Set_Cursor(MENU_Data.hlcd, p_col, p_row);
 8000fe4:	4b22      	ldr	r3, [pc, #136]	; (8001070 <MAIN_MENU_Display_Num+0xa4>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	797a      	ldrb	r2, [r7, #5]
 8000fea:	79b9      	ldrb	r1, [r7, #6]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f006 f939 	bl	8007264 <LCD_Set_Cursor>
	for(int i = 0; i < 3; i++){
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	e011      	b.n	800101c <MAIN_MENU_Display_Num+0x50>
		LCD_Send_Data(MENU_Data.hlcd, (char)number_char[p_number][i]);
 8000ff8:	4b1d      	ldr	r3, [pc, #116]	; (8001070 <MAIN_MENU_Display_Num+0xa4>)
 8000ffa:	6858      	ldr	r0, [r3, #4]
 8000ffc:	79fa      	ldrb	r2, [r7, #7]
 8000ffe:	491d      	ldr	r1, [pc, #116]	; (8001074 <MAIN_MENU_Display_Num+0xa8>)
 8001000:	4613      	mov	r3, r2
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	4413      	add	r3, r2
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	18ca      	adds	r2, r1, r3
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	4413      	add	r3, r2
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4619      	mov	r1, r3
 8001012:	f006 f9e8 	bl	80073e6 <LCD_Send_Data>
	for(int i = 0; i < 3; i++){
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	3301      	adds	r3, #1
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b02      	cmp	r3, #2
 8001020:	ddea      	ble.n	8000ff8 <MAIN_MENU_Display_Num+0x2c>
	}

	LCD_Set_Cursor(MENU_Data.hlcd, p_col, p_row + 1);
 8001022:	4b13      	ldr	r3, [pc, #76]	; (8001070 <MAIN_MENU_Display_Num+0xa4>)
 8001024:	6858      	ldr	r0, [r3, #4]
 8001026:	797b      	ldrb	r3, [r7, #5]
 8001028:	3301      	adds	r3, #1
 800102a:	b2da      	uxtb	r2, r3
 800102c:	79bb      	ldrb	r3, [r7, #6]
 800102e:	4619      	mov	r1, r3
 8001030:	f006 f918 	bl	8007264 <LCD_Set_Cursor>
	for(int i = 0; i < 3; i++){
 8001034:	2300      	movs	r3, #0
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	e012      	b.n	8001060 <MAIN_MENU_Display_Num+0x94>
		LCD_Send_Data(MENU_Data.hlcd, (char)number_char[p_number][i+3]);
 800103a:	4b0d      	ldr	r3, [pc, #52]	; (8001070 <MAIN_MENU_Display_Num+0xa4>)
 800103c:	6858      	ldr	r0, [r3, #4]
 800103e:	79fa      	ldrb	r2, [r7, #7]
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	1cd9      	adds	r1, r3, #3
 8001044:	4c0b      	ldr	r4, [pc, #44]	; (8001074 <MAIN_MENU_Display_Num+0xa8>)
 8001046:	4613      	mov	r3, r2
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	4413      	add	r3, r2
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	4423      	add	r3, r4
 8001050:	440b      	add	r3, r1
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	4619      	mov	r1, r3
 8001056:	f006 f9c6 	bl	80073e6 <LCD_Send_Data>
	for(int i = 0; i < 3; i++){
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	3301      	adds	r3, #1
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	2b02      	cmp	r3, #2
 8001064:	dde9      	ble.n	800103a <MAIN_MENU_Display_Num+0x6e>
 8001066:	e000      	b.n	800106a <MAIN_MENU_Display_Num+0x9e>
	if(p_row > 2) return;
 8001068:	bf00      	nop
	}

}
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	bd90      	pop	{r4, r7, pc}
 8001070:	200001ac 	.word	0x200001ac
 8001074:	2000001c 	.word	0x2000001c

08001078 <MAIN_MENU_Display>:

void MAIN_MENU_Display(){
 8001078:	b590      	push	{r4, r7, lr}
 800107a:	b085      	sub	sp, #20
 800107c:	af02      	add	r7, sp, #8
	if(MENU_Data.is_changing_menu){
 800107e:	4b6d      	ldr	r3, [pc, #436]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 8001080:	7a5b      	ldrb	r3, [r3, #9]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d007      	beq.n	8001096 <MAIN_MENU_Display+0x1e>
		LCD_Clear(MENU_Data.hlcd);
 8001086:	4b6b      	ldr	r3, [pc, #428]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	4618      	mov	r0, r3
 800108c:	f006 f8d6 	bl	800723c <LCD_Clear>
		MENU_Data.is_changing_menu = 0;
 8001090:	4b68      	ldr	r3, [pc, #416]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 8001092:	2200      	movs	r2, #0
 8001094:	725a      	strb	r2, [r3, #9]
	}
	LCD_Set_Cursor(MENU_Data.hlcd, 3, 0);
 8001096:	4b67      	ldr	r3, [pc, #412]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	2103      	movs	r1, #3
 800109e:	4618      	mov	r0, r3
 80010a0:	f006 f8e0 	bl	8007264 <LCD_Set_Cursor>
	char t_day_string[] = "SUN";
 80010a4:	4b64      	ldr	r3, [pc, #400]	; (8001238 <MAIN_MENU_Display+0x1c0>)
 80010a6:	607b      	str	r3, [r7, #4]
	if(REALTIME_Data.system_day > 0){
 80010a8:	4b64      	ldr	r3, [pc, #400]	; (800123c <MAIN_MENU_Display+0x1c4>)
 80010aa:	789b      	ldrb	r3, [r3, #2]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d00a      	beq.n	80010c6 <MAIN_MENU_Display+0x4e>
		strcpy(t_day_string, DAY_Str[REALTIME_Data.system_day - 1]);
 80010b0:	4b62      	ldr	r3, [pc, #392]	; (800123c <MAIN_MENU_Display+0x1c4>)
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	4a61      	ldr	r2, [pc, #388]	; (8001240 <MAIN_MENU_Display+0x1c8>)
 80010ba:	441a      	add	r2, r3
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f006 fc5b 	bl	800797c <strcpy>
	}
	LCD_Write(MENU_Data.hlcd, "%s %02d-%02d-20%02d", t_day_string,
 80010c6:	4b5b      	ldr	r3, [pc, #364]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 80010c8:	6858      	ldr	r0, [r3, #4]
				REALTIME_Data.system_date, REALTIME_Data.system_month, REALTIME_Data.system_year);
 80010ca:	4b5c      	ldr	r3, [pc, #368]	; (800123c <MAIN_MENU_Display+0x1c4>)
 80010cc:	78db      	ldrb	r3, [r3, #3]
	LCD_Write(MENU_Data.hlcd, "%s %02d-%02d-20%02d", t_day_string,
 80010ce:	461c      	mov	r4, r3
				REALTIME_Data.system_date, REALTIME_Data.system_month, REALTIME_Data.system_year);
 80010d0:	4b5a      	ldr	r3, [pc, #360]	; (800123c <MAIN_MENU_Display+0x1c4>)
 80010d2:	791b      	ldrb	r3, [r3, #4]
	LCD_Write(MENU_Data.hlcd, "%s %02d-%02d-20%02d", t_day_string,
 80010d4:	4619      	mov	r1, r3
				REALTIME_Data.system_date, REALTIME_Data.system_month, REALTIME_Data.system_year);
 80010d6:	4b59      	ldr	r3, [pc, #356]	; (800123c <MAIN_MENU_Display+0x1c4>)
 80010d8:	795b      	ldrb	r3, [r3, #5]
	LCD_Write(MENU_Data.hlcd, "%s %02d-%02d-20%02d", t_day_string,
 80010da:	1d3a      	adds	r2, r7, #4
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	9100      	str	r1, [sp, #0]
 80010e0:	4623      	mov	r3, r4
 80010e2:	4958      	ldr	r1, [pc, #352]	; (8001244 <MAIN_MENU_Display+0x1cc>)
 80010e4:	f006 f86c 	bl	80071c0 <LCD_Write>
	LCD_Set_Cursor(MENU_Data.hlcd, 3, 1);
 80010e8:	4b52      	ldr	r3, [pc, #328]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	2201      	movs	r2, #1
 80010ee:	2103      	movs	r1, #3
 80010f0:	4618      	mov	r0, r3
 80010f2:	f006 f8b7 	bl	8007264 <LCD_Set_Cursor>
	LCD_Send_Data(MENU_Data.hlcd, 3);
 80010f6:	4b4f      	ldr	r3, [pc, #316]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	2103      	movs	r1, #3
 80010fc:	4618      	mov	r0, r3
 80010fe:	f006 f972 	bl	80073e6 <LCD_Send_Data>
	LCD_Write(MENU_Data.hlcd, "%02dC      ", (uint8_t)hdht.temperature);
 8001102:	4b4c      	ldr	r3, [pc, #304]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 8001104:	685c      	ldr	r4, [r3, #4]
 8001106:	4b50      	ldr	r3, [pc, #320]	; (8001248 <MAIN_MENU_Display+0x1d0>)
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fa32 	bl	8000574 <__aeabi_f2uiz>
 8001110:	4603      	mov	r3, r0
 8001112:	b2db      	uxtb	r3, r3
 8001114:	461a      	mov	r2, r3
 8001116:	494d      	ldr	r1, [pc, #308]	; (800124c <MAIN_MENU_Display+0x1d4>)
 8001118:	4620      	mov	r0, r4
 800111a:	f006 f851 	bl	80071c0 <LCD_Write>
	LCD_Send_Data(MENU_Data.hlcd, 4);
 800111e:	4b45      	ldr	r3, [pc, #276]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	2104      	movs	r1, #4
 8001124:	4618      	mov	r0, r3
 8001126:	f006 f95e 	bl	80073e6 <LCD_Send_Data>
	LCD_Write(MENU_Data.hlcd, "%02d%%", (uint8_t)hdht.huminity);
 800112a:	4b42      	ldr	r3, [pc, #264]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 800112c:	685c      	ldr	r4, [r3, #4]
 800112e:	4b46      	ldr	r3, [pc, #280]	; (8001248 <MAIN_MENU_Display+0x1d0>)
 8001130:	691b      	ldr	r3, [r3, #16]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff fa1e 	bl	8000574 <__aeabi_f2uiz>
 8001138:	4603      	mov	r3, r0
 800113a:	b2db      	uxtb	r3, r3
 800113c:	461a      	mov	r2, r3
 800113e:	4944      	ldr	r1, [pc, #272]	; (8001250 <MAIN_MENU_Display+0x1d8>)
 8001140:	4620      	mov	r0, r4
 8001142:	f006 f83d 	bl	80071c0 <LCD_Write>

	MAIN_MENU_Display_Num(REALTIME_Data.system_hour / 10, 2, 2);
 8001146:	4b3d      	ldr	r3, [pc, #244]	; (800123c <MAIN_MENU_Display+0x1c4>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	4a42      	ldr	r2, [pc, #264]	; (8001254 <MAIN_MENU_Display+0x1dc>)
 800114c:	fba2 2303 	umull	r2, r3, r2, r3
 8001150:	08db      	lsrs	r3, r3, #3
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2202      	movs	r2, #2
 8001156:	2102      	movs	r1, #2
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff ff37 	bl	8000fcc <MAIN_MENU_Display_Num>
	MAIN_MENU_Display_Num(REALTIME_Data.system_hour % 10, 6, 2);
 800115e:	4b37      	ldr	r3, [pc, #220]	; (800123c <MAIN_MENU_Display+0x1c4>)
 8001160:	781a      	ldrb	r2, [r3, #0]
 8001162:	4b3c      	ldr	r3, [pc, #240]	; (8001254 <MAIN_MENU_Display+0x1dc>)
 8001164:	fba3 1302 	umull	r1, r3, r3, r2
 8001168:	08d9      	lsrs	r1, r3, #3
 800116a:	460b      	mov	r3, r1
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	440b      	add	r3, r1
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	b2db      	uxtb	r3, r3
 8001176:	2202      	movs	r2, #2
 8001178:	2106      	movs	r1, #6
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff ff26 	bl	8000fcc <MAIN_MENU_Display_Num>
	if(MENU_Data.blink_state){
 8001180:	4b2c      	ldr	r3, [pc, #176]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 8001182:	7c1b      	ldrb	r3, [r3, #16]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d01a      	beq.n	80011be <MAIN_MENU_Display+0x146>
		LCD_Set_Cursor(MENU_Data.hlcd, 9, 2);
 8001188:	4b2a      	ldr	r3, [pc, #168]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	2202      	movs	r2, #2
 800118e:	2109      	movs	r1, #9
 8001190:	4618      	mov	r0, r3
 8001192:	f006 f867 	bl	8007264 <LCD_Set_Cursor>
		LCD_Send_Data(MENU_Data.hlcd, '.');
 8001196:	4b27      	ldr	r3, [pc, #156]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	212e      	movs	r1, #46	; 0x2e
 800119c:	4618      	mov	r0, r3
 800119e:	f006 f922 	bl	80073e6 <LCD_Send_Data>
		LCD_Set_Cursor(MENU_Data.hlcd, 9, 3);
 80011a2:	4b24      	ldr	r3, [pc, #144]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2203      	movs	r2, #3
 80011a8:	2109      	movs	r1, #9
 80011aa:	4618      	mov	r0, r3
 80011ac:	f006 f85a 	bl	8007264 <LCD_Set_Cursor>
		LCD_Send_Data(MENU_Data.hlcd, '.');
 80011b0:	4b20      	ldr	r3, [pc, #128]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	212e      	movs	r1, #46	; 0x2e
 80011b6:	4618      	mov	r0, r3
 80011b8:	f006 f915 	bl	80073e6 <LCD_Send_Data>
 80011bc:	e019      	b.n	80011f2 <MAIN_MENU_Display+0x17a>
	} else{
		LCD_Set_Cursor(MENU_Data.hlcd, 9, 2);
 80011be:	4b1d      	ldr	r3, [pc, #116]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	2202      	movs	r2, #2
 80011c4:	2109      	movs	r1, #9
 80011c6:	4618      	mov	r0, r3
 80011c8:	f006 f84c 	bl	8007264 <LCD_Set_Cursor>
		LCD_Send_Data(MENU_Data.hlcd, ' ');
 80011cc:	4b19      	ldr	r3, [pc, #100]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	2120      	movs	r1, #32
 80011d2:	4618      	mov	r0, r3
 80011d4:	f006 f907 	bl	80073e6 <LCD_Send_Data>
		LCD_Set_Cursor(MENU_Data.hlcd, 9, 3);
 80011d8:	4b16      	ldr	r3, [pc, #88]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	2203      	movs	r2, #3
 80011de:	2109      	movs	r1, #9
 80011e0:	4618      	mov	r0, r3
 80011e2:	f006 f83f 	bl	8007264 <LCD_Set_Cursor>
		LCD_Send_Data(MENU_Data.hlcd, ' ');
 80011e6:	4b13      	ldr	r3, [pc, #76]	; (8001234 <MAIN_MENU_Display+0x1bc>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2120      	movs	r1, #32
 80011ec:	4618      	mov	r0, r3
 80011ee:	f006 f8fa 	bl	80073e6 <LCD_Send_Data>
	}
	MAIN_MENU_Display_Num(REALTIME_Data.system_minute / 10, 10, 2);
 80011f2:	4b12      	ldr	r3, [pc, #72]	; (800123c <MAIN_MENU_Display+0x1c4>)
 80011f4:	785b      	ldrb	r3, [r3, #1]
 80011f6:	4a17      	ldr	r2, [pc, #92]	; (8001254 <MAIN_MENU_Display+0x1dc>)
 80011f8:	fba2 2303 	umull	r2, r3, r2, r3
 80011fc:	08db      	lsrs	r3, r3, #3
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2202      	movs	r2, #2
 8001202:	210a      	movs	r1, #10
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff fee1 	bl	8000fcc <MAIN_MENU_Display_Num>
	MAIN_MENU_Display_Num(REALTIME_Data.system_minute % 10, 14, 2);
 800120a:	4b0c      	ldr	r3, [pc, #48]	; (800123c <MAIN_MENU_Display+0x1c4>)
 800120c:	785a      	ldrb	r2, [r3, #1]
 800120e:	4b11      	ldr	r3, [pc, #68]	; (8001254 <MAIN_MENU_Display+0x1dc>)
 8001210:	fba3 1302 	umull	r1, r3, r3, r2
 8001214:	08d9      	lsrs	r1, r3, #3
 8001216:	460b      	mov	r3, r1
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	440b      	add	r3, r1
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2202      	movs	r2, #2
 8001224:	210e      	movs	r1, #14
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff fed0 	bl	8000fcc <MAIN_MENU_Display_Num>
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	bd90      	pop	{r4, r7, pc}
 8001234:	200001ac 	.word	0x200001ac
 8001238:	004e5553 	.word	0x004e5553
 800123c:	200001a0 	.word	0x200001a0
 8001240:	20000000 	.word	0x20000000
 8001244:	080080e8 	.word	0x080080e8
 8001248:	20000374 	.word	0x20000374
 800124c:	080080fc 	.word	0x080080fc
 8001250:	08008108 	.word	0x08008108
 8001254:	cccccccd 	.word	0xcccccccd

08001258 <MAIN_MENU_Set_State>:

void MAIN_MENU_Set_State(){
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
	MENU_Data.menu_type = MAIN_MENU;
 800125c:	4b06      	ldr	r3, [pc, #24]	; (8001278 <MAIN_MENU_Set_State+0x20>)
 800125e:	2200      	movs	r2, #0
 8001260:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 8001262:	4b05      	ldr	r3, [pc, #20]	; (8001278 <MAIN_MENU_Set_State+0x20>)
 8001264:	2200      	movs	r2, #0
 8001266:	721a      	strb	r2, [r3, #8]
	MENU_Data.is_changing_menu = 1;
 8001268:	4b03      	ldr	r3, [pc, #12]	; (8001278 <MAIN_MENU_Set_State+0x20>)
 800126a:	2201      	movs	r2, #1
 800126c:	725a      	strb	r2, [r3, #9]
}
 800126e:	bf00      	nop
 8001270:	46bd      	mov	sp, r7
 8001272:	bc80      	pop	{r7}
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	200001ac 	.word	0x200001ac

0800127c <MAIN_MENU_Update_Value>:

void MAIN_MENU_Update_Value(){
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
	MENU_Data.menu_type = MAIN_MENU;
 8001280:	4b04      	ldr	r3, [pc, #16]	; (8001294 <MAIN_MENU_Update_Value+0x18>)
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 8001286:	4b03      	ldr	r3, [pc, #12]	; (8001294 <MAIN_MENU_Update_Value+0x18>)
 8001288:	2200      	movs	r2, #0
 800128a:	721a      	strb	r2, [r3, #8]
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr
 8001294:	200001ac 	.word	0x200001ac

08001298 <MENU_Init>:

MENU_DATA_t MENU_Data;

#define BLINKING_CYCLE		1000

void MENU_Init(LCD_I2C_HandleTypeDef *p_hlcd){
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	MENU_Data.hlcd = p_hlcd;
 80012a0:	4a0e      	ldr	r2, [pc, #56]	; (80012dc <MENU_Init+0x44>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6053      	str	r3, [r2, #4]
	MENU_Data.changed = 0;
 80012a6:	4b0d      	ldr	r3, [pc, #52]	; (80012dc <MENU_Init+0x44>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	721a      	strb	r2, [r3, #8]
	MENU_Data.is_changing_menu = 1;
 80012ac:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <MENU_Init+0x44>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	725a      	strb	r2, [r3, #9]
	MENU_Data.menu_type = MAIN_MENU;
 80012b2:	4b0a      	ldr	r3, [pc, #40]	; (80012dc <MENU_Init+0x44>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
	MENU_Data.blinking_timer = 0;
 80012b8:	4b08      	ldr	r3, [pc, #32]	; (80012dc <MENU_Init+0x44>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	60da      	str	r2, [r3, #12]
	MENU_Data.blink_state = 1;
 80012be:	4b07      	ldr	r3, [pc, #28]	; (80012dc <MENU_Init+0x44>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	741a      	strb	r2, [r3, #16]
	MAIN_MENU_Init();
 80012c4:	f7ff fe26 	bl	8000f14 <MAIN_MENU_Init>
	SR_MENU_Init();
 80012c8:	f000 f854 	bl	8001374 <SR_MENU_Init>
	TL_MENU_Init();
 80012cc:	f000 fc00 	bl	8001ad0 <TL_MENU_Init>
	ST_MENU_Init();
 80012d0:	f000 fa24 	bl	800171c <ST_MENU_Init>
}
 80012d4:	bf00      	nop
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200001ac 	.word	0x200001ac

080012e0 <MENU_Handle>:
//		timer = HAL_GetTick();
//		count ++;
//	}
//}

void MENU_Handle(){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	if(!MENU_Data.changed){
 80012e4:	4b22      	ldr	r3, [pc, #136]	; (8001370 <MENU_Handle+0x90>)
 80012e6:	7a1b      	ldrb	r3, [r3, #8]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d11f      	bne.n	800132c <MENU_Handle+0x4c>
		switch(MENU_Data.menu_type){
 80012ec:	4b20      	ldr	r3, [pc, #128]	; (8001370 <MENU_Handle+0x90>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b03      	cmp	r3, #3
 80012f2:	d817      	bhi.n	8001324 <MENU_Handle+0x44>
 80012f4:	a201      	add	r2, pc, #4	; (adr r2, 80012fc <MENU_Handle+0x1c>)
 80012f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fa:	bf00      	nop
 80012fc:	0800130d 	.word	0x0800130d
 8001300:	08001313 	.word	0x08001313
 8001304:	08001319 	.word	0x08001319
 8001308:	0800131f 	.word	0x0800131f
			case MAIN_MENU:
				MAIN_MENU_Display();
 800130c:	f7ff feb4 	bl	8001078 <MAIN_MENU_Display>
				break;
 8001310:	e009      	b.n	8001326 <MENU_Handle+0x46>
			case SETTING_REALTIME_MENU:
				SR_MENU_Display();
 8001312:	f000 f943 	bl	800159c <SR_MENU_Display>
				break;
 8001316:	e006      	b.n	8001326 <MENU_Handle+0x46>
			case TIMELINE_LIST_MENU:
				TL_MENU_Display();
 8001318:	f000 fcfe 	bl	8001d18 <TL_MENU_Display>
				break;
 800131c:	e003      	b.n	8001326 <MENU_Handle+0x46>
			case SETTING_TIMELINE_MENU:
				ST_MENU_Display();
 800131e:	f000 faed 	bl	80018fc <ST_MENU_Display>
				break;
 8001322:	e000      	b.n	8001326 <MENU_Handle+0x46>
			default:
				break;
 8001324:	bf00      	nop
		}
		MENU_Data.changed = 1;
 8001326:	4b12      	ldr	r3, [pc, #72]	; (8001370 <MENU_Handle+0x90>)
 8001328:	2201      	movs	r2, #1
 800132a:	721a      	strb	r2, [r3, #8]
	}

	if(HAL_GetTick() - MENU_Data.blinking_timer > BLINKING_CYCLE){
 800132c:	f001 fb44 	bl	80029b8 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <MENU_Handle+0x90>)
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800133c:	d915      	bls.n	800136a <MENU_Handle+0x8a>
		if(MENU_Data.menu_type == MAIN_MENU){
 800133e:	4b0c      	ldr	r3, [pc, #48]	; (8001370 <MENU_Handle+0x90>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d10c      	bne.n	8001360 <MENU_Handle+0x80>
			MENU_Data.changed = 0;
 8001346:	4b0a      	ldr	r3, [pc, #40]	; (8001370 <MENU_Handle+0x90>)
 8001348:	2200      	movs	r2, #0
 800134a:	721a      	strb	r2, [r3, #8]
			MENU_Data.blink_state = !MENU_Data.blink_state;
 800134c:	4b08      	ldr	r3, [pc, #32]	; (8001370 <MENU_Handle+0x90>)
 800134e:	7c1b      	ldrb	r3, [r3, #16]
 8001350:	2b00      	cmp	r3, #0
 8001352:	bf0c      	ite	eq
 8001354:	2301      	moveq	r3, #1
 8001356:	2300      	movne	r3, #0
 8001358:	b2db      	uxtb	r3, r3
 800135a:	461a      	mov	r2, r3
 800135c:	4b04      	ldr	r3, [pc, #16]	; (8001370 <MENU_Handle+0x90>)
 800135e:	741a      	strb	r2, [r3, #16]
		}
		MENU_Data.blinking_timer = HAL_GetTick();
 8001360:	f001 fb2a 	bl	80029b8 <HAL_GetTick>
 8001364:	4603      	mov	r3, r0
 8001366:	4a02      	ldr	r2, [pc, #8]	; (8001370 <MENU_Handle+0x90>)
 8001368:	60d3      	str	r3, [r2, #12]
	}

}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	200001ac 	.word	0x200001ac

08001374 <SR_MENU_Init>:
		"Year",
};

extern char DAY_Str[7][4];

void SR_MENU_Init(){
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
	SR_MENU_Data.state = SETTING_HOUR;
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <SR_MENU_Init+0x2c>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
	REALTIME_DATA_HandleTypeDef t_realtime = {0, 0, 0, 0, 0, 0};
 8001380:	463b      	mov	r3, r7
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	809a      	strh	r2, [r3, #4]
	SR_MENU_Data.new_realtime = t_realtime;
 8001388:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <SR_MENU_Init+0x2c>)
 800138a:	3301      	adds	r3, #1
 800138c:	463a      	mov	r2, r7
 800138e:	6810      	ldr	r0, [r2, #0]
 8001390:	6018      	str	r0, [r3, #0]
 8001392:	8892      	ldrh	r2, [r2, #4]
 8001394:	809a      	strh	r2, [r3, #4]
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr
 80013a0:	200001c0 	.word	0x200001c0

080013a4 <SR_MENU_Set_State>:

void SR_MENU_Set_State(){
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
	SR_MENU_Data.state = SETTING_HOUR;
 80013aa:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <SR_MENU_Set_State+0x40>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]
	REALTIME_DATA_HandleTypeDef t_realtime = {0, 0, 0, 0, 0, 0};
 80013b0:	463b      	mov	r3, r7
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	809a      	strh	r2, [r3, #4]
	SR_MENU_Data.new_realtime = t_realtime;
 80013b8:	4b0a      	ldr	r3, [pc, #40]	; (80013e4 <SR_MENU_Set_State+0x40>)
 80013ba:	3301      	adds	r3, #1
 80013bc:	463a      	mov	r2, r7
 80013be:	6810      	ldr	r0, [r2, #0]
 80013c0:	6018      	str	r0, [r3, #0]
 80013c2:	8892      	ldrh	r2, [r2, #4]
 80013c4:	809a      	strh	r2, [r3, #4]
	MENU_Data.menu_type = SETTING_REALTIME_MENU;
 80013c6:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <SR_MENU_Set_State+0x44>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 80013cc:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <SR_MENU_Set_State+0x44>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	721a      	strb	r2, [r3, #8]
	MENU_Data.is_changing_menu = 1;
 80013d2:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <SR_MENU_Set_State+0x44>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	725a      	strb	r2, [r3, #9]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	200001c0 	.word	0x200001c0
 80013e8:	200001ac 	.word	0x200001ac

080013ec <SR_MENU_Change_Setting_State>:

void SR_MENU_Change_Setting_State(uint8_t p_is_increase){
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
	if(SR_MENU_Data.state == CHECKING_AGAIN){
 80013f6:	4b15      	ldr	r3, [pc, #84]	; (800144c <SR_MENU_Change_Setting_State+0x60>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b06      	cmp	r3, #6
 80013fc:	d105      	bne.n	800140a <SR_MENU_Change_Setting_State+0x1e>
		REALTIME_Set_New_Realtime(&SR_MENU_Data.new_realtime);
 80013fe:	4814      	ldr	r0, [pc, #80]	; (8001450 <SR_MENU_Change_Setting_State+0x64>)
 8001400:	f7ff fd50 	bl	8000ea4 <REALTIME_Set_New_Realtime>
		MAIN_MENU_Set_State();
 8001404:	f7ff ff28 	bl	8001258 <MAIN_MENU_Set_State>
 8001408:	e01c      	b.n	8001444 <SR_MENU_Change_Setting_State+0x58>
	} else{
		SR_MENU_Data.state += ((p_is_increase == INCREASE) ? 1 : -1);
 800140a:	4b10      	ldr	r3, [pc, #64]	; (800144c <SR_MENU_Change_Setting_State+0x60>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	79fa      	ldrb	r2, [r7, #7]
 8001410:	2a01      	cmp	r2, #1
 8001412:	d101      	bne.n	8001418 <SR_MENU_Change_Setting_State+0x2c>
 8001414:	2201      	movs	r2, #1
 8001416:	e000      	b.n	800141a <SR_MENU_Change_Setting_State+0x2e>
 8001418:	22ff      	movs	r2, #255	; 0xff
 800141a:	4413      	add	r3, r2
 800141c:	b2da      	uxtb	r2, r3
 800141e:	4b0b      	ldr	r3, [pc, #44]	; (800144c <SR_MENU_Change_Setting_State+0x60>)
 8001420:	701a      	strb	r2, [r3, #0]
		if((int8_t)SR_MENU_Data.state < 0){
 8001422:	4b0a      	ldr	r3, [pc, #40]	; (800144c <SR_MENU_Change_Setting_State+0x60>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	b25b      	sxtb	r3, r3
 8001428:	2b00      	cmp	r3, #0
 800142a:	da05      	bge.n	8001438 <SR_MENU_Change_Setting_State+0x4c>
			SR_MENU_Data.state = 0;
 800142c:	4b07      	ldr	r3, [pc, #28]	; (800144c <SR_MENU_Change_Setting_State+0x60>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
			MAIN_MENU_Set_State();
 8001432:	f7ff ff11 	bl	8001258 <MAIN_MENU_Set_State>
			return;
 8001436:	e005      	b.n	8001444 <SR_MENU_Change_Setting_State+0x58>
		}
		MENU_Data.menu_type = SETTING_REALTIME_MENU;
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <SR_MENU_Change_Setting_State+0x68>)
 800143a:	2201      	movs	r2, #1
 800143c:	701a      	strb	r2, [r3, #0]
		MENU_Data.changed = 0;
 800143e:	4b05      	ldr	r3, [pc, #20]	; (8001454 <SR_MENU_Change_Setting_State+0x68>)
 8001440:	2200      	movs	r2, #0
 8001442:	721a      	strb	r2, [r3, #8]
	}
}
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200001c0 	.word	0x200001c0
 8001450:	200001c1 	.word	0x200001c1
 8001454:	200001ac 	.word	0x200001ac

08001458 <SR_MENU_Set_Value>:

void SR_MENU_Set_Value(uint8_t p_is_increase){
 8001458:	b480      	push	{r7}
 800145a:	b087      	sub	sp, #28
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
	if(SR_MENU_Data.state < CHECKING_AGAIN){
 8001462:	4b47      	ldr	r3, [pc, #284]	; (8001580 <SR_MENU_Set_Value+0x128>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b05      	cmp	r3, #5
 8001468:	d87e      	bhi.n	8001568 <SR_MENU_Set_Value+0x110>
		int8_t *t_data_ptr = (int8_t *)(&SR_MENU_Data.new_realtime) + SR_MENU_Data.state;
 800146a:	4b45      	ldr	r3, [pc, #276]	; (8001580 <SR_MENU_Set_Value+0x128>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	461a      	mov	r2, r3
 8001470:	4b44      	ldr	r3, [pc, #272]	; (8001584 <SR_MENU_Set_Value+0x12c>)
 8001472:	4413      	add	r3, r2
 8001474:	617b      	str	r3, [r7, #20]
		*t_data_ptr += ((p_is_increase == INCREASE) ? 1 : -1);
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	f993 3000 	ldrsb.w	r3, [r3]
 800147c:	b2db      	uxtb	r3, r3
 800147e:	79fa      	ldrb	r2, [r7, #7]
 8001480:	2a01      	cmp	r2, #1
 8001482:	d101      	bne.n	8001488 <SR_MENU_Set_Value+0x30>
 8001484:	2201      	movs	r2, #1
 8001486:	e000      	b.n	800148a <SR_MENU_Set_Value+0x32>
 8001488:	22ff      	movs	r2, #255	; 0xff
 800148a:	4413      	add	r3, r2
 800148c:	b2db      	uxtb	r3, r3
 800148e:	b25a      	sxtb	r2, r3
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	701a      	strb	r2, [r3, #0]
		if(*t_data_ptr > __max_value[SR_MENU_Data.state]){
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	f993 3000 	ldrsb.w	r3, [r3]
 800149a:	461a      	mov	r2, r3
 800149c:	4b38      	ldr	r3, [pc, #224]	; (8001580 <SR_MENU_Set_Value+0x128>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4619      	mov	r1, r3
 80014a2:	4b39      	ldr	r3, [pc, #228]	; (8001588 <SR_MENU_Set_Value+0x130>)
 80014a4:	5c5b      	ldrb	r3, [r3, r1]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	dd0a      	ble.n	80014c0 <SR_MENU_Set_Value+0x68>
			*t_data_ptr = (SR_MENU_Data.state == SETTING_DATE) ? 1 : 0;
 80014aa:	4b35      	ldr	r3, [pc, #212]	; (8001580 <SR_MENU_Set_Value+0x128>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	2b03      	cmp	r3, #3
 80014b0:	bf0c      	ite	eq
 80014b2:	2301      	moveq	r3, #1
 80014b4:	2300      	movne	r3, #0
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	b25a      	sxtb	r2, r3
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	701a      	strb	r2, [r3, #0]
 80014be:	e00c      	b.n	80014da <SR_MENU_Set_Value+0x82>
		} else if(*t_data_ptr < 0){
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	f993 3000 	ldrsb.w	r3, [r3]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	da07      	bge.n	80014da <SR_MENU_Set_Value+0x82>
			*t_data_ptr = __max_value[SR_MENU_Data.state];
 80014ca:	4b2d      	ldr	r3, [pc, #180]	; (8001580 <SR_MENU_Set_Value+0x128>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	461a      	mov	r2, r3
 80014d0:	4b2d      	ldr	r3, [pc, #180]	; (8001588 <SR_MENU_Set_Value+0x130>)
 80014d2:	5c9b      	ldrb	r3, [r3, r2]
 80014d4:	b25a      	sxtb	r2, r3
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	701a      	strb	r2, [r3, #0]
		}
		if(SR_MENU_Data.state == SETTING_YEAR){
 80014da:	4b29      	ldr	r3, [pc, #164]	; (8001580 <SR_MENU_Set_Value+0x128>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b05      	cmp	r3, #5
 80014e0:	d142      	bne.n	8001568 <SR_MENU_Set_Value+0x110>
			uint8_t *t_date_ptr = &SR_MENU_Data.new_realtime.system_date;
 80014e2:	4b2a      	ldr	r3, [pc, #168]	; (800158c <SR_MENU_Set_Value+0x134>)
 80014e4:	613b      	str	r3, [r7, #16]
			uint8_t *t_month_ptr = &SR_MENU_Data.new_realtime.system_month;
 80014e6:	4b2a      	ldr	r3, [pc, #168]	; (8001590 <SR_MENU_Set_Value+0x138>)
 80014e8:	60fb      	str	r3, [r7, #12]
			uint8_t *t_year_ptr = &SR_MENU_Data.new_realtime.system_year;
 80014ea:	4b2a      	ldr	r3, [pc, #168]	; (8001594 <SR_MENU_Set_Value+0x13c>)
 80014ec:	60bb      	str	r3, [r7, #8]
			if(*t_month_ptr == 2){
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d11b      	bne.n	800152e <SR_MENU_Set_Value+0xd6>
				if(*t_date_ptr > ((*t_year_ptr % 4 == 0) ? 29 : 28)){
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	461a      	mov	r2, r3
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	f003 0303 	and.w	r3, r3, #3
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d101      	bne.n	800150e <SR_MENU_Set_Value+0xb6>
 800150a:	231d      	movs	r3, #29
 800150c:	e000      	b.n	8001510 <SR_MENU_Set_Value+0xb8>
 800150e:	231c      	movs	r3, #28
 8001510:	4293      	cmp	r3, r2
 8001512:	da29      	bge.n	8001568 <SR_MENU_Set_Value+0x110>
					*t_date_ptr = (*t_year_ptr % 4 == 0) ? 29 : 28;
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	f003 0303 	and.w	r3, r3, #3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <SR_MENU_Set_Value+0xce>
 8001522:	221d      	movs	r2, #29
 8001524:	e000      	b.n	8001528 <SR_MENU_Set_Value+0xd0>
 8001526:	221c      	movs	r2, #28
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	701a      	strb	r2, [r3, #0]
 800152c:	e01c      	b.n	8001568 <SR_MENU_Set_Value+0x110>
				}
			} else if((*t_month_ptr <= 7 && *t_month_ptr % 2 == 0) || (*t_month_ptr >= 8 && *t_month_ptr % 2 == 1)){
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b07      	cmp	r3, #7
 8001534:	d806      	bhi.n	8001544 <SR_MENU_Set_Value+0xec>
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	b2db      	uxtb	r3, r3
 8001540:	2b00      	cmp	r3, #0
 8001542:	d00a      	beq.n	800155a <SR_MENU_Set_Value+0x102>
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2b07      	cmp	r3, #7
 800154a:	d90d      	bls.n	8001568 <SR_MENU_Set_Value+0x110>
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	f003 0301 	and.w	r3, r3, #1
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b00      	cmp	r3, #0
 8001558:	d006      	beq.n	8001568 <SR_MENU_Set_Value+0x110>
				if(*t_date_ptr > 30){
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b1e      	cmp	r3, #30
 8001560:	d902      	bls.n	8001568 <SR_MENU_Set_Value+0x110>
					*t_date_ptr = 30;
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	221e      	movs	r2, #30
 8001566:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
	MENU_Data.menu_type = SETTING_REALTIME_MENU;
 8001568:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <SR_MENU_Set_Value+0x140>)
 800156a:	2201      	movs	r2, #1
 800156c:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 800156e:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <SR_MENU_Set_Value+0x140>)
 8001570:	2200      	movs	r2, #0
 8001572:	721a      	strb	r2, [r3, #8]
}
 8001574:	bf00      	nop
 8001576:	371c      	adds	r7, #28
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	200001c0 	.word	0x200001c0
 8001584:	200001c1 	.word	0x200001c1
 8001588:	20000060 	.word	0x20000060
 800158c:	200001c4 	.word	0x200001c4
 8001590:	200001c5 	.word	0x200001c5
 8001594:	200001c6 	.word	0x200001c6
 8001598:	200001ac 	.word	0x200001ac

0800159c <SR_MENU_Display>:

void SR_MENU_Display(){
 800159c:	b590      	push	{r4, r7, lr}
 800159e:	b085      	sub	sp, #20
 80015a0:	af02      	add	r7, sp, #8
	if(MENU_Data.is_changing_menu){
 80015a2:	4b55      	ldr	r3, [pc, #340]	; (80016f8 <SR_MENU_Display+0x15c>)
 80015a4:	7a5b      	ldrb	r3, [r3, #9]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d007      	beq.n	80015ba <SR_MENU_Display+0x1e>
		LCD_Clear(MENU_Data.hlcd);
 80015aa:	4b53      	ldr	r3, [pc, #332]	; (80016f8 <SR_MENU_Display+0x15c>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f005 fe44 	bl	800723c <LCD_Clear>
		MENU_Data.is_changing_menu = 0;
 80015b4:	4b50      	ldr	r3, [pc, #320]	; (80016f8 <SR_MENU_Display+0x15c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	725a      	strb	r2, [r3, #9]
	}
	LCD_Set_Cursor(MENU_Data.hlcd, 0, 0);
 80015ba:	4b4f      	ldr	r3, [pc, #316]	; (80016f8 <SR_MENU_Display+0x15c>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	2100      	movs	r1, #0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f005 fe4e 	bl	8007264 <LCD_Set_Cursor>
	if(SR_MENU_Data.state < CHECKING_AGAIN){
 80015c8:	4b4c      	ldr	r3, [pc, #304]	; (80016fc <SR_MENU_Display+0x160>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b05      	cmp	r3, #5
 80015ce:	d80c      	bhi.n	80015ea <SR_MENU_Display+0x4e>
		LCD_Write(MENU_Data.hlcd, "  Setting : %s   ", __setting_type_str[SR_MENU_Data.state]);
 80015d0:	4b49      	ldr	r3, [pc, #292]	; (80016f8 <SR_MENU_Display+0x15c>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	4a49      	ldr	r2, [pc, #292]	; (80016fc <SR_MENU_Display+0x160>)
 80015d6:	7812      	ldrb	r2, [r2, #0]
 80015d8:	4611      	mov	r1, r2
 80015da:	4a49      	ldr	r2, [pc, #292]	; (8001700 <SR_MENU_Display+0x164>)
 80015dc:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80015e0:	4948      	ldr	r1, [pc, #288]	; (8001704 <SR_MENU_Display+0x168>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f005 fdec 	bl	80071c0 <LCD_Write>
 80015e8:	e005      	b.n	80015f6 <SR_MENU_Display+0x5a>
	} else{
		LCD_Write(MENU_Data.hlcd, "   Checking again   ");
 80015ea:	4b43      	ldr	r3, [pc, #268]	; (80016f8 <SR_MENU_Display+0x15c>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	4946      	ldr	r1, [pc, #280]	; (8001708 <SR_MENU_Display+0x16c>)
 80015f0:	4618      	mov	r0, r3
 80015f2:	f005 fde5 	bl	80071c0 <LCD_Write>
	}
	LCD_Set_Cursor(MENU_Data.hlcd, 3, 1);
 80015f6:	4b40      	ldr	r3, [pc, #256]	; (80016f8 <SR_MENU_Display+0x15c>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	2103      	movs	r1, #3
 80015fe:	4618      	mov	r0, r3
 8001600:	f005 fe30 	bl	8007264 <LCD_Set_Cursor>
	char t_day_string[] = "SUN";
 8001604:	4b41      	ldr	r3, [pc, #260]	; (800170c <SR_MENU_Display+0x170>)
 8001606:	607b      	str	r3, [r7, #4]
	if(SR_MENU_Data.new_realtime.system_day > 0){
 8001608:	4b3c      	ldr	r3, [pc, #240]	; (80016fc <SR_MENU_Display+0x160>)
 800160a:	78db      	ldrb	r3, [r3, #3]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d00a      	beq.n	8001626 <SR_MENU_Display+0x8a>
		strcpy(t_day_string, DAY_Str[SR_MENU_Data.new_realtime.system_day - 1]);
 8001610:	4b3a      	ldr	r3, [pc, #232]	; (80016fc <SR_MENU_Display+0x160>)
 8001612:	78db      	ldrb	r3, [r3, #3]
 8001614:	3b01      	subs	r3, #1
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4a3d      	ldr	r2, [pc, #244]	; (8001710 <SR_MENU_Display+0x174>)
 800161a:	441a      	add	r2, r3
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	4611      	mov	r1, r2
 8001620:	4618      	mov	r0, r3
 8001622:	f006 f9ab 	bl	800797c <strcpy>
	}
	LCD_Write(MENU_Data.hlcd, "%s %02d-%02d-20%02d", t_day_string,
 8001626:	4b34      	ldr	r3, [pc, #208]	; (80016f8 <SR_MENU_Display+0x15c>)
 8001628:	6858      	ldr	r0, [r3, #4]
			SR_MENU_Data.new_realtime.system_date, SR_MENU_Data.new_realtime.system_month, SR_MENU_Data.new_realtime.system_year);
 800162a:	4b34      	ldr	r3, [pc, #208]	; (80016fc <SR_MENU_Display+0x160>)
 800162c:	791b      	ldrb	r3, [r3, #4]
	LCD_Write(MENU_Data.hlcd, "%s %02d-%02d-20%02d", t_day_string,
 800162e:	461c      	mov	r4, r3
			SR_MENU_Data.new_realtime.system_date, SR_MENU_Data.new_realtime.system_month, SR_MENU_Data.new_realtime.system_year);
 8001630:	4b32      	ldr	r3, [pc, #200]	; (80016fc <SR_MENU_Display+0x160>)
 8001632:	795b      	ldrb	r3, [r3, #5]
	LCD_Write(MENU_Data.hlcd, "%s %02d-%02d-20%02d", t_day_string,
 8001634:	4619      	mov	r1, r3
			SR_MENU_Data.new_realtime.system_date, SR_MENU_Data.new_realtime.system_month, SR_MENU_Data.new_realtime.system_year);
 8001636:	4b31      	ldr	r3, [pc, #196]	; (80016fc <SR_MENU_Display+0x160>)
 8001638:	799b      	ldrb	r3, [r3, #6]
	LCD_Write(MENU_Data.hlcd, "%s %02d-%02d-20%02d", t_day_string,
 800163a:	1d3a      	adds	r2, r7, #4
 800163c:	9301      	str	r3, [sp, #4]
 800163e:	9100      	str	r1, [sp, #0]
 8001640:	4623      	mov	r3, r4
 8001642:	4934      	ldr	r1, [pc, #208]	; (8001714 <SR_MENU_Display+0x178>)
 8001644:	f005 fdbc 	bl	80071c0 <LCD_Write>

	MAIN_MENU_Display_Num(SR_MENU_Data.new_realtime.system_hour / 10, 2, 2);
 8001648:	4b2c      	ldr	r3, [pc, #176]	; (80016fc <SR_MENU_Display+0x160>)
 800164a:	785b      	ldrb	r3, [r3, #1]
 800164c:	4a32      	ldr	r2, [pc, #200]	; (8001718 <SR_MENU_Display+0x17c>)
 800164e:	fba2 2303 	umull	r2, r3, r2, r3
 8001652:	08db      	lsrs	r3, r3, #3
 8001654:	b2db      	uxtb	r3, r3
 8001656:	2202      	movs	r2, #2
 8001658:	2102      	movs	r1, #2
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fcb6 	bl	8000fcc <MAIN_MENU_Display_Num>
	MAIN_MENU_Display_Num(SR_MENU_Data.new_realtime.system_hour % 10, 6, 2);
 8001660:	4b26      	ldr	r3, [pc, #152]	; (80016fc <SR_MENU_Display+0x160>)
 8001662:	785a      	ldrb	r2, [r3, #1]
 8001664:	4b2c      	ldr	r3, [pc, #176]	; (8001718 <SR_MENU_Display+0x17c>)
 8001666:	fba3 1302 	umull	r1, r3, r3, r2
 800166a:	08d9      	lsrs	r1, r3, #3
 800166c:	460b      	mov	r3, r1
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	440b      	add	r3, r1
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2202      	movs	r2, #2
 800167a:	2106      	movs	r1, #6
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff fca5 	bl	8000fcc <MAIN_MENU_Display_Num>
	LCD_Set_Cursor(MENU_Data.hlcd, 9, 2);
 8001682:	4b1d      	ldr	r3, [pc, #116]	; (80016f8 <SR_MENU_Display+0x15c>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2202      	movs	r2, #2
 8001688:	2109      	movs	r1, #9
 800168a:	4618      	mov	r0, r3
 800168c:	f005 fdea 	bl	8007264 <LCD_Set_Cursor>
	LCD_Send_Data(MENU_Data.hlcd, '.');
 8001690:	4b19      	ldr	r3, [pc, #100]	; (80016f8 <SR_MENU_Display+0x15c>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	212e      	movs	r1, #46	; 0x2e
 8001696:	4618      	mov	r0, r3
 8001698:	f005 fea5 	bl	80073e6 <LCD_Send_Data>
	LCD_Set_Cursor(MENU_Data.hlcd, 9, 3);
 800169c:	4b16      	ldr	r3, [pc, #88]	; (80016f8 <SR_MENU_Display+0x15c>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	2203      	movs	r2, #3
 80016a2:	2109      	movs	r1, #9
 80016a4:	4618      	mov	r0, r3
 80016a6:	f005 fddd 	bl	8007264 <LCD_Set_Cursor>
	LCD_Send_Data(MENU_Data.hlcd, '.');
 80016aa:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <SR_MENU_Display+0x15c>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	212e      	movs	r1, #46	; 0x2e
 80016b0:	4618      	mov	r0, r3
 80016b2:	f005 fe98 	bl	80073e6 <LCD_Send_Data>
	MAIN_MENU_Display_Num(SR_MENU_Data.new_realtime.system_minute / 10, 10, 2);
 80016b6:	4b11      	ldr	r3, [pc, #68]	; (80016fc <SR_MENU_Display+0x160>)
 80016b8:	789b      	ldrb	r3, [r3, #2]
 80016ba:	4a17      	ldr	r2, [pc, #92]	; (8001718 <SR_MENU_Display+0x17c>)
 80016bc:	fba2 2303 	umull	r2, r3, r2, r3
 80016c0:	08db      	lsrs	r3, r3, #3
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2202      	movs	r2, #2
 80016c6:	210a      	movs	r1, #10
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff fc7f 	bl	8000fcc <MAIN_MENU_Display_Num>
	MAIN_MENU_Display_Num(SR_MENU_Data.new_realtime.system_minute % 10, 14, 2);
 80016ce:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <SR_MENU_Display+0x160>)
 80016d0:	789a      	ldrb	r2, [r3, #2]
 80016d2:	4b11      	ldr	r3, [pc, #68]	; (8001718 <SR_MENU_Display+0x17c>)
 80016d4:	fba3 1302 	umull	r1, r3, r3, r2
 80016d8:	08d9      	lsrs	r1, r3, #3
 80016da:	460b      	mov	r3, r1
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	440b      	add	r3, r1
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2202      	movs	r2, #2
 80016e8:	210e      	movs	r1, #14
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff fc6e 	bl	8000fcc <MAIN_MENU_Display_Num>
}
 80016f0:	bf00      	nop
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd90      	pop	{r4, r7, pc}
 80016f8:	200001ac 	.word	0x200001ac
 80016fc:	200001c0 	.word	0x200001c0
 8001700:	20000068 	.word	0x20000068
 8001704:	0800813c 	.word	0x0800813c
 8001708:	08008150 	.word	0x08008150
 800170c:	004e5553 	.word	0x004e5553
 8001710:	20000000 	.word	0x20000000
 8001714:	08008168 	.word	0x08008168
 8001718:	cccccccd 	.word	0xcccccccd

0800171c <ST_MENU_Init>:
ST_MENU_Data_HandleTypeDef ST_MENU_Data;

static uint8_t __max_value[] = {23, 59, 1, 1, 1, 1, 1, 1, 1};
extern char *__setting_type_str[6];

void ST_MENU_Init(){
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0

}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <ST_MENU_Set_State>:

void ST_MENU_Set_State(){
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
	MENU_Data.menu_type = SETTING_TIMELINE_MENU;
 800172e:	4b10      	ldr	r3, [pc, #64]	; (8001770 <ST_MENU_Set_State+0x48>)
 8001730:	2203      	movs	r2, #3
 8001732:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 8001734:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <ST_MENU_Set_State+0x48>)
 8001736:	2200      	movs	r2, #0
 8001738:	721a      	strb	r2, [r3, #8]
	MENU_Data.is_changing_menu = 1;
 800173a:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <ST_MENU_Set_State+0x48>)
 800173c:	2201      	movs	r2, #1
 800173e:	725a      	strb	r2, [r3, #9]
	ST_MENU_Data.state = SETTING_ALARM_HOUR;
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <ST_MENU_Set_State+0x4c>)
 8001742:	2200      	movs	r2, #0
 8001744:	701a      	strb	r2, [r3, #0]
	FLASH_DATA_t t_timeline = {0, 0, 0, 1};
 8001746:	2300      	movs	r3, #0
 8001748:	713b      	strb	r3, [r7, #4]
 800174a:	2300      	movs	r3, #0
 800174c:	717b      	strb	r3, [r7, #5]
 800174e:	2300      	movs	r3, #0
 8001750:	71bb      	strb	r3, [r7, #6]
 8001752:	2301      	movs	r3, #1
 8001754:	71fb      	strb	r3, [r7, #7]
	ST_MENU_Data.timeline_data = t_timeline;
 8001756:	4b07      	ldr	r3, [pc, #28]	; (8001774 <ST_MENU_Set_State+0x4c>)
 8001758:	3301      	adds	r3, #1
 800175a:	1d3a      	adds	r2, r7, #4
 800175c:	6810      	ldr	r0, [r2, #0]
 800175e:	6018      	str	r0, [r3, #0]
	ST_MENU_Data.current_day_state = 0;
 8001760:	4b04      	ldr	r3, [pc, #16]	; (8001774 <ST_MENU_Set_State+0x4c>)
 8001762:	2200      	movs	r2, #0
 8001764:	715a      	strb	r2, [r3, #5]
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	200001ac 	.word	0x200001ac
 8001774:	200001c8 	.word	0x200001c8

08001778 <ST_MENU_Change_Setting_State>:

void ST_MENU_Change_Setting_State(uint8_t p_is_increase){
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	71fb      	strb	r3, [r7, #7]
	int8_t *t_value = (int8_t *)(&ST_MENU_Data.state);
 8001782:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <ST_MENU_Change_Setting_State+0x78>)
 8001784:	60fb      	str	r3, [r7, #12]
	*t_value += ((p_is_increase == INCREASE) ? 1 : -1);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	f993 3000 	ldrsb.w	r3, [r3]
 800178c:	b2db      	uxtb	r3, r3
 800178e:	79fa      	ldrb	r2, [r7, #7]
 8001790:	2a01      	cmp	r2, #1
 8001792:	d101      	bne.n	8001798 <ST_MENU_Change_Setting_State+0x20>
 8001794:	2201      	movs	r2, #1
 8001796:	e000      	b.n	800179a <ST_MENU_Change_Setting_State+0x22>
 8001798:	22ff      	movs	r2, #255	; 0xff
 800179a:	4413      	add	r3, r2
 800179c:	b2db      	uxtb	r3, r3
 800179e:	b25a      	sxtb	r2, r3
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	701a      	strb	r2, [r3, #0]
	if(*t_value > CHECKING_ALARM_AGAIN){
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f993 3000 	ldrsb.w	r3, [r3]
 80017aa:	2b09      	cmp	r3, #9
 80017ac:	dd08      	ble.n	80017c0 <ST_MENU_Change_Setting_State+0x48>
		*t_value = CHECKING_ALARM_AGAIN;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2209      	movs	r2, #9
 80017b2:	701a      	strb	r2, [r3, #0]
		TIMELINE_Add(&ST_MENU_Data.timeline_data);
 80017b4:	480f      	ldr	r0, [pc, #60]	; (80017f4 <ST_MENU_Change_Setting_State+0x7c>)
 80017b6:	f7ff f9d7 	bl	8000b68 <TIMELINE_Add>
		TL_MENU_Set_State();
 80017ba:	f000 f99d 	bl	8001af8 <TL_MENU_Set_State>
 80017be:	e013      	b.n	80017e8 <ST_MENU_Change_Setting_State+0x70>
	} else{
		if(*t_value < 0){
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f993 3000 	ldrsb.w	r3, [r3]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	da05      	bge.n	80017d6 <ST_MENU_Change_Setting_State+0x5e>
			*t_value = 0;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2200      	movs	r2, #0
 80017ce:	701a      	strb	r2, [r3, #0]
			TL_MENU_Set_State();
 80017d0:	f000 f992 	bl	8001af8 <TL_MENU_Set_State>
			return;
 80017d4:	e008      	b.n	80017e8 <ST_MENU_Change_Setting_State+0x70>
		}
		ST_MENU_Data.current_day_state = 0;
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <ST_MENU_Change_Setting_State+0x78>)
 80017d8:	2200      	movs	r2, #0
 80017da:	715a      	strb	r2, [r3, #5]
		MENU_Data.menu_type = SETTING_TIMELINE_MENU;
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <ST_MENU_Change_Setting_State+0x80>)
 80017de:	2203      	movs	r2, #3
 80017e0:	701a      	strb	r2, [r3, #0]
		MENU_Data.changed = 0;
 80017e2:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <ST_MENU_Change_Setting_State+0x80>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	721a      	strb	r2, [r3, #8]
	}
}
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200001c8 	.word	0x200001c8
 80017f4:	200001c9 	.word	0x200001c9
 80017f8:	200001ac 	.word	0x200001ac

080017fc <ST_MENU_Set_Value>:

void ST_MENU_Set_Value(uint8_t p_is_increase){
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
	MENU_Data.menu_type = SETTING_TIMELINE_MENU;
 8001806:	4b38      	ldr	r3, [pc, #224]	; (80018e8 <ST_MENU_Set_Value+0xec>)
 8001808:	2203      	movs	r2, #3
 800180a:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 800180c:	4b36      	ldr	r3, [pc, #216]	; (80018e8 <ST_MENU_Set_Value+0xec>)
 800180e:	2200      	movs	r2, #0
 8001810:	721a      	strb	r2, [r3, #8]
	if(ST_MENU_Data.state < CHECKING_ALARM_AGAIN){
 8001812:	4b36      	ldr	r3, [pc, #216]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b08      	cmp	r3, #8
 8001818:	d861      	bhi.n	80018de <ST_MENU_Set_Value+0xe2>
		int8_t *t_data_ptr;
		if(ST_MENU_Data.state >= SETTING_ALARM_SUNDAY){
 800181a:	4b34      	ldr	r3, [pc, #208]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d902      	bls.n	8001828 <ST_MENU_Set_Value+0x2c>
			t_data_ptr = (int8_t *)(&ST_MENU_Data.current_day_state);
 8001822:	4b33      	ldr	r3, [pc, #204]	; (80018f0 <ST_MENU_Set_Value+0xf4>)
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	e005      	b.n	8001834 <ST_MENU_Set_Value+0x38>
		} else{
			t_data_ptr = (int8_t *)(&ST_MENU_Data.timeline_data) + ST_MENU_Data.state;
 8001828:	4b30      	ldr	r3, [pc, #192]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	461a      	mov	r2, r3
 800182e:	4b31      	ldr	r3, [pc, #196]	; (80018f4 <ST_MENU_Set_Value+0xf8>)
 8001830:	4413      	add	r3, r2
 8001832:	60fb      	str	r3, [r7, #12]
		}
		*t_data_ptr += ((p_is_increase == INCREASE) ? 1 : -1);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f993 3000 	ldrsb.w	r3, [r3]
 800183a:	b2db      	uxtb	r3, r3
 800183c:	79fa      	ldrb	r2, [r7, #7]
 800183e:	2a01      	cmp	r2, #1
 8001840:	d101      	bne.n	8001846 <ST_MENU_Set_Value+0x4a>
 8001842:	2201      	movs	r2, #1
 8001844:	e000      	b.n	8001848 <ST_MENU_Set_Value+0x4c>
 8001846:	22ff      	movs	r2, #255	; 0xff
 8001848:	4413      	add	r3, r2
 800184a:	b2db      	uxtb	r3, r3
 800184c:	b25a      	sxtb	r2, r3
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	701a      	strb	r2, [r3, #0]
		if(*t_data_ptr > __max_value[ST_MENU_Data.state]){
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	f993 3000 	ldrsb.w	r3, [r3]
 8001858:	461a      	mov	r2, r3
 800185a:	4b24      	ldr	r3, [pc, #144]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	4619      	mov	r1, r3
 8001860:	4b25      	ldr	r3, [pc, #148]	; (80018f8 <ST_MENU_Set_Value+0xfc>)
 8001862:	5c5b      	ldrb	r3, [r3, r1]
 8001864:	429a      	cmp	r2, r3
 8001866:	dd03      	ble.n	8001870 <ST_MENU_Set_Value+0x74>
			*t_data_ptr = 0;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2200      	movs	r2, #0
 800186c:	701a      	strb	r2, [r3, #0]
 800186e:	e00c      	b.n	800188a <ST_MENU_Set_Value+0x8e>
		} else if(*t_data_ptr < 0){
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f993 3000 	ldrsb.w	r3, [r3]
 8001876:	2b00      	cmp	r3, #0
 8001878:	da07      	bge.n	800188a <ST_MENU_Set_Value+0x8e>
			*t_data_ptr = __max_value[ST_MENU_Data.state];
 800187a:	4b1c      	ldr	r3, [pc, #112]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	461a      	mov	r2, r3
 8001880:	4b1d      	ldr	r3, [pc, #116]	; (80018f8 <ST_MENU_Set_Value+0xfc>)
 8001882:	5c9b      	ldrb	r3, [r3, r2]
 8001884:	b25a      	sxtb	r2, r3
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	701a      	strb	r2, [r3, #0]
		}
		if(ST_MENU_Data.state >= SETTING_ALARM_SUNDAY){
 800188a:	4b18      	ldr	r3, [pc, #96]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d925      	bls.n	80018de <ST_MENU_Set_Value+0xe2>
			if(*t_data_ptr){
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f993 3000 	ldrsb.w	r3, [r3]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d00f      	beq.n	80018bc <ST_MENU_Set_Value+0xc0>
				ST_MENU_Data.timeline_data.day |= (0x01 << (ST_MENU_Data.state - SETTING_ALARM_SUNDAY));
 800189c:	4b13      	ldr	r3, [pc, #76]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 800189e:	78db      	ldrb	r3, [r3, #3]
 80018a0:	b25a      	sxtb	r2, r3
 80018a2:	4b12      	ldr	r3, [pc, #72]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	3b02      	subs	r3, #2
 80018a8:	2101      	movs	r1, #1
 80018aa:	fa01 f303 	lsl.w	r3, r1, r3
 80018ae:	b25b      	sxtb	r3, r3
 80018b0:	4313      	orrs	r3, r2
 80018b2:	b25b      	sxtb	r3, r3
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	4b0d      	ldr	r3, [pc, #52]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 80018b8:	70da      	strb	r2, [r3, #3]
			} else{
				ST_MENU_Data.timeline_data.day &= ~(0x01 << (ST_MENU_Data.state - SETTING_ALARM_SUNDAY));
			}
		}
	}
}
 80018ba:	e010      	b.n	80018de <ST_MENU_Set_Value+0xe2>
				ST_MENU_Data.timeline_data.day &= ~(0x01 << (ST_MENU_Data.state - SETTING_ALARM_SUNDAY));
 80018bc:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 80018be:	78db      	ldrb	r3, [r3, #3]
 80018c0:	b25a      	sxtb	r2, r3
 80018c2:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	3b02      	subs	r3, #2
 80018c8:	2101      	movs	r1, #1
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	43db      	mvns	r3, r3
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	4013      	ands	r3, r2
 80018d6:	b25b      	sxtb	r3, r3
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4b04      	ldr	r3, [pc, #16]	; (80018ec <ST_MENU_Set_Value+0xf0>)
 80018dc:	70da      	strb	r2, [r3, #3]
}
 80018de:	bf00      	nop
 80018e0:	3714      	adds	r7, #20
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	200001ac 	.word	0x200001ac
 80018ec:	200001c8 	.word	0x200001c8
 80018f0:	200001cd 	.word	0x200001cd
 80018f4:	200001c9 	.word	0x200001c9
 80018f8:	20000080 	.word	0x20000080

080018fc <ST_MENU_Display>:

void ST_MENU_Display(){
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
	if(MENU_Data.is_changing_menu){
 8001902:	4b4d      	ldr	r3, [pc, #308]	; (8001a38 <ST_MENU_Display+0x13c>)
 8001904:	7a5b      	ldrb	r3, [r3, #9]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d007      	beq.n	800191a <ST_MENU_Display+0x1e>
		LCD_Clear(MENU_Data.hlcd);
 800190a:	4b4b      	ldr	r3, [pc, #300]	; (8001a38 <ST_MENU_Display+0x13c>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	4618      	mov	r0, r3
 8001910:	f005 fc94 	bl	800723c <LCD_Clear>
		MENU_Data.is_changing_menu = 0;
 8001914:	4b48      	ldr	r3, [pc, #288]	; (8001a38 <ST_MENU_Display+0x13c>)
 8001916:	2200      	movs	r2, #0
 8001918:	725a      	strb	r2, [r3, #9]
	}

	LCD_Set_Cursor(MENU_Data.hlcd, 0, 1);
 800191a:	4b47      	ldr	r3, [pc, #284]	; (8001a38 <ST_MENU_Display+0x13c>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2201      	movs	r2, #1
 8001920:	2100      	movs	r1, #0
 8001922:	4618      	mov	r0, r3
 8001924:	f005 fc9e 	bl	8007264 <LCD_Set_Cursor>
	LCD_Write(MENU_Data.hlcd, "Time: %02d:%02d", ST_MENU_Data.timeline_data.hour, ST_MENU_Data.timeline_data.minute);
 8001928:	4b43      	ldr	r3, [pc, #268]	; (8001a38 <ST_MENU_Display+0x13c>)
 800192a:	6858      	ldr	r0, [r3, #4]
 800192c:	4b43      	ldr	r3, [pc, #268]	; (8001a3c <ST_MENU_Display+0x140>)
 800192e:	785b      	ldrb	r3, [r3, #1]
 8001930:	461a      	mov	r2, r3
 8001932:	4b42      	ldr	r3, [pc, #264]	; (8001a3c <ST_MENU_Display+0x140>)
 8001934:	789b      	ldrb	r3, [r3, #2]
 8001936:	4942      	ldr	r1, [pc, #264]	; (8001a40 <ST_MENU_Display+0x144>)
 8001938:	f005 fc42 	bl	80071c0 <LCD_Write>

	LCD_Set_Cursor(MENU_Data.hlcd, 0, 2);
 800193c:	4b3e      	ldr	r3, [pc, #248]	; (8001a38 <ST_MENU_Display+0x13c>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	2202      	movs	r2, #2
 8001942:	2100      	movs	r1, #0
 8001944:	4618      	mov	r0, r3
 8001946:	f005 fc8d 	bl	8007264 <LCD_Set_Cursor>
	LCD_Write(MENU_Data.hlcd, "Day: C234567");
 800194a:	4b3b      	ldr	r3, [pc, #236]	; (8001a38 <ST_MENU_Display+0x13c>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	493d      	ldr	r1, [pc, #244]	; (8001a44 <ST_MENU_Display+0x148>)
 8001950:	4618      	mov	r0, r3
 8001952:	f005 fc35 	bl	80071c0 <LCD_Write>
	LCD_Set_Cursor(MENU_Data.hlcd, 5, 3);
 8001956:	4b38      	ldr	r3, [pc, #224]	; (8001a38 <ST_MENU_Display+0x13c>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	2203      	movs	r2, #3
 800195c:	2105      	movs	r1, #5
 800195e:	4618      	mov	r0, r3
 8001960:	f005 fc80 	bl	8007264 <LCD_Set_Cursor>
	for(int i = 0; i < 7; i++){
 8001964:	2300      	movs	r3, #0
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	e01d      	b.n	80019a6 <ST_MENU_Display+0xaa>
		uint8_t t_day_value = ST_MENU_Data.timeline_data.day & (1 << i);
 800196a:	4b34      	ldr	r3, [pc, #208]	; (8001a3c <ST_MENU_Display+0x140>)
 800196c:	78db      	ldrb	r3, [r3, #3]
 800196e:	b25a      	sxtb	r2, r3
 8001970:	2101      	movs	r1, #1
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	fa01 f303 	lsl.w	r3, r1, r3
 8001978:	b25b      	sxtb	r3, r3
 800197a:	4013      	ands	r3, r2
 800197c:	b25b      	sxtb	r3, r3
 800197e:	70fb      	strb	r3, [r7, #3]
		if(t_day_value){
 8001980:	78fb      	ldrb	r3, [r7, #3]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d006      	beq.n	8001994 <ST_MENU_Display+0x98>
			LCD_Send_Data(MENU_Data.hlcd, 0x00);
 8001986:	4b2c      	ldr	r3, [pc, #176]	; (8001a38 <ST_MENU_Display+0x13c>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	2100      	movs	r1, #0
 800198c:	4618      	mov	r0, r3
 800198e:	f005 fd2a 	bl	80073e6 <LCD_Send_Data>
 8001992:	e005      	b.n	80019a0 <ST_MENU_Display+0xa4>
		} else{
			LCD_Send_Data(MENU_Data.hlcd, 0xFE);
 8001994:	4b28      	ldr	r3, [pc, #160]	; (8001a38 <ST_MENU_Display+0x13c>)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	21fe      	movs	r1, #254	; 0xfe
 800199a:	4618      	mov	r0, r3
 800199c:	f005 fd23 	bl	80073e6 <LCD_Send_Data>
	for(int i = 0; i < 7; i++){
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3301      	adds	r3, #1
 80019a4:	607b      	str	r3, [r7, #4]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b06      	cmp	r3, #6
 80019aa:	ddde      	ble.n	800196a <ST_MENU_Display+0x6e>
		}
	}

	LCD_Set_Cursor(MENU_Data.hlcd, 0, 0);
 80019ac:	4b22      	ldr	r3, [pc, #136]	; (8001a38 <ST_MENU_Display+0x13c>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	2100      	movs	r1, #0
 80019b4:	4618      	mov	r0, r3
 80019b6:	f005 fc55 	bl	8007264 <LCD_Set_Cursor>
	if(ST_MENU_Data.state < SETTING_ALARM_SUNDAY){
 80019ba:	4b20      	ldr	r3, [pc, #128]	; (8001a3c <ST_MENU_Display+0x140>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d811      	bhi.n	80019e6 <ST_MENU_Display+0xea>
		LCD_Write(MENU_Data.hlcd, "  Setting : %s   ", __setting_type_str[ST_MENU_Data.state]);
 80019c2:	4b1d      	ldr	r3, [pc, #116]	; (8001a38 <ST_MENU_Display+0x13c>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	4a1d      	ldr	r2, [pc, #116]	; (8001a3c <ST_MENU_Display+0x140>)
 80019c8:	7812      	ldrb	r2, [r2, #0]
 80019ca:	4611      	mov	r1, r2
 80019cc:	4a1e      	ldr	r2, [pc, #120]	; (8001a48 <ST_MENU_Display+0x14c>)
 80019ce:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80019d2:	491e      	ldr	r1, [pc, #120]	; (8001a4c <ST_MENU_Display+0x150>)
 80019d4:	4618      	mov	r0, r3
 80019d6:	f005 fbf3 	bl	80071c0 <LCD_Write>
		LCD_Cursor_No_Blink(MENU_Data.hlcd);
 80019da:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <ST_MENU_Display+0x13c>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	4618      	mov	r0, r3
 80019e0:	f005 fcae 	bl	8007340 <LCD_Cursor_No_Blink>
		LCD_Set_Cursor(MENU_Data.hlcd, 5 + ST_MENU_Data.state - SETTING_ALARM_SUNDAY, 2);
	} else{
		LCD_Write(MENU_Data.hlcd, "   Checking again   ");
		LCD_Cursor_No_Blink(MENU_Data.hlcd);
	}
}
 80019e4:	e024      	b.n	8001a30 <ST_MENU_Display+0x134>
	} else if(ST_MENU_Data.state < CHECKING_ALARM_AGAIN){
 80019e6:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <ST_MENU_Display+0x140>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b08      	cmp	r3, #8
 80019ec:	d815      	bhi.n	8001a1a <ST_MENU_Display+0x11e>
		LCD_Write(MENU_Data.hlcd, "  Setting : DAY   ");
 80019ee:	4b12      	ldr	r3, [pc, #72]	; (8001a38 <ST_MENU_Display+0x13c>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	4917      	ldr	r1, [pc, #92]	; (8001a50 <ST_MENU_Display+0x154>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f005 fbe3 	bl	80071c0 <LCD_Write>
		LCD_Cursor_Blink(MENU_Data.hlcd);
 80019fa:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <ST_MENU_Display+0x13c>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f005 fc86 	bl	8007310 <LCD_Cursor_Blink>
		LCD_Set_Cursor(MENU_Data.hlcd, 5 + ST_MENU_Data.state - SETTING_ALARM_SUNDAY, 2);
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <ST_MENU_Display+0x13c>)
 8001a06:	6858      	ldr	r0, [r3, #4]
 8001a08:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <ST_MENU_Display+0x140>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	3303      	adds	r3, #3
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2202      	movs	r2, #2
 8001a12:	4619      	mov	r1, r3
 8001a14:	f005 fc26 	bl	8007264 <LCD_Set_Cursor>
}
 8001a18:	e00a      	b.n	8001a30 <ST_MENU_Display+0x134>
		LCD_Write(MENU_Data.hlcd, "   Checking again   ");
 8001a1a:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <ST_MENU_Display+0x13c>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	490d      	ldr	r1, [pc, #52]	; (8001a54 <ST_MENU_Display+0x158>)
 8001a20:	4618      	mov	r0, r3
 8001a22:	f005 fbcd 	bl	80071c0 <LCD_Write>
		LCD_Cursor_No_Blink(MENU_Data.hlcd);
 8001a26:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <ST_MENU_Display+0x13c>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f005 fc88 	bl	8007340 <LCD_Cursor_No_Blink>
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	200001ac 	.word	0x200001ac
 8001a3c:	200001c8 	.word	0x200001c8
 8001a40:	0800817c 	.word	0x0800817c
 8001a44:	0800818c 	.word	0x0800818c
 8001a48:	20000068 	.word	0x20000068
 8001a4c:	0800819c 	.word	0x0800819c
 8001a50:	080081b0 	.word	0x080081b0
 8001a54:	080081c4 	.word	0x080081c4

08001a58 <__create_day_string>:
#include "Timeline_Manage.h"
#include "Alarm.h"

TIME_LIST_MENU_DATA_HandleTypeDef TL_MENU_Data;

static void __create_day_string(char str[], uint8_t day){
 8001a58:	b480      	push	{r7}
 8001a5a:	b087      	sub	sp, #28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	460b      	mov	r3, r1
 8001a62:	70fb      	strb	r3, [r7, #3]
	uint8_t t_num_of_day = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < 7; i++){
 8001a68:	2300      	movs	r3, #0
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	e026      	b.n	8001abc <__create_day_string+0x64>
		uint8_t t_day_value = day & (1 << i);
 8001a6e:	2201      	movs	r2, #1
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	b25a      	sxtb	r2, r3
 8001a78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	b25b      	sxtb	r3, r3
 8001a80:	73fb      	strb	r3, [r7, #15]
		if(t_day_value){
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d016      	beq.n	8001ab6 <__create_day_string+0x5e>
			if(t_day_value == 1){
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d108      	bne.n	8001aa0 <__create_day_string+0x48>
				str[t_num_of_day++] = 'C';
 8001a8e:	7dfb      	ldrb	r3, [r7, #23]
 8001a90:	1c5a      	adds	r2, r3, #1
 8001a92:	75fa      	strb	r2, [r7, #23]
 8001a94:	461a      	mov	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	2243      	movs	r2, #67	; 0x43
 8001a9c:	701a      	strb	r2, [r3, #0]
 8001a9e:	e00a      	b.n	8001ab6 <__create_day_string+0x5e>
			} else{
				str[t_num_of_day++] = '1' + i;
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	b2da      	uxtb	r2, r3
 8001aa4:	7dfb      	ldrb	r3, [r7, #23]
 8001aa6:	1c59      	adds	r1, r3, #1
 8001aa8:	75f9      	strb	r1, [r7, #23]
 8001aaa:	4619      	mov	r1, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	440b      	add	r3, r1
 8001ab0:	3231      	adds	r2, #49	; 0x31
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 7; i++){
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	2b06      	cmp	r3, #6
 8001ac0:	ddd5      	ble.n	8001a6e <__create_day_string+0x16>
			}
		}
	}
}
 8001ac2:	bf00      	nop
 8001ac4:	bf00      	nop
 8001ac6:	371c      	adds	r7, #28
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
	...

08001ad0 <TL_MENU_Init>:

void TL_MENU_Init(){
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
	TL_MENU_Data.first_line = 0;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	; (8001af4 <TL_MENU_Init+0x24>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
	TL_MENU_Data.numer_of_choices = 0;
 8001ada:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <TL_MENU_Init+0x24>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	705a      	strb	r2, [r3, #1]
	TL_MENU_Data.current_pointer = 0;
 8001ae0:	4b04      	ldr	r3, [pc, #16]	; (8001af4 <TL_MENU_Init+0x24>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	709a      	strb	r2, [r3, #2]
	TL_MENU_Data.woking_state = NORMAL_STATE;
 8001ae6:	4b03      	ldr	r3, [pc, #12]	; (8001af4 <TL_MENU_Init+0x24>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	70da      	strb	r2, [r3, #3]
	TIMELINE_Init();
 8001aec:	f7fe fff6 	bl	8000adc <TIMELINE_Init>
//	for(int i = 0; i < NUMBER_OF_CHOICE; i++){
//		for(int j = 0; j < 21; j++){
//			TL_MENU_Data.list_str[i][j] = 0;
//		}
//	}
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	200001d0 	.word	0x200001d0

08001af8 <TL_MENU_Set_State>:

void TL_MENU_Set_State(){
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
	MENU_Data.menu_type = TIMELINE_LIST_MENU;
 8001afc:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <TL_MENU_Set_State+0x40>)
 8001afe:	2202      	movs	r2, #2
 8001b00:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 8001b02:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <TL_MENU_Set_State+0x40>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	721a      	strb	r2, [r3, #8]
	MENU_Data.is_changing_menu = 1;
 8001b08:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <TL_MENU_Set_State+0x40>)
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	725a      	strb	r2, [r3, #9]
	TL_MENU_Data.first_line = 0;
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <TL_MENU_Set_State+0x44>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	701a      	strb	r2, [r3, #0]
	TL_MENU_Data.current_pointer = 0;
 8001b14:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <TL_MENU_Set_State+0x44>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	709a      	strb	r2, [r3, #2]
	TL_MENU_Data.numer_of_choices = TIMELINE_Data.len + 1;
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <TL_MENU_Set_State+0x48>)
 8001b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b20:	3301      	adds	r3, #1
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <TL_MENU_Set_State+0x44>)
 8001b26:	705a      	strb	r2, [r3, #1]
	TL_MENU_Data.woking_state = NORMAL_STATE;
 8001b28:	4b04      	ldr	r3, [pc, #16]	; (8001b3c <TL_MENU_Set_State+0x44>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	70da      	strb	r2, [r3, #3]
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	200001ac 	.word	0x200001ac
 8001b3c:	200001d0 	.word	0x200001d0
 8001b40:	20000154 	.word	0x20000154

08001b44 <TL_MENU_Change_Working_State>:

void TL_MENU_Change_Working_State(){
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
	if(TL_MENU_Data.current_pointer == 0) return;
 8001b48:	4b2b      	ldr	r3, [pc, #172]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001b4a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d050      	beq.n	8001bf4 <TL_MENU_Change_Working_State+0xb0>
	if(TL_MENU_Data.woking_state == NORMAL_STATE){
 8001b52:	4b29      	ldr	r3, [pc, #164]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001b54:	78db      	ldrb	r3, [r3, #3]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d10d      	bne.n	8001b76 <TL_MENU_Change_Working_State+0x32>
		TL_MENU_Data.woking_state = CONFIG_TIMELINE_STATE;
 8001b5a:	4b27      	ldr	r3, [pc, #156]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	70da      	strb	r2, [r3, #3]
		TL_MENU_Data.timeline_state = TIMELINE_Data.flash_data[TL_MENU_Data.current_pointer - 1].timeline_state;
 8001b60:	4b25      	ldr	r3, [pc, #148]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001b62:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001b66:	3b01      	subs	r3, #1
 8001b68:	4a24      	ldr	r2, [pc, #144]	; (8001bfc <TL_MENU_Change_Working_State+0xb8>)
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4413      	add	r3, r2
 8001b6e:	79da      	ldrb	r2, [r3, #7]
 8001b70:	4b21      	ldr	r3, [pc, #132]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001b72:	711a      	strb	r2, [r3, #4]
 8001b74:	e037      	b.n	8001be6 <TL_MENU_Change_Working_State+0xa2>
	} else{
		TL_MENU_Data.woking_state = NORMAL_STATE;
 8001b76:	4b20      	ldr	r3, [pc, #128]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	70da      	strb	r2, [r3, #3]
		if(TL_MENU_Data.timeline_state == DELETE_TIMELINE && !ALARM_Is_Buzzer_Running()){
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001b7e:	791b      	ldrb	r3, [r3, #4]
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d123      	bne.n	8001bcc <TL_MENU_Change_Working_State+0x88>
 8001b84:	f7fe fe70 	bl	8000868 <ALARM_Is_Buzzer_Running>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d11e      	bne.n	8001bcc <TL_MENU_Change_Working_State+0x88>
			TIMELINE_Delete(TL_MENU_Data.current_pointer - 1);
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001b90:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	3b01      	subs	r3, #1
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff f80a 	bl	8000bb4 <TIMELINE_Delete>
			TL_MENU_Data.numer_of_choices--;
 8001ba0:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001ba2:	785b      	ldrb	r3, [r3, #1]
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	b2da      	uxtb	r2, r3
 8001ba8:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001baa:	705a      	strb	r2, [r3, #1]
			if(TL_MENU_Data.current_pointer > TL_MENU_Data.numer_of_choices - 1){
 8001bac:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001bae:	785b      	ldrb	r3, [r3, #1]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001bb4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dc14      	bgt.n	8001be6 <TL_MENU_Change_Working_State+0xa2>
				TL_MENU_Data.current_pointer = TL_MENU_Data.numer_of_choices - 1;
 8001bbc:	4b0e      	ldr	r3, [pc, #56]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001bbe:	785b      	ldrb	r3, [r3, #1]
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	b25a      	sxtb	r2, r3
 8001bc6:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001bc8:	709a      	strb	r2, [r3, #2]
			if(TL_MENU_Data.current_pointer > TL_MENU_Data.numer_of_choices - 1){
 8001bca:	e00c      	b.n	8001be6 <TL_MENU_Change_Working_State+0xa2>
			}
		} else{
			TIMELINE_Data.flash_data[TL_MENU_Data.current_pointer - 1].timeline_state = TL_MENU_Data.timeline_state;
 8001bcc:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001bce:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	4a08      	ldr	r2, [pc, #32]	; (8001bf8 <TL_MENU_Change_Working_State+0xb4>)
 8001bd6:	7911      	ldrb	r1, [r2, #4]
 8001bd8:	4a08      	ldr	r2, [pc, #32]	; (8001bfc <TL_MENU_Change_Working_State+0xb8>)
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4413      	add	r3, r2
 8001bde:	460a      	mov	r2, r1
 8001be0:	71da      	strb	r2, [r3, #7]
			TIMELINE_Store_To_Flash();
 8001be2:	f7ff f895 	bl	8000d10 <TIMELINE_Store_To_Flash>
		}
	}
	MENU_Data.menu_type = TIMELINE_LIST_MENU;
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <TL_MENU_Change_Working_State+0xbc>)
 8001be8:	2202      	movs	r2, #2
 8001bea:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 8001bec:	4b04      	ldr	r3, [pc, #16]	; (8001c00 <TL_MENU_Change_Working_State+0xbc>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	721a      	strb	r2, [r3, #8]
 8001bf2:	e000      	b.n	8001bf6 <TL_MENU_Change_Working_State+0xb2>
	if(TL_MENU_Data.current_pointer == 0) return;
 8001bf4:	bf00      	nop
}
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200001d0 	.word	0x200001d0
 8001bfc:	20000154 	.word	0x20000154
 8001c00:	200001ac 	.word	0x200001ac

08001c04 <TL_MENU_Change_Pointer>:

void TL_MENU_Change_Pointer(uint8_t p_is_increase){
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
	MENU_Data.menu_type = TIMELINE_LIST_MENU;
 8001c0e:	4b28      	ldr	r3, [pc, #160]	; (8001cb0 <TL_MENU_Change_Pointer+0xac>)
 8001c10:	2202      	movs	r2, #2
 8001c12:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 8001c14:	4b26      	ldr	r3, [pc, #152]	; (8001cb0 <TL_MENU_Change_Pointer+0xac>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	721a      	strb	r2, [r3, #8]
	TL_MENU_Data.current_pointer += (p_is_increase == INCREASE) ? 1 : -1;
 8001c1a:	4b26      	ldr	r3, [pc, #152]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c1c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	79fa      	ldrb	r2, [r7, #7]
 8001c24:	2a01      	cmp	r2, #1
 8001c26:	d101      	bne.n	8001c2c <TL_MENU_Change_Pointer+0x28>
 8001c28:	2201      	movs	r2, #1
 8001c2a:	e000      	b.n	8001c2e <TL_MENU_Change_Pointer+0x2a>
 8001c2c:	22ff      	movs	r2, #255	; 0xff
 8001c2e:	4413      	add	r3, r2
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	b25a      	sxtb	r2, r3
 8001c34:	4b1f      	ldr	r3, [pc, #124]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c36:	709a      	strb	r2, [r3, #2]
	if(TL_MENU_Data.current_pointer < 0){
 8001c38:	4b1e      	ldr	r3, [pc, #120]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c3a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	da03      	bge.n	8001c4a <TL_MENU_Change_Pointer+0x46>
		TL_MENU_Data.current_pointer = 0;
 8001c42:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	709a      	strb	r2, [r3, #2]
 8001c48:	e00e      	b.n	8001c68 <TL_MENU_Change_Pointer+0x64>
	} else if(TL_MENU_Data.current_pointer >= TL_MENU_Data.numer_of_choices){
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c4c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c50:	461a      	mov	r2, r3
 8001c52:	4b18      	ldr	r3, [pc, #96]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c54:	785b      	ldrb	r3, [r3, #1]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	db06      	blt.n	8001c68 <TL_MENU_Change_Pointer+0x64>
		TL_MENU_Data.current_pointer = TL_MENU_Data.numer_of_choices - 1;
 8001c5a:	4b16      	ldr	r3, [pc, #88]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c5c:	785b      	ldrb	r3, [r3, #1]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	b25a      	sxtb	r2, r3
 8001c64:	4b13      	ldr	r3, [pc, #76]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c66:	709a      	strb	r2, [r3, #2]
	}

	if(TL_MENU_Data.current_pointer > TL_MENU_Data.first_line + 3){
 8001c68:	4b12      	ldr	r3, [pc, #72]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c6a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	3303      	adds	r3, #3
 8001c76:	429a      	cmp	r2, r3
 8001c78:	dd06      	ble.n	8001c88 <TL_MENU_Change_Pointer+0x84>
		TL_MENU_Data.first_line++;
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	b2da      	uxtb	r2, r3
 8001c82:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c84:	701a      	strb	r2, [r3, #0]
	} else if(TL_MENU_Data.current_pointer < TL_MENU_Data.first_line){
		TL_MENU_Data.first_line--;
	}
}
 8001c86:	e00d      	b.n	8001ca4 <TL_MENU_Change_Pointer+0xa0>
	} else if(TL_MENU_Data.current_pointer < TL_MENU_Data.first_line){
 8001c88:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c8a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	da05      	bge.n	8001ca4 <TL_MENU_Change_Pointer+0xa0>
		TL_MENU_Data.first_line--;
 8001c98:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	4b04      	ldr	r3, [pc, #16]	; (8001cb4 <TL_MENU_Change_Pointer+0xb0>)
 8001ca2:	701a      	strb	r2, [r3, #0]
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	200001ac 	.word	0x200001ac
 8001cb4:	200001d0 	.word	0x200001d0

08001cb8 <TL_MENU_Config_Timeline>:

void TL_MENU_Config_Timeline(uint8_t p_is_increase){
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
	MENU_Data.menu_type = TIMELINE_LIST_MENU;
 8001cc2:	4b13      	ldr	r3, [pc, #76]	; (8001d10 <TL_MENU_Config_Timeline+0x58>)
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	701a      	strb	r2, [r3, #0]
	MENU_Data.changed = 0;
 8001cc8:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <TL_MENU_Config_Timeline+0x58>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	721a      	strb	r2, [r3, #8]

	TL_MENU_Data.timeline_state += (p_is_increase == INCREASE) ? 1 : -1;
 8001cce:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <TL_MENU_Config_Timeline+0x5c>)
 8001cd0:	791b      	ldrb	r3, [r3, #4]
 8001cd2:	79fa      	ldrb	r2, [r7, #7]
 8001cd4:	2a01      	cmp	r2, #1
 8001cd6:	d101      	bne.n	8001cdc <TL_MENU_Config_Timeline+0x24>
 8001cd8:	2201      	movs	r2, #1
 8001cda:	e000      	b.n	8001cde <TL_MENU_Config_Timeline+0x26>
 8001cdc:	22ff      	movs	r2, #255	; 0xff
 8001cde:	4413      	add	r3, r2
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <TL_MENU_Config_Timeline+0x5c>)
 8001ce4:	711a      	strb	r2, [r3, #4]
	if((int8_t)TL_MENU_Data.timeline_state < 0){
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <TL_MENU_Config_Timeline+0x5c>)
 8001ce8:	791b      	ldrb	r3, [r3, #4]
 8001cea:	b25b      	sxtb	r3, r3
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	da03      	bge.n	8001cf8 <TL_MENU_Config_Timeline+0x40>
		TL_MENU_Data.timeline_state = 2;
 8001cf0:	4b08      	ldr	r3, [pc, #32]	; (8001d14 <TL_MENU_Config_Timeline+0x5c>)
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	711a      	strb	r2, [r3, #4]
	} else if(TL_MENU_Data.timeline_state > 2){
		TL_MENU_Data.timeline_state = 0;
	}
}
 8001cf6:	e006      	b.n	8001d06 <TL_MENU_Config_Timeline+0x4e>
	} else if(TL_MENU_Data.timeline_state > 2){
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <TL_MENU_Config_Timeline+0x5c>)
 8001cfa:	791b      	ldrb	r3, [r3, #4]
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d902      	bls.n	8001d06 <TL_MENU_Config_Timeline+0x4e>
		TL_MENU_Data.timeline_state = 0;
 8001d00:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <TL_MENU_Config_Timeline+0x5c>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	711a      	strb	r2, [r3, #4]
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr
 8001d10:	200001ac 	.word	0x200001ac
 8001d14:	200001d0 	.word	0x200001d0

08001d18 <TL_MENU_Display>:

void TL_MENU_Display(){
 8001d18:	b590      	push	{r4, r7, lr}
 8001d1a:	b087      	sub	sp, #28
 8001d1c:	af02      	add	r7, sp, #8
	if(MENU_Data.is_changing_menu == 1){
 8001d1e:	4b60      	ldr	r3, [pc, #384]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001d20:	7a5b      	ldrb	r3, [r3, #9]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d107      	bne.n	8001d36 <TL_MENU_Display+0x1e>
		LCD_Clear(MENU_Data.hlcd);
 8001d26:	4b5e      	ldr	r3, [pc, #376]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f005 fa86 	bl	800723c <LCD_Clear>
		MENU_Data.is_changing_menu = 0;
 8001d30:	4b5b      	ldr	r3, [pc, #364]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	725a      	strb	r2, [r3, #9]
	}
	for(int i = 0; i < 4; i++){
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	e0a7      	b.n	8001e8c <TL_MENU_Display+0x174>
		uint8_t t_index = TL_MENU_Data.first_line + i;
 8001d3c:	4b59      	ldr	r3, [pc, #356]	; (8001ea4 <TL_MENU_Display+0x18c>)
 8001d3e:	781a      	ldrb	r2, [r3, #0]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	4413      	add	r3, r2
 8001d46:	72fb      	strb	r3, [r7, #11]
		LCD_Set_Cursor(MENU_Data.hlcd, 0, i);
 8001d48:	4b55      	ldr	r3, [pc, #340]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	b2d2      	uxtb	r2, r2
 8001d50:	2100      	movs	r1, #0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f005 fa86 	bl	8007264 <LCD_Set_Cursor>
		if(t_index == 0){
 8001d58:	7afb      	ldrb	r3, [r7, #11]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d106      	bne.n	8001d6c <TL_MENU_Display+0x54>
			LCD_Write(MENU_Data.hlcd, " Add...             ");
 8001d5e:	4b50      	ldr	r3, [pc, #320]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	4951      	ldr	r1, [pc, #324]	; (8001ea8 <TL_MENU_Display+0x190>)
 8001d64:	4618      	mov	r0, r3
 8001d66:	f005 fa2b 	bl	80071c0 <LCD_Write>
 8001d6a:	e03e      	b.n	8001dea <TL_MENU_Display+0xd2>
		} else if(t_index - 1 < TIMELINE_Data.len){
 8001d6c:	4b4f      	ldr	r3, [pc, #316]	; (8001eac <TL_MENU_Display+0x194>)
 8001d6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d72:	7afa      	ldrb	r2, [r7, #11]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d832      	bhi.n	8001dde <TL_MENU_Display+0xc6>
			char day_str[8] = {};
 8001d78:	2300      	movs	r3, #0
 8001d7a:	603b      	str	r3, [r7, #0]
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	607b      	str	r3, [r7, #4]
			__create_day_string(day_str, TIMELINE_Data.flash_data[t_index - 1].day);
 8001d80:	7afb      	ldrb	r3, [r7, #11]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	4a49      	ldr	r2, [pc, #292]	; (8001eac <TL_MENU_Display+0x194>)
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	799a      	ldrb	r2, [r3, #6]
 8001d8c:	463b      	mov	r3, r7
 8001d8e:	4611      	mov	r1, r2
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff fe61 	bl	8001a58 <__create_day_string>
			LCD_Write(MENU_Data.hlcd, " %02d:%02d %7s  %s ", TIMELINE_Data.flash_data[t_index - 1].hour, TIMELINE_Data.flash_data[t_index - 1].minute,
 8001d96:	4b42      	ldr	r3, [pc, #264]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001d98:	6858      	ldr	r0, [r3, #4]
 8001d9a:	7afb      	ldrb	r3, [r7, #11]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	4a43      	ldr	r2, [pc, #268]	; (8001eac <TL_MENU_Display+0x194>)
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	4413      	add	r3, r2
 8001da4:	791b      	ldrb	r3, [r3, #4]
 8001da6:	4619      	mov	r1, r3
 8001da8:	7afb      	ldrb	r3, [r7, #11]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	4a3f      	ldr	r2, [pc, #252]	; (8001eac <TL_MENU_Display+0x194>)
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	795b      	ldrb	r3, [r3, #5]
 8001db4:	461c      	mov	r4, r3
					day_str, (TIMELINE_Data.flash_data[t_index - 1].timeline_state == TIMELINE_ON) ? " ON" : "OFF");
 8001db6:	7afb      	ldrb	r3, [r7, #11]
 8001db8:	3b01      	subs	r3, #1
 8001dba:	4a3c      	ldr	r2, [pc, #240]	; (8001eac <TL_MENU_Display+0x194>)
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	79db      	ldrb	r3, [r3, #7]
			LCD_Write(MENU_Data.hlcd, " %02d:%02d %7s  %s ", TIMELINE_Data.flash_data[t_index - 1].hour, TIMELINE_Data.flash_data[t_index - 1].minute,
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d101      	bne.n	8001dca <TL_MENU_Display+0xb2>
 8001dc6:	4b3a      	ldr	r3, [pc, #232]	; (8001eb0 <TL_MENU_Display+0x198>)
 8001dc8:	e000      	b.n	8001dcc <TL_MENU_Display+0xb4>
 8001dca:	4b3a      	ldr	r3, [pc, #232]	; (8001eb4 <TL_MENU_Display+0x19c>)
 8001dcc:	9301      	str	r3, [sp, #4]
 8001dce:	463b      	mov	r3, r7
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	4623      	mov	r3, r4
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	4938      	ldr	r1, [pc, #224]	; (8001eb8 <TL_MENU_Display+0x1a0>)
 8001dd8:	f005 f9f2 	bl	80071c0 <LCD_Write>
 8001ddc:	e005      	b.n	8001dea <TL_MENU_Display+0xd2>
		} else{
			LCD_Write(MENU_Data.hlcd, "                    ");
 8001dde:	4b30      	ldr	r3, [pc, #192]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	4936      	ldr	r1, [pc, #216]	; (8001ebc <TL_MENU_Display+0x1a4>)
 8001de4:	4618      	mov	r0, r3
 8001de6:	f005 f9eb 	bl	80071c0 <LCD_Write>
		}
		if(TL_MENU_Data.current_pointer == t_index){
 8001dea:	4b2e      	ldr	r3, [pc, #184]	; (8001ea4 <TL_MENU_Display+0x18c>)
 8001dec:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001df0:	461a      	mov	r2, r3
 8001df2:	7afb      	ldrb	r3, [r7, #11]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d146      	bne.n	8001e86 <TL_MENU_Display+0x16e>
			if(TL_MENU_Data.woking_state == NORMAL_STATE){
 8001df8:	4b2a      	ldr	r3, [pc, #168]	; (8001ea4 <TL_MENU_Display+0x18c>)
 8001dfa:	78db      	ldrb	r3, [r3, #3]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d10e      	bne.n	8001e1e <TL_MENU_Display+0x106>
				LCD_Set_Cursor(MENU_Data.hlcd, 0, i);
 8001e00:	4b27      	ldr	r3, [pc, #156]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	68fa      	ldr	r2, [r7, #12]
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f005 fa2a 	bl	8007264 <LCD_Set_Cursor>
				LCD_Send_Data(MENU_Data.hlcd, 0x7E);
 8001e10:	4b23      	ldr	r3, [pc, #140]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	217e      	movs	r1, #126	; 0x7e
 8001e16:	4618      	mov	r0, r3
 8001e18:	f005 fae5 	bl	80073e6 <LCD_Send_Data>
 8001e1c:	e033      	b.n	8001e86 <TL_MENU_Display+0x16e>
			} else{
				LCD_Set_Cursor(MENU_Data.hlcd, 15, i);
 8001e1e:	4b20      	ldr	r3, [pc, #128]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	b2d2      	uxtb	r2, r2
 8001e26:	210f      	movs	r1, #15
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f005 fa1b 	bl	8007264 <LCD_Set_Cursor>
				LCD_Send_Data(MENU_Data.hlcd, 0x7E);
 8001e2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	217e      	movs	r1, #126	; 0x7e
 8001e34:	4618      	mov	r0, r3
 8001e36:	f005 fad6 	bl	80073e6 <LCD_Send_Data>
				if(TL_MENU_Data.timeline_state == TURN_OFF_TIMELINE){
 8001e3a:	4b1a      	ldr	r3, [pc, #104]	; (8001ea4 <TL_MENU_Display+0x18c>)
 8001e3c:	791b      	ldrb	r3, [r3, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d106      	bne.n	8001e50 <TL_MENU_Display+0x138>
					LCD_Write(MENU_Data.hlcd, "OFF");
 8001e42:	4b17      	ldr	r3, [pc, #92]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	491b      	ldr	r1, [pc, #108]	; (8001eb4 <TL_MENU_Display+0x19c>)
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f005 f9b9 	bl	80071c0 <LCD_Write>
 8001e4e:	e014      	b.n	8001e7a <TL_MENU_Display+0x162>
				} else if(TL_MENU_Data.timeline_state == TURN_ON_TIMELINE){
 8001e50:	4b14      	ldr	r3, [pc, #80]	; (8001ea4 <TL_MENU_Display+0x18c>)
 8001e52:	791b      	ldrb	r3, [r3, #4]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d106      	bne.n	8001e66 <TL_MENU_Display+0x14e>
					LCD_Write(MENU_Data.hlcd, " ON");
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	4914      	ldr	r1, [pc, #80]	; (8001eb0 <TL_MENU_Display+0x198>)
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f005 f9ae 	bl	80071c0 <LCD_Write>
 8001e64:	e009      	b.n	8001e7a <TL_MENU_Display+0x162>
				} else if(TL_MENU_Data.timeline_state == DELETE_TIMELINE){
 8001e66:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <TL_MENU_Display+0x18c>)
 8001e68:	791b      	ldrb	r3, [r3, #4]
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d105      	bne.n	8001e7a <TL_MENU_Display+0x162>
					LCD_Write(MENU_Data.hlcd, "DEL");
 8001e6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	4913      	ldr	r1, [pc, #76]	; (8001ec0 <TL_MENU_Display+0x1a8>)
 8001e74:	4618      	mov	r0, r3
 8001e76:	f005 f9a3 	bl	80071c0 <LCD_Write>
				}
				LCD_Send_Data(MENU_Data.hlcd, 0x7F);
 8001e7a:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <TL_MENU_Display+0x188>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	217f      	movs	r1, #127	; 0x7f
 8001e80:	4618      	mov	r0, r3
 8001e82:	f005 fab0 	bl	80073e6 <LCD_Send_Data>
	for(int i = 0; i < 4; i++){
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b03      	cmp	r3, #3
 8001e90:	f77f af54 	ble.w	8001d3c <TL_MENU_Display+0x24>
			}
		}
	}
}
 8001e94:	bf00      	nop
 8001e96:	bf00      	nop
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd90      	pop	{r4, r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	200001ac 	.word	0x200001ac
 8001ea4:	200001d0 	.word	0x200001d0
 8001ea8:	080081dc 	.word	0x080081dc
 8001eac:	20000154 	.word	0x20000154
 8001eb0:	080081f4 	.word	0x080081f4
 8001eb4:	080081f8 	.word	0x080081f8
 8001eb8:	080081fc 	.word	0x080081fc
 8001ebc:	08008210 	.word	0x08008210
 8001ec0:	08008228 	.word	0x08008228

08001ec4 <TEMP_AND_HUM_Handle>:

LCD_I2C_HandleTypeDef hlcd;
DHT_HandleTypeDef hdht;

#define CHECKING_SENSOR_TIME	2000
void TEMP_AND_HUM_Handle(){
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
	static uint32_t timer = 0;
	static uint8_t system_temperature = 0;
	static uint8_t system_huminity = 0;
	if(HAL_GetTick() - timer >= CHECKING_SENSOR_TIME){
 8001ec8:	f000 fd76 	bl	80029b8 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	4b23      	ldr	r3, [pc, #140]	; (8001f5c <TEMP_AND_HUM_Handle+0x98>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001ed8:	d33d      	bcc.n	8001f56 <TEMP_AND_HUM_Handle+0x92>
		HAL_TIM_Encoder_Stop_IT(&htim2, TIM_CHANNEL_ALL);
 8001eda:	213c      	movs	r1, #60	; 0x3c
 8001edc:	4820      	ldr	r0, [pc, #128]	; (8001f60 <TEMP_AND_HUM_Handle+0x9c>)
 8001ede:	f003 fd49 	bl	8005974 <HAL_TIM_Encoder_Stop_IT>
		DHT_Read_Value(&hdht);
 8001ee2:	4820      	ldr	r0, [pc, #128]	; (8001f64 <TEMP_AND_HUM_Handle+0xa0>)
 8001ee4:	f004 fec1 	bl	8006c6a <DHT_Read_Value>
		HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8001ee8:	213c      	movs	r1, #60	; 0x3c
 8001eea:	481d      	ldr	r0, [pc, #116]	; (8001f60 <TEMP_AND_HUM_Handle+0x9c>)
 8001eec:	f003 fc94 	bl	8005818 <HAL_TIM_Encoder_Start_IT>
		if(system_huminity != (uint8_t)hdht.huminity || system_temperature != (uint8_t)hdht.temperature){
 8001ef0:	4b1c      	ldr	r3, [pc, #112]	; (8001f64 <TEMP_AND_HUM_Handle+0xa0>)
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7fe fb3d 	bl	8000574 <__aeabi_f2uiz>
 8001efa:	4603      	mov	r3, r0
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <TEMP_AND_HUM_Handle+0xa4>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d10a      	bne.n	8001f1c <TEMP_AND_HUM_Handle+0x58>
 8001f06:	4b17      	ldr	r3, [pc, #92]	; (8001f64 <TEMP_AND_HUM_Handle+0xa0>)
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7fe fb32 	bl	8000574 <__aeabi_f2uiz>
 8001f10:	4603      	mov	r3, r0
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <TEMP_AND_HUM_Handle+0xa8>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d017      	beq.n	8001f4c <TEMP_AND_HUM_Handle+0x88>
			system_huminity = hdht.huminity;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <TEMP_AND_HUM_Handle+0xa0>)
 8001f1e:	691b      	ldr	r3, [r3, #16]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe fb27 	bl	8000574 <__aeabi_f2uiz>
 8001f26:	4603      	mov	r3, r0
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <TEMP_AND_HUM_Handle+0xa4>)
 8001f2c:	701a      	strb	r2, [r3, #0]
			system_temperature = hdht.temperature;
 8001f2e:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <TEMP_AND_HUM_Handle+0xa0>)
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fb1e 	bl	8000574 <__aeabi_f2uiz>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <TEMP_AND_HUM_Handle+0xa8>)
 8001f3e:	701a      	strb	r2, [r3, #0]
			if(MENU_Data.menu_type == MAIN_MENU){
 8001f40:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <TEMP_AND_HUM_Handle+0xac>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d101      	bne.n	8001f4c <TEMP_AND_HUM_Handle+0x88>
				MAIN_MENU_Update_Value();
 8001f48:	f7ff f998 	bl	800127c <MAIN_MENU_Update_Value>
			}
		}

		timer = HAL_GetTick();
 8001f4c:	f000 fd34 	bl	80029b8 <HAL_GetTick>
 8001f50:	4603      	mov	r3, r0
 8001f52:	4a02      	ldr	r2, [pc, #8]	; (8001f5c <TEMP_AND_HUM_Handle+0x98>)
 8001f54:	6013      	str	r3, [r2, #0]
	}
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20000388 	.word	0x20000388
 8001f60:	20000294 	.word	0x20000294
 8001f64:	20000374 	.word	0x20000374
 8001f68:	2000038c 	.word	0x2000038c
 8001f6c:	2000038d 	.word	0x2000038d
 8001f70:	200001ac 	.word	0x200001ac

08001f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f7a:	f000 fcc5 	bl	8002908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f7e:	f000 f855 	bl	800202c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f82:	f000 f9fb 	bl	800237c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f86:	f000 f8ab 	bl	80020e0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001f8a:	f000 f9cd 	bl	8002328 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001f8e:	f000 f8d5 	bl	800213c <MX_I2C2_Init>
  MX_TIM4_Init();
 8001f92:	f000 f97b 	bl	800228c <MX_TIM4_Init>
  MX_TIM2_Init();
 8001f96:	f000 f925 	bl	80021e4 <MX_TIM2_Init>
  MX_RTC_Init();
 8001f9a:	f000 f8fd 	bl	8002198 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

//  while(HAL_I2C_IsDeviceReady(&hi2c2, 0x68 << 1, 1, 1000) != HAL_OK);

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fa4:	481a      	ldr	r0, [pc, #104]	; (8002010 <main+0x9c>)
 8001fa6:	f001 fa8e 	bl	80034c6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 8001faa:	2200      	movs	r2, #0
 8001fac:	2101      	movs	r1, #1
 8001fae:	4819      	ldr	r0, [pc, #100]	; (8002014 <main+0xa0>)
 8001fb0:	f001 fa89 	bl	80034c6 <HAL_GPIO_WritePin>

  HAL_Delay(500);
 8001fb4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fb8:	f000 fd08 	bl	80029cc <HAL_Delay>

  REALTIME_Init();
 8001fbc:	f7fe fee4 	bl	8000d88 <REALTIME_Init>
  DHT_Init(&hdht, &htim4, DHT11, GPIOA, GPIO_PIN_0);
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	4b13      	ldr	r3, [pc, #76]	; (8002014 <main+0xa0>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	4913      	ldr	r1, [pc, #76]	; (8002018 <main+0xa4>)
 8001fca:	4814      	ldr	r0, [pc, #80]	; (800201c <main+0xa8>)
 8001fcc:	f004 fe2d 	bl	8006c2a <DHT_Init>
  LCD_Init(&hlcd, &hi2c1, 20, 4, 0x4E);
 8001fd0:	234e      	movs	r3, #78	; 0x4e
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	2304      	movs	r3, #4
 8001fd6:	2214      	movs	r2, #20
 8001fd8:	4911      	ldr	r1, [pc, #68]	; (8002020 <main+0xac>)
 8001fda:	4812      	ldr	r0, [pc, #72]	; (8002024 <main+0xb0>)
 8001fdc:	f005 f884 	bl	80070e8 <LCD_Init>
  MENU_Init(&hlcd);
 8001fe0:	4810      	ldr	r0, [pc, #64]	; (8002024 <main+0xb0>)
 8001fe2:	f7ff f959 	bl	8001298 <MENU_Init>
  ROTARY_ENCODER_Init();
 8001fe6:	f7fe fd43 	bl	8000a70 <ROTARY_ENCODER_Init>
  ALARM_Init(GPIOA, GPIO_PIN_1);
 8001fea:	2102      	movs	r1, #2
 8001fec:	4809      	ldr	r0, [pc, #36]	; (8002014 <main+0xa0>)
 8001fee:	f7fe fbf7 	bl	80007e0 <ALARM_Init>

  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8001ff2:	213c      	movs	r1, #60	; 0x3c
 8001ff4:	480c      	ldr	r0, [pc, #48]	; (8002028 <main+0xb4>)
 8001ff6:	f003 fc0f 	bl	8005818 <HAL_TIM_Encoder_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  REALTIME_Handle();
 8001ffa:	f7fe ff0b 	bl	8000e14 <REALTIME_Handle>

	  TEMP_AND_HUM_Handle();
 8001ffe:	f7ff ff61 	bl	8001ec4 <TEMP_AND_HUM_Handle>

	  MENU_Handle();
 8002002:	f7ff f96d 	bl	80012e0 <MENU_Handle>

	  ROTARY_ENCODER_Handle();
 8002006:	f7fe fd5b 	bl	8000ac0 <ROTARY_ENCODER_Handle>

	  ALARM_Handle();
 800200a:	f7fe fc01 	bl	8000810 <ALARM_Handle>
	  REALTIME_Handle();
 800200e:	e7f4      	b.n	8001ffa <main+0x86>
 8002010:	40011000 	.word	0x40011000
 8002014:	40010800 	.word	0x40010800
 8002018:	200002dc 	.word	0x200002dc
 800201c:	20000374 	.word	0x20000374
 8002020:	200001d8 	.word	0x200001d8
 8002024:	20000368 	.word	0x20000368
 8002028:	20000294 	.word	0x20000294

0800202c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b094      	sub	sp, #80	; 0x50
 8002030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002032:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002036:	2228      	movs	r2, #40	; 0x28
 8002038:	2100      	movs	r1, #0
 800203a:	4618      	mov	r0, r3
 800203c:	f005 fbaa 	bl	8007794 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	605a      	str	r2, [r3, #4]
 800204a:	609a      	str	r2, [r3, #8]
 800204c:	60da      	str	r2, [r3, #12]
 800204e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	609a      	str	r2, [r3, #8]
 800205a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800205c:	2303      	movs	r3, #3
 800205e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002060:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002064:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002066:	2301      	movs	r3, #1
 8002068:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800206a:	2310      	movs	r3, #16
 800206c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800206e:	2302      	movs	r3, #2
 8002070:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002072:	2300      	movs	r3, #0
 8002074:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002076:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800207a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800207c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002080:	4618      	mov	r0, r3
 8002082:	f002 fbc5 	bl	8004810 <HAL_RCC_OscConfig>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800208c:	f000 f9f0 	bl	8002470 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002090:	230f      	movs	r3, #15
 8002092:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002094:	2302      	movs	r3, #2
 8002096:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002098:	2300      	movs	r3, #0
 800209a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800209c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020a0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020a2:	2300      	movs	r3, #0
 80020a4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020a6:	f107 0314 	add.w	r3, r7, #20
 80020aa:	2102      	movs	r1, #2
 80020ac:	4618      	mov	r0, r3
 80020ae:	f002 fe31 	bl	8004d14 <HAL_RCC_ClockConfig>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80020b8:	f000 f9da 	bl	8002470 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80020bc:	2301      	movs	r3, #1
 80020be:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV128;
 80020c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020c4:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020c6:	1d3b      	adds	r3, r7, #4
 80020c8:	4618      	mov	r0, r3
 80020ca:	f002 ffbb 	bl	8005044 <HAL_RCCEx_PeriphCLKConfig>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80020d4:	f000 f9cc 	bl	8002470 <Error_Handler>
  }
}
 80020d8:	bf00      	nop
 80020da:	3750      	adds	r7, #80	; 0x50
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020e4:	4b12      	ldr	r3, [pc, #72]	; (8002130 <MX_I2C1_Init+0x50>)
 80020e6:	4a13      	ldr	r2, [pc, #76]	; (8002134 <MX_I2C1_Init+0x54>)
 80020e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80020ea:	4b11      	ldr	r3, [pc, #68]	; (8002130 <MX_I2C1_Init+0x50>)
 80020ec:	4a12      	ldr	r2, [pc, #72]	; (8002138 <MX_I2C1_Init+0x58>)
 80020ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020f0:	4b0f      	ldr	r3, [pc, #60]	; (8002130 <MX_I2C1_Init+0x50>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020f6:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <MX_I2C1_Init+0x50>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020fc:	4b0c      	ldr	r3, [pc, #48]	; (8002130 <MX_I2C1_Init+0x50>)
 80020fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002102:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002104:	4b0a      	ldr	r3, [pc, #40]	; (8002130 <MX_I2C1_Init+0x50>)
 8002106:	2200      	movs	r2, #0
 8002108:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800210a:	4b09      	ldr	r3, [pc, #36]	; (8002130 <MX_I2C1_Init+0x50>)
 800210c:	2200      	movs	r2, #0
 800210e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002110:	4b07      	ldr	r3, [pc, #28]	; (8002130 <MX_I2C1_Init+0x50>)
 8002112:	2200      	movs	r2, #0
 8002114:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002116:	4b06      	ldr	r3, [pc, #24]	; (8002130 <MX_I2C1_Init+0x50>)
 8002118:	2200      	movs	r2, #0
 800211a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800211c:	4804      	ldr	r0, [pc, #16]	; (8002130 <MX_I2C1_Init+0x50>)
 800211e:	f001 f9eb 	bl	80034f8 <HAL_I2C_Init>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002128:	f000 f9a2 	bl	8002470 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}
 8002130:	200001d8 	.word	0x200001d8
 8002134:	40005400 	.word	0x40005400
 8002138:	000186a0 	.word	0x000186a0

0800213c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002140:	4b12      	ldr	r3, [pc, #72]	; (800218c <MX_I2C2_Init+0x50>)
 8002142:	4a13      	ldr	r2, [pc, #76]	; (8002190 <MX_I2C2_Init+0x54>)
 8002144:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002146:	4b11      	ldr	r3, [pc, #68]	; (800218c <MX_I2C2_Init+0x50>)
 8002148:	4a12      	ldr	r2, [pc, #72]	; (8002194 <MX_I2C2_Init+0x58>)
 800214a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800214c:	4b0f      	ldr	r3, [pc, #60]	; (800218c <MX_I2C2_Init+0x50>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002152:	4b0e      	ldr	r3, [pc, #56]	; (800218c <MX_I2C2_Init+0x50>)
 8002154:	2200      	movs	r2, #0
 8002156:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002158:	4b0c      	ldr	r3, [pc, #48]	; (800218c <MX_I2C2_Init+0x50>)
 800215a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800215e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002160:	4b0a      	ldr	r3, [pc, #40]	; (800218c <MX_I2C2_Init+0x50>)
 8002162:	2200      	movs	r2, #0
 8002164:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002166:	4b09      	ldr	r3, [pc, #36]	; (800218c <MX_I2C2_Init+0x50>)
 8002168:	2200      	movs	r2, #0
 800216a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800216c:	4b07      	ldr	r3, [pc, #28]	; (800218c <MX_I2C2_Init+0x50>)
 800216e:	2200      	movs	r2, #0
 8002170:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002172:	4b06      	ldr	r3, [pc, #24]	; (800218c <MX_I2C2_Init+0x50>)
 8002174:	2200      	movs	r2, #0
 8002176:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002178:	4804      	ldr	r0, [pc, #16]	; (800218c <MX_I2C2_Init+0x50>)
 800217a:	f001 f9bd 	bl	80034f8 <HAL_I2C_Init>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002184:	f000 f974 	bl	8002470 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002188:	bf00      	nop
 800218a:	bd80      	pop	{r7, pc}
 800218c:	2000022c 	.word	0x2000022c
 8002190:	40005800 	.word	0x40005800
 8002194:	000186a0 	.word	0x000186a0

08002198 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800219e:	1d3b      	adds	r3, r7, #4
 80021a0:	2100      	movs	r1, #0
 80021a2:	460a      	mov	r2, r1
 80021a4:	801a      	strh	r2, [r3, #0]
 80021a6:	460a      	mov	r2, r1
 80021a8:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80021aa:	2300      	movs	r3, #0
 80021ac:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80021ae:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <MX_RTC_Init+0x44>)
 80021b0:	4a0b      	ldr	r2, [pc, #44]	; (80021e0 <MX_RTC_Init+0x48>)
 80021b2:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80021b4:	4b09      	ldr	r3, [pc, #36]	; (80021dc <MX_RTC_Init+0x44>)
 80021b6:	f04f 32ff 	mov.w	r2, #4294967295
 80021ba:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80021bc:	4b07      	ldr	r3, [pc, #28]	; (80021dc <MX_RTC_Init+0x44>)
 80021be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021c2:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80021c4:	4805      	ldr	r0, [pc, #20]	; (80021dc <MX_RTC_Init+0x44>)
 80021c6:	f003 f8b3 	bl	8005330 <HAL_RTC_Init>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80021d0:	f000 f94e 	bl	8002470 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000280 	.word	0x20000280
 80021e0:	40002800 	.word	0x40002800

080021e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08c      	sub	sp, #48	; 0x30
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80021ea:	f107 030c 	add.w	r3, r7, #12
 80021ee:	2224      	movs	r2, #36	; 0x24
 80021f0:	2100      	movs	r1, #0
 80021f2:	4618      	mov	r0, r3
 80021f4:	f005 face 	bl	8007794 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f8:	1d3b      	adds	r3, r7, #4
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002200:	4b21      	ldr	r3, [pc, #132]	; (8002288 <MX_TIM2_Init+0xa4>)
 8002202:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002206:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002208:	4b1f      	ldr	r3, [pc, #124]	; (8002288 <MX_TIM2_Init+0xa4>)
 800220a:	2200      	movs	r2, #0
 800220c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800220e:	4b1e      	ldr	r3, [pc, #120]	; (8002288 <MX_TIM2_Init+0xa4>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002214:	4b1c      	ldr	r3, [pc, #112]	; (8002288 <MX_TIM2_Init+0xa4>)
 8002216:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800221a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800221c:	4b1a      	ldr	r3, [pc, #104]	; (8002288 <MX_TIM2_Init+0xa4>)
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002222:	4b19      	ldr	r3, [pc, #100]	; (8002288 <MX_TIM2_Init+0xa4>)
 8002224:	2200      	movs	r2, #0
 8002226:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002228:	2303      	movs	r3, #3
 800222a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800222c:	2300      	movs	r3, #0
 800222e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002230:	2301      	movs	r3, #1
 8002232:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002234:	2300      	movs	r3, #0
 8002236:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002238:	230a      	movs	r3, #10
 800223a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800223c:	2300      	movs	r3, #0
 800223e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002240:	2301      	movs	r3, #1
 8002242:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002244:	2300      	movs	r3, #0
 8002246:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8002248:	230a      	movs	r3, #10
 800224a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800224c:	f107 030c 	add.w	r3, r7, #12
 8002250:	4619      	mov	r1, r3
 8002252:	480d      	ldr	r0, [pc, #52]	; (8002288 <MX_TIM2_Init+0xa4>)
 8002254:	f003 fa3e 	bl	80056d4 <HAL_TIM_Encoder_Init>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800225e:	f000 f907 	bl	8002470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002262:	2300      	movs	r3, #0
 8002264:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002266:	2300      	movs	r3, #0
 8002268:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800226a:	1d3b      	adds	r3, r7, #4
 800226c:	4619      	mov	r1, r3
 800226e:	4806      	ldr	r0, [pc, #24]	; (8002288 <MX_TIM2_Init+0xa4>)
 8002270:	f003 ff42 	bl	80060f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800227a:	f000 f8f9 	bl	8002470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800227e:	bf00      	nop
 8002280:	3730      	adds	r7, #48	; 0x30
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000294 	.word	0x20000294

0800228c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002292:	f107 0308 	add.w	r3, r7, #8
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]
 800229a:	605a      	str	r2, [r3, #4]
 800229c:	609a      	str	r2, [r3, #8]
 800229e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022a0:	463b      	mov	r3, r7
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80022a8:	4b1d      	ldr	r3, [pc, #116]	; (8002320 <MX_TIM4_Init+0x94>)
 80022aa:	4a1e      	ldr	r2, [pc, #120]	; (8002324 <MX_TIM4_Init+0x98>)
 80022ac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 80022ae:	4b1c      	ldr	r3, [pc, #112]	; (8002320 <MX_TIM4_Init+0x94>)
 80022b0:	223f      	movs	r2, #63	; 0x3f
 80022b2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b4:	4b1a      	ldr	r3, [pc, #104]	; (8002320 <MX_TIM4_Init+0x94>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80022ba:	4b19      	ldr	r3, [pc, #100]	; (8002320 <MX_TIM4_Init+0x94>)
 80022bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022c0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022c2:	4b17      	ldr	r3, [pc, #92]	; (8002320 <MX_TIM4_Init+0x94>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022c8:	4b15      	ldr	r3, [pc, #84]	; (8002320 <MX_TIM4_Init+0x94>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80022ce:	4814      	ldr	r0, [pc, #80]	; (8002320 <MX_TIM4_Init+0x94>)
 80022d0:	f003 f941 	bl	8005556 <HAL_TIM_Base_Init>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80022da:	f000 f8c9 	bl	8002470 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022e2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022e4:	f107 0308 	add.w	r3, r7, #8
 80022e8:	4619      	mov	r1, r3
 80022ea:	480d      	ldr	r0, [pc, #52]	; (8002320 <MX_TIM4_Init+0x94>)
 80022ec:	f003 fcff 	bl	8005cee <HAL_TIM_ConfigClockSource>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80022f6:	f000 f8bb 	bl	8002470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022fa:	2300      	movs	r3, #0
 80022fc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022fe:	2300      	movs	r3, #0
 8002300:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002302:	463b      	mov	r3, r7
 8002304:	4619      	mov	r1, r3
 8002306:	4806      	ldr	r0, [pc, #24]	; (8002320 <MX_TIM4_Init+0x94>)
 8002308:	f003 fef6 	bl	80060f8 <HAL_TIMEx_MasterConfigSynchronization>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002312:	f000 f8ad 	bl	8002470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	200002dc 	.word	0x200002dc
 8002324:	40000800 	.word	0x40000800

08002328 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800232c:	4b11      	ldr	r3, [pc, #68]	; (8002374 <MX_USART1_UART_Init+0x4c>)
 800232e:	4a12      	ldr	r2, [pc, #72]	; (8002378 <MX_USART1_UART_Init+0x50>)
 8002330:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002332:	4b10      	ldr	r3, [pc, #64]	; (8002374 <MX_USART1_UART_Init+0x4c>)
 8002334:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002338:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <MX_USART1_UART_Init+0x4c>)
 800233c:	2200      	movs	r2, #0
 800233e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002340:	4b0c      	ldr	r3, [pc, #48]	; (8002374 <MX_USART1_UART_Init+0x4c>)
 8002342:	2200      	movs	r2, #0
 8002344:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002346:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <MX_USART1_UART_Init+0x4c>)
 8002348:	2200      	movs	r2, #0
 800234a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800234c:	4b09      	ldr	r3, [pc, #36]	; (8002374 <MX_USART1_UART_Init+0x4c>)
 800234e:	220c      	movs	r2, #12
 8002350:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002352:	4b08      	ldr	r3, [pc, #32]	; (8002374 <MX_USART1_UART_Init+0x4c>)
 8002354:	2200      	movs	r2, #0
 8002356:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002358:	4b06      	ldr	r3, [pc, #24]	; (8002374 <MX_USART1_UART_Init+0x4c>)
 800235a:	2200      	movs	r2, #0
 800235c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800235e:	4805      	ldr	r0, [pc, #20]	; (8002374 <MX_USART1_UART_Init+0x4c>)
 8002360:	f003 ff3a 	bl	80061d8 <HAL_UART_Init>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800236a:	f000 f881 	bl	8002470 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	20000324 	.word	0x20000324
 8002378:	40013800 	.word	0x40013800

0800237c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002382:	f107 0310 	add.w	r3, r7, #16
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	605a      	str	r2, [r3, #4]
 800238c:	609a      	str	r2, [r3, #8]
 800238e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002390:	4b33      	ldr	r3, [pc, #204]	; (8002460 <MX_GPIO_Init+0xe4>)
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	4a32      	ldr	r2, [pc, #200]	; (8002460 <MX_GPIO_Init+0xe4>)
 8002396:	f043 0310 	orr.w	r3, r3, #16
 800239a:	6193      	str	r3, [r2, #24]
 800239c:	4b30      	ldr	r3, [pc, #192]	; (8002460 <MX_GPIO_Init+0xe4>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	f003 0310 	and.w	r3, r3, #16
 80023a4:	60fb      	str	r3, [r7, #12]
 80023a6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a8:	4b2d      	ldr	r3, [pc, #180]	; (8002460 <MX_GPIO_Init+0xe4>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	4a2c      	ldr	r2, [pc, #176]	; (8002460 <MX_GPIO_Init+0xe4>)
 80023ae:	f043 0320 	orr.w	r3, r3, #32
 80023b2:	6193      	str	r3, [r2, #24]
 80023b4:	4b2a      	ldr	r3, [pc, #168]	; (8002460 <MX_GPIO_Init+0xe4>)
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	f003 0320 	and.w	r3, r3, #32
 80023bc:	60bb      	str	r3, [r7, #8]
 80023be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c0:	4b27      	ldr	r3, [pc, #156]	; (8002460 <MX_GPIO_Init+0xe4>)
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	4a26      	ldr	r2, [pc, #152]	; (8002460 <MX_GPIO_Init+0xe4>)
 80023c6:	f043 0304 	orr.w	r3, r3, #4
 80023ca:	6193      	str	r3, [r2, #24]
 80023cc:	4b24      	ldr	r3, [pc, #144]	; (8002460 <MX_GPIO_Init+0xe4>)
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	f003 0304 	and.w	r3, r3, #4
 80023d4:	607b      	str	r3, [r7, #4]
 80023d6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d8:	4b21      	ldr	r3, [pc, #132]	; (8002460 <MX_GPIO_Init+0xe4>)
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	4a20      	ldr	r2, [pc, #128]	; (8002460 <MX_GPIO_Init+0xe4>)
 80023de:	f043 0308 	orr.w	r3, r3, #8
 80023e2:	6193      	str	r3, [r2, #24]
 80023e4:	4b1e      	ldr	r3, [pc, #120]	; (8002460 <MX_GPIO_Init+0xe4>)
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	f003 0308 	and.w	r3, r3, #8
 80023ec:	603b      	str	r3, [r7, #0]
 80023ee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80023f0:	2200      	movs	r2, #0
 80023f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023f6:	481b      	ldr	r0, [pc, #108]	; (8002464 <MX_GPIO_Init+0xe8>)
 80023f8:	f001 f865 	bl	80034c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80023fc:	2200      	movs	r2, #0
 80023fe:	2103      	movs	r1, #3
 8002400:	4819      	ldr	r0, [pc, #100]	; (8002468 <MX_GPIO_Init+0xec>)
 8002402:	f001 f860 	bl	80034c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002406:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800240a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800240c:	2301      	movs	r3, #1
 800240e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002414:	2302      	movs	r3, #2
 8002416:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002418:	f107 0310 	add.w	r3, r7, #16
 800241c:	4619      	mov	r1, r3
 800241e:	4811      	ldr	r0, [pc, #68]	; (8002464 <MX_GPIO_Init+0xe8>)
 8002420:	f000 feb6 	bl	8003190 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002424:	2303      	movs	r3, #3
 8002426:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002428:	2301      	movs	r3, #1
 800242a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242c:	2300      	movs	r3, #0
 800242e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002430:	2302      	movs	r3, #2
 8002432:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002434:	f107 0310 	add.w	r3, r7, #16
 8002438:	4619      	mov	r1, r3
 800243a:	480b      	ldr	r0, [pc, #44]	; (8002468 <MX_GPIO_Init+0xec>)
 800243c:	f000 fea8 	bl	8003190 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002440:	2310      	movs	r3, #16
 8002442:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002448:	2300      	movs	r3, #0
 800244a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800244c:	f107 0310 	add.w	r3, r7, #16
 8002450:	4619      	mov	r1, r3
 8002452:	4806      	ldr	r0, [pc, #24]	; (800246c <MX_GPIO_Init+0xf0>)
 8002454:	f000 fe9c 	bl	8003190 <HAL_GPIO_Init>

}
 8002458:	bf00      	nop
 800245a:	3720      	adds	r7, #32
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40021000 	.word	0x40021000
 8002464:	40011000 	.word	0x40011000
 8002468:	40010800 	.word	0x40010800
 800246c:	40010c00 	.word	0x40010c00

08002470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002474:	b672      	cpsid	i
}
 8002476:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002478:	e7fe      	b.n	8002478 <Error_Handler+0x8>
	...

0800247c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002482:	4b15      	ldr	r3, [pc, #84]	; (80024d8 <HAL_MspInit+0x5c>)
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	4a14      	ldr	r2, [pc, #80]	; (80024d8 <HAL_MspInit+0x5c>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	6193      	str	r3, [r2, #24]
 800248e:	4b12      	ldr	r3, [pc, #72]	; (80024d8 <HAL_MspInit+0x5c>)
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	60bb      	str	r3, [r7, #8]
 8002498:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800249a:	4b0f      	ldr	r3, [pc, #60]	; (80024d8 <HAL_MspInit+0x5c>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	4a0e      	ldr	r2, [pc, #56]	; (80024d8 <HAL_MspInit+0x5c>)
 80024a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024a4:	61d3      	str	r3, [r2, #28]
 80024a6:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <HAL_MspInit+0x5c>)
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ae:	607b      	str	r3, [r7, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80024b2:	4b0a      	ldr	r3, [pc, #40]	; (80024dc <HAL_MspInit+0x60>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	4a04      	ldr	r2, [pc, #16]	; (80024dc <HAL_MspInit+0x60>)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ce:	bf00      	nop
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr
 80024d8:	40021000 	.word	0x40021000
 80024dc:	40010000 	.word	0x40010000

080024e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08a      	sub	sp, #40	; 0x28
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e8:	f107 0318 	add.w	r3, r7, #24
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a2b      	ldr	r2, [pc, #172]	; (80025a8 <HAL_I2C_MspInit+0xc8>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d124      	bne.n	800254a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002500:	4b2a      	ldr	r3, [pc, #168]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	4a29      	ldr	r2, [pc, #164]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 8002506:	f043 0308 	orr.w	r3, r3, #8
 800250a:	6193      	str	r3, [r2, #24]
 800250c:	4b27      	ldr	r3, [pc, #156]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	f003 0308 	and.w	r3, r3, #8
 8002514:	617b      	str	r3, [r7, #20]
 8002516:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002518:	23c0      	movs	r3, #192	; 0xc0
 800251a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800251c:	2312      	movs	r3, #18
 800251e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002520:	2303      	movs	r3, #3
 8002522:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002524:	f107 0318 	add.w	r3, r7, #24
 8002528:	4619      	mov	r1, r3
 800252a:	4821      	ldr	r0, [pc, #132]	; (80025b0 <HAL_I2C_MspInit+0xd0>)
 800252c:	f000 fe30 	bl	8003190 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002530:	4b1e      	ldr	r3, [pc, #120]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	4a1d      	ldr	r2, [pc, #116]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 8002536:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800253a:	61d3      	str	r3, [r2, #28]
 800253c:	4b1b      	ldr	r3, [pc, #108]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 800253e:	69db      	ldr	r3, [r3, #28]
 8002540:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002544:	613b      	str	r3, [r7, #16]
 8002546:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002548:	e029      	b.n	800259e <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a19      	ldr	r2, [pc, #100]	; (80025b4 <HAL_I2C_MspInit+0xd4>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d124      	bne.n	800259e <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002554:	4b15      	ldr	r3, [pc, #84]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	4a14      	ldr	r2, [pc, #80]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 800255a:	f043 0308 	orr.w	r3, r3, #8
 800255e:	6193      	str	r3, [r2, #24]
 8002560:	4b12      	ldr	r3, [pc, #72]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	f003 0308 	and.w	r3, r3, #8
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800256c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002572:	2312      	movs	r3, #18
 8002574:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002576:	2303      	movs	r3, #3
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800257a:	f107 0318 	add.w	r3, r7, #24
 800257e:	4619      	mov	r1, r3
 8002580:	480b      	ldr	r0, [pc, #44]	; (80025b0 <HAL_I2C_MspInit+0xd0>)
 8002582:	f000 fe05 	bl	8003190 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	4a08      	ldr	r2, [pc, #32]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 800258c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002590:	61d3      	str	r3, [r2, #28]
 8002592:	4b06      	ldr	r3, [pc, #24]	; (80025ac <HAL_I2C_MspInit+0xcc>)
 8002594:	69db      	ldr	r3, [r3, #28]
 8002596:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800259a:	60bb      	str	r3, [r7, #8]
 800259c:	68bb      	ldr	r3, [r7, #8]
}
 800259e:	bf00      	nop
 80025a0:	3728      	adds	r7, #40	; 0x28
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40005400 	.word	0x40005400
 80025ac:	40021000 	.word	0x40021000
 80025b0:	40010c00 	.word	0x40010c00
 80025b4:	40005800 	.word	0x40005800

080025b8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0b      	ldr	r2, [pc, #44]	; (80025f4 <HAL_RTC_MspInit+0x3c>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d110      	bne.n	80025ec <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80025ca:	f002 f915 	bl	80047f8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80025ce:	4b0a      	ldr	r3, [pc, #40]	; (80025f8 <HAL_RTC_MspInit+0x40>)
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	4a09      	ldr	r2, [pc, #36]	; (80025f8 <HAL_RTC_MspInit+0x40>)
 80025d4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80025d8:	61d3      	str	r3, [r2, #28]
 80025da:	4b07      	ldr	r3, [pc, #28]	; (80025f8 <HAL_RTC_MspInit+0x40>)
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80025e6:	4b05      	ldr	r3, [pc, #20]	; (80025fc <HAL_RTC_MspInit+0x44>)
 80025e8:	2201      	movs	r2, #1
 80025ea:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80025ec:	bf00      	nop
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	40002800 	.word	0x40002800
 80025f8:	40021000 	.word	0x40021000
 80025fc:	4242043c 	.word	0x4242043c

08002600 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08a      	sub	sp, #40	; 0x28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800261e:	d156      	bne.n	80026ce <HAL_TIM_Encoder_MspInit+0xce>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002620:	4b2d      	ldr	r3, [pc, #180]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	4a2c      	ldr	r2, [pc, #176]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002626:	f043 0301 	orr.w	r3, r3, #1
 800262a:	61d3      	str	r3, [r2, #28]
 800262c:	4b2a      	ldr	r3, [pc, #168]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd8>)
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	613b      	str	r3, [r7, #16]
 8002636:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002638:	4b27      	ldr	r3, [pc, #156]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd8>)
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	4a26      	ldr	r2, [pc, #152]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd8>)
 800263e:	f043 0304 	orr.w	r3, r3, #4
 8002642:	6193      	str	r3, [r2, #24]
 8002644:	4b24      	ldr	r3, [pc, #144]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	f003 0304 	and.w	r3, r3, #4
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002650:	4b21      	ldr	r3, [pc, #132]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	4a20      	ldr	r2, [pc, #128]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002656:	f043 0308 	orr.w	r3, r3, #8
 800265a:	6193      	str	r3, [r2, #24]
 800265c:	4b1e      	ldr	r3, [pc, #120]	; (80026d8 <HAL_TIM_Encoder_MspInit+0xd8>)
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002668:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800266c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800266e:	2300      	movs	r3, #0
 8002670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002676:	f107 0314 	add.w	r3, r7, #20
 800267a:	4619      	mov	r1, r3
 800267c:	4817      	ldr	r0, [pc, #92]	; (80026dc <HAL_TIM_Encoder_MspInit+0xdc>)
 800267e:	f000 fd87 	bl	8003190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002682:	2308      	movs	r3, #8
 8002684:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002686:	2300      	movs	r3, #0
 8002688:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268a:	2300      	movs	r3, #0
 800268c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800268e:	f107 0314 	add.w	r3, r7, #20
 8002692:	4619      	mov	r1, r3
 8002694:	4812      	ldr	r0, [pc, #72]	; (80026e0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002696:	f000 fd7b 	bl	8003190 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800269a:	4b12      	ldr	r3, [pc, #72]	; (80026e4 <HAL_TIM_Encoder_MspInit+0xe4>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	627b      	str	r3, [r7, #36]	; 0x24
 80026a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026a6:	627b      	str	r3, [r7, #36]	; 0x24
 80026a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026aa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80026ae:	627b      	str	r3, [r7, #36]	; 0x24
 80026b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026b6:	627b      	str	r3, [r7, #36]	; 0x24
 80026b8:	4a0a      	ldr	r2, [pc, #40]	; (80026e4 <HAL_TIM_Encoder_MspInit+0xe4>)
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80026be:	2200      	movs	r2, #0
 80026c0:	2100      	movs	r1, #0
 80026c2:	201c      	movs	r0, #28
 80026c4:	f000 fa7d 	bl	8002bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80026c8:	201c      	movs	r0, #28
 80026ca:	f000 fa96 	bl	8002bfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80026ce:	bf00      	nop
 80026d0:	3728      	adds	r7, #40	; 0x28
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	40021000 	.word	0x40021000
 80026dc:	40010800 	.word	0x40010800
 80026e0:	40010c00 	.word	0x40010c00
 80026e4:	40010000 	.word	0x40010000

080026e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a09      	ldr	r2, [pc, #36]	; (800271c <HAL_TIM_Base_MspInit+0x34>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d10b      	bne.n	8002712 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026fa:	4b09      	ldr	r3, [pc, #36]	; (8002720 <HAL_TIM_Base_MspInit+0x38>)
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	4a08      	ldr	r2, [pc, #32]	; (8002720 <HAL_TIM_Base_MspInit+0x38>)
 8002700:	f043 0304 	orr.w	r3, r3, #4
 8002704:	61d3      	str	r3, [r2, #28]
 8002706:	4b06      	ldr	r3, [pc, #24]	; (8002720 <HAL_TIM_Base_MspInit+0x38>)
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	f003 0304 	and.w	r3, r3, #4
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002712:	bf00      	nop
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr
 800271c:	40000800 	.word	0x40000800
 8002720:	40021000 	.word	0x40021000

08002724 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b088      	sub	sp, #32
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272c:	f107 0310 	add.w	r3, r7, #16
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a20      	ldr	r2, [pc, #128]	; (80027c0 <HAL_UART_MspInit+0x9c>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d139      	bne.n	80027b8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002744:	4b1f      	ldr	r3, [pc, #124]	; (80027c4 <HAL_UART_MspInit+0xa0>)
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	4a1e      	ldr	r2, [pc, #120]	; (80027c4 <HAL_UART_MspInit+0xa0>)
 800274a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800274e:	6193      	str	r3, [r2, #24]
 8002750:	4b1c      	ldr	r3, [pc, #112]	; (80027c4 <HAL_UART_MspInit+0xa0>)
 8002752:	699b      	ldr	r3, [r3, #24]
 8002754:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275c:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <HAL_UART_MspInit+0xa0>)
 800275e:	699b      	ldr	r3, [r3, #24]
 8002760:	4a18      	ldr	r2, [pc, #96]	; (80027c4 <HAL_UART_MspInit+0xa0>)
 8002762:	f043 0304 	orr.w	r3, r3, #4
 8002766:	6193      	str	r3, [r2, #24]
 8002768:	4b16      	ldr	r3, [pc, #88]	; (80027c4 <HAL_UART_MspInit+0xa0>)
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	f003 0304 	and.w	r3, r3, #4
 8002770:	60bb      	str	r3, [r7, #8]
 8002772:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002774:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002778:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277a:	2302      	movs	r3, #2
 800277c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800277e:	2303      	movs	r3, #3
 8002780:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002782:	f107 0310 	add.w	r3, r7, #16
 8002786:	4619      	mov	r1, r3
 8002788:	480f      	ldr	r0, [pc, #60]	; (80027c8 <HAL_UART_MspInit+0xa4>)
 800278a:	f000 fd01 	bl	8003190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800278e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002792:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002798:	2300      	movs	r3, #0
 800279a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279c:	f107 0310 	add.w	r3, r7, #16
 80027a0:	4619      	mov	r1, r3
 80027a2:	4809      	ldr	r0, [pc, #36]	; (80027c8 <HAL_UART_MspInit+0xa4>)
 80027a4:	f000 fcf4 	bl	8003190 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80027a8:	2200      	movs	r2, #0
 80027aa:	2100      	movs	r1, #0
 80027ac:	2025      	movs	r0, #37	; 0x25
 80027ae:	f000 fa08 	bl	8002bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027b2:	2025      	movs	r0, #37	; 0x25
 80027b4:	f000 fa21 	bl	8002bfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80027b8:	bf00      	nop
 80027ba:	3720      	adds	r7, #32
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	40013800 	.word	0x40013800
 80027c4:	40021000 	.word	0x40021000
 80027c8:	40010800 	.word	0x40010800

080027cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027d0:	e7fe      	b.n	80027d0 <NMI_Handler+0x4>

080027d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027d2:	b480      	push	{r7}
 80027d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027d6:	e7fe      	b.n	80027d6 <HardFault_Handler+0x4>

080027d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027dc:	e7fe      	b.n	80027dc <MemManage_Handler+0x4>

080027de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027de:	b480      	push	{r7}
 80027e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027e2:	e7fe      	b.n	80027e2 <BusFault_Handler+0x4>

080027e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027e8:	e7fe      	b.n	80027e8 <UsageFault_Handler+0x4>

080027ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027ea:	b480      	push	{r7}
 80027ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027ee:	bf00      	nop
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr

080027f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027f6:	b480      	push	{r7}
 80027f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr

08002802 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002802:	b480      	push	{r7}
 8002804:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002806:	bf00      	nop
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr

0800280e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002812:	f000 f8bf 	bl	8002994 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002816:	bf00      	nop
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002820:	4802      	ldr	r0, [pc, #8]	; (800282c <TIM2_IRQHandler+0x10>)
 8002822:	f003 f95c 	bl	8005ade <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000294 	.word	0x20000294

08002830 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002834:	4802      	ldr	r0, [pc, #8]	; (8002840 <USART1_IRQHandler+0x10>)
 8002836:	f003 fd1d 	bl	8006274 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000324 	.word	0x20000324

08002844 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800284c:	4a14      	ldr	r2, [pc, #80]	; (80028a0 <_sbrk+0x5c>)
 800284e:	4b15      	ldr	r3, [pc, #84]	; (80028a4 <_sbrk+0x60>)
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002858:	4b13      	ldr	r3, [pc, #76]	; (80028a8 <_sbrk+0x64>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d102      	bne.n	8002866 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002860:	4b11      	ldr	r3, [pc, #68]	; (80028a8 <_sbrk+0x64>)
 8002862:	4a12      	ldr	r2, [pc, #72]	; (80028ac <_sbrk+0x68>)
 8002864:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002866:	4b10      	ldr	r3, [pc, #64]	; (80028a8 <_sbrk+0x64>)
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4413      	add	r3, r2
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	429a      	cmp	r2, r3
 8002872:	d207      	bcs.n	8002884 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002874:	f004 ff54 	bl	8007720 <__errno>
 8002878:	4603      	mov	r3, r0
 800287a:	220c      	movs	r2, #12
 800287c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800287e:	f04f 33ff 	mov.w	r3, #4294967295
 8002882:	e009      	b.n	8002898 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002884:	4b08      	ldr	r3, [pc, #32]	; (80028a8 <_sbrk+0x64>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800288a:	4b07      	ldr	r3, [pc, #28]	; (80028a8 <_sbrk+0x64>)
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4413      	add	r3, r2
 8002892:	4a05      	ldr	r2, [pc, #20]	; (80028a8 <_sbrk+0x64>)
 8002894:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002896:	68fb      	ldr	r3, [r7, #12]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3718      	adds	r7, #24
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	20005000 	.word	0x20005000
 80028a4:	00000400 	.word	0x00000400
 80028a8:	20000390 	.word	0x20000390
 80028ac:	200003e8 	.word	0x200003e8

080028b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028b4:	bf00      	nop
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028bc:	480c      	ldr	r0, [pc, #48]	; (80028f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028be:	490d      	ldr	r1, [pc, #52]	; (80028f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028c0:	4a0d      	ldr	r2, [pc, #52]	; (80028f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028c4:	e002      	b.n	80028cc <LoopCopyDataInit>

080028c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028ca:	3304      	adds	r3, #4

080028cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028d0:	d3f9      	bcc.n	80028c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028d2:	4a0a      	ldr	r2, [pc, #40]	; (80028fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028d4:	4c0a      	ldr	r4, [pc, #40]	; (8002900 <LoopFillZerobss+0x22>)
  movs r3, #0
 80028d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028d8:	e001      	b.n	80028de <LoopFillZerobss>

080028da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028dc:	3204      	adds	r2, #4

080028de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028e0:	d3fb      	bcc.n	80028da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80028e2:	f7ff ffe5 	bl	80028b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028e6:	f004 ff21 	bl	800772c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028ea:	f7ff fb43 	bl	8001f74 <main>
  bx lr
 80028ee:	4770      	bx	lr
  ldr r0, =_sdata
 80028f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028f4:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 80028f8:	080082a0 	.word	0x080082a0
  ldr r2, =_sbss
 80028fc:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8002900:	200003e4 	.word	0x200003e4

08002904 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002904:	e7fe      	b.n	8002904 <ADC1_2_IRQHandler>
	...

08002908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800290c:	4b08      	ldr	r3, [pc, #32]	; (8002930 <HAL_Init+0x28>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a07      	ldr	r2, [pc, #28]	; (8002930 <HAL_Init+0x28>)
 8002912:	f043 0310 	orr.w	r3, r3, #16
 8002916:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002918:	2003      	movs	r0, #3
 800291a:	f000 f947 	bl	8002bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800291e:	200f      	movs	r0, #15
 8002920:	f000 f808 	bl	8002934 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002924:	f7ff fdaa 	bl	800247c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40022000 	.word	0x40022000

08002934 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800293c:	4b12      	ldr	r3, [pc, #72]	; (8002988 <HAL_InitTick+0x54>)
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_InitTick+0x58>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	4619      	mov	r1, r3
 8002946:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800294a:	fbb3 f3f1 	udiv	r3, r3, r1
 800294e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002952:	4618      	mov	r0, r3
 8002954:	f000 f95f 	bl	8002c16 <HAL_SYSTICK_Config>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e00e      	b.n	8002980 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2b0f      	cmp	r3, #15
 8002966:	d80a      	bhi.n	800297e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002968:	2200      	movs	r2, #0
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	f04f 30ff 	mov.w	r0, #4294967295
 8002970:	f000 f927 	bl	8002bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002974:	4a06      	ldr	r2, [pc, #24]	; (8002990 <HAL_InitTick+0x5c>)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800297a:	2300      	movs	r3, #0
 800297c:	e000      	b.n	8002980 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
}
 8002980:	4618      	mov	r0, r3
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	2000008c 	.word	0x2000008c
 800298c:	20000094 	.word	0x20000094
 8002990:	20000090 	.word	0x20000090

08002994 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002998:	4b05      	ldr	r3, [pc, #20]	; (80029b0 <HAL_IncTick+0x1c>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	461a      	mov	r2, r3
 800299e:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <HAL_IncTick+0x20>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4413      	add	r3, r2
 80029a4:	4a03      	ldr	r2, [pc, #12]	; (80029b4 <HAL_IncTick+0x20>)
 80029a6:	6013      	str	r3, [r2, #0]
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr
 80029b0:	20000094 	.word	0x20000094
 80029b4:	20000394 	.word	0x20000394

080029b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  return uwTick;
 80029bc:	4b02      	ldr	r3, [pc, #8]	; (80029c8 <HAL_GetTick+0x10>)
 80029be:	681b      	ldr	r3, [r3, #0]
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr
 80029c8:	20000394 	.word	0x20000394

080029cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029d4:	f7ff fff0 	bl	80029b8 <HAL_GetTick>
 80029d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e4:	d005      	beq.n	80029f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029e6:	4b0a      	ldr	r3, [pc, #40]	; (8002a10 <HAL_Delay+0x44>)
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	461a      	mov	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4413      	add	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029f2:	bf00      	nop
 80029f4:	f7ff ffe0 	bl	80029b8 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d8f7      	bhi.n	80029f4 <HAL_Delay+0x28>
  {
  }
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	20000094 	.word	0x20000094

08002a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a24:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <__NVIC_SetPriorityGrouping+0x44>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a30:	4013      	ands	r3, r2
 8002a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a46:	4a04      	ldr	r2, [pc, #16]	; (8002a58 <__NVIC_SetPriorityGrouping+0x44>)
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	60d3      	str	r3, [r2, #12]
}
 8002a4c:	bf00      	nop
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bc80      	pop	{r7}
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	e000ed00 	.word	0xe000ed00

08002a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a60:	4b04      	ldr	r3, [pc, #16]	; (8002a74 <__NVIC_GetPriorityGrouping+0x18>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	0a1b      	lsrs	r3, r3, #8
 8002a66:	f003 0307 	and.w	r3, r3, #7
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	e000ed00 	.word	0xe000ed00

08002a78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	4603      	mov	r3, r0
 8002a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	db0b      	blt.n	8002aa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	f003 021f 	and.w	r2, r3, #31
 8002a90:	4906      	ldr	r1, [pc, #24]	; (8002aac <__NVIC_EnableIRQ+0x34>)
 8002a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a96:	095b      	lsrs	r3, r3, #5
 8002a98:	2001      	movs	r0, #1
 8002a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr
 8002aac:	e000e100 	.word	0xe000e100

08002ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	6039      	str	r1, [r7, #0]
 8002aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	db0a      	blt.n	8002ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	490c      	ldr	r1, [pc, #48]	; (8002afc <__NVIC_SetPriority+0x4c>)
 8002aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ace:	0112      	lsls	r2, r2, #4
 8002ad0:	b2d2      	uxtb	r2, r2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ad8:	e00a      	b.n	8002af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	b2da      	uxtb	r2, r3
 8002ade:	4908      	ldr	r1, [pc, #32]	; (8002b00 <__NVIC_SetPriority+0x50>)
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	f003 030f 	and.w	r3, r3, #15
 8002ae6:	3b04      	subs	r3, #4
 8002ae8:	0112      	lsls	r2, r2, #4
 8002aea:	b2d2      	uxtb	r2, r2
 8002aec:	440b      	add	r3, r1
 8002aee:	761a      	strb	r2, [r3, #24]
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	e000e100 	.word	0xe000e100
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b089      	sub	sp, #36	; 0x24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f003 0307 	and.w	r3, r3, #7
 8002b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	f1c3 0307 	rsb	r3, r3, #7
 8002b1e:	2b04      	cmp	r3, #4
 8002b20:	bf28      	it	cs
 8002b22:	2304      	movcs	r3, #4
 8002b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	3304      	adds	r3, #4
 8002b2a:	2b06      	cmp	r3, #6
 8002b2c:	d902      	bls.n	8002b34 <NVIC_EncodePriority+0x30>
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	3b03      	subs	r3, #3
 8002b32:	e000      	b.n	8002b36 <NVIC_EncodePriority+0x32>
 8002b34:	2300      	movs	r3, #0
 8002b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b38:	f04f 32ff 	mov.w	r2, #4294967295
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	43da      	mvns	r2, r3
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	401a      	ands	r2, r3
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	fa01 f303 	lsl.w	r3, r1, r3
 8002b56:	43d9      	mvns	r1, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b5c:	4313      	orrs	r3, r2
         );
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3724      	adds	r7, #36	; 0x24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr

08002b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	3b01      	subs	r3, #1
 8002b74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b78:	d301      	bcc.n	8002b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e00f      	b.n	8002b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b7e:	4a0a      	ldr	r2, [pc, #40]	; (8002ba8 <SysTick_Config+0x40>)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3b01      	subs	r3, #1
 8002b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b86:	210f      	movs	r1, #15
 8002b88:	f04f 30ff 	mov.w	r0, #4294967295
 8002b8c:	f7ff ff90 	bl	8002ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b90:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <SysTick_Config+0x40>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b96:	4b04      	ldr	r3, [pc, #16]	; (8002ba8 <SysTick_Config+0x40>)
 8002b98:	2207      	movs	r2, #7
 8002b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	e000e010 	.word	0xe000e010

08002bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f7ff ff2d 	bl	8002a14 <__NVIC_SetPriorityGrouping>
}
 8002bba:	bf00      	nop
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b086      	sub	sp, #24
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	4603      	mov	r3, r0
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
 8002bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bd4:	f7ff ff42 	bl	8002a5c <__NVIC_GetPriorityGrouping>
 8002bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	68b9      	ldr	r1, [r7, #8]
 8002bde:	6978      	ldr	r0, [r7, #20]
 8002be0:	f7ff ff90 	bl	8002b04 <NVIC_EncodePriority>
 8002be4:	4602      	mov	r2, r0
 8002be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bea:	4611      	mov	r1, r2
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff ff5f 	bl	8002ab0 <__NVIC_SetPriority>
}
 8002bf2:	bf00      	nop
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b082      	sub	sp, #8
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	4603      	mov	r3, r0
 8002c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff ff35 	bl	8002a78 <__NVIC_EnableIRQ>
}
 8002c0e:	bf00      	nop
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b082      	sub	sp, #8
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ffa2 	bl	8002b68 <SysTick_Config>
 8002c24:	4603      	mov	r3, r0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b085      	sub	sp, #20
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c36:	2300      	movs	r3, #0
 8002c38:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d008      	beq.n	8002c56 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2204      	movs	r2, #4
 8002c48:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e020      	b.n	8002c98 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f022 020e 	bic.w	r2, r2, #14
 8002c64:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0201 	bic.w	r2, r2, #1
 8002c74:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7e:	2101      	movs	r1, #1
 8002c80:	fa01 f202 	lsl.w	r2, r1, r2
 8002c84:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3714      	adds	r7, #20
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bc80      	pop	{r7}
 8002ca0:	4770      	bx	lr
	...

08002ca4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cac:	2300      	movs	r3, #0
 8002cae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d005      	beq.n	8002cc6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2204      	movs	r2, #4
 8002cbe:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	73fb      	strb	r3, [r7, #15]
 8002cc4:	e051      	b.n	8002d6a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 020e 	bic.w	r2, r2, #14
 8002cd4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 0201 	bic.w	r2, r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a22      	ldr	r2, [pc, #136]	; (8002d74 <HAL_DMA_Abort_IT+0xd0>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d029      	beq.n	8002d44 <HAL_DMA_Abort_IT+0xa0>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a20      	ldr	r2, [pc, #128]	; (8002d78 <HAL_DMA_Abort_IT+0xd4>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d022      	beq.n	8002d40 <HAL_DMA_Abort_IT+0x9c>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a1f      	ldr	r2, [pc, #124]	; (8002d7c <HAL_DMA_Abort_IT+0xd8>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d01a      	beq.n	8002d3a <HAL_DMA_Abort_IT+0x96>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a1d      	ldr	r2, [pc, #116]	; (8002d80 <HAL_DMA_Abort_IT+0xdc>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d012      	beq.n	8002d34 <HAL_DMA_Abort_IT+0x90>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a1c      	ldr	r2, [pc, #112]	; (8002d84 <HAL_DMA_Abort_IT+0xe0>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d00a      	beq.n	8002d2e <HAL_DMA_Abort_IT+0x8a>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a1a      	ldr	r2, [pc, #104]	; (8002d88 <HAL_DMA_Abort_IT+0xe4>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d102      	bne.n	8002d28 <HAL_DMA_Abort_IT+0x84>
 8002d22:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002d26:	e00e      	b.n	8002d46 <HAL_DMA_Abort_IT+0xa2>
 8002d28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d2c:	e00b      	b.n	8002d46 <HAL_DMA_Abort_IT+0xa2>
 8002d2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d32:	e008      	b.n	8002d46 <HAL_DMA_Abort_IT+0xa2>
 8002d34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d38:	e005      	b.n	8002d46 <HAL_DMA_Abort_IT+0xa2>
 8002d3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d3e:	e002      	b.n	8002d46 <HAL_DMA_Abort_IT+0xa2>
 8002d40:	2310      	movs	r3, #16
 8002d42:	e000      	b.n	8002d46 <HAL_DMA_Abort_IT+0xa2>
 8002d44:	2301      	movs	r3, #1
 8002d46:	4a11      	ldr	r2, [pc, #68]	; (8002d8c <HAL_DMA_Abort_IT+0xe8>)
 8002d48:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	4798      	blx	r3
    } 
  }
  return status;
 8002d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3710      	adds	r7, #16
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	40020008 	.word	0x40020008
 8002d78:	4002001c 	.word	0x4002001c
 8002d7c:	40020030 	.word	0x40020030
 8002d80:	40020044 	.word	0x40020044
 8002d84:	40020058 	.word	0x40020058
 8002d88:	4002006c 	.word	0x4002006c
 8002d8c:	40020000 	.word	0x40020000

08002d90 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d92:	b087      	sub	sp, #28
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002daa:	4b2f      	ldr	r3, [pc, #188]	; (8002e68 <HAL_FLASH_Program+0xd8>)
 8002dac:	7e1b      	ldrb	r3, [r3, #24]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d101      	bne.n	8002db6 <HAL_FLASH_Program+0x26>
 8002db2:	2302      	movs	r3, #2
 8002db4:	e054      	b.n	8002e60 <HAL_FLASH_Program+0xd0>
 8002db6:	4b2c      	ldr	r3, [pc, #176]	; (8002e68 <HAL_FLASH_Program+0xd8>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002dbc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002dc0:	f000 f8a8 	bl	8002f14 <FLASH_WaitForLastOperation>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002dc8:	7dfb      	ldrb	r3, [r7, #23]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d144      	bne.n	8002e58 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d102      	bne.n	8002dda <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	757b      	strb	r3, [r7, #21]
 8002dd8:	e007      	b.n	8002dea <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d102      	bne.n	8002de6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002de0:	2302      	movs	r3, #2
 8002de2:	757b      	strb	r3, [r7, #21]
 8002de4:	e001      	b.n	8002dea <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002de6:	2304      	movs	r3, #4
 8002de8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002dea:	2300      	movs	r3, #0
 8002dec:	75bb      	strb	r3, [r7, #22]
 8002dee:	e02d      	b.n	8002e4c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002df0:	7dbb      	ldrb	r3, [r7, #22]
 8002df2:	005a      	lsls	r2, r3, #1
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	eb02 0c03 	add.w	ip, r2, r3
 8002dfa:	7dbb      	ldrb	r3, [r7, #22]
 8002dfc:	0119      	lsls	r1, r3, #4
 8002dfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e02:	f1c1 0620 	rsb	r6, r1, #32
 8002e06:	f1a1 0020 	sub.w	r0, r1, #32
 8002e0a:	fa22 f401 	lsr.w	r4, r2, r1
 8002e0e:	fa03 f606 	lsl.w	r6, r3, r6
 8002e12:	4334      	orrs	r4, r6
 8002e14:	fa23 f000 	lsr.w	r0, r3, r0
 8002e18:	4304      	orrs	r4, r0
 8002e1a:	fa23 f501 	lsr.w	r5, r3, r1
 8002e1e:	b2a3      	uxth	r3, r4
 8002e20:	4619      	mov	r1, r3
 8002e22:	4660      	mov	r0, ip
 8002e24:	f000 f85a 	bl	8002edc <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002e28:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002e2c:	f000 f872 	bl	8002f14 <FLASH_WaitForLastOperation>
 8002e30:	4603      	mov	r3, r0
 8002e32:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002e34:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <HAL_FLASH_Program+0xdc>)
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	4a0c      	ldr	r2, [pc, #48]	; (8002e6c <HAL_FLASH_Program+0xdc>)
 8002e3a:	f023 0301 	bic.w	r3, r3, #1
 8002e3e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002e40:	7dfb      	ldrb	r3, [r7, #23]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d107      	bne.n	8002e56 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002e46:	7dbb      	ldrb	r3, [r7, #22]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	75bb      	strb	r3, [r7, #22]
 8002e4c:	7dba      	ldrb	r2, [r7, #22]
 8002e4e:	7d7b      	ldrb	r3, [r7, #21]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d3cd      	bcc.n	8002df0 <HAL_FLASH_Program+0x60>
 8002e54:	e000      	b.n	8002e58 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002e56:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002e58:	4b03      	ldr	r3, [pc, #12]	; (8002e68 <HAL_FLASH_Program+0xd8>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	761a      	strb	r2, [r3, #24]

  return status;
 8002e5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	371c      	adds	r7, #28
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e68:	20000398 	.word	0x20000398
 8002e6c:	40022000 	.word	0x40022000

08002e70 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002e76:	2300      	movs	r3, #0
 8002e78:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e7a:	4b0d      	ldr	r3, [pc, #52]	; (8002eb0 <HAL_FLASH_Unlock+0x40>)
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00d      	beq.n	8002ea2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002e86:	4b0a      	ldr	r3, [pc, #40]	; (8002eb0 <HAL_FLASH_Unlock+0x40>)
 8002e88:	4a0a      	ldr	r2, [pc, #40]	; (8002eb4 <HAL_FLASH_Unlock+0x44>)
 8002e8a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002e8c:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <HAL_FLASH_Unlock+0x40>)
 8002e8e:	4a0a      	ldr	r2, [pc, #40]	; (8002eb8 <HAL_FLASH_Unlock+0x48>)
 8002e90:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e92:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <HAL_FLASH_Unlock+0x40>)
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002ea2:	79fb      	ldrb	r3, [r7, #7]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bc80      	pop	{r7}
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	40022000 	.word	0x40022000
 8002eb4:	45670123 	.word	0x45670123
 8002eb8:	cdef89ab 	.word	0xcdef89ab

08002ebc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002ec0:	4b05      	ldr	r3, [pc, #20]	; (8002ed8 <HAL_FLASH_Lock+0x1c>)
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	4a04      	ldr	r2, [pc, #16]	; (8002ed8 <HAL_FLASH_Lock+0x1c>)
 8002ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eca:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	40022000 	.word	0x40022000

08002edc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ee8:	4b08      	ldr	r3, [pc, #32]	; (8002f0c <FLASH_Program_HalfWord+0x30>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002eee:	4b08      	ldr	r3, [pc, #32]	; (8002f10 <FLASH_Program_HalfWord+0x34>)
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	4a07      	ldr	r2, [pc, #28]	; (8002f10 <FLASH_Program_HalfWord+0x34>)
 8002ef4:	f043 0301 	orr.w	r3, r3, #1
 8002ef8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	887a      	ldrh	r2, [r7, #2]
 8002efe:	801a      	strh	r2, [r3, #0]
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bc80      	pop	{r7}
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	20000398 	.word	0x20000398
 8002f10:	40022000 	.word	0x40022000

08002f14 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002f1c:	f7ff fd4c 	bl	80029b8 <HAL_GetTick>
 8002f20:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002f22:	e010      	b.n	8002f46 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f2a:	d00c      	beq.n	8002f46 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d007      	beq.n	8002f42 <FLASH_WaitForLastOperation+0x2e>
 8002f32:	f7ff fd41 	bl	80029b8 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d201      	bcs.n	8002f46 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e025      	b.n	8002f92 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002f46:	4b15      	ldr	r3, [pc, #84]	; (8002f9c <FLASH_WaitForLastOperation+0x88>)
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1e8      	bne.n	8002f24 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002f52:	4b12      	ldr	r3, [pc, #72]	; (8002f9c <FLASH_WaitForLastOperation+0x88>)
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	f003 0320 	and.w	r3, r3, #32
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d002      	beq.n	8002f64 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002f5e:	4b0f      	ldr	r3, [pc, #60]	; (8002f9c <FLASH_WaitForLastOperation+0x88>)
 8002f60:	2220      	movs	r2, #32
 8002f62:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002f64:	4b0d      	ldr	r3, [pc, #52]	; (8002f9c <FLASH_WaitForLastOperation+0x88>)
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	f003 0310 	and.w	r3, r3, #16
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10b      	bne.n	8002f88 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002f70:	4b0a      	ldr	r3, [pc, #40]	; (8002f9c <FLASH_WaitForLastOperation+0x88>)
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d105      	bne.n	8002f88 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002f7c:	4b07      	ldr	r3, [pc, #28]	; (8002f9c <FLASH_WaitForLastOperation+0x88>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002f88:	f000 f80a 	bl	8002fa0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40022000 	.word	0x40022000

08002fa0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002faa:	4b23      	ldr	r3, [pc, #140]	; (8003038 <FLASH_SetErrorCode+0x98>)
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d009      	beq.n	8002fca <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002fb6:	4b21      	ldr	r3, [pc, #132]	; (800303c <FLASH_SetErrorCode+0x9c>)
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	f043 0302 	orr.w	r3, r3, #2
 8002fbe:	4a1f      	ldr	r2, [pc, #124]	; (800303c <FLASH_SetErrorCode+0x9c>)
 8002fc0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f043 0310 	orr.w	r3, r3, #16
 8002fc8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002fca:	4b1b      	ldr	r3, [pc, #108]	; (8003038 <FLASH_SetErrorCode+0x98>)
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	f003 0304 	and.w	r3, r3, #4
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d009      	beq.n	8002fea <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002fd6:	4b19      	ldr	r3, [pc, #100]	; (800303c <FLASH_SetErrorCode+0x9c>)
 8002fd8:	69db      	ldr	r3, [r3, #28]
 8002fda:	f043 0301 	orr.w	r3, r3, #1
 8002fde:	4a17      	ldr	r2, [pc, #92]	; (800303c <FLASH_SetErrorCode+0x9c>)
 8002fe0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f043 0304 	orr.w	r3, r3, #4
 8002fe8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002fea:	4b13      	ldr	r3, [pc, #76]	; (8003038 <FLASH_SetErrorCode+0x98>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00b      	beq.n	800300e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002ff6:	4b11      	ldr	r3, [pc, #68]	; (800303c <FLASH_SetErrorCode+0x9c>)
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	f043 0304 	orr.w	r3, r3, #4
 8002ffe:	4a0f      	ldr	r2, [pc, #60]	; (800303c <FLASH_SetErrorCode+0x9c>)
 8003000:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003002:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <FLASH_SetErrorCode+0x98>)
 8003004:	69db      	ldr	r3, [r3, #28]
 8003006:	4a0c      	ldr	r2, [pc, #48]	; (8003038 <FLASH_SetErrorCode+0x98>)
 8003008:	f023 0301 	bic.w	r3, r3, #1
 800300c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f240 1201 	movw	r2, #257	; 0x101
 8003014:	4293      	cmp	r3, r2
 8003016:	d106      	bne.n	8003026 <FLASH_SetErrorCode+0x86>
 8003018:	4b07      	ldr	r3, [pc, #28]	; (8003038 <FLASH_SetErrorCode+0x98>)
 800301a:	69db      	ldr	r3, [r3, #28]
 800301c:	4a06      	ldr	r2, [pc, #24]	; (8003038 <FLASH_SetErrorCode+0x98>)
 800301e:	f023 0301 	bic.w	r3, r3, #1
 8003022:	61d3      	str	r3, [r2, #28]
}  
 8003024:	e002      	b.n	800302c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003026:	4a04      	ldr	r2, [pc, #16]	; (8003038 <FLASH_SetErrorCode+0x98>)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	60d3      	str	r3, [r2, #12]
}  
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40022000 	.word	0x40022000
 800303c:	20000398 	.word	0x20000398

08003040 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800304e:	2300      	movs	r3, #0
 8003050:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003052:	4b2f      	ldr	r3, [pc, #188]	; (8003110 <HAL_FLASHEx_Erase+0xd0>)
 8003054:	7e1b      	ldrb	r3, [r3, #24]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <HAL_FLASHEx_Erase+0x1e>
 800305a:	2302      	movs	r3, #2
 800305c:	e053      	b.n	8003106 <HAL_FLASHEx_Erase+0xc6>
 800305e:	4b2c      	ldr	r3, [pc, #176]	; (8003110 <HAL_FLASHEx_Erase+0xd0>)
 8003060:	2201      	movs	r2, #1
 8003062:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2b02      	cmp	r3, #2
 800306a:	d116      	bne.n	800309a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800306c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003070:	f7ff ff50 	bl	8002f14 <FLASH_WaitForLastOperation>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d141      	bne.n	80030fe <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800307a:	2001      	movs	r0, #1
 800307c:	f000 f84c 	bl	8003118 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003080:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003084:	f7ff ff46 	bl	8002f14 <FLASH_WaitForLastOperation>
 8003088:	4603      	mov	r3, r0
 800308a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800308c:	4b21      	ldr	r3, [pc, #132]	; (8003114 <HAL_FLASHEx_Erase+0xd4>)
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	4a20      	ldr	r2, [pc, #128]	; (8003114 <HAL_FLASHEx_Erase+0xd4>)
 8003092:	f023 0304 	bic.w	r3, r3, #4
 8003096:	6113      	str	r3, [r2, #16]
 8003098:	e031      	b.n	80030fe <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800309a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800309e:	f7ff ff39 	bl	8002f14 <FLASH_WaitForLastOperation>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d12a      	bne.n	80030fe <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	f04f 32ff 	mov.w	r2, #4294967295
 80030ae:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	60bb      	str	r3, [r7, #8]
 80030b6:	e019      	b.n	80030ec <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80030b8:	68b8      	ldr	r0, [r7, #8]
 80030ba:	f000 f849 	bl	8003150 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80030be:	f24c 3050 	movw	r0, #50000	; 0xc350
 80030c2:	f7ff ff27 	bl	8002f14 <FLASH_WaitForLastOperation>
 80030c6:	4603      	mov	r3, r0
 80030c8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80030ca:	4b12      	ldr	r3, [pc, #72]	; (8003114 <HAL_FLASHEx_Erase+0xd4>)
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	4a11      	ldr	r2, [pc, #68]	; (8003114 <HAL_FLASHEx_Erase+0xd4>)
 80030d0:	f023 0302 	bic.w	r3, r3, #2
 80030d4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80030d6:	7bfb      	ldrb	r3, [r7, #15]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	601a      	str	r2, [r3, #0]
            break;
 80030e2:	e00c      	b.n	80030fe <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030ea:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	029a      	lsls	r2, r3, #10
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80030f8:	68ba      	ldr	r2, [r7, #8]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d3dc      	bcc.n	80030b8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80030fe:	4b04      	ldr	r3, [pc, #16]	; (8003110 <HAL_FLASHEx_Erase+0xd0>)
 8003100:	2200      	movs	r2, #0
 8003102:	761a      	strb	r2, [r3, #24]

  return status;
 8003104:	7bfb      	ldrb	r3, [r7, #15]
}
 8003106:	4618      	mov	r0, r3
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	20000398 	.word	0x20000398
 8003114:	40022000 	.word	0x40022000

08003118 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003120:	4b09      	ldr	r3, [pc, #36]	; (8003148 <FLASH_MassErase+0x30>)
 8003122:	2200      	movs	r2, #0
 8003124:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003126:	4b09      	ldr	r3, [pc, #36]	; (800314c <FLASH_MassErase+0x34>)
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	4a08      	ldr	r2, [pc, #32]	; (800314c <FLASH_MassErase+0x34>)
 800312c:	f043 0304 	orr.w	r3, r3, #4
 8003130:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003132:	4b06      	ldr	r3, [pc, #24]	; (800314c <FLASH_MassErase+0x34>)
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	4a05      	ldr	r2, [pc, #20]	; (800314c <FLASH_MassErase+0x34>)
 8003138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800313c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr
 8003148:	20000398 	.word	0x20000398
 800314c:	40022000 	.word	0x40022000

08003150 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003158:	4b0b      	ldr	r3, [pc, #44]	; (8003188 <FLASH_PageErase+0x38>)
 800315a:	2200      	movs	r2, #0
 800315c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800315e:	4b0b      	ldr	r3, [pc, #44]	; (800318c <FLASH_PageErase+0x3c>)
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	4a0a      	ldr	r2, [pc, #40]	; (800318c <FLASH_PageErase+0x3c>)
 8003164:	f043 0302 	orr.w	r3, r3, #2
 8003168:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800316a:	4a08      	ldr	r2, [pc, #32]	; (800318c <FLASH_PageErase+0x3c>)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003170:	4b06      	ldr	r3, [pc, #24]	; (800318c <FLASH_PageErase+0x3c>)
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	4a05      	ldr	r2, [pc, #20]	; (800318c <FLASH_PageErase+0x3c>)
 8003176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800317a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	20000398 	.word	0x20000398
 800318c:	40022000 	.word	0x40022000

08003190 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003190:	b480      	push	{r7}
 8003192:	b08b      	sub	sp, #44	; 0x2c
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800319a:	2300      	movs	r3, #0
 800319c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800319e:	2300      	movs	r3, #0
 80031a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031a2:	e169      	b.n	8003478 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031a4:	2201      	movs	r2, #1
 80031a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	69fa      	ldr	r2, [r7, #28]
 80031b4:	4013      	ands	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	429a      	cmp	r2, r3
 80031be:	f040 8158 	bne.w	8003472 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	4a9a      	ldr	r2, [pc, #616]	; (8003430 <HAL_GPIO_Init+0x2a0>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d05e      	beq.n	800328a <HAL_GPIO_Init+0xfa>
 80031cc:	4a98      	ldr	r2, [pc, #608]	; (8003430 <HAL_GPIO_Init+0x2a0>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d875      	bhi.n	80032be <HAL_GPIO_Init+0x12e>
 80031d2:	4a98      	ldr	r2, [pc, #608]	; (8003434 <HAL_GPIO_Init+0x2a4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d058      	beq.n	800328a <HAL_GPIO_Init+0xfa>
 80031d8:	4a96      	ldr	r2, [pc, #600]	; (8003434 <HAL_GPIO_Init+0x2a4>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d86f      	bhi.n	80032be <HAL_GPIO_Init+0x12e>
 80031de:	4a96      	ldr	r2, [pc, #600]	; (8003438 <HAL_GPIO_Init+0x2a8>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d052      	beq.n	800328a <HAL_GPIO_Init+0xfa>
 80031e4:	4a94      	ldr	r2, [pc, #592]	; (8003438 <HAL_GPIO_Init+0x2a8>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d869      	bhi.n	80032be <HAL_GPIO_Init+0x12e>
 80031ea:	4a94      	ldr	r2, [pc, #592]	; (800343c <HAL_GPIO_Init+0x2ac>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d04c      	beq.n	800328a <HAL_GPIO_Init+0xfa>
 80031f0:	4a92      	ldr	r2, [pc, #584]	; (800343c <HAL_GPIO_Init+0x2ac>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d863      	bhi.n	80032be <HAL_GPIO_Init+0x12e>
 80031f6:	4a92      	ldr	r2, [pc, #584]	; (8003440 <HAL_GPIO_Init+0x2b0>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d046      	beq.n	800328a <HAL_GPIO_Init+0xfa>
 80031fc:	4a90      	ldr	r2, [pc, #576]	; (8003440 <HAL_GPIO_Init+0x2b0>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d85d      	bhi.n	80032be <HAL_GPIO_Init+0x12e>
 8003202:	2b12      	cmp	r3, #18
 8003204:	d82a      	bhi.n	800325c <HAL_GPIO_Init+0xcc>
 8003206:	2b12      	cmp	r3, #18
 8003208:	d859      	bhi.n	80032be <HAL_GPIO_Init+0x12e>
 800320a:	a201      	add	r2, pc, #4	; (adr r2, 8003210 <HAL_GPIO_Init+0x80>)
 800320c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003210:	0800328b 	.word	0x0800328b
 8003214:	08003265 	.word	0x08003265
 8003218:	08003277 	.word	0x08003277
 800321c:	080032b9 	.word	0x080032b9
 8003220:	080032bf 	.word	0x080032bf
 8003224:	080032bf 	.word	0x080032bf
 8003228:	080032bf 	.word	0x080032bf
 800322c:	080032bf 	.word	0x080032bf
 8003230:	080032bf 	.word	0x080032bf
 8003234:	080032bf 	.word	0x080032bf
 8003238:	080032bf 	.word	0x080032bf
 800323c:	080032bf 	.word	0x080032bf
 8003240:	080032bf 	.word	0x080032bf
 8003244:	080032bf 	.word	0x080032bf
 8003248:	080032bf 	.word	0x080032bf
 800324c:	080032bf 	.word	0x080032bf
 8003250:	080032bf 	.word	0x080032bf
 8003254:	0800326d 	.word	0x0800326d
 8003258:	08003281 	.word	0x08003281
 800325c:	4a79      	ldr	r2, [pc, #484]	; (8003444 <HAL_GPIO_Init+0x2b4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d013      	beq.n	800328a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003262:	e02c      	b.n	80032be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	623b      	str	r3, [r7, #32]
          break;
 800326a:	e029      	b.n	80032c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	3304      	adds	r3, #4
 8003272:	623b      	str	r3, [r7, #32]
          break;
 8003274:	e024      	b.n	80032c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	3308      	adds	r3, #8
 800327c:	623b      	str	r3, [r7, #32]
          break;
 800327e:	e01f      	b.n	80032c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	330c      	adds	r3, #12
 8003286:	623b      	str	r3, [r7, #32]
          break;
 8003288:	e01a      	b.n	80032c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d102      	bne.n	8003298 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003292:	2304      	movs	r3, #4
 8003294:	623b      	str	r3, [r7, #32]
          break;
 8003296:	e013      	b.n	80032c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d105      	bne.n	80032ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032a0:	2308      	movs	r3, #8
 80032a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	69fa      	ldr	r2, [r7, #28]
 80032a8:	611a      	str	r2, [r3, #16]
          break;
 80032aa:	e009      	b.n	80032c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032ac:	2308      	movs	r3, #8
 80032ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	69fa      	ldr	r2, [r7, #28]
 80032b4:	615a      	str	r2, [r3, #20]
          break;
 80032b6:	e003      	b.n	80032c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032b8:	2300      	movs	r3, #0
 80032ba:	623b      	str	r3, [r7, #32]
          break;
 80032bc:	e000      	b.n	80032c0 <HAL_GPIO_Init+0x130>
          break;
 80032be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	2bff      	cmp	r3, #255	; 0xff
 80032c4:	d801      	bhi.n	80032ca <HAL_GPIO_Init+0x13a>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	e001      	b.n	80032ce <HAL_GPIO_Init+0x13e>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	3304      	adds	r3, #4
 80032ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	2bff      	cmp	r3, #255	; 0xff
 80032d4:	d802      	bhi.n	80032dc <HAL_GPIO_Init+0x14c>
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	e002      	b.n	80032e2 <HAL_GPIO_Init+0x152>
 80032dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032de:	3b08      	subs	r3, #8
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	210f      	movs	r1, #15
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	fa01 f303 	lsl.w	r3, r1, r3
 80032f0:	43db      	mvns	r3, r3
 80032f2:	401a      	ands	r2, r3
 80032f4:	6a39      	ldr	r1, [r7, #32]
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	fa01 f303 	lsl.w	r3, r1, r3
 80032fc:	431a      	orrs	r2, r3
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	f000 80b1 	beq.w	8003472 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003310:	4b4d      	ldr	r3, [pc, #308]	; (8003448 <HAL_GPIO_Init+0x2b8>)
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	4a4c      	ldr	r2, [pc, #304]	; (8003448 <HAL_GPIO_Init+0x2b8>)
 8003316:	f043 0301 	orr.w	r3, r3, #1
 800331a:	6193      	str	r3, [r2, #24]
 800331c:	4b4a      	ldr	r3, [pc, #296]	; (8003448 <HAL_GPIO_Init+0x2b8>)
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	60bb      	str	r3, [r7, #8]
 8003326:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003328:	4a48      	ldr	r2, [pc, #288]	; (800344c <HAL_GPIO_Init+0x2bc>)
 800332a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332c:	089b      	lsrs	r3, r3, #2
 800332e:	3302      	adds	r3, #2
 8003330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003334:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003338:	f003 0303 	and.w	r3, r3, #3
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	220f      	movs	r2, #15
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	4013      	ands	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a40      	ldr	r2, [pc, #256]	; (8003450 <HAL_GPIO_Init+0x2c0>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d013      	beq.n	800337c <HAL_GPIO_Init+0x1ec>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a3f      	ldr	r2, [pc, #252]	; (8003454 <HAL_GPIO_Init+0x2c4>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d00d      	beq.n	8003378 <HAL_GPIO_Init+0x1e8>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a3e      	ldr	r2, [pc, #248]	; (8003458 <HAL_GPIO_Init+0x2c8>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d007      	beq.n	8003374 <HAL_GPIO_Init+0x1e4>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a3d      	ldr	r2, [pc, #244]	; (800345c <HAL_GPIO_Init+0x2cc>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d101      	bne.n	8003370 <HAL_GPIO_Init+0x1e0>
 800336c:	2303      	movs	r3, #3
 800336e:	e006      	b.n	800337e <HAL_GPIO_Init+0x1ee>
 8003370:	2304      	movs	r3, #4
 8003372:	e004      	b.n	800337e <HAL_GPIO_Init+0x1ee>
 8003374:	2302      	movs	r3, #2
 8003376:	e002      	b.n	800337e <HAL_GPIO_Init+0x1ee>
 8003378:	2301      	movs	r3, #1
 800337a:	e000      	b.n	800337e <HAL_GPIO_Init+0x1ee>
 800337c:	2300      	movs	r3, #0
 800337e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003380:	f002 0203 	and.w	r2, r2, #3
 8003384:	0092      	lsls	r2, r2, #2
 8003386:	4093      	lsls	r3, r2
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	4313      	orrs	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800338e:	492f      	ldr	r1, [pc, #188]	; (800344c <HAL_GPIO_Init+0x2bc>)
 8003390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003392:	089b      	lsrs	r3, r3, #2
 8003394:	3302      	adds	r3, #2
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d006      	beq.n	80033b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80033a8:	4b2d      	ldr	r3, [pc, #180]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	492c      	ldr	r1, [pc, #176]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	600b      	str	r3, [r1, #0]
 80033b4:	e006      	b.n	80033c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80033b6:	4b2a      	ldr	r3, [pc, #168]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	43db      	mvns	r3, r3
 80033be:	4928      	ldr	r1, [pc, #160]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033c0:	4013      	ands	r3, r2
 80033c2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d006      	beq.n	80033de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80033d0:	4b23      	ldr	r3, [pc, #140]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	4922      	ldr	r1, [pc, #136]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	4313      	orrs	r3, r2
 80033da:	604b      	str	r3, [r1, #4]
 80033dc:	e006      	b.n	80033ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80033de:	4b20      	ldr	r3, [pc, #128]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033e0:	685a      	ldr	r2, [r3, #4]
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	43db      	mvns	r3, r3
 80033e6:	491e      	ldr	r1, [pc, #120]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033e8:	4013      	ands	r3, r2
 80033ea:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d006      	beq.n	8003406 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033f8:	4b19      	ldr	r3, [pc, #100]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033fa:	689a      	ldr	r2, [r3, #8]
 80033fc:	4918      	ldr	r1, [pc, #96]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	4313      	orrs	r3, r2
 8003402:	608b      	str	r3, [r1, #8]
 8003404:	e006      	b.n	8003414 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003406:	4b16      	ldr	r3, [pc, #88]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	43db      	mvns	r3, r3
 800340e:	4914      	ldr	r1, [pc, #80]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 8003410:	4013      	ands	r3, r2
 8003412:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d021      	beq.n	8003464 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003420:	4b0f      	ldr	r3, [pc, #60]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	490e      	ldr	r1, [pc, #56]	; (8003460 <HAL_GPIO_Init+0x2d0>)
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	4313      	orrs	r3, r2
 800342a:	60cb      	str	r3, [r1, #12]
 800342c:	e021      	b.n	8003472 <HAL_GPIO_Init+0x2e2>
 800342e:	bf00      	nop
 8003430:	10320000 	.word	0x10320000
 8003434:	10310000 	.word	0x10310000
 8003438:	10220000 	.word	0x10220000
 800343c:	10210000 	.word	0x10210000
 8003440:	10120000 	.word	0x10120000
 8003444:	10110000 	.word	0x10110000
 8003448:	40021000 	.word	0x40021000
 800344c:	40010000 	.word	0x40010000
 8003450:	40010800 	.word	0x40010800
 8003454:	40010c00 	.word	0x40010c00
 8003458:	40011000 	.word	0x40011000
 800345c:	40011400 	.word	0x40011400
 8003460:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003464:	4b0b      	ldr	r3, [pc, #44]	; (8003494 <HAL_GPIO_Init+0x304>)
 8003466:	68da      	ldr	r2, [r3, #12]
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	43db      	mvns	r3, r3
 800346c:	4909      	ldr	r1, [pc, #36]	; (8003494 <HAL_GPIO_Init+0x304>)
 800346e:	4013      	ands	r3, r2
 8003470:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	3301      	adds	r3, #1
 8003476:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347e:	fa22 f303 	lsr.w	r3, r2, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	f47f ae8e 	bne.w	80031a4 <HAL_GPIO_Init+0x14>
  }
}
 8003488:	bf00      	nop
 800348a:	bf00      	nop
 800348c:	372c      	adds	r7, #44	; 0x2c
 800348e:	46bd      	mov	sp, r7
 8003490:	bc80      	pop	{r7}
 8003492:	4770      	bx	lr
 8003494:	40010400 	.word	0x40010400

08003498 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	887b      	ldrh	r3, [r7, #2]
 80034aa:	4013      	ands	r3, r2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d002      	beq.n	80034b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034b0:	2301      	movs	r3, #1
 80034b2:	73fb      	strb	r3, [r7, #15]
 80034b4:	e001      	b.n	80034ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034b6:	2300      	movs	r3, #0
 80034b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3714      	adds	r7, #20
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bc80      	pop	{r7}
 80034c4:	4770      	bx	lr

080034c6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b083      	sub	sp, #12
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
 80034ce:	460b      	mov	r3, r1
 80034d0:	807b      	strh	r3, [r7, #2]
 80034d2:	4613      	mov	r3, r2
 80034d4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034d6:	787b      	ldrb	r3, [r7, #1]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034dc:	887a      	ldrh	r2, [r7, #2]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80034e2:	e003      	b.n	80034ec <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80034e4:	887b      	ldrh	r3, [r7, #2]
 80034e6:	041a      	lsls	r2, r3, #16
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	611a      	str	r2, [r3, #16]
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bc80      	pop	{r7}
 80034f4:	4770      	bx	lr
	...

080034f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d101      	bne.n	800350a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e12b      	b.n	8003762 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d106      	bne.n	8003524 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f7fe ffde 	bl	80024e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2224      	movs	r2, #36	; 0x24
 8003528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f022 0201 	bic.w	r2, r2, #1
 800353a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800354a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800355a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800355c:	f001 fd2c 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8003560:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	4a81      	ldr	r2, [pc, #516]	; (800376c <HAL_I2C_Init+0x274>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d807      	bhi.n	800357c <HAL_I2C_Init+0x84>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	4a80      	ldr	r2, [pc, #512]	; (8003770 <HAL_I2C_Init+0x278>)
 8003570:	4293      	cmp	r3, r2
 8003572:	bf94      	ite	ls
 8003574:	2301      	movls	r3, #1
 8003576:	2300      	movhi	r3, #0
 8003578:	b2db      	uxtb	r3, r3
 800357a:	e006      	b.n	800358a <HAL_I2C_Init+0x92>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	4a7d      	ldr	r2, [pc, #500]	; (8003774 <HAL_I2C_Init+0x27c>)
 8003580:	4293      	cmp	r3, r2
 8003582:	bf94      	ite	ls
 8003584:	2301      	movls	r3, #1
 8003586:	2300      	movhi	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e0e7      	b.n	8003762 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	4a78      	ldr	r2, [pc, #480]	; (8003778 <HAL_I2C_Init+0x280>)
 8003596:	fba2 2303 	umull	r2, r3, r2, r3
 800359a:	0c9b      	lsrs	r3, r3, #18
 800359c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68ba      	ldr	r2, [r7, #8]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	4a6a      	ldr	r2, [pc, #424]	; (800376c <HAL_I2C_Init+0x274>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d802      	bhi.n	80035cc <HAL_I2C_Init+0xd4>
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	3301      	adds	r3, #1
 80035ca:	e009      	b.n	80035e0 <HAL_I2C_Init+0xe8>
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035d2:	fb02 f303 	mul.w	r3, r2, r3
 80035d6:	4a69      	ldr	r2, [pc, #420]	; (800377c <HAL_I2C_Init+0x284>)
 80035d8:	fba2 2303 	umull	r2, r3, r2, r3
 80035dc:	099b      	lsrs	r3, r3, #6
 80035de:	3301      	adds	r3, #1
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6812      	ldr	r2, [r2, #0]
 80035e4:	430b      	orrs	r3, r1
 80035e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	69db      	ldr	r3, [r3, #28]
 80035ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80035f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	495c      	ldr	r1, [pc, #368]	; (800376c <HAL_I2C_Init+0x274>)
 80035fc:	428b      	cmp	r3, r1
 80035fe:	d819      	bhi.n	8003634 <HAL_I2C_Init+0x13c>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	1e59      	subs	r1, r3, #1
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	fbb1 f3f3 	udiv	r3, r1, r3
 800360e:	1c59      	adds	r1, r3, #1
 8003610:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003614:	400b      	ands	r3, r1
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00a      	beq.n	8003630 <HAL_I2C_Init+0x138>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	1e59      	subs	r1, r3, #1
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	fbb1 f3f3 	udiv	r3, r1, r3
 8003628:	3301      	adds	r3, #1
 800362a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800362e:	e051      	b.n	80036d4 <HAL_I2C_Init+0x1dc>
 8003630:	2304      	movs	r3, #4
 8003632:	e04f      	b.n	80036d4 <HAL_I2C_Init+0x1dc>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d111      	bne.n	8003660 <HAL_I2C_Init+0x168>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	1e58      	subs	r0, r3, #1
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6859      	ldr	r1, [r3, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	440b      	add	r3, r1
 800364a:	fbb0 f3f3 	udiv	r3, r0, r3
 800364e:	3301      	adds	r3, #1
 8003650:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003654:	2b00      	cmp	r3, #0
 8003656:	bf0c      	ite	eq
 8003658:	2301      	moveq	r3, #1
 800365a:	2300      	movne	r3, #0
 800365c:	b2db      	uxtb	r3, r3
 800365e:	e012      	b.n	8003686 <HAL_I2C_Init+0x18e>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	1e58      	subs	r0, r3, #1
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6859      	ldr	r1, [r3, #4]
 8003668:	460b      	mov	r3, r1
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	440b      	add	r3, r1
 800366e:	0099      	lsls	r1, r3, #2
 8003670:	440b      	add	r3, r1
 8003672:	fbb0 f3f3 	udiv	r3, r0, r3
 8003676:	3301      	adds	r3, #1
 8003678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800367c:	2b00      	cmp	r3, #0
 800367e:	bf0c      	ite	eq
 8003680:	2301      	moveq	r3, #1
 8003682:	2300      	movne	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <HAL_I2C_Init+0x196>
 800368a:	2301      	movs	r3, #1
 800368c:	e022      	b.n	80036d4 <HAL_I2C_Init+0x1dc>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d10e      	bne.n	80036b4 <HAL_I2C_Init+0x1bc>
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	1e58      	subs	r0, r3, #1
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6859      	ldr	r1, [r3, #4]
 800369e:	460b      	mov	r3, r1
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	440b      	add	r3, r1
 80036a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80036a8:	3301      	adds	r3, #1
 80036aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036b2:	e00f      	b.n	80036d4 <HAL_I2C_Init+0x1dc>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	1e58      	subs	r0, r3, #1
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6859      	ldr	r1, [r3, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	440b      	add	r3, r1
 80036c2:	0099      	lsls	r1, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ca:	3301      	adds	r3, #1
 80036cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036d4:	6879      	ldr	r1, [r7, #4]
 80036d6:	6809      	ldr	r1, [r1, #0]
 80036d8:	4313      	orrs	r3, r2
 80036da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69da      	ldr	r2, [r3, #28]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	431a      	orrs	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	430a      	orrs	r2, r1
 80036f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003702:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	6911      	ldr	r1, [r2, #16]
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	68d2      	ldr	r2, [r2, #12]
 800370e:	4311      	orrs	r1, r2
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6812      	ldr	r2, [r2, #0]
 8003714:	430b      	orrs	r3, r1
 8003716:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	695a      	ldr	r2, [r3, #20]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	431a      	orrs	r2, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	430a      	orrs	r2, r1
 8003732:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0201 	orr.w	r2, r2, #1
 8003742:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2220      	movs	r2, #32
 800374e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3710      	adds	r7, #16
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	000186a0 	.word	0x000186a0
 8003770:	001e847f 	.word	0x001e847f
 8003774:	003d08ff 	.word	0x003d08ff
 8003778:	431bde83 	.word	0x431bde83
 800377c:	10624dd3 	.word	0x10624dd3

08003780 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b088      	sub	sp, #32
 8003784:	af02      	add	r7, sp, #8
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	607a      	str	r2, [r7, #4]
 800378a:	461a      	mov	r2, r3
 800378c:	460b      	mov	r3, r1
 800378e:	817b      	strh	r3, [r7, #10]
 8003790:	4613      	mov	r3, r2
 8003792:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003794:	f7ff f910 	bl	80029b8 <HAL_GetTick>
 8003798:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b20      	cmp	r3, #32
 80037a4:	f040 80e0 	bne.w	8003968 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	2319      	movs	r3, #25
 80037ae:	2201      	movs	r2, #1
 80037b0:	4970      	ldr	r1, [pc, #448]	; (8003974 <HAL_I2C_Master_Transmit+0x1f4>)
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f000 fe44 	bl	8004440 <I2C_WaitOnFlagUntilTimeout>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80037be:	2302      	movs	r3, #2
 80037c0:	e0d3      	b.n	800396a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d101      	bne.n	80037d0 <HAL_I2C_Master_Transmit+0x50>
 80037cc:	2302      	movs	r3, #2
 80037ce:	e0cc      	b.n	800396a <HAL_I2C_Master_Transmit+0x1ea>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d007      	beq.n	80037f6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f042 0201 	orr.w	r2, r2, #1
 80037f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003804:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2221      	movs	r2, #33	; 0x21
 800380a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2210      	movs	r2, #16
 8003812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	893a      	ldrh	r2, [r7, #8]
 8003826:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800382c:	b29a      	uxth	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	4a50      	ldr	r2, [pc, #320]	; (8003978 <HAL_I2C_Master_Transmit+0x1f8>)
 8003836:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003838:	8979      	ldrh	r1, [r7, #10]
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	6a3a      	ldr	r2, [r7, #32]
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 fbfe 	bl	8004040 <I2C_MasterRequestWrite>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e08d      	b.n	800396a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384e:	2300      	movs	r3, #0
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	613b      	str	r3, [r7, #16]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	613b      	str	r3, [r7, #16]
 8003862:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003864:	e066      	b.n	8003934 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003866:	697a      	ldr	r2, [r7, #20]
 8003868:	6a39      	ldr	r1, [r7, #32]
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 febe 	bl	80045ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00d      	beq.n	8003892 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	2b04      	cmp	r3, #4
 800387c:	d107      	bne.n	800388e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800388c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e06b      	b.n	800396a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003896:	781a      	ldrb	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	3b01      	subs	r3, #1
 80038b0:	b29a      	uxth	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ba:	3b01      	subs	r3, #1
 80038bc:	b29a      	uxth	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	f003 0304 	and.w	r3, r3, #4
 80038cc:	2b04      	cmp	r3, #4
 80038ce:	d11b      	bne.n	8003908 <HAL_I2C_Master_Transmit+0x188>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d017      	beq.n	8003908 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038dc:	781a      	ldrb	r2, [r3, #0]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e8:	1c5a      	adds	r2, r3, #1
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	3b01      	subs	r3, #1
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003900:	3b01      	subs	r3, #1
 8003902:	b29a      	uxth	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	6a39      	ldr	r1, [r7, #32]
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f000 feae 	bl	800466e <I2C_WaitOnBTFFlagUntilTimeout>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d00d      	beq.n	8003934 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391c:	2b04      	cmp	r3, #4
 800391e:	d107      	bne.n	8003930 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800392e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e01a      	b.n	800396a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003938:	2b00      	cmp	r3, #0
 800393a:	d194      	bne.n	8003866 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800394a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2220      	movs	r2, #32
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003964:	2300      	movs	r3, #0
 8003966:	e000      	b.n	800396a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003968:	2302      	movs	r3, #2
  }
}
 800396a:	4618      	mov	r0, r3
 800396c:	3718      	adds	r7, #24
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	00100002 	.word	0x00100002
 8003978:	ffff0000 	.word	0xffff0000

0800397c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b088      	sub	sp, #32
 8003980:	af02      	add	r7, sp, #8
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	4608      	mov	r0, r1
 8003986:	4611      	mov	r1, r2
 8003988:	461a      	mov	r2, r3
 800398a:	4603      	mov	r3, r0
 800398c:	817b      	strh	r3, [r7, #10]
 800398e:	460b      	mov	r3, r1
 8003990:	813b      	strh	r3, [r7, #8]
 8003992:	4613      	mov	r3, r2
 8003994:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003996:	f7ff f80f 	bl	80029b8 <HAL_GetTick>
 800399a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b20      	cmp	r3, #32
 80039a6:	f040 80d9 	bne.w	8003b5c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	9300      	str	r3, [sp, #0]
 80039ae:	2319      	movs	r3, #25
 80039b0:	2201      	movs	r2, #1
 80039b2:	496d      	ldr	r1, [pc, #436]	; (8003b68 <HAL_I2C_Mem_Write+0x1ec>)
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f000 fd43 	bl	8004440 <I2C_WaitOnFlagUntilTimeout>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80039c0:	2302      	movs	r3, #2
 80039c2:	e0cc      	b.n	8003b5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d101      	bne.n	80039d2 <HAL_I2C_Mem_Write+0x56>
 80039ce:	2302      	movs	r3, #2
 80039d0:	e0c5      	b.n	8003b5e <HAL_I2C_Mem_Write+0x1e2>
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d007      	beq.n	80039f8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0201 	orr.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2221      	movs	r2, #33	; 0x21
 8003a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2240      	movs	r2, #64	; 0x40
 8003a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6a3a      	ldr	r2, [r7, #32]
 8003a22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003a28:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	4a4d      	ldr	r2, [pc, #308]	; (8003b6c <HAL_I2C_Mem_Write+0x1f0>)
 8003a38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a3a:	88f8      	ldrh	r0, [r7, #6]
 8003a3c:	893a      	ldrh	r2, [r7, #8]
 8003a3e:	8979      	ldrh	r1, [r7, #10]
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	9301      	str	r3, [sp, #4]
 8003a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	4603      	mov	r3, r0
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f000 fb7a 	bl	8004144 <I2C_RequestMemoryWrite>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d052      	beq.n	8003afc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e081      	b.n	8003b5e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 fdc4 	bl	80045ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00d      	beq.n	8003a86 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	2b04      	cmp	r3, #4
 8003a70:	d107      	bne.n	8003a82 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e06b      	b.n	8003b5e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8a:	781a      	ldrb	r2, [r3, #0]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a96:	1c5a      	adds	r2, r3, #1
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aa0:	3b01      	subs	r3, #1
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b04      	cmp	r3, #4
 8003ac2:	d11b      	bne.n	8003afc <HAL_I2C_Mem_Write+0x180>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d017      	beq.n	8003afc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad0:	781a      	ldrb	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003adc:	1c5a      	adds	r2, r3, #1
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1aa      	bne.n	8003a5a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f000 fdb0 	bl	800466e <I2C_WaitOnBTFFlagUntilTimeout>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00d      	beq.n	8003b30 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b18:	2b04      	cmp	r3, #4
 8003b1a:	d107      	bne.n	8003b2c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b2a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e016      	b.n	8003b5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	e000      	b.n	8003b5e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003b5c:	2302      	movs	r3, #2
  }
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3718      	adds	r7, #24
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	00100002 	.word	0x00100002
 8003b6c:	ffff0000 	.word	0xffff0000

08003b70 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b08c      	sub	sp, #48	; 0x30
 8003b74:	af02      	add	r7, sp, #8
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	4608      	mov	r0, r1
 8003b7a:	4611      	mov	r1, r2
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	4603      	mov	r3, r0
 8003b80:	817b      	strh	r3, [r7, #10]
 8003b82:	460b      	mov	r3, r1
 8003b84:	813b      	strh	r3, [r7, #8]
 8003b86:	4613      	mov	r3, r2
 8003b88:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b8e:	f7fe ff13 	bl	80029b8 <HAL_GetTick>
 8003b92:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2b20      	cmp	r3, #32
 8003b9e:	f040 8244 	bne.w	800402a <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba4:	9300      	str	r3, [sp, #0]
 8003ba6:	2319      	movs	r3, #25
 8003ba8:	2201      	movs	r2, #1
 8003baa:	4982      	ldr	r1, [pc, #520]	; (8003db4 <HAL_I2C_Mem_Read+0x244>)
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f000 fc47 	bl	8004440 <I2C_WaitOnFlagUntilTimeout>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003bb8:	2302      	movs	r3, #2
 8003bba:	e237      	b.n	800402c <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d101      	bne.n	8003bca <HAL_I2C_Mem_Read+0x5a>
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	e230      	b.n	800402c <HAL_I2C_Mem_Read+0x4bc>
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d007      	beq.n	8003bf0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 0201 	orr.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bfe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2222      	movs	r2, #34	; 0x22
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2240      	movs	r2, #64	; 0x40
 8003c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c1a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003c20:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	4a62      	ldr	r2, [pc, #392]	; (8003db8 <HAL_I2C_Mem_Read+0x248>)
 8003c30:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c32:	88f8      	ldrh	r0, [r7, #6]
 8003c34:	893a      	ldrh	r2, [r7, #8]
 8003c36:	8979      	ldrh	r1, [r7, #10]
 8003c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3a:	9301      	str	r3, [sp, #4]
 8003c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	4603      	mov	r3, r0
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f000 fb14 	bl	8004270 <I2C_RequestMemoryRead>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e1ec      	b.n	800402c <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d113      	bne.n	8003c82 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	61fb      	str	r3, [r7, #28]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	61fb      	str	r3, [r7, #28]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c7e:	601a      	str	r2, [r3, #0]
 8003c80:	e1c0      	b.n	8004004 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d11e      	bne.n	8003cc8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c98:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c9a:	b672      	cpsid	i
}
 8003c9c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61bb      	str	r3, [r7, #24]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	61bb      	str	r3, [r7, #24]
 8003cb2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cc2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003cc4:	b662      	cpsie	i
}
 8003cc6:	e035      	b.n	8003d34 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d11e      	bne.n	8003d0e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cde:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003ce0:	b672      	cpsid	i
}
 8003ce2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	617b      	str	r3, [r7, #20]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	617b      	str	r3, [r7, #20]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	617b      	str	r3, [r7, #20]
 8003cf8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d08:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003d0a:	b662      	cpsie	i
}
 8003d0c:	e012      	b.n	8003d34 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d1c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d1e:	2300      	movs	r3, #0
 8003d20:	613b      	str	r3, [r7, #16]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	695b      	ldr	r3, [r3, #20]
 8003d28:	613b      	str	r3, [r7, #16]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	613b      	str	r3, [r7, #16]
 8003d32:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003d34:	e166      	b.n	8004004 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d3a:	2b03      	cmp	r3, #3
 8003d3c:	f200 811f 	bhi.w	8003f7e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d123      	bne.n	8003d90 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d4a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 fccf 	bl	80046f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e167      	b.n	800402c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	691a      	ldr	r2, [r3, #16]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6e:	1c5a      	adds	r2, r3, #1
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3b01      	subs	r3, #1
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d8e:	e139      	b.n	8004004 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d152      	bne.n	8003e3e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9a:	9300      	str	r3, [sp, #0]
 8003d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d9e:	2200      	movs	r2, #0
 8003da0:	4906      	ldr	r1, [pc, #24]	; (8003dbc <HAL_I2C_Mem_Read+0x24c>)
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 fb4c 	bl	8004440 <I2C_WaitOnFlagUntilTimeout>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d008      	beq.n	8003dc0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e13c      	b.n	800402c <HAL_I2C_Mem_Read+0x4bc>
 8003db2:	bf00      	nop
 8003db4:	00100002 	.word	0x00100002
 8003db8:	ffff0000 	.word	0xffff0000
 8003dbc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003dc0:	b672      	cpsid	i
}
 8003dc2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	691a      	ldr	r2, [r3, #16]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003e06:	b662      	cpsie	i
}
 8003e08:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e3c:	e0e2      	b.n	8004004 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e44:	2200      	movs	r2, #0
 8003e46:	497b      	ldr	r1, [pc, #492]	; (8004034 <HAL_I2C_Mem_Read+0x4c4>)
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 faf9 	bl	8004440 <I2C_WaitOnFlagUntilTimeout>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e0e9      	b.n	800402c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e66:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003e68:	b672      	cpsid	i
}
 8003e6a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	691a      	ldr	r2, [r3, #16]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e76:	b2d2      	uxtb	r2, r2
 8003e78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7e:	1c5a      	adds	r2, r3, #1
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	3b01      	subs	r3, #1
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003e9e:	4b66      	ldr	r3, [pc, #408]	; (8004038 <HAL_I2C_Mem_Read+0x4c8>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	08db      	lsrs	r3, r3, #3
 8003ea4:	4a65      	ldr	r2, [pc, #404]	; (800403c <HAL_I2C_Mem_Read+0x4cc>)
 8003ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eaa:	0a1a      	lsrs	r2, r3, #8
 8003eac:	4613      	mov	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	4413      	add	r3, r2
 8003eb2:	00da      	lsls	r2, r3, #3
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d118      	bne.n	8003ef6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ede:	f043 0220 	orr.w	r2, r3, #32
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003ee6:	b662      	cpsie	i
}
 8003ee8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e09a      	b.n	800402c <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	695b      	ldr	r3, [r3, #20]
 8003efc:	f003 0304 	and.w	r3, r3, #4
 8003f00:	2b04      	cmp	r3, #4
 8003f02:	d1d9      	bne.n	8003eb8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	691a      	ldr	r2, [r3, #16]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003f46:	b662      	cpsie	i
}
 8003f48:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	691a      	ldr	r2, [r3, #16]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	b2d2      	uxtb	r2, r2
 8003f56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f66:	3b01      	subs	r3, #1
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	3b01      	subs	r3, #1
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f7c:	e042      	b.n	8004004 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f80:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 fbb4 	bl	80046f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e04c      	b.n	800402c <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	691a      	ldr	r2, [r3, #16]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9c:	b2d2      	uxtb	r2, r2
 8003f9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa4:	1c5a      	adds	r2, r3, #1
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b29a      	uxth	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	f003 0304 	and.w	r3, r3, #4
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d118      	bne.n	8004004 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	691a      	ldr	r2, [r3, #16]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fdc:	b2d2      	uxtb	r2, r2
 8003fde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004008:	2b00      	cmp	r3, #0
 800400a:	f47f ae94 	bne.w	8003d36 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2220      	movs	r2, #32
 8004012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004026:	2300      	movs	r3, #0
 8004028:	e000      	b.n	800402c <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800402a:	2302      	movs	r3, #2
  }
}
 800402c:	4618      	mov	r0, r3
 800402e:	3728      	adds	r7, #40	; 0x28
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	00010004 	.word	0x00010004
 8004038:	2000008c 	.word	0x2000008c
 800403c:	14f8b589 	.word	0x14f8b589

08004040 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b088      	sub	sp, #32
 8004044:	af02      	add	r7, sp, #8
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	607a      	str	r2, [r7, #4]
 800404a:	603b      	str	r3, [r7, #0]
 800404c:	460b      	mov	r3, r1
 800404e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004054:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	2b08      	cmp	r3, #8
 800405a:	d006      	beq.n	800406a <I2C_MasterRequestWrite+0x2a>
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d003      	beq.n	800406a <I2C_MasterRequestWrite+0x2a>
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004068:	d108      	bne.n	800407c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004078:	601a      	str	r2, [r3, #0]
 800407a:	e00b      	b.n	8004094 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004080:	2b12      	cmp	r3, #18
 8004082:	d107      	bne.n	8004094 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004092:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040a0:	68f8      	ldr	r0, [r7, #12]
 80040a2:	f000 f9cd 	bl	8004440 <I2C_WaitOnFlagUntilTimeout>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00d      	beq.n	80040c8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040ba:	d103      	bne.n	80040c4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e035      	b.n	8004134 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040d0:	d108      	bne.n	80040e4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80040d2:	897b      	ldrh	r3, [r7, #10]
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	461a      	mov	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80040e0:	611a      	str	r2, [r3, #16]
 80040e2:	e01b      	b.n	800411c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80040e4:	897b      	ldrh	r3, [r7, #10]
 80040e6:	11db      	asrs	r3, r3, #7
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	f003 0306 	and.w	r3, r3, #6
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	f063 030f 	orn	r3, r3, #15
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	490e      	ldr	r1, [pc, #56]	; (800413c <I2C_MasterRequestWrite+0xfc>)
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f000 f9f3 	bl	80044ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e010      	b.n	8004134 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004112:	897b      	ldrh	r3, [r7, #10]
 8004114:	b2da      	uxtb	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	4907      	ldr	r1, [pc, #28]	; (8004140 <I2C_MasterRequestWrite+0x100>)
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 f9e3 	bl	80044ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e000      	b.n	8004134 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	00010008 	.word	0x00010008
 8004140:	00010002 	.word	0x00010002

08004144 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b088      	sub	sp, #32
 8004148:	af02      	add	r7, sp, #8
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	4608      	mov	r0, r1
 800414e:	4611      	mov	r1, r2
 8004150:	461a      	mov	r2, r3
 8004152:	4603      	mov	r3, r0
 8004154:	817b      	strh	r3, [r7, #10]
 8004156:	460b      	mov	r3, r1
 8004158:	813b      	strh	r3, [r7, #8]
 800415a:	4613      	mov	r3, r2
 800415c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800416c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800416e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004170:	9300      	str	r3, [sp, #0]
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	2200      	movs	r2, #0
 8004176:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f000 f960 	bl	8004440 <I2C_WaitOnFlagUntilTimeout>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00d      	beq.n	80041a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004190:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004194:	d103      	bne.n	800419e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f44f 7200 	mov.w	r2, #512	; 0x200
 800419c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e05f      	b.n	8004262 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041a2:	897b      	ldrh	r3, [r7, #10]
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	461a      	mov	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b4:	6a3a      	ldr	r2, [r7, #32]
 80041b6:	492d      	ldr	r1, [pc, #180]	; (800426c <I2C_RequestMemoryWrite+0x128>)
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	f000 f998 	bl	80044ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e04c      	b.n	8004262 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c8:	2300      	movs	r3, #0
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	617b      	str	r3, [r7, #20]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	617b      	str	r3, [r7, #20]
 80041dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041e0:	6a39      	ldr	r1, [r7, #32]
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f000 fa02 	bl	80045ec <I2C_WaitOnTXEFlagUntilTimeout>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00d      	beq.n	800420a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f2:	2b04      	cmp	r3, #4
 80041f4:	d107      	bne.n	8004206 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004204:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e02b      	b.n	8004262 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800420a:	88fb      	ldrh	r3, [r7, #6]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d105      	bne.n	800421c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004210:	893b      	ldrh	r3, [r7, #8]
 8004212:	b2da      	uxtb	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	611a      	str	r2, [r3, #16]
 800421a:	e021      	b.n	8004260 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800421c:	893b      	ldrh	r3, [r7, #8]
 800421e:	0a1b      	lsrs	r3, r3, #8
 8004220:	b29b      	uxth	r3, r3
 8004222:	b2da      	uxtb	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800422a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800422c:	6a39      	ldr	r1, [r7, #32]
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f000 f9dc 	bl	80045ec <I2C_WaitOnTXEFlagUntilTimeout>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00d      	beq.n	8004256 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	2b04      	cmp	r3, #4
 8004240:	d107      	bne.n	8004252 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004250:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e005      	b.n	8004262 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004256:	893b      	ldrh	r3, [r7, #8]
 8004258:	b2da      	uxtb	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	00010002 	.word	0x00010002

08004270 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b088      	sub	sp, #32
 8004274:	af02      	add	r7, sp, #8
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	4608      	mov	r0, r1
 800427a:	4611      	mov	r1, r2
 800427c:	461a      	mov	r2, r3
 800427e:	4603      	mov	r3, r0
 8004280:	817b      	strh	r3, [r7, #10]
 8004282:	460b      	mov	r3, r1
 8004284:	813b      	strh	r3, [r7, #8]
 8004286:	4613      	mov	r3, r2
 8004288:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004298:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	6a3b      	ldr	r3, [r7, #32]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f000 f8c2 	bl	8004440 <I2C_WaitOnFlagUntilTimeout>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00d      	beq.n	80042de <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042d0:	d103      	bne.n	80042da <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e0aa      	b.n	8004434 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042de:	897b      	ldrh	r3, [r7, #10]
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	461a      	mov	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80042ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f0:	6a3a      	ldr	r2, [r7, #32]
 80042f2:	4952      	ldr	r1, [pc, #328]	; (800443c <I2C_RequestMemoryRead+0x1cc>)
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f000 f8fa 	bl	80044ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d001      	beq.n	8004304 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e097      	b.n	8004434 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004304:	2300      	movs	r3, #0
 8004306:	617b      	str	r3, [r7, #20]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	617b      	str	r3, [r7, #20]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	617b      	str	r3, [r7, #20]
 8004318:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800431a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800431c:	6a39      	ldr	r1, [r7, #32]
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 f964 	bl	80045ec <I2C_WaitOnTXEFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00d      	beq.n	8004346 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	2b04      	cmp	r3, #4
 8004330:	d107      	bne.n	8004342 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004340:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e076      	b.n	8004434 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004346:	88fb      	ldrh	r3, [r7, #6]
 8004348:	2b01      	cmp	r3, #1
 800434a:	d105      	bne.n	8004358 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800434c:	893b      	ldrh	r3, [r7, #8]
 800434e:	b2da      	uxtb	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	611a      	str	r2, [r3, #16]
 8004356:	e021      	b.n	800439c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004358:	893b      	ldrh	r3, [r7, #8]
 800435a:	0a1b      	lsrs	r3, r3, #8
 800435c:	b29b      	uxth	r3, r3
 800435e:	b2da      	uxtb	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004366:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004368:	6a39      	ldr	r1, [r7, #32]
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 f93e 	bl	80045ec <I2C_WaitOnTXEFlagUntilTimeout>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00d      	beq.n	8004392 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	2b04      	cmp	r3, #4
 800437c:	d107      	bne.n	800438e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800438c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e050      	b.n	8004434 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004392:	893b      	ldrh	r3, [r7, #8]
 8004394:	b2da      	uxtb	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800439c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800439e:	6a39      	ldr	r1, [r7, #32]
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 f923 	bl	80045ec <I2C_WaitOnTXEFlagUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00d      	beq.n	80043c8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	2b04      	cmp	r3, #4
 80043b2:	d107      	bne.n	80043c4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043c2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e035      	b.n	8004434 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043d6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043da:	9300      	str	r3, [sp, #0]
 80043dc:	6a3b      	ldr	r3, [r7, #32]
 80043de:	2200      	movs	r2, #0
 80043e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f000 f82b 	bl	8004440 <I2C_WaitOnFlagUntilTimeout>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00d      	beq.n	800440c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043fe:	d103      	bne.n	8004408 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004406:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e013      	b.n	8004434 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800440c:	897b      	ldrh	r3, [r7, #10]
 800440e:	b2db      	uxtb	r3, r3
 8004410:	f043 0301 	orr.w	r3, r3, #1
 8004414:	b2da      	uxtb	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441e:	6a3a      	ldr	r2, [r7, #32]
 8004420:	4906      	ldr	r1, [pc, #24]	; (800443c <I2C_RequestMemoryRead+0x1cc>)
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 f863 	bl	80044ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d001      	beq.n	8004432 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e000      	b.n	8004434 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3718      	adds	r7, #24
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}
 800443c:	00010002 	.word	0x00010002

08004440 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	603b      	str	r3, [r7, #0]
 800444c:	4613      	mov	r3, r2
 800444e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004450:	e025      	b.n	800449e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004458:	d021      	beq.n	800449e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800445a:	f7fe faad 	bl	80029b8 <HAL_GetTick>
 800445e:	4602      	mov	r2, r0
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	683a      	ldr	r2, [r7, #0]
 8004466:	429a      	cmp	r2, r3
 8004468:	d302      	bcc.n	8004470 <I2C_WaitOnFlagUntilTimeout+0x30>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d116      	bne.n	800449e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2220      	movs	r2, #32
 800447a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448a:	f043 0220 	orr.w	r2, r3, #32
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e023      	b.n	80044e6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	0c1b      	lsrs	r3, r3, #16
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d10d      	bne.n	80044c4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	43da      	mvns	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	4013      	ands	r3, r2
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	bf0c      	ite	eq
 80044ba:	2301      	moveq	r3, #1
 80044bc:	2300      	movne	r3, #0
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	461a      	mov	r2, r3
 80044c2:	e00c      	b.n	80044de <I2C_WaitOnFlagUntilTimeout+0x9e>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	43da      	mvns	r2, r3
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	4013      	ands	r3, r2
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	bf0c      	ite	eq
 80044d6:	2301      	moveq	r3, #1
 80044d8:	2300      	movne	r3, #0
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	461a      	mov	r2, r3
 80044de:	79fb      	ldrb	r3, [r7, #7]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d0b6      	beq.n	8004452 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b084      	sub	sp, #16
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	60f8      	str	r0, [r7, #12]
 80044f6:	60b9      	str	r1, [r7, #8]
 80044f8:	607a      	str	r2, [r7, #4]
 80044fa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044fc:	e051      	b.n	80045a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004508:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800450c:	d123      	bne.n	8004556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800451c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004526:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2220      	movs	r2, #32
 8004532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004542:	f043 0204 	orr.w	r2, r3, #4
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e046      	b.n	80045e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800455c:	d021      	beq.n	80045a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800455e:	f7fe fa2b 	bl	80029b8 <HAL_GetTick>
 8004562:	4602      	mov	r2, r0
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	429a      	cmp	r2, r3
 800456c:	d302      	bcc.n	8004574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d116      	bne.n	80045a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2220      	movs	r2, #32
 800457e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458e:	f043 0220 	orr.w	r2, r3, #32
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e020      	b.n	80045e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	0c1b      	lsrs	r3, r3, #16
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d10c      	bne.n	80045c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	43da      	mvns	r2, r3
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	4013      	ands	r3, r2
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	bf14      	ite	ne
 80045be:	2301      	movne	r3, #1
 80045c0:	2300      	moveq	r3, #0
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	e00b      	b.n	80045de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	43da      	mvns	r2, r3
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	4013      	ands	r3, r2
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	bf14      	ite	ne
 80045d8:	2301      	movne	r3, #1
 80045da:	2300      	moveq	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d18d      	bne.n	80044fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045f8:	e02d      	b.n	8004656 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f000 f8ce 	bl	800479c <I2C_IsAcknowledgeFailed>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e02d      	b.n	8004666 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004610:	d021      	beq.n	8004656 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004612:	f7fe f9d1 	bl	80029b8 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	429a      	cmp	r2, r3
 8004620:	d302      	bcc.n	8004628 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d116      	bne.n	8004656 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2220      	movs	r2, #32
 8004632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	f043 0220 	orr.w	r2, r3, #32
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e007      	b.n	8004666 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004660:	2b80      	cmp	r3, #128	; 0x80
 8004662:	d1ca      	bne.n	80045fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3710      	adds	r7, #16
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b084      	sub	sp, #16
 8004672:	af00      	add	r7, sp, #0
 8004674:	60f8      	str	r0, [r7, #12]
 8004676:	60b9      	str	r1, [r7, #8]
 8004678:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800467a:	e02d      	b.n	80046d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 f88d 	bl	800479c <I2C_IsAcknowledgeFailed>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d001      	beq.n	800468c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e02d      	b.n	80046e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004692:	d021      	beq.n	80046d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004694:	f7fe f990 	bl	80029b8 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d302      	bcc.n	80046aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d116      	bne.n	80046d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2220      	movs	r2, #32
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c4:	f043 0220 	orr.w	r2, r3, #32
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e007      	b.n	80046e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	f003 0304 	and.w	r3, r3, #4
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d1ca      	bne.n	800467c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046fc:	e042      	b.n	8004784 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	f003 0310 	and.w	r3, r3, #16
 8004708:	2b10      	cmp	r3, #16
 800470a:	d119      	bne.n	8004740 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f06f 0210 	mvn.w	r2, #16
 8004714:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2220      	movs	r2, #32
 8004720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e029      	b.n	8004794 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004740:	f7fe f93a 	bl	80029b8 <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	429a      	cmp	r2, r3
 800474e:	d302      	bcc.n	8004756 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d116      	bne.n	8004784 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2220      	movs	r2, #32
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004770:	f043 0220 	orr.w	r2, r3, #32
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e007      	b.n	8004794 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800478e:	2b40      	cmp	r3, #64	; 0x40
 8004790:	d1b5      	bne.n	80046fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3710      	adds	r7, #16
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047b2:	d11b      	bne.n	80047ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2220      	movs	r2, #32
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d8:	f043 0204 	orr.w	r2, r3, #4
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e000      	b.n	80047ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80047ec:	2300      	movs	r3, #0
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bc80      	pop	{r7}
 80047f6:	4770      	bx	lr

080047f8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80047fc:	4b03      	ldr	r3, [pc, #12]	; (800480c <HAL_PWR_EnableBkUpAccess+0x14>)
 80047fe:	2201      	movs	r2, #1
 8004800:	601a      	str	r2, [r3, #0]
}
 8004802:	bf00      	nop
 8004804:	46bd      	mov	sp, r7
 8004806:	bc80      	pop	{r7}
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	420e0020 	.word	0x420e0020

08004810 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d101      	bne.n	8004822 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e272      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	f000 8087 	beq.w	800493e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004830:	4b92      	ldr	r3, [pc, #584]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f003 030c 	and.w	r3, r3, #12
 8004838:	2b04      	cmp	r3, #4
 800483a:	d00c      	beq.n	8004856 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800483c:	4b8f      	ldr	r3, [pc, #572]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f003 030c 	and.w	r3, r3, #12
 8004844:	2b08      	cmp	r3, #8
 8004846:	d112      	bne.n	800486e <HAL_RCC_OscConfig+0x5e>
 8004848:	4b8c      	ldr	r3, [pc, #560]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004854:	d10b      	bne.n	800486e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004856:	4b89      	ldr	r3, [pc, #548]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d06c      	beq.n	800493c <HAL_RCC_OscConfig+0x12c>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d168      	bne.n	800493c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e24c      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004876:	d106      	bne.n	8004886 <HAL_RCC_OscConfig+0x76>
 8004878:	4b80      	ldr	r3, [pc, #512]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a7f      	ldr	r2, [pc, #508]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800487e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004882:	6013      	str	r3, [r2, #0]
 8004884:	e02e      	b.n	80048e4 <HAL_RCC_OscConfig+0xd4>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d10c      	bne.n	80048a8 <HAL_RCC_OscConfig+0x98>
 800488e:	4b7b      	ldr	r3, [pc, #492]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a7a      	ldr	r2, [pc, #488]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004894:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004898:	6013      	str	r3, [r2, #0]
 800489a:	4b78      	ldr	r3, [pc, #480]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a77      	ldr	r2, [pc, #476]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048a4:	6013      	str	r3, [r2, #0]
 80048a6:	e01d      	b.n	80048e4 <HAL_RCC_OscConfig+0xd4>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048b0:	d10c      	bne.n	80048cc <HAL_RCC_OscConfig+0xbc>
 80048b2:	4b72      	ldr	r3, [pc, #456]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a71      	ldr	r2, [pc, #452]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	4b6f      	ldr	r3, [pc, #444]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a6e      	ldr	r2, [pc, #440]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	e00b      	b.n	80048e4 <HAL_RCC_OscConfig+0xd4>
 80048cc:	4b6b      	ldr	r3, [pc, #428]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a6a      	ldr	r2, [pc, #424]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048d6:	6013      	str	r3, [r2, #0]
 80048d8:	4b68      	ldr	r3, [pc, #416]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a67      	ldr	r2, [pc, #412]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80048de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d013      	beq.n	8004914 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ec:	f7fe f864 	bl	80029b8 <HAL_GetTick>
 80048f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f2:	e008      	b.n	8004906 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f4:	f7fe f860 	bl	80029b8 <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	2b64      	cmp	r3, #100	; 0x64
 8004900:	d901      	bls.n	8004906 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e200      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004906:	4b5d      	ldr	r3, [pc, #372]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d0f0      	beq.n	80048f4 <HAL_RCC_OscConfig+0xe4>
 8004912:	e014      	b.n	800493e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004914:	f7fe f850 	bl	80029b8 <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800491c:	f7fe f84c 	bl	80029b8 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b64      	cmp	r3, #100	; 0x64
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e1ec      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492e:	4b53      	ldr	r3, [pc, #332]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1f0      	bne.n	800491c <HAL_RCC_OscConfig+0x10c>
 800493a:	e000      	b.n	800493e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800493c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0302 	and.w	r3, r3, #2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d063      	beq.n	8004a12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800494a:	4b4c      	ldr	r3, [pc, #304]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f003 030c 	and.w	r3, r3, #12
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00b      	beq.n	800496e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004956:	4b49      	ldr	r3, [pc, #292]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f003 030c 	and.w	r3, r3, #12
 800495e:	2b08      	cmp	r3, #8
 8004960:	d11c      	bne.n	800499c <HAL_RCC_OscConfig+0x18c>
 8004962:	4b46      	ldr	r3, [pc, #280]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d116      	bne.n	800499c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800496e:	4b43      	ldr	r3, [pc, #268]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d005      	beq.n	8004986 <HAL_RCC_OscConfig+0x176>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d001      	beq.n	8004986 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e1c0      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004986:	4b3d      	ldr	r3, [pc, #244]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	4939      	ldr	r1, [pc, #228]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499a:	e03a      	b.n	8004a12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d020      	beq.n	80049e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a4:	4b36      	ldr	r3, [pc, #216]	; (8004a80 <HAL_RCC_OscConfig+0x270>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049aa:	f7fe f805 	bl	80029b8 <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b0:	e008      	b.n	80049c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049b2:	f7fe f801 	bl	80029b8 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e1a1      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c4:	4b2d      	ldr	r3, [pc, #180]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f0      	beq.n	80049b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d0:	4b2a      	ldr	r3, [pc, #168]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	4927      	ldr	r1, [pc, #156]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	600b      	str	r3, [r1, #0]
 80049e4:	e015      	b.n	8004a12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049e6:	4b26      	ldr	r3, [pc, #152]	; (8004a80 <HAL_RCC_OscConfig+0x270>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ec:	f7fd ffe4 	bl	80029b8 <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049f4:	f7fd ffe0 	bl	80029b8 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e180      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a06:	4b1d      	ldr	r3, [pc, #116]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f0      	bne.n	80049f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0308 	and.w	r3, r3, #8
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d03a      	beq.n	8004a94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d019      	beq.n	8004a5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a26:	4b17      	ldr	r3, [pc, #92]	; (8004a84 <HAL_RCC_OscConfig+0x274>)
 8004a28:	2201      	movs	r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a2c:	f7fd ffc4 	bl	80029b8 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a32:	e008      	b.n	8004a46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a34:	f7fd ffc0 	bl	80029b8 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e160      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a46:	4b0d      	ldr	r3, [pc, #52]	; (8004a7c <HAL_RCC_OscConfig+0x26c>)
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0f0      	beq.n	8004a34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004a52:	2001      	movs	r0, #1
 8004a54:	f000 fad8 	bl	8005008 <RCC_Delay>
 8004a58:	e01c      	b.n	8004a94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	; (8004a84 <HAL_RCC_OscConfig+0x274>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a60:	f7fd ffaa 	bl	80029b8 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a66:	e00f      	b.n	8004a88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a68:	f7fd ffa6 	bl	80029b8 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d908      	bls.n	8004a88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e146      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
 8004a7a:	bf00      	nop
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	42420000 	.word	0x42420000
 8004a84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a88:	4b92      	ldr	r3, [pc, #584]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1e9      	bne.n	8004a68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f000 80a6 	beq.w	8004bee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aa6:	4b8b      	ldr	r3, [pc, #556]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d10d      	bne.n	8004ace <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ab2:	4b88      	ldr	r3, [pc, #544]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	4a87      	ldr	r2, [pc, #540]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004abc:	61d3      	str	r3, [r2, #28]
 8004abe:	4b85      	ldr	r3, [pc, #532]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004ac0:	69db      	ldr	r3, [r3, #28]
 8004ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac6:	60bb      	str	r3, [r7, #8]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004aca:	2301      	movs	r3, #1
 8004acc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ace:	4b82      	ldr	r3, [pc, #520]	; (8004cd8 <HAL_RCC_OscConfig+0x4c8>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d118      	bne.n	8004b0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ada:	4b7f      	ldr	r3, [pc, #508]	; (8004cd8 <HAL_RCC_OscConfig+0x4c8>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a7e      	ldr	r2, [pc, #504]	; (8004cd8 <HAL_RCC_OscConfig+0x4c8>)
 8004ae0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ae4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ae6:	f7fd ff67 	bl	80029b8 <HAL_GetTick>
 8004aea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aec:	e008      	b.n	8004b00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aee:	f7fd ff63 	bl	80029b8 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b64      	cmp	r3, #100	; 0x64
 8004afa:	d901      	bls.n	8004b00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e103      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b00:	4b75      	ldr	r3, [pc, #468]	; (8004cd8 <HAL_RCC_OscConfig+0x4c8>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0f0      	beq.n	8004aee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d106      	bne.n	8004b22 <HAL_RCC_OscConfig+0x312>
 8004b14:	4b6f      	ldr	r3, [pc, #444]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	4a6e      	ldr	r2, [pc, #440]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b1a:	f043 0301 	orr.w	r3, r3, #1
 8004b1e:	6213      	str	r3, [r2, #32]
 8004b20:	e02d      	b.n	8004b7e <HAL_RCC_OscConfig+0x36e>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10c      	bne.n	8004b44 <HAL_RCC_OscConfig+0x334>
 8004b2a:	4b6a      	ldr	r3, [pc, #424]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	4a69      	ldr	r2, [pc, #420]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b30:	f023 0301 	bic.w	r3, r3, #1
 8004b34:	6213      	str	r3, [r2, #32]
 8004b36:	4b67      	ldr	r3, [pc, #412]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	4a66      	ldr	r2, [pc, #408]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b3c:	f023 0304 	bic.w	r3, r3, #4
 8004b40:	6213      	str	r3, [r2, #32]
 8004b42:	e01c      	b.n	8004b7e <HAL_RCC_OscConfig+0x36e>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	2b05      	cmp	r3, #5
 8004b4a:	d10c      	bne.n	8004b66 <HAL_RCC_OscConfig+0x356>
 8004b4c:	4b61      	ldr	r3, [pc, #388]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	4a60      	ldr	r2, [pc, #384]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b52:	f043 0304 	orr.w	r3, r3, #4
 8004b56:	6213      	str	r3, [r2, #32]
 8004b58:	4b5e      	ldr	r3, [pc, #376]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b5a:	6a1b      	ldr	r3, [r3, #32]
 8004b5c:	4a5d      	ldr	r2, [pc, #372]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b5e:	f043 0301 	orr.w	r3, r3, #1
 8004b62:	6213      	str	r3, [r2, #32]
 8004b64:	e00b      	b.n	8004b7e <HAL_RCC_OscConfig+0x36e>
 8004b66:	4b5b      	ldr	r3, [pc, #364]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	4a5a      	ldr	r2, [pc, #360]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b6c:	f023 0301 	bic.w	r3, r3, #1
 8004b70:	6213      	str	r3, [r2, #32]
 8004b72:	4b58      	ldr	r3, [pc, #352]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	4a57      	ldr	r2, [pc, #348]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004b78:	f023 0304 	bic.w	r3, r3, #4
 8004b7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d015      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b86:	f7fd ff17 	bl	80029b8 <HAL_GetTick>
 8004b8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b8c:	e00a      	b.n	8004ba4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b8e:	f7fd ff13 	bl	80029b8 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d901      	bls.n	8004ba4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e0b1      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ba4:	4b4b      	ldr	r3, [pc, #300]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d0ee      	beq.n	8004b8e <HAL_RCC_OscConfig+0x37e>
 8004bb0:	e014      	b.n	8004bdc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bb2:	f7fd ff01 	bl	80029b8 <HAL_GetTick>
 8004bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bb8:	e00a      	b.n	8004bd0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bba:	f7fd fefd 	bl	80029b8 <HAL_GetTick>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e09b      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bd0:	4b40      	ldr	r3, [pc, #256]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	f003 0302 	and.w	r3, r3, #2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1ee      	bne.n	8004bba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004bdc:	7dfb      	ldrb	r3, [r7, #23]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d105      	bne.n	8004bee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004be2:	4b3c      	ldr	r3, [pc, #240]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	4a3b      	ldr	r2, [pc, #236]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004be8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f000 8087 	beq.w	8004d06 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bf8:	4b36      	ldr	r3, [pc, #216]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f003 030c 	and.w	r3, r3, #12
 8004c00:	2b08      	cmp	r3, #8
 8004c02:	d061      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	69db      	ldr	r3, [r3, #28]
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d146      	bne.n	8004c9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c0c:	4b33      	ldr	r3, [pc, #204]	; (8004cdc <HAL_RCC_OscConfig+0x4cc>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c12:	f7fd fed1 	bl	80029b8 <HAL_GetTick>
 8004c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c18:	e008      	b.n	8004c2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c1a:	f7fd fecd 	bl	80029b8 <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d901      	bls.n	8004c2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e06d      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c2c:	4b29      	ldr	r3, [pc, #164]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1f0      	bne.n	8004c1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c40:	d108      	bne.n	8004c54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004c42:	4b24      	ldr	r3, [pc, #144]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	4921      	ldr	r1, [pc, #132]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c54:	4b1f      	ldr	r3, [pc, #124]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a19      	ldr	r1, [r3, #32]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	430b      	orrs	r3, r1
 8004c66:	491b      	ldr	r1, [pc, #108]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c6c:	4b1b      	ldr	r3, [pc, #108]	; (8004cdc <HAL_RCC_OscConfig+0x4cc>)
 8004c6e:	2201      	movs	r2, #1
 8004c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c72:	f7fd fea1 	bl	80029b8 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c78:	e008      	b.n	8004c8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c7a:	f7fd fe9d 	bl	80029b8 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e03d      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c8c:	4b11      	ldr	r3, [pc, #68]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0f0      	beq.n	8004c7a <HAL_RCC_OscConfig+0x46a>
 8004c98:	e035      	b.n	8004d06 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c9a:	4b10      	ldr	r3, [pc, #64]	; (8004cdc <HAL_RCC_OscConfig+0x4cc>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca0:	f7fd fe8a 	bl	80029b8 <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ca6:	e008      	b.n	8004cba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ca8:	f7fd fe86 	bl	80029b8 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e026      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cba:	4b06      	ldr	r3, [pc, #24]	; (8004cd4 <HAL_RCC_OscConfig+0x4c4>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1f0      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x498>
 8004cc6:	e01e      	b.n	8004d06 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	69db      	ldr	r3, [r3, #28]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d107      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e019      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	40007000 	.word	0x40007000
 8004cdc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004ce0:	4b0b      	ldr	r3, [pc, #44]	; (8004d10 <HAL_RCC_OscConfig+0x500>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d106      	bne.n	8004d02 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d001      	beq.n	8004d06 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3718      	adds	r7, #24
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	40021000 	.word	0x40021000

08004d14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d101      	bne.n	8004d28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e0d0      	b.n	8004eca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d28:	4b6a      	ldr	r3, [pc, #424]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0307 	and.w	r3, r3, #7
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d910      	bls.n	8004d58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d36:	4b67      	ldr	r3, [pc, #412]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f023 0207 	bic.w	r2, r3, #7
 8004d3e:	4965      	ldr	r1, [pc, #404]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d46:	4b63      	ldr	r3, [pc, #396]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0307 	and.w	r3, r3, #7
 8004d4e:	683a      	ldr	r2, [r7, #0]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d001      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e0b8      	b.n	8004eca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d020      	beq.n	8004da6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d005      	beq.n	8004d7c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d70:	4b59      	ldr	r3, [pc, #356]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	4a58      	ldr	r2, [pc, #352]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d76:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d7a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0308 	and.w	r3, r3, #8
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d005      	beq.n	8004d94 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d88:	4b53      	ldr	r3, [pc, #332]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	4a52      	ldr	r2, [pc, #328]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d8e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004d92:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d94:	4b50      	ldr	r3, [pc, #320]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	494d      	ldr	r1, [pc, #308]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d040      	beq.n	8004e34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d107      	bne.n	8004dca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dba:	4b47      	ldr	r3, [pc, #284]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d115      	bne.n	8004df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e07f      	b.n	8004eca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d107      	bne.n	8004de2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dd2:	4b41      	ldr	r3, [pc, #260]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d109      	bne.n	8004df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e073      	b.n	8004eca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004de2:	4b3d      	ldr	r3, [pc, #244]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e06b      	b.n	8004eca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004df2:	4b39      	ldr	r3, [pc, #228]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f023 0203 	bic.w	r2, r3, #3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	4936      	ldr	r1, [pc, #216]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e04:	f7fd fdd8 	bl	80029b8 <HAL_GetTick>
 8004e08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e0a:	e00a      	b.n	8004e22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e0c:	f7fd fdd4 	bl	80029b8 <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d901      	bls.n	8004e22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e053      	b.n	8004eca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e22:	4b2d      	ldr	r3, [pc, #180]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f003 020c 	and.w	r2, r3, #12
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d1eb      	bne.n	8004e0c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e34:	4b27      	ldr	r3, [pc, #156]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0307 	and.w	r3, r3, #7
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d210      	bcs.n	8004e64 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e42:	4b24      	ldr	r3, [pc, #144]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f023 0207 	bic.w	r2, r3, #7
 8004e4a:	4922      	ldr	r1, [pc, #136]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e52:	4b20      	ldr	r3, [pc, #128]	; (8004ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0307 	and.w	r3, r3, #7
 8004e5a:	683a      	ldr	r2, [r7, #0]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d001      	beq.n	8004e64 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e032      	b.n	8004eca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0304 	and.w	r3, r3, #4
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d008      	beq.n	8004e82 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e70:	4b19      	ldr	r3, [pc, #100]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	4916      	ldr	r1, [pc, #88]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0308 	and.w	r3, r3, #8
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d009      	beq.n	8004ea2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e8e:	4b12      	ldr	r3, [pc, #72]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	490e      	ldr	r1, [pc, #56]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ea2:	f000 f821 	bl	8004ee8 <HAL_RCC_GetSysClockFreq>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	4b0b      	ldr	r3, [pc, #44]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	091b      	lsrs	r3, r3, #4
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	490a      	ldr	r1, [pc, #40]	; (8004edc <HAL_RCC_ClockConfig+0x1c8>)
 8004eb4:	5ccb      	ldrb	r3, [r1, r3]
 8004eb6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eba:	4a09      	ldr	r2, [pc, #36]	; (8004ee0 <HAL_RCC_ClockConfig+0x1cc>)
 8004ebc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004ebe:	4b09      	ldr	r3, [pc, #36]	; (8004ee4 <HAL_RCC_ClockConfig+0x1d0>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f7fd fd36 	bl	8002934 <HAL_InitTick>

  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3710      	adds	r7, #16
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	40022000 	.word	0x40022000
 8004ed8:	40021000 	.word	0x40021000
 8004edc:	0800824c 	.word	0x0800824c
 8004ee0:	2000008c 	.word	0x2000008c
 8004ee4:	20000090 	.word	0x20000090

08004ee8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ee8:	b490      	push	{r4, r7}
 8004eea:	b08a      	sub	sp, #40	; 0x28
 8004eec:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004eee:	4b29      	ldr	r3, [pc, #164]	; (8004f94 <HAL_RCC_GetSysClockFreq+0xac>)
 8004ef0:	1d3c      	adds	r4, r7, #4
 8004ef2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ef4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004ef8:	f240 2301 	movw	r3, #513	; 0x201
 8004efc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	61fb      	str	r3, [r7, #28]
 8004f02:	2300      	movs	r3, #0
 8004f04:	61bb      	str	r3, [r7, #24]
 8004f06:	2300      	movs	r3, #0
 8004f08:	627b      	str	r3, [r7, #36]	; 0x24
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004f12:	4b21      	ldr	r3, [pc, #132]	; (8004f98 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	f003 030c 	and.w	r3, r3, #12
 8004f1e:	2b04      	cmp	r3, #4
 8004f20:	d002      	beq.n	8004f28 <HAL_RCC_GetSysClockFreq+0x40>
 8004f22:	2b08      	cmp	r3, #8
 8004f24:	d003      	beq.n	8004f2e <HAL_RCC_GetSysClockFreq+0x46>
 8004f26:	e02b      	b.n	8004f80 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f28:	4b1c      	ldr	r3, [pc, #112]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f2a:	623b      	str	r3, [r7, #32]
      break;
 8004f2c:	e02b      	b.n	8004f86 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	0c9b      	lsrs	r3, r3, #18
 8004f32:	f003 030f 	and.w	r3, r3, #15
 8004f36:	3328      	adds	r3, #40	; 0x28
 8004f38:	443b      	add	r3, r7
 8004f3a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004f3e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d012      	beq.n	8004f70 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f4a:	4b13      	ldr	r3, [pc, #76]	; (8004f98 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	0c5b      	lsrs	r3, r3, #17
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	3328      	adds	r3, #40	; 0x28
 8004f56:	443b      	add	r3, r7
 8004f58:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f5c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	4a0e      	ldr	r2, [pc, #56]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f62:	fb03 f202 	mul.w	r2, r3, r2
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f6e:	e004      	b.n	8004f7a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	4a0b      	ldr	r2, [pc, #44]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f74:	fb02 f303 	mul.w	r3, r2, r3
 8004f78:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7c:	623b      	str	r3, [r7, #32]
      break;
 8004f7e:	e002      	b.n	8004f86 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f80:	4b06      	ldr	r3, [pc, #24]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f82:	623b      	str	r3, [r7, #32]
      break;
 8004f84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f86:	6a3b      	ldr	r3, [r7, #32]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3728      	adds	r7, #40	; 0x28
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc90      	pop	{r4, r7}
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	0800822c 	.word	0x0800822c
 8004f98:	40021000 	.word	0x40021000
 8004f9c:	007a1200 	.word	0x007a1200
 8004fa0:	003d0900 	.word	0x003d0900

08004fa4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fa8:	4b02      	ldr	r3, [pc, #8]	; (8004fb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004faa:	681b      	ldr	r3, [r3, #0]
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bc80      	pop	{r7}
 8004fb2:	4770      	bx	lr
 8004fb4:	2000008c 	.word	0x2000008c

08004fb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fbc:	f7ff fff2 	bl	8004fa4 <HAL_RCC_GetHCLKFreq>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	4b05      	ldr	r3, [pc, #20]	; (8004fd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	0a1b      	lsrs	r3, r3, #8
 8004fc8:	f003 0307 	and.w	r3, r3, #7
 8004fcc:	4903      	ldr	r1, [pc, #12]	; (8004fdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fce:	5ccb      	ldrb	r3, [r1, r3]
 8004fd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	0800825c 	.word	0x0800825c

08004fe0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004fe4:	f7ff ffde 	bl	8004fa4 <HAL_RCC_GetHCLKFreq>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	4b05      	ldr	r3, [pc, #20]	; (8005000 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	0adb      	lsrs	r3, r3, #11
 8004ff0:	f003 0307 	and.w	r3, r3, #7
 8004ff4:	4903      	ldr	r1, [pc, #12]	; (8005004 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ff6:	5ccb      	ldrb	r3, [r1, r3]
 8004ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	40021000 	.word	0x40021000
 8005004:	0800825c 	.word	0x0800825c

08005008 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005010:	4b0a      	ldr	r3, [pc, #40]	; (800503c <RCC_Delay+0x34>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a0a      	ldr	r2, [pc, #40]	; (8005040 <RCC_Delay+0x38>)
 8005016:	fba2 2303 	umull	r2, r3, r2, r3
 800501a:	0a5b      	lsrs	r3, r3, #9
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	fb02 f303 	mul.w	r3, r2, r3
 8005022:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005024:	bf00      	nop
  }
  while (Delay --);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	1e5a      	subs	r2, r3, #1
 800502a:	60fa      	str	r2, [r7, #12]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1f9      	bne.n	8005024 <RCC_Delay+0x1c>
}
 8005030:	bf00      	nop
 8005032:	bf00      	nop
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	bc80      	pop	{r7}
 800503a:	4770      	bx	lr
 800503c:	2000008c 	.word	0x2000008c
 8005040:	10624dd3 	.word	0x10624dd3

08005044 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800504c:	2300      	movs	r3, #0
 800504e:	613b      	str	r3, [r7, #16]
 8005050:	2300      	movs	r3, #0
 8005052:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b00      	cmp	r3, #0
 800505e:	d07d      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005060:	2300      	movs	r3, #0
 8005062:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005064:	4b4f      	ldr	r3, [pc, #316]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005066:	69db      	ldr	r3, [r3, #28]
 8005068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10d      	bne.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005070:	4b4c      	ldr	r3, [pc, #304]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	4a4b      	ldr	r2, [pc, #300]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005076:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800507a:	61d3      	str	r3, [r2, #28]
 800507c:	4b49      	ldr	r3, [pc, #292]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800507e:	69db      	ldr	r3, [r3, #28]
 8005080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005084:	60bb      	str	r3, [r7, #8]
 8005086:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005088:	2301      	movs	r3, #1
 800508a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800508c:	4b46      	ldr	r3, [pc, #280]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005094:	2b00      	cmp	r3, #0
 8005096:	d118      	bne.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005098:	4b43      	ldr	r3, [pc, #268]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a42      	ldr	r2, [pc, #264]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800509e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050a4:	f7fd fc88 	bl	80029b8 <HAL_GetTick>
 80050a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050aa:	e008      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ac:	f7fd fc84 	bl	80029b8 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b64      	cmp	r3, #100	; 0x64
 80050b8:	d901      	bls.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e06d      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050be:	4b3a      	ldr	r3, [pc, #232]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d0f0      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80050ca:	4b36      	ldr	r3, [pc, #216]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050cc:	6a1b      	ldr	r3, [r3, #32]
 80050ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d02e      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d027      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80050e8:	4b2e      	ldr	r3, [pc, #184]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ea:	6a1b      	ldr	r3, [r3, #32]
 80050ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80050f2:	4b2e      	ldr	r3, [pc, #184]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80050f4:	2201      	movs	r2, #1
 80050f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050f8:	4b2c      	ldr	r3, [pc, #176]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80050fe:	4a29      	ldr	r2, [pc, #164]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	2b00      	cmp	r3, #0
 800510c:	d014      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800510e:	f7fd fc53 	bl	80029b8 <HAL_GetTick>
 8005112:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005114:	e00a      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005116:	f7fd fc4f 	bl	80029b8 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	f241 3288 	movw	r2, #5000	; 0x1388
 8005124:	4293      	cmp	r3, r2
 8005126:	d901      	bls.n	800512c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e036      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800512c:	4b1d      	ldr	r3, [pc, #116]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	2b00      	cmp	r3, #0
 8005136:	d0ee      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005138:	4b1a      	ldr	r3, [pc, #104]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	4917      	ldr	r1, [pc, #92]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005146:	4313      	orrs	r3, r2
 8005148:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800514a:	7dfb      	ldrb	r3, [r7, #23]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d105      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005150:	4b14      	ldr	r3, [pc, #80]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	4a13      	ldr	r2, [pc, #76]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005156:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800515a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0302 	and.w	r3, r3, #2
 8005164:	2b00      	cmp	r3, #0
 8005166:	d008      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005168:	4b0e      	ldr	r3, [pc, #56]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	490b      	ldr	r1, [pc, #44]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005176:	4313      	orrs	r3, r2
 8005178:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0310 	and.w	r3, r3, #16
 8005182:	2b00      	cmp	r3, #0
 8005184:	d008      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005186:	4b07      	ldr	r3, [pc, #28]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	4904      	ldr	r1, [pc, #16]	; (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005194:	4313      	orrs	r3, r2
 8005196:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	40021000 	.word	0x40021000
 80051a8:	40007000 	.word	0x40007000
 80051ac:	42420440 	.word	0x42420440

080051b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80051b0:	b590      	push	{r4, r7, lr}
 80051b2:	b08d      	sub	sp, #52	; 0x34
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80051b8:	4b58      	ldr	r3, [pc, #352]	; (800531c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80051ba:	f107 040c 	add.w	r4, r7, #12
 80051be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80051c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80051c4:	f240 2301 	movw	r3, #513	; 0x201
 80051c8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80051ca:	2300      	movs	r3, #0
 80051cc:	627b      	str	r3, [r7, #36]	; 0x24
 80051ce:	2300      	movs	r3, #0
 80051d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051d2:	2300      	movs	r3, #0
 80051d4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61fb      	str	r3, [r7, #28]
 80051da:	2300      	movs	r3, #0
 80051dc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b10      	cmp	r3, #16
 80051e2:	d00a      	beq.n	80051fa <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b10      	cmp	r3, #16
 80051e8:	f200 808e 	bhi.w	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d049      	beq.n	8005286 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d079      	beq.n	80052ec <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80051f8:	e086      	b.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 80051fa:	4b49      	ldr	r3, [pc, #292]	; (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005200:	4b47      	ldr	r3, [pc, #284]	; (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d07f      	beq.n	800530c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	0c9b      	lsrs	r3, r3, #18
 8005210:	f003 030f 	and.w	r3, r3, #15
 8005214:	3330      	adds	r3, #48	; 0x30
 8005216:	443b      	add	r3, r7
 8005218:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800521c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d017      	beq.n	8005258 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005228:	4b3d      	ldr	r3, [pc, #244]	; (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	0c5b      	lsrs	r3, r3, #17
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	3330      	adds	r3, #48	; 0x30
 8005234:	443b      	add	r3, r7
 8005236:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800523a:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00d      	beq.n	8005262 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005246:	4a37      	ldr	r2, [pc, #220]	; (8005324 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800524a:	fbb2 f2f3 	udiv	r2, r2, r3
 800524e:	6a3b      	ldr	r3, [r7, #32]
 8005250:	fb02 f303 	mul.w	r3, r2, r3
 8005254:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005256:	e004      	b.n	8005262 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005258:	6a3b      	ldr	r3, [r7, #32]
 800525a:	4a33      	ldr	r2, [pc, #204]	; (8005328 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800525c:	fb02 f303 	mul.w	r3, r2, r3
 8005260:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005262:	4b2f      	ldr	r3, [pc, #188]	; (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800526a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800526e:	d102      	bne.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8005270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005272:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005274:	e04a      	b.n	800530c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8005276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005278:	005b      	lsls	r3, r3, #1
 800527a:	4a2c      	ldr	r2, [pc, #176]	; (800532c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800527c:	fba2 2303 	umull	r2, r3, r2, r3
 8005280:	085b      	lsrs	r3, r3, #1
 8005282:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005284:	e042      	b.n	800530c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8005286:	4b26      	ldr	r3, [pc, #152]	; (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005292:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005296:	d108      	bne.n	80052aa <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 80052a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80052a8:	e01f      	b.n	80052ea <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052b4:	d109      	bne.n	80052ca <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 80052b6:	4b1a      	ldr	r3, [pc, #104]	; (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80052b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ba:	f003 0302 	and.w	r3, r3, #2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d003      	beq.n	80052ca <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 80052c2:	f649 4340 	movw	r3, #40000	; 0x9c40
 80052c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80052c8:	e00f      	b.n	80052ea <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052d4:	d11c      	bne.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80052d6:	4b12      	ldr	r3, [pc, #72]	; (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d016      	beq.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 80052e2:	f24f 4324 	movw	r3, #62500	; 0xf424
 80052e6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80052e8:	e012      	b.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80052ea:	e011      	b.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80052ec:	f7ff fe78 	bl	8004fe0 <HAL_RCC_GetPCLK2Freq>
 80052f0:	4602      	mov	r2, r0
 80052f2:	4b0b      	ldr	r3, [pc, #44]	; (8005320 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	0b9b      	lsrs	r3, r3, #14
 80052f8:	f003 0303 	and.w	r3, r3, #3
 80052fc:	3301      	adds	r3, #1
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	fbb2 f3f3 	udiv	r3, r2, r3
 8005304:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005306:	e004      	b.n	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005308:	bf00      	nop
 800530a:	e002      	b.n	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800530c:	bf00      	nop
 800530e:	e000      	b.n	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005310:	bf00      	nop
    }
  }
  return (frequency);
 8005312:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005314:	4618      	mov	r0, r3
 8005316:	3734      	adds	r7, #52	; 0x34
 8005318:	46bd      	mov	sp, r7
 800531a:	bd90      	pop	{r4, r7, pc}
 800531c:	0800823c 	.word	0x0800823c
 8005320:	40021000 	.word	0x40021000
 8005324:	007a1200 	.word	0x007a1200
 8005328:	003d0900 	.word	0x003d0900
 800532c:	aaaaaaab 	.word	0xaaaaaaab

08005330 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8005338:	2300      	movs	r3, #0
 800533a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e084      	b.n	8005450 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	7c5b      	ldrb	r3, [r3, #17]
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	d105      	bne.n	800535c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7fd f92e 	bl	80025b8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2202      	movs	r2, #2
 8005360:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 f87a 	bl	800545c <HAL_RTC_WaitForSynchro>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d004      	beq.n	8005378 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2204      	movs	r2, #4
 8005372:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e06b      	b.n	8005450 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 f89c 	bl	80054b6 <RTC_EnterInitMode>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d004      	beq.n	800538e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2204      	movs	r2, #4
 8005388:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e060      	b.n	8005450 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f022 0207 	bic.w	r2, r2, #7
 800539c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d005      	beq.n	80053b2 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80053a6:	4b2c      	ldr	r3, [pc, #176]	; (8005458 <HAL_RTC_Init+0x128>)
 80053a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053aa:	4a2b      	ldr	r2, [pc, #172]	; (8005458 <HAL_RTC_Init+0x128>)
 80053ac:	f023 0301 	bic.w	r3, r3, #1
 80053b0:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80053b2:	4b29      	ldr	r3, [pc, #164]	; (8005458 <HAL_RTC_Init+0x128>)
 80053b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b6:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	4926      	ldr	r1, [pc, #152]	; (8005458 <HAL_RTC_Init+0x128>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053cc:	d003      	beq.n	80053d6 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	60fb      	str	r3, [r7, #12]
 80053d4:	e00e      	b.n	80053f4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80053d6:	2001      	movs	r0, #1
 80053d8:	f7ff feea 	bl	80051b0 <HAL_RCCEx_GetPeriphCLKFreq>
 80053dc:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d104      	bne.n	80053ee <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2204      	movs	r2, #4
 80053e8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e030      	b.n	8005450 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	3b01      	subs	r3, #1
 80053f2:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f023 010f 	bic.w	r1, r3, #15
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	0c1a      	lsrs	r2, r3, #16
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	0c1b      	lsrs	r3, r3, #16
 8005412:	041b      	lsls	r3, r3, #16
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	b291      	uxth	r1, r2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6812      	ldr	r2, [r2, #0]
 800541c:	430b      	orrs	r3, r1
 800541e:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f870 	bl	8005506 <RTC_ExitInitMode>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d004      	beq.n	8005436 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2204      	movs	r2, #4
 8005430:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e00c      	b.n	8005450 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2201      	movs	r2, #1
 8005446:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800544e:	2300      	movs	r3, #0
  }
}
 8005450:	4618      	mov	r0, r3
 8005452:	3710      	adds	r7, #16
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	40006c00 	.word	0x40006c00

0800545c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005464:	2300      	movs	r3, #0
 8005466:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e01d      	b.n	80054ae <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 0208 	bic.w	r2, r2, #8
 8005480:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005482:	f7fd fa99 	bl	80029b8 <HAL_GetTick>
 8005486:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005488:	e009      	b.n	800549e <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800548a:	f7fd fa95 	bl	80029b8 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005498:	d901      	bls.n	800549e <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e007      	b.n	80054ae <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	f003 0308 	and.w	r3, r3, #8
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d0ee      	beq.n	800548a <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b084      	sub	sp, #16
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054be:	2300      	movs	r3, #0
 80054c0:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80054c2:	f7fd fa79 	bl	80029b8 <HAL_GetTick>
 80054c6:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80054c8:	e009      	b.n	80054de <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80054ca:	f7fd fa75 	bl	80029b8 <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054d8:	d901      	bls.n	80054de <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e00f      	b.n	80054fe <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f003 0320 	and.w	r3, r3, #32
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d0ee      	beq.n	80054ca <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f042 0210 	orr.w	r2, r2, #16
 80054fa:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}

08005506 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b084      	sub	sp, #16
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	685a      	ldr	r2, [r3, #4]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0210 	bic.w	r2, r2, #16
 8005520:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005522:	f7fd fa49 	bl	80029b8 <HAL_GetTick>
 8005526:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005528:	e009      	b.n	800553e <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800552a:	f7fd fa45 	bl	80029b8 <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005538:	d901      	bls.n	800553e <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e007      	b.n	800554e <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	f003 0320 	and.w	r3, r3, #32
 8005548:	2b00      	cmp	r3, #0
 800554a:	d0ee      	beq.n	800552a <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3710      	adds	r7, #16
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}

08005556 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b082      	sub	sp, #8
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d101      	bne.n	8005568 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e041      	b.n	80055ec <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b00      	cmp	r3, #0
 8005572:	d106      	bne.n	8005582 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7fd f8b3 	bl	80026e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2202      	movs	r2, #2
 8005586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	3304      	adds	r3, #4
 8005592:	4619      	mov	r1, r3
 8005594:	4610      	mov	r0, r2
 8005596:	f000 fc93 	bl	8005ec0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2201      	movs	r2, #1
 80055de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3708      	adds	r7, #8
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b01      	cmp	r3, #1
 8005606:	d001      	beq.n	800560c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e032      	b.n	8005672 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a18      	ldr	r2, [pc, #96]	; (800567c <HAL_TIM_Base_Start+0x88>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d00e      	beq.n	800563c <HAL_TIM_Base_Start+0x48>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005626:	d009      	beq.n	800563c <HAL_TIM_Base_Start+0x48>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a14      	ldr	r2, [pc, #80]	; (8005680 <HAL_TIM_Base_Start+0x8c>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d004      	beq.n	800563c <HAL_TIM_Base_Start+0x48>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a13      	ldr	r2, [pc, #76]	; (8005684 <HAL_TIM_Base_Start+0x90>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d111      	bne.n	8005660 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f003 0307 	and.w	r3, r3, #7
 8005646:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2b06      	cmp	r3, #6
 800564c:	d010      	beq.n	8005670 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f042 0201 	orr.w	r2, r2, #1
 800565c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800565e:	e007      	b.n	8005670 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f042 0201 	orr.w	r2, r2, #1
 800566e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	3714      	adds	r7, #20
 8005676:	46bd      	mov	sp, r7
 8005678:	bc80      	pop	{r7}
 800567a:	4770      	bx	lr
 800567c:	40012c00 	.word	0x40012c00
 8005680:	40000400 	.word	0x40000400
 8005684:	40000800 	.word	0x40000800

08005688 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6a1a      	ldr	r2, [r3, #32]
 8005696:	f241 1311 	movw	r3, #4369	; 0x1111
 800569a:	4013      	ands	r3, r2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d10f      	bne.n	80056c0 <HAL_TIM_Base_Stop+0x38>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	6a1a      	ldr	r2, [r3, #32]
 80056a6:	f240 4344 	movw	r3, #1092	; 0x444
 80056aa:	4013      	ands	r3, r2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d107      	bne.n	80056c0 <HAL_TIM_Base_Stop+0x38>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 0201 	bic.w	r2, r2, #1
 80056be:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	370c      	adds	r7, #12
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bc80      	pop	{r7}
 80056d2:	4770      	bx	lr

080056d4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b086      	sub	sp, #24
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d101      	bne.n	80056e8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e093      	b.n	8005810 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d106      	bne.n	8005702 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f7fc ff7f 	bl	8002600 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2202      	movs	r2, #2
 8005706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	6812      	ldr	r2, [r2, #0]
 8005714:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005718:	f023 0307 	bic.w	r3, r3, #7
 800571c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	3304      	adds	r3, #4
 8005726:	4619      	mov	r1, r3
 8005728:	4610      	mov	r0, r2
 800572a:	f000 fbc9 	bl	8005ec0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	699b      	ldr	r3, [r3, #24]
 800573c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6a1b      	ldr	r3, [r3, #32]
 8005744:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	4313      	orrs	r3, r2
 800574e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005756:	f023 0303 	bic.w	r3, r3, #3
 800575a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	689a      	ldr	r2, [r3, #8]
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	021b      	lsls	r3, r3, #8
 8005766:	4313      	orrs	r3, r2
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	4313      	orrs	r3, r2
 800576c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005774:	f023 030c 	bic.w	r3, r3, #12
 8005778:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005780:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005784:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	68da      	ldr	r2, [r3, #12]
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	021b      	lsls	r3, r3, #8
 8005790:	4313      	orrs	r3, r2
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	4313      	orrs	r3, r2
 8005796:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	011a      	lsls	r2, r3, #4
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	031b      	lsls	r3, r3, #12
 80057a4:	4313      	orrs	r3, r2
 80057a6:	693a      	ldr	r2, [r7, #16]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80057b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685a      	ldr	r2, [r3, #4]
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	011b      	lsls	r3, r3, #4
 80057be:	4313      	orrs	r3, r2
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2201      	movs	r2, #1
 80057f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2201      	movs	r2, #1
 8005802:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3718      	adds	r7, #24
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005828:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005830:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005838:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005840:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d110      	bne.n	800586a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005848:	7bfb      	ldrb	r3, [r7, #15]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d102      	bne.n	8005854 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800584e:	7b7b      	ldrb	r3, [r7, #13]
 8005850:	2b01      	cmp	r3, #1
 8005852:	d001      	beq.n	8005858 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e089      	b.n	800596c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2202      	movs	r2, #2
 800585c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2202      	movs	r2, #2
 8005864:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005868:	e031      	b.n	80058ce <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	2b04      	cmp	r3, #4
 800586e:	d110      	bne.n	8005892 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005870:	7bbb      	ldrb	r3, [r7, #14]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d102      	bne.n	800587c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005876:	7b3b      	ldrb	r3, [r7, #12]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d001      	beq.n	8005880 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e075      	b.n	800596c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2202      	movs	r2, #2
 8005884:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2202      	movs	r2, #2
 800588c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005890:	e01d      	b.n	80058ce <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005892:	7bfb      	ldrb	r3, [r7, #15]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d108      	bne.n	80058aa <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005898:	7bbb      	ldrb	r3, [r7, #14]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d105      	bne.n	80058aa <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800589e:	7b7b      	ldrb	r3, [r7, #13]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d102      	bne.n	80058aa <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80058a4:	7b3b      	ldrb	r3, [r7, #12]
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d001      	beq.n	80058ae <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e05e      	b.n	800596c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2202      	movs	r2, #2
 80058b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2202      	movs	r2, #2
 80058ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2202      	movs	r2, #2
 80058c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2202      	movs	r2, #2
 80058ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d003      	beq.n	80058dc <HAL_TIM_Encoder_Start_IT+0xc4>
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	2b04      	cmp	r3, #4
 80058d8:	d010      	beq.n	80058fc <HAL_TIM_Encoder_Start_IT+0xe4>
 80058da:	e01f      	b.n	800591c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2201      	movs	r2, #1
 80058e2:	2100      	movs	r1, #0
 80058e4:	4618      	mov	r0, r3
 80058e6:	f000 fbe3 	bl	80060b0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f042 0202 	orr.w	r2, r2, #2
 80058f8:	60da      	str	r2, [r3, #12]
      break;
 80058fa:	e02e      	b.n	800595a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2201      	movs	r2, #1
 8005902:	2104      	movs	r1, #4
 8005904:	4618      	mov	r0, r3
 8005906:	f000 fbd3 	bl	80060b0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68da      	ldr	r2, [r3, #12]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f042 0204 	orr.w	r2, r2, #4
 8005918:	60da      	str	r2, [r3, #12]
      break;
 800591a:	e01e      	b.n	800595a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2201      	movs	r2, #1
 8005922:	2100      	movs	r1, #0
 8005924:	4618      	mov	r0, r3
 8005926:	f000 fbc3 	bl	80060b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2201      	movs	r2, #1
 8005930:	2104      	movs	r1, #4
 8005932:	4618      	mov	r0, r3
 8005934:	f000 fbbc 	bl	80060b0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68da      	ldr	r2, [r3, #12]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f042 0202 	orr.w	r2, r2, #2
 8005946:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	68da      	ldr	r2, [r3, #12]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f042 0204 	orr.w	r2, r2, #4
 8005956:	60da      	str	r2, [r3, #12]
      break;
 8005958:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f042 0201 	orr.w	r2, r2, #1
 8005968:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3710      	adds	r7, #16
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <HAL_TIM_Encoder_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if (Channel == TIM_CHANNEL_1)
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d10f      	bne.n	80059a4 <HAL_TIM_Encoder_Stop_IT+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2200      	movs	r2, #0
 800598a:	2100      	movs	r1, #0
 800598c:	4618      	mov	r0, r3
 800598e:	f000 fb8f 	bl	80060b0 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68da      	ldr	r2, [r3, #12]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f022 0202 	bic.w	r2, r2, #2
 80059a0:	60da      	str	r2, [r3, #12]
 80059a2:	e030      	b.n	8005a06 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else if (Channel == TIM_CHANNEL_2)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	2b04      	cmp	r3, #4
 80059a8:	d10f      	bne.n	80059ca <HAL_TIM_Encoder_Stop_IT+0x56>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2200      	movs	r2, #0
 80059b0:	2104      	movs	r1, #4
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fb7c 	bl	80060b0 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	68da      	ldr	r2, [r3, #12]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f022 0204 	bic.w	r2, r2, #4
 80059c6:	60da      	str	r2, [r3, #12]
 80059c8:	e01d      	b.n	8005a06 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2200      	movs	r2, #0
 80059d0:	2100      	movs	r1, #0
 80059d2:	4618      	mov	r0, r3
 80059d4:	f000 fb6c 	bl	80060b0 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2200      	movs	r2, #0
 80059de:	2104      	movs	r1, #4
 80059e0:	4618      	mov	r0, r3
 80059e2:	f000 fb65 	bl	80060b0 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 and 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68da      	ldr	r2, [r3, #12]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f022 0202 	bic.w	r2, r2, #2
 80059f4:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 0204 	bic.w	r2, r2, #4
 8005a04:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	6a1a      	ldr	r2, [r3, #32]
 8005a0c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005a10:	4013      	ands	r3, r2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d10f      	bne.n	8005a36 <HAL_TIM_Encoder_Stop_IT+0xc2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	6a1a      	ldr	r2, [r3, #32]
 8005a1c:	f240 4344 	movw	r3, #1092	; 0x444
 8005a20:	4013      	ands	r3, r2
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d107      	bne.n	8005a36 <HAL_TIM_Encoder_Stop_IT+0xc2>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f022 0201 	bic.w	r2, r2, #1
 8005a34:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d002      	beq.n	8005a42 <HAL_TIM_Encoder_Stop_IT+0xce>
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	2b04      	cmp	r3, #4
 8005a40:	d138      	bne.n	8005ab4 <HAL_TIM_Encoder_Stop_IT+0x140>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d104      	bne.n	8005a52 <HAL_TIM_Encoder_Stop_IT+0xde>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a50:	e013      	b.n	8005a7a <HAL_TIM_Encoder_Stop_IT+0x106>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b04      	cmp	r3, #4
 8005a56:	d104      	bne.n	8005a62 <HAL_TIM_Encoder_Stop_IT+0xee>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a60:	e00b      	b.n	8005a7a <HAL_TIM_Encoder_Stop_IT+0x106>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d104      	bne.n	8005a72 <HAL_TIM_Encoder_Stop_IT+0xfe>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a70:	e003      	b.n	8005a7a <HAL_TIM_Encoder_Stop_IT+0x106>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d104      	bne.n	8005a8a <HAL_TIM_Encoder_Stop_IT+0x116>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a88:	e024      	b.n	8005ad4 <HAL_TIM_Encoder_Stop_IT+0x160>
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b04      	cmp	r3, #4
 8005a8e:	d104      	bne.n	8005a9a <HAL_TIM_Encoder_Stop_IT+0x126>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a98:	e01c      	b.n	8005ad4 <HAL_TIM_Encoder_Stop_IT+0x160>
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	2b08      	cmp	r3, #8
 8005a9e:	d104      	bne.n	8005aaa <HAL_TIM_Encoder_Stop_IT+0x136>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005aa8:	e014      	b.n	8005ad4 <HAL_TIM_Encoder_Stop_IT+0x160>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ab2:	e00f      	b.n	8005ad4 <HAL_TIM_Encoder_Stop_IT+0x160>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3708      	adds	r7, #8
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b082      	sub	sp, #8
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	f003 0302 	and.w	r3, r3, #2
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d122      	bne.n	8005b3a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d11b      	bne.n	8005b3a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f06f 0202 	mvn.w	r2, #2
 8005b0a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	f003 0303 	and.w	r3, r3, #3
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f001 fa57 	bl	8006fd4 <HAL_TIM_IC_CaptureCallback>
 8005b26:	e005      	b.n	8005b34 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f000 f9ad 	bl	8005e88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f9b3 	bl	8005e9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	f003 0304 	and.w	r3, r3, #4
 8005b44:	2b04      	cmp	r3, #4
 8005b46:	d122      	bne.n	8005b8e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f003 0304 	and.w	r3, r3, #4
 8005b52:	2b04      	cmp	r3, #4
 8005b54:	d11b      	bne.n	8005b8e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f06f 0204 	mvn.w	r2, #4
 8005b5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2202      	movs	r2, #2
 8005b64:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	699b      	ldr	r3, [r3, #24]
 8005b6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f001 fa2d 	bl	8006fd4 <HAL_TIM_IC_CaptureCallback>
 8005b7a:	e005      	b.n	8005b88 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f000 f983 	bl	8005e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f989 	bl	8005e9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	f003 0308 	and.w	r3, r3, #8
 8005b98:	2b08      	cmp	r3, #8
 8005b9a:	d122      	bne.n	8005be2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	f003 0308 	and.w	r3, r3, #8
 8005ba6:	2b08      	cmp	r3, #8
 8005ba8:	d11b      	bne.n	8005be2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f06f 0208 	mvn.w	r2, #8
 8005bb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2204      	movs	r2, #4
 8005bb8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	69db      	ldr	r3, [r3, #28]
 8005bc0:	f003 0303 	and.w	r3, r3, #3
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d003      	beq.n	8005bd0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f001 fa03 	bl	8006fd4 <HAL_TIM_IC_CaptureCallback>
 8005bce:	e005      	b.n	8005bdc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 f959 	bl	8005e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 f95f 	bl	8005e9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	691b      	ldr	r3, [r3, #16]
 8005be8:	f003 0310 	and.w	r3, r3, #16
 8005bec:	2b10      	cmp	r3, #16
 8005bee:	d122      	bne.n	8005c36 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	f003 0310 	and.w	r3, r3, #16
 8005bfa:	2b10      	cmp	r3, #16
 8005bfc:	d11b      	bne.n	8005c36 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f06f 0210 	mvn.w	r2, #16
 8005c06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2208      	movs	r2, #8
 8005c0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	69db      	ldr	r3, [r3, #28]
 8005c14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d003      	beq.n	8005c24 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f001 f9d9 	bl	8006fd4 <HAL_TIM_IC_CaptureCallback>
 8005c22:	e005      	b.n	8005c30 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 f92f 	bl	8005e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f935 	bl	8005e9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d10e      	bne.n	8005c62 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d107      	bne.n	8005c62 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f06f 0201 	mvn.w	r2, #1
 8005c5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 f90a 	bl	8005e76 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c6c:	2b80      	cmp	r3, #128	; 0x80
 8005c6e:	d10e      	bne.n	8005c8e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c7a:	2b80      	cmp	r3, #128	; 0x80
 8005c7c:	d107      	bne.n	8005c8e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 fa9c 	bl	80061c6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	691b      	ldr	r3, [r3, #16]
 8005c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c98:	2b40      	cmp	r3, #64	; 0x40
 8005c9a:	d10e      	bne.n	8005cba <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca6:	2b40      	cmp	r3, #64	; 0x40
 8005ca8:	d107      	bne.n	8005cba <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f000 f8f9 	bl	8005eac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	691b      	ldr	r3, [r3, #16]
 8005cc0:	f003 0320 	and.w	r3, r3, #32
 8005cc4:	2b20      	cmp	r3, #32
 8005cc6:	d10e      	bne.n	8005ce6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	f003 0320 	and.w	r3, r3, #32
 8005cd2:	2b20      	cmp	r3, #32
 8005cd4:	d107      	bne.n	8005ce6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f06f 0220 	mvn.w	r2, #32
 8005cde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 fa67 	bl	80061b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ce6:	bf00      	nop
 8005ce8:	3708      	adds	r7, #8
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}

08005cee <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cee:	b580      	push	{r7, lr}
 8005cf0:	b084      	sub	sp, #16
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
 8005cf6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d101      	bne.n	8005d06 <HAL_TIM_ConfigClockSource+0x18>
 8005d02:	2302      	movs	r3, #2
 8005d04:	e0b3      	b.n	8005e6e <HAL_TIM_ConfigClockSource+0x180>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2202      	movs	r2, #2
 8005d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d24:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d2c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d3e:	d03e      	beq.n	8005dbe <HAL_TIM_ConfigClockSource+0xd0>
 8005d40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d44:	f200 8087 	bhi.w	8005e56 <HAL_TIM_ConfigClockSource+0x168>
 8005d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d4c:	f000 8085 	beq.w	8005e5a <HAL_TIM_ConfigClockSource+0x16c>
 8005d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d54:	d87f      	bhi.n	8005e56 <HAL_TIM_ConfigClockSource+0x168>
 8005d56:	2b70      	cmp	r3, #112	; 0x70
 8005d58:	d01a      	beq.n	8005d90 <HAL_TIM_ConfigClockSource+0xa2>
 8005d5a:	2b70      	cmp	r3, #112	; 0x70
 8005d5c:	d87b      	bhi.n	8005e56 <HAL_TIM_ConfigClockSource+0x168>
 8005d5e:	2b60      	cmp	r3, #96	; 0x60
 8005d60:	d050      	beq.n	8005e04 <HAL_TIM_ConfigClockSource+0x116>
 8005d62:	2b60      	cmp	r3, #96	; 0x60
 8005d64:	d877      	bhi.n	8005e56 <HAL_TIM_ConfigClockSource+0x168>
 8005d66:	2b50      	cmp	r3, #80	; 0x50
 8005d68:	d03c      	beq.n	8005de4 <HAL_TIM_ConfigClockSource+0xf6>
 8005d6a:	2b50      	cmp	r3, #80	; 0x50
 8005d6c:	d873      	bhi.n	8005e56 <HAL_TIM_ConfigClockSource+0x168>
 8005d6e:	2b40      	cmp	r3, #64	; 0x40
 8005d70:	d058      	beq.n	8005e24 <HAL_TIM_ConfigClockSource+0x136>
 8005d72:	2b40      	cmp	r3, #64	; 0x40
 8005d74:	d86f      	bhi.n	8005e56 <HAL_TIM_ConfigClockSource+0x168>
 8005d76:	2b30      	cmp	r3, #48	; 0x30
 8005d78:	d064      	beq.n	8005e44 <HAL_TIM_ConfigClockSource+0x156>
 8005d7a:	2b30      	cmp	r3, #48	; 0x30
 8005d7c:	d86b      	bhi.n	8005e56 <HAL_TIM_ConfigClockSource+0x168>
 8005d7e:	2b20      	cmp	r3, #32
 8005d80:	d060      	beq.n	8005e44 <HAL_TIM_ConfigClockSource+0x156>
 8005d82:	2b20      	cmp	r3, #32
 8005d84:	d867      	bhi.n	8005e56 <HAL_TIM_ConfigClockSource+0x168>
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d05c      	beq.n	8005e44 <HAL_TIM_ConfigClockSource+0x156>
 8005d8a:	2b10      	cmp	r3, #16
 8005d8c:	d05a      	beq.n	8005e44 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005d8e:	e062      	b.n	8005e56 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6818      	ldr	r0, [r3, #0]
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	6899      	ldr	r1, [r3, #8]
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	685a      	ldr	r2, [r3, #4]
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	f000 f967 	bl	8006072 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005db2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	609a      	str	r2, [r3, #8]
      break;
 8005dbc:	e04e      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6818      	ldr	r0, [r3, #0]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	6899      	ldr	r1, [r3, #8]
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	685a      	ldr	r2, [r3, #4]
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	f000 f950 	bl	8006072 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	689a      	ldr	r2, [r3, #8]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005de0:	609a      	str	r2, [r3, #8]
      break;
 8005de2:	e03b      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6818      	ldr	r0, [r3, #0]
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	6859      	ldr	r1, [r3, #4]
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	461a      	mov	r2, r3
 8005df2:	f000 f8c7 	bl	8005f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2150      	movs	r1, #80	; 0x50
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 f91e 	bl	800603e <TIM_ITRx_SetConfig>
      break;
 8005e02:	e02b      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6818      	ldr	r0, [r3, #0]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	6859      	ldr	r1, [r3, #4]
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	461a      	mov	r2, r3
 8005e12:	f000 f8e5 	bl	8005fe0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2160      	movs	r1, #96	; 0x60
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f000 f90e 	bl	800603e <TIM_ITRx_SetConfig>
      break;
 8005e22:	e01b      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6818      	ldr	r0, [r3, #0]
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	6859      	ldr	r1, [r3, #4]
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	461a      	mov	r2, r3
 8005e32:	f000 f8a7 	bl	8005f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2140      	movs	r1, #64	; 0x40
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f000 f8fe 	bl	800603e <TIM_ITRx_SetConfig>
      break;
 8005e42:	e00b      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	4610      	mov	r0, r2
 8005e50:	f000 f8f5 	bl	800603e <TIM_ITRx_SetConfig>
        break;
 8005e54:	e002      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005e56:	bf00      	nop
 8005e58:	e000      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005e5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3710      	adds	r7, #16
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e76:	b480      	push	{r7}
 8005e78:	b083      	sub	sp, #12
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e7e:	bf00      	nop
 8005e80:	370c      	adds	r7, #12
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bc80      	pop	{r7}
 8005e86:	4770      	bx	lr

08005e88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bc80      	pop	{r7}
 8005e98:	4770      	bx	lr

08005e9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b083      	sub	sp, #12
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ea2:	bf00      	nop
 8005ea4:	370c      	adds	r7, #12
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bc80      	pop	{r7}
 8005eaa:	4770      	bx	lr

08005eac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bc80      	pop	{r7}
 8005ebc:	4770      	bx	lr
	...

08005ec0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b085      	sub	sp, #20
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a29      	ldr	r2, [pc, #164]	; (8005f78 <TIM_Base_SetConfig+0xb8>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d00b      	beq.n	8005ef0 <TIM_Base_SetConfig+0x30>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ede:	d007      	beq.n	8005ef0 <TIM_Base_SetConfig+0x30>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a26      	ldr	r2, [pc, #152]	; (8005f7c <TIM_Base_SetConfig+0xbc>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d003      	beq.n	8005ef0 <TIM_Base_SetConfig+0x30>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a25      	ldr	r2, [pc, #148]	; (8005f80 <TIM_Base_SetConfig+0xc0>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d108      	bne.n	8005f02 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ef6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a1c      	ldr	r2, [pc, #112]	; (8005f78 <TIM_Base_SetConfig+0xb8>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d00b      	beq.n	8005f22 <TIM_Base_SetConfig+0x62>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f10:	d007      	beq.n	8005f22 <TIM_Base_SetConfig+0x62>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a19      	ldr	r2, [pc, #100]	; (8005f7c <TIM_Base_SetConfig+0xbc>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d003      	beq.n	8005f22 <TIM_Base_SetConfig+0x62>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a18      	ldr	r2, [pc, #96]	; (8005f80 <TIM_Base_SetConfig+0xc0>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d108      	bne.n	8005f34 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	695b      	ldr	r3, [r3, #20]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	689a      	ldr	r2, [r3, #8]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a07      	ldr	r2, [pc, #28]	; (8005f78 <TIM_Base_SetConfig+0xb8>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d103      	bne.n	8005f68 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	691a      	ldr	r2, [r3, #16]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	615a      	str	r2, [r3, #20]
}
 8005f6e:	bf00      	nop
 8005f70:	3714      	adds	r7, #20
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr
 8005f78:	40012c00 	.word	0x40012c00
 8005f7c:	40000400 	.word	0x40000400
 8005f80:	40000800 	.word	0x40000800

08005f84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6a1b      	ldr	r3, [r3, #32]
 8005f94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6a1b      	ldr	r3, [r3, #32]
 8005f9a:	f023 0201 	bic.w	r2, r3, #1
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	011b      	lsls	r3, r3, #4
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	f023 030a 	bic.w	r3, r3, #10
 8005fc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fc2:	697a      	ldr	r2, [r7, #20]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	697a      	ldr	r2, [r7, #20]
 8005fd4:	621a      	str	r2, [r3, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	371c      	adds	r7, #28
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bc80      	pop	{r7}
 8005fde:	4770      	bx	lr

08005fe0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b087      	sub	sp, #28
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6a1b      	ldr	r3, [r3, #32]
 8005ff0:	f023 0210 	bic.w	r2, r3, #16
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	699b      	ldr	r3, [r3, #24]
 8005ffc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800600a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	031b      	lsls	r3, r3, #12
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	4313      	orrs	r3, r2
 8006014:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800601c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	011b      	lsls	r3, r3, #4
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4313      	orrs	r3, r2
 8006026:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	621a      	str	r2, [r3, #32]
}
 8006034:	bf00      	nop
 8006036:	371c      	adds	r7, #28
 8006038:	46bd      	mov	sp, r7
 800603a:	bc80      	pop	{r7}
 800603c:	4770      	bx	lr

0800603e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800603e:	b480      	push	{r7}
 8006040:	b085      	sub	sp, #20
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
 8006046:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006054:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006056:	683a      	ldr	r2, [r7, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	f043 0307 	orr.w	r3, r3, #7
 8006060:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	68fa      	ldr	r2, [r7, #12]
 8006066:	609a      	str	r2, [r3, #8]
}
 8006068:	bf00      	nop
 800606a:	3714      	adds	r7, #20
 800606c:	46bd      	mov	sp, r7
 800606e:	bc80      	pop	{r7}
 8006070:	4770      	bx	lr

08006072 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006072:	b480      	push	{r7}
 8006074:	b087      	sub	sp, #28
 8006076:	af00      	add	r7, sp, #0
 8006078:	60f8      	str	r0, [r7, #12]
 800607a:	60b9      	str	r1, [r7, #8]
 800607c:	607a      	str	r2, [r7, #4]
 800607e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800608c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	021a      	lsls	r2, r3, #8
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	431a      	orrs	r2, r3
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	4313      	orrs	r3, r2
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	4313      	orrs	r3, r2
 800609e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	609a      	str	r2, [r3, #8]
}
 80060a6:	bf00      	nop
 80060a8:	371c      	adds	r7, #28
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bc80      	pop	{r7}
 80060ae:	4770      	bx	lr

080060b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b087      	sub	sp, #28
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f003 031f 	and.w	r3, r3, #31
 80060c2:	2201      	movs	r2, #1
 80060c4:	fa02 f303 	lsl.w	r3, r2, r3
 80060c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6a1a      	ldr	r2, [r3, #32]
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	43db      	mvns	r3, r3
 80060d2:	401a      	ands	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6a1a      	ldr	r2, [r3, #32]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f003 031f 	and.w	r3, r3, #31
 80060e2:	6879      	ldr	r1, [r7, #4]
 80060e4:	fa01 f303 	lsl.w	r3, r1, r3
 80060e8:	431a      	orrs	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	621a      	str	r2, [r3, #32]
}
 80060ee:	bf00      	nop
 80060f0:	371c      	adds	r7, #28
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bc80      	pop	{r7}
 80060f6:	4770      	bx	lr

080060f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b085      	sub	sp, #20
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006108:	2b01      	cmp	r3, #1
 800610a:	d101      	bne.n	8006110 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800610c:	2302      	movs	r3, #2
 800610e:	e046      	b.n	800619e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006136:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	4313      	orrs	r3, r2
 8006140:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a16      	ldr	r2, [pc, #88]	; (80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d00e      	beq.n	8006172 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800615c:	d009      	beq.n	8006172 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a12      	ldr	r2, [pc, #72]	; (80061ac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d004      	beq.n	8006172 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a10      	ldr	r2, [pc, #64]	; (80061b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d10c      	bne.n	800618c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006178:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	4313      	orrs	r3, r2
 8006182:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68ba      	ldr	r2, [r7, #8]
 800618a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3714      	adds	r7, #20
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bc80      	pop	{r7}
 80061a6:	4770      	bx	lr
 80061a8:	40012c00 	.word	0x40012c00
 80061ac:	40000400 	.word	0x40000400
 80061b0:	40000800 	.word	0x40000800

080061b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061bc:	bf00      	nop
 80061be:	370c      	adds	r7, #12
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bc80      	pop	{r7}
 80061c4:	4770      	bx	lr

080061c6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061c6:	b480      	push	{r7}
 80061c8:	b083      	sub	sp, #12
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bc80      	pop	{r7}
 80061d6:	4770      	bx	lr

080061d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d101      	bne.n	80061ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	e03f      	b.n	800626a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d106      	bne.n	8006204 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f7fc fa90 	bl	8002724 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2224      	movs	r2, #36	; 0x24
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68da      	ldr	r2, [r3, #12]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800621a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fb49 	bl	80068b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	691a      	ldr	r2, [r3, #16]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006230:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	695a      	ldr	r2, [r3, #20]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006240:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68da      	ldr	r2, [r3, #12]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006250:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2220      	movs	r2, #32
 800625c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2220      	movs	r2, #32
 8006264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3708      	adds	r7, #8
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
	...

08006274 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b08a      	sub	sp, #40	; 0x28
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	695b      	ldr	r3, [r3, #20]
 8006292:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006294:	2300      	movs	r3, #0
 8006296:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006298:	2300      	movs	r3, #0
 800629a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800629c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800629e:	f003 030f 	and.w	r3, r3, #15
 80062a2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10d      	bne.n	80062c6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ac:	f003 0320 	and.w	r3, r3, #32
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d008      	beq.n	80062c6 <HAL_UART_IRQHandler+0x52>
 80062b4:	6a3b      	ldr	r3, [r7, #32]
 80062b6:	f003 0320 	and.w	r3, r3, #32
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d003      	beq.n	80062c6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 fa4f 	bl	8006762 <UART_Receive_IT>
      return;
 80062c4:	e17b      	b.n	80065be <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f000 80b1 	beq.w	8006430 <HAL_UART_IRQHandler+0x1bc>
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	f003 0301 	and.w	r3, r3, #1
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d105      	bne.n	80062e4 <HAL_UART_IRQHandler+0x70>
 80062d8:	6a3b      	ldr	r3, [r7, #32]
 80062da:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 80a6 	beq.w	8006430 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80062e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00a      	beq.n	8006304 <HAL_UART_IRQHandler+0x90>
 80062ee:	6a3b      	ldr	r3, [r7, #32]
 80062f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d005      	beq.n	8006304 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fc:	f043 0201 	orr.w	r2, r3, #1
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006306:	f003 0304 	and.w	r3, r3, #4
 800630a:	2b00      	cmp	r3, #0
 800630c:	d00a      	beq.n	8006324 <HAL_UART_IRQHandler+0xb0>
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	f003 0301 	and.w	r3, r3, #1
 8006314:	2b00      	cmp	r3, #0
 8006316:	d005      	beq.n	8006324 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631c:	f043 0202 	orr.w	r2, r3, #2
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00a      	beq.n	8006344 <HAL_UART_IRQHandler+0xd0>
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	f003 0301 	and.w	r3, r3, #1
 8006334:	2b00      	cmp	r3, #0
 8006336:	d005      	beq.n	8006344 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633c:	f043 0204 	orr.w	r2, r3, #4
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006346:	f003 0308 	and.w	r3, r3, #8
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00f      	beq.n	800636e <HAL_UART_IRQHandler+0xfa>
 800634e:	6a3b      	ldr	r3, [r7, #32]
 8006350:	f003 0320 	and.w	r3, r3, #32
 8006354:	2b00      	cmp	r3, #0
 8006356:	d104      	bne.n	8006362 <HAL_UART_IRQHandler+0xee>
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b00      	cmp	r3, #0
 8006360:	d005      	beq.n	800636e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006366:	f043 0208 	orr.w	r2, r3, #8
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006372:	2b00      	cmp	r3, #0
 8006374:	f000 811e 	beq.w	80065b4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637a:	f003 0320 	and.w	r3, r3, #32
 800637e:	2b00      	cmp	r3, #0
 8006380:	d007      	beq.n	8006392 <HAL_UART_IRQHandler+0x11e>
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	f003 0320 	and.w	r3, r3, #32
 8006388:	2b00      	cmp	r3, #0
 800638a:	d002      	beq.n	8006392 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 f9e8 	bl	8006762 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800639c:	2b00      	cmp	r3, #0
 800639e:	bf14      	ite	ne
 80063a0:	2301      	movne	r3, #1
 80063a2:	2300      	moveq	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ac:	f003 0308 	and.w	r3, r3, #8
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d102      	bne.n	80063ba <HAL_UART_IRQHandler+0x146>
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d031      	beq.n	800641e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 f92a 	bl	8006614 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d023      	beq.n	8006416 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	695a      	ldr	r2, [r3, #20]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063dc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d013      	beq.n	800640e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ea:	4a76      	ldr	r2, [pc, #472]	; (80065c4 <HAL_UART_IRQHandler+0x350>)
 80063ec:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fc fc56 	bl	8002ca4 <HAL_DMA_Abort_IT>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d016      	beq.n	800642c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006408:	4610      	mov	r0, r2
 800640a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800640c:	e00e      	b.n	800642c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f8ec 	bl	80065ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006414:	e00a      	b.n	800642c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f8e8 	bl	80065ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800641c:	e006      	b.n	800642c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f8e4 	bl	80065ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800642a:	e0c3      	b.n	80065b4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800642c:	bf00      	nop
    return;
 800642e:	e0c1      	b.n	80065b4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006434:	2b01      	cmp	r3, #1
 8006436:	f040 80a1 	bne.w	800657c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800643a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643c:	f003 0310 	and.w	r3, r3, #16
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 809b 	beq.w	800657c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006446:	6a3b      	ldr	r3, [r7, #32]
 8006448:	f003 0310 	and.w	r3, r3, #16
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 8095 	beq.w	800657c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006452:	2300      	movs	r3, #0
 8006454:	60fb      	str	r3, [r7, #12]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	60fb      	str	r3, [r7, #12]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	60fb      	str	r3, [r7, #12]
 8006466:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006472:	2b00      	cmp	r3, #0
 8006474:	d04e      	beq.n	8006514 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006480:	8a3b      	ldrh	r3, [r7, #16]
 8006482:	2b00      	cmp	r3, #0
 8006484:	f000 8098 	beq.w	80065b8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800648c:	8a3a      	ldrh	r2, [r7, #16]
 800648e:	429a      	cmp	r2, r3
 8006490:	f080 8092 	bcs.w	80065b8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	8a3a      	ldrh	r2, [r7, #16]
 8006498:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649e:	699b      	ldr	r3, [r3, #24]
 80064a0:	2b20      	cmp	r3, #32
 80064a2:	d02b      	beq.n	80064fc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68da      	ldr	r2, [r3, #12]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80064b2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	695a      	ldr	r2, [r3, #20]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f022 0201 	bic.w	r2, r2, #1
 80064c2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	695a      	ldr	r2, [r3, #20]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064d2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2220      	movs	r2, #32
 80064d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2200      	movs	r2, #0
 80064e0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68da      	ldr	r2, [r3, #12]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 0210 	bic.w	r2, r2, #16
 80064f0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7fc fb99 	bl	8002c2e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006504:	b29b      	uxth	r3, r3
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	b29b      	uxth	r3, r3
 800650a:	4619      	mov	r1, r3
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f876 	bl	80065fe <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006512:	e051      	b.n	80065b8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800651c:	b29b      	uxth	r3, r3
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006526:	b29b      	uxth	r3, r3
 8006528:	2b00      	cmp	r3, #0
 800652a:	d047      	beq.n	80065bc <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800652c:	8a7b      	ldrh	r3, [r7, #18]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d044      	beq.n	80065bc <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68da      	ldr	r2, [r3, #12]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006540:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	695a      	ldr	r2, [r3, #20]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f022 0201 	bic.w	r2, r2, #1
 8006550:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2220      	movs	r2, #32
 8006556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68da      	ldr	r2, [r3, #12]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f022 0210 	bic.w	r2, r2, #16
 800656e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006570:	8a7b      	ldrh	r3, [r7, #18]
 8006572:	4619      	mov	r1, r3
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f000 f842 	bl	80065fe <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800657a:	e01f      	b.n	80065bc <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006582:	2b00      	cmp	r3, #0
 8006584:	d008      	beq.n	8006598 <HAL_UART_IRQHandler+0x324>
 8006586:	6a3b      	ldr	r3, [r7, #32]
 8006588:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800658c:	2b00      	cmp	r3, #0
 800658e:	d003      	beq.n	8006598 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f000 f87f 	bl	8006694 <UART_Transmit_IT>
    return;
 8006596:	e012      	b.n	80065be <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00d      	beq.n	80065be <HAL_UART_IRQHandler+0x34a>
 80065a2:	6a3b      	ldr	r3, [r7, #32]
 80065a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d008      	beq.n	80065be <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 f8c0 	bl	8006732 <UART_EndTransmit_IT>
    return;
 80065b2:	e004      	b.n	80065be <HAL_UART_IRQHandler+0x34a>
    return;
 80065b4:	bf00      	nop
 80065b6:	e002      	b.n	80065be <HAL_UART_IRQHandler+0x34a>
      return;
 80065b8:	bf00      	nop
 80065ba:	e000      	b.n	80065be <HAL_UART_IRQHandler+0x34a>
      return;
 80065bc:	bf00      	nop
  }
}
 80065be:	3728      	adds	r7, #40	; 0x28
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	0800666d 	.word	0x0800666d

080065c8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bc80      	pop	{r7}
 80065d8:	4770      	bx	lr

080065da <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80065da:	b480      	push	{r7}
 80065dc:	b083      	sub	sp, #12
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80065e2:	bf00      	nop
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bc80      	pop	{r7}
 80065ea:	4770      	bx	lr

080065ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80065f4:	bf00      	nop
 80065f6:	370c      	adds	r7, #12
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bc80      	pop	{r7}
 80065fc:	4770      	bx	lr

080065fe <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065fe:	b480      	push	{r7}
 8006600:	b083      	sub	sp, #12
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
 8006606:	460b      	mov	r3, r1
 8006608:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800660a:	bf00      	nop
 800660c:	370c      	adds	r7, #12
 800660e:	46bd      	mov	sp, r7
 8006610:	bc80      	pop	{r7}
 8006612:	4770      	bx	lr

08006614 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68da      	ldr	r2, [r3, #12]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800662a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	695a      	ldr	r2, [r3, #20]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0201 	bic.w	r2, r2, #1
 800663a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006640:	2b01      	cmp	r3, #1
 8006642:	d107      	bne.n	8006654 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68da      	ldr	r2, [r3, #12]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f022 0210 	bic.w	r2, r2, #16
 8006652:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2220      	movs	r2, #32
 8006658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006662:	bf00      	nop
 8006664:	370c      	adds	r7, #12
 8006666:	46bd      	mov	sp, r7
 8006668:	bc80      	pop	{r7}
 800666a:	4770      	bx	lr

0800666c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006678:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f7ff ffb0 	bl	80065ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800668c:	bf00      	nop
 800668e:	3710      	adds	r7, #16
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}

08006694 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006694:	b480      	push	{r7}
 8006696:	b085      	sub	sp, #20
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b21      	cmp	r3, #33	; 0x21
 80066a6:	d13e      	bne.n	8006726 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066b0:	d114      	bne.n	80066dc <UART_Transmit_IT+0x48>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d110      	bne.n	80066dc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	881b      	ldrh	r3, [r3, #0]
 80066c4:	461a      	mov	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066ce:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a1b      	ldr	r3, [r3, #32]
 80066d4:	1c9a      	adds	r2, r3, #2
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	621a      	str	r2, [r3, #32]
 80066da:	e008      	b.n	80066ee <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a1b      	ldr	r3, [r3, #32]
 80066e0:	1c59      	adds	r1, r3, #1
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	6211      	str	r1, [r2, #32]
 80066e6:	781a      	ldrb	r2, [r3, #0]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	3b01      	subs	r3, #1
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	4619      	mov	r1, r3
 80066fc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10f      	bne.n	8006722 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006710:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68da      	ldr	r2, [r3, #12]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006720:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006722:	2300      	movs	r3, #0
 8006724:	e000      	b.n	8006728 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006726:	2302      	movs	r3, #2
  }
}
 8006728:	4618      	mov	r0, r3
 800672a:	3714      	adds	r7, #20
 800672c:	46bd      	mov	sp, r7
 800672e:	bc80      	pop	{r7}
 8006730:	4770      	bx	lr

08006732 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b082      	sub	sp, #8
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68da      	ldr	r2, [r3, #12]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006748:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2220      	movs	r2, #32
 800674e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f7ff ff38 	bl	80065c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006758:	2300      	movs	r3, #0
}
 800675a:	4618      	mov	r0, r3
 800675c:	3708      	adds	r7, #8
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b086      	sub	sp, #24
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b22      	cmp	r3, #34	; 0x22
 8006774:	f040 8099 	bne.w	80068aa <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006780:	d117      	bne.n	80067b2 <UART_Receive_IT+0x50>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d113      	bne.n	80067b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800678a:	2300      	movs	r3, #0
 800678c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006792:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	b29b      	uxth	r3, r3
 800679c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067aa:	1c9a      	adds	r2, r3, #2
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	629a      	str	r2, [r3, #40]	; 0x28
 80067b0:	e026      	b.n	8006800 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80067b8:	2300      	movs	r3, #0
 80067ba:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067c4:	d007      	beq.n	80067d6 <UART_Receive_IT+0x74>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d10a      	bne.n	80067e4 <UART_Receive_IT+0x82>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d106      	bne.n	80067e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	b2da      	uxtb	r2, r3
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	701a      	strb	r2, [r3, #0]
 80067e2:	e008      	b.n	80067f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067f0:	b2da      	uxtb	r2, r3
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006804:	b29b      	uxth	r3, r3
 8006806:	3b01      	subs	r3, #1
 8006808:	b29b      	uxth	r3, r3
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	4619      	mov	r1, r3
 800680e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006810:	2b00      	cmp	r3, #0
 8006812:	d148      	bne.n	80068a6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68da      	ldr	r2, [r3, #12]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f022 0220 	bic.w	r2, r2, #32
 8006822:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68da      	ldr	r2, [r3, #12]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006832:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	695a      	ldr	r2, [r3, #20]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f022 0201 	bic.w	r2, r2, #1
 8006842:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2220      	movs	r2, #32
 8006848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006850:	2b01      	cmp	r3, #1
 8006852:	d123      	bne.n	800689c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68da      	ldr	r2, [r3, #12]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f022 0210 	bic.w	r2, r2, #16
 8006868:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f003 0310 	and.w	r3, r3, #16
 8006874:	2b10      	cmp	r3, #16
 8006876:	d10a      	bne.n	800688e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006878:	2300      	movs	r3, #0
 800687a:	60fb      	str	r3, [r7, #12]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	60fb      	str	r3, [r7, #12]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	60fb      	str	r3, [r7, #12]
 800688c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006892:	4619      	mov	r1, r3
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f7ff feb2 	bl	80065fe <HAL_UARTEx_RxEventCallback>
 800689a:	e002      	b.n	80068a2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7ff fe9c 	bl	80065da <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80068a2:	2300      	movs	r3, #0
 80068a4:	e002      	b.n	80068ac <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80068a6:	2300      	movs	r3, #0
 80068a8:	e000      	b.n	80068ac <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80068aa:	2302      	movs	r3, #2
  }
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3718      	adds	r7, #24
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	689a      	ldr	r2, [r3, #8]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	431a      	orrs	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	695b      	ldr	r3, [r3, #20]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80068ee:	f023 030c 	bic.w	r3, r3, #12
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	6812      	ldr	r2, [r2, #0]
 80068f6:	68b9      	ldr	r1, [r7, #8]
 80068f8:	430b      	orrs	r3, r1
 80068fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	695b      	ldr	r3, [r3, #20]
 8006902:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	699a      	ldr	r2, [r3, #24]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	430a      	orrs	r2, r1
 8006910:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a2c      	ldr	r2, [pc, #176]	; (80069c8 <UART_SetConfig+0x114>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d103      	bne.n	8006924 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800691c:	f7fe fb60 	bl	8004fe0 <HAL_RCC_GetPCLK2Freq>
 8006920:	60f8      	str	r0, [r7, #12]
 8006922:	e002      	b.n	800692a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006924:	f7fe fb48 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8006928:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	4613      	mov	r3, r2
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	4413      	add	r3, r2
 8006932:	009a      	lsls	r2, r3, #2
 8006934:	441a      	add	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006940:	4a22      	ldr	r2, [pc, #136]	; (80069cc <UART_SetConfig+0x118>)
 8006942:	fba2 2303 	umull	r2, r3, r2, r3
 8006946:	095b      	lsrs	r3, r3, #5
 8006948:	0119      	lsls	r1, r3, #4
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	4613      	mov	r3, r2
 800694e:	009b      	lsls	r3, r3, #2
 8006950:	4413      	add	r3, r2
 8006952:	009a      	lsls	r2, r3, #2
 8006954:	441a      	add	r2, r3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006960:	4b1a      	ldr	r3, [pc, #104]	; (80069cc <UART_SetConfig+0x118>)
 8006962:	fba3 0302 	umull	r0, r3, r3, r2
 8006966:	095b      	lsrs	r3, r3, #5
 8006968:	2064      	movs	r0, #100	; 0x64
 800696a:	fb00 f303 	mul.w	r3, r0, r3
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	011b      	lsls	r3, r3, #4
 8006972:	3332      	adds	r3, #50	; 0x32
 8006974:	4a15      	ldr	r2, [pc, #84]	; (80069cc <UART_SetConfig+0x118>)
 8006976:	fba2 2303 	umull	r2, r3, r2, r3
 800697a:	095b      	lsrs	r3, r3, #5
 800697c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006980:	4419      	add	r1, r3
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	4613      	mov	r3, r2
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	4413      	add	r3, r2
 800698a:	009a      	lsls	r2, r3, #2
 800698c:	441a      	add	r2, r3
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	009b      	lsls	r3, r3, #2
 8006994:	fbb2 f2f3 	udiv	r2, r2, r3
 8006998:	4b0c      	ldr	r3, [pc, #48]	; (80069cc <UART_SetConfig+0x118>)
 800699a:	fba3 0302 	umull	r0, r3, r3, r2
 800699e:	095b      	lsrs	r3, r3, #5
 80069a0:	2064      	movs	r0, #100	; 0x64
 80069a2:	fb00 f303 	mul.w	r3, r0, r3
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	011b      	lsls	r3, r3, #4
 80069aa:	3332      	adds	r3, #50	; 0x32
 80069ac:	4a07      	ldr	r2, [pc, #28]	; (80069cc <UART_SetConfig+0x118>)
 80069ae:	fba2 2303 	umull	r2, r3, r2, r3
 80069b2:	095b      	lsrs	r3, r3, #5
 80069b4:	f003 020f 	and.w	r2, r3, #15
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	440a      	add	r2, r1
 80069be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80069c0:	bf00      	nop
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	40013800 	.word	0x40013800
 80069cc:	51eb851f 	.word	0x51eb851f

080069d0 <DHT_Set_Pin_Output>:
#define DHT11_STARTTIME 18000
#define DHT22_STARTTIME 12000

#define TIME_OUT		10

static void DHT_Set_Pin_Output(DHT_HandleTypeDef* p_DHT){
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b086      	sub	sp, #24
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069d8:	f107 0308 	add.w	r3, r7, #8
 80069dc:	2200      	movs	r2, #0
 80069de:	601a      	str	r2, [r3, #0]
 80069e0:	605a      	str	r2, [r3, #4]
 80069e2:	609a      	str	r2, [r3, #8]
 80069e4:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = p_DHT->DHT_Pin;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	891b      	ldrh	r3, [r3, #8]
 80069ea:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069ec:	2301      	movs	r3, #1
 80069ee:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069f0:	2302      	movs	r3, #2
 80069f2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(p_DHT->DHT_Port, &GPIO_InitStruct);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	f107 0208 	add.w	r2, r7, #8
 80069fc:	4611      	mov	r1, r2
 80069fe:	4618      	mov	r0, r3
 8006a00:	f7fc fbc6 	bl	8003190 <HAL_GPIO_Init>
}
 8006a04:	bf00      	nop
 8006a06:	3718      	adds	r7, #24
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}

08006a0c <DHT_Set_Pin_Input>:

static void DHT_Set_Pin_Input(DHT_HandleTypeDef* p_DHT){
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b086      	sub	sp, #24
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a14:	f107 0308 	add.w	r3, r7, #8
 8006a18:	2200      	movs	r2, #0
 8006a1a:	601a      	str	r2, [r3, #0]
 8006a1c:	605a      	str	r2, [r3, #4]
 8006a1e:	609a      	str	r2, [r3, #8]
 8006a20:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = p_DHT->DHT_Pin;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	891b      	ldrh	r3, [r3, #8]
 8006a26:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(p_DHT->DHT_Port, &GPIO_InitStruct);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f107 0208 	add.w	r2, r7, #8
 8006a38:	4611      	mov	r1, r2
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f7fc fba8 	bl	8003190 <HAL_GPIO_Init>
}
 8006a40:	bf00      	nop
 8006a42:	3718      	adds	r7, #24
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <DHT_Start>:

static void DHT_Start(DHT_HandleTypeDef* p_DHT){
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
	DHT_Set_Pin_Output(p_DHT);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f7ff ffbd 	bl	80069d0 <DHT_Set_Pin_Output>
	HAL_GPIO_WritePin(p_DHT->DHT_Port, p_DHT->DHT_Pin, 0);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6858      	ldr	r0, [r3, #4]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	891b      	ldrh	r3, [r3, #8]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	4619      	mov	r1, r3
 8006a62:	f7fc fd30 	bl	80034c6 <HAL_GPIO_WritePin>
	DELAY_US_Run((p_DHT->sensor_type == DHT11) ? DHT11_STARTTIME : DHT22_STARTTIME);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	781b      	ldrb	r3, [r3, #0]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d102      	bne.n	8006a74 <DHT_Start+0x2c>
 8006a6e:	f244 6350 	movw	r3, #18000	; 0x4650
 8006a72:	e001      	b.n	8006a78 <DHT_Start+0x30>
 8006a74:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f000 fa89 	bl	8006f90 <DELAY_US_Run>
	HAL_GPIO_WritePin(p_DHT->DHT_Port, p_DHT->DHT_Pin, 1);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6858      	ldr	r0, [r3, #4]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	891b      	ldrh	r3, [r3, #8]
 8006a86:	2201      	movs	r2, #1
 8006a88:	4619      	mov	r1, r3
 8006a8a:	f7fc fd1c 	bl	80034c6 <HAL_GPIO_WritePin>
}
 8006a8e:	bf00      	nop
 8006a90:	3708      	adds	r7, #8
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}

08006a96 <DHT_Check_Response>:

static uint8_t DHT_Check_Response(DHT_HandleTypeDef* p_DHT){
 8006a96:	b580      	push	{r7, lr}
 8006a98:	b084      	sub	sp, #16
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
	DHT_Set_Pin_Input(p_DHT);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f7ff ffb4 	bl	8006a0c <DHT_Set_Pin_Input>
	DELAY_US_Run(40);
 8006aa4:	2028      	movs	r0, #40	; 0x28
 8006aa6:	f000 fa73 	bl	8006f90 <DELAY_US_Run>
	if(!HAL_GPIO_ReadPin(p_DHT->DHT_Port, p_DHT->DHT_Pin)){
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	891b      	ldrh	r3, [r3, #8]
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	4610      	mov	r0, r2
 8006ab6:	f7fc fcef 	bl	8003498 <HAL_GPIO_ReadPin>
 8006aba:	4603      	mov	r3, r0
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d10f      	bne.n	8006ae0 <DHT_Check_Response+0x4a>
		DELAY_US_Run(80);
 8006ac0:	2050      	movs	r0, #80	; 0x50
 8006ac2:	f000 fa65 	bl	8006f90 <DELAY_US_Run>
		if(!HAL_GPIO_ReadPin(p_DHT->DHT_Port, p_DHT->DHT_Pin)){
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685a      	ldr	r2, [r3, #4]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	891b      	ldrh	r3, [r3, #8]
 8006ace:	4619      	mov	r1, r3
 8006ad0:	4610      	mov	r0, r2
 8006ad2:	f7fc fce1 	bl	8003498 <HAL_GPIO_ReadPin>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d103      	bne.n	8006ae4 <DHT_Check_Response+0x4e>
			return DHT_FAIL;
 8006adc:	2300      	movs	r3, #0
 8006ade:	e01a      	b.n	8006b16 <DHT_Check_Response+0x80>
		}
	} else{
		return DHT_FAIL;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	e018      	b.n	8006b16 <DHT_Check_Response+0x80>
	}

	uint32_t timer_out = HAL_GetTick();
 8006ae4:	f7fb ff68 	bl	80029b8 <HAL_GetTick>
 8006ae8:	60f8      	str	r0, [r7, #12]
	while(HAL_GPIO_ReadPin(p_DHT->DHT_Port, p_DHT->DHT_Pin)){
 8006aea:	e008      	b.n	8006afe <DHT_Check_Response+0x68>
		if(HAL_GetTick() - timer_out > TIME_OUT){
 8006aec:	f7fb ff64 	bl	80029b8 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	2b0a      	cmp	r3, #10
 8006af8:	d901      	bls.n	8006afe <DHT_Check_Response+0x68>
			return DHT_FAIL;
 8006afa:	2300      	movs	r3, #0
 8006afc:	e00b      	b.n	8006b16 <DHT_Check_Response+0x80>
	while(HAL_GPIO_ReadPin(p_DHT->DHT_Port, p_DHT->DHT_Pin)){
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	891b      	ldrh	r3, [r3, #8]
 8006b06:	4619      	mov	r1, r3
 8006b08:	4610      	mov	r0, r2
 8006b0a:	f7fc fcc5 	bl	8003498 <HAL_GPIO_ReadPin>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d1eb      	bne.n	8006aec <DHT_Check_Response+0x56>
		}
	}

	return DHT_OK;
 8006b14:	2301      	movs	r3, #1
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <DHT_Read>:

static uint8_t DHT_Read(DHT_HandleTypeDef* p_DHT, uint8_t p_data[5]){
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b086      	sub	sp, #24
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
 8006b26:	6039      	str	r1, [r7, #0]
	DHT_Set_Pin_Input(p_DHT);
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f7ff ff6f 	bl	8006a0c <DHT_Set_Pin_Input>
	for(int i = 0; i < 5; i++){
 8006b2e:	2300      	movs	r3, #0
 8006b30:	617b      	str	r3, [r7, #20]
 8006b32:	e072      	b.n	8006c1a <DHT_Read+0xfc>
		for(int j = 0; j < 8; j++)
 8006b34:	2300      	movs	r3, #0
 8006b36:	613b      	str	r3, [r7, #16]
 8006b38:	e069      	b.n	8006c0e <DHT_Read+0xf0>
		{
			uint32_t timer_out = HAL_GetTick();
 8006b3a:	f7fb ff3d 	bl	80029b8 <HAL_GetTick>
 8006b3e:	60f8      	str	r0, [r7, #12]
			while(!HAL_GPIO_ReadPin(p_DHT->DHT_Port, p_DHT->DHT_Pin)){
 8006b40:	e008      	b.n	8006b54 <DHT_Read+0x36>
				if(HAL_GetTick() - timer_out > TIME_OUT){
 8006b42:	f7fb ff39 	bl	80029b8 <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	2b0a      	cmp	r3, #10
 8006b4e:	d901      	bls.n	8006b54 <DHT_Read+0x36>
					return DHT_FAIL;
 8006b50:	2300      	movs	r3, #0
 8006b52:	e066      	b.n	8006c22 <DHT_Read+0x104>
			while(!HAL_GPIO_ReadPin(p_DHT->DHT_Port, p_DHT->DHT_Pin)){
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685a      	ldr	r2, [r3, #4]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	891b      	ldrh	r3, [r3, #8]
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	4610      	mov	r0, r2
 8006b60:	f7fc fc9a 	bl	8003498 <HAL_GPIO_ReadPin>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d0eb      	beq.n	8006b42 <DHT_Read+0x24>
				}
			}
			DELAY_US_Run(40);
 8006b6a:	2028      	movs	r0, #40	; 0x28
 8006b6c:	f000 fa10 	bl	8006f90 <DELAY_US_Run>
			if(!HAL_GPIO_ReadPin(p_DHT->DHT_Port, p_DHT->DHT_Pin))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	891b      	ldrh	r3, [r3, #8]
 8006b78:	4619      	mov	r1, r3
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	f7fc fc8c 	bl	8003498 <HAL_GPIO_ReadPin>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d115      	bne.n	8006bb2 <DHT_Read+0x94>
			{
				*(p_data + i) &= ~(1 << (7-j));
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	b25a      	sxtb	r2, r3
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	f1c3 0307 	rsb	r3, r3, #7
 8006b96:	2101      	movs	r1, #1
 8006b98:	fa01 f303 	lsl.w	r3, r1, r3
 8006b9c:	b25b      	sxtb	r3, r3
 8006b9e:	43db      	mvns	r3, r3
 8006ba0:	b25b      	sxtb	r3, r3
 8006ba2:	4013      	ands	r3, r2
 8006ba4:	b259      	sxtb	r1, r3
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	683a      	ldr	r2, [r7, #0]
 8006baa:	4413      	add	r3, r2
 8006bac:	b2ca      	uxtb	r2, r1
 8006bae:	701a      	strb	r2, [r3, #0]
 8006bb0:	e012      	b.n	8006bd8 <DHT_Read+0xba>
			} else {
				*(p_data + i) |= (1 << (7-j));
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	683a      	ldr	r2, [r7, #0]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	781b      	ldrb	r3, [r3, #0]
 8006bba:	b25a      	sxtb	r2, r3
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f1c3 0307 	rsb	r3, r3, #7
 8006bc2:	2101      	movs	r1, #1
 8006bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8006bc8:	b25b      	sxtb	r3, r3
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	b259      	sxtb	r1, r3
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	683a      	ldr	r2, [r7, #0]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	b2ca      	uxtb	r2, r1
 8006bd6:	701a      	strb	r2, [r3, #0]
			}
			timer_out = HAL_GetTick();
 8006bd8:	f7fb feee 	bl	80029b8 <HAL_GetTick>
 8006bdc:	60f8      	str	r0, [r7, #12]
			while(HAL_GPIO_ReadPin(p_DHT->DHT_Port, p_DHT->DHT_Pin)){
 8006bde:	e008      	b.n	8006bf2 <DHT_Read+0xd4>
				if(HAL_GetTick() - timer_out > TIME_OUT){
 8006be0:	f7fb feea 	bl	80029b8 <HAL_GetTick>
 8006be4:	4602      	mov	r2, r0
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	1ad3      	subs	r3, r2, r3
 8006bea:	2b0a      	cmp	r3, #10
 8006bec:	d901      	bls.n	8006bf2 <DHT_Read+0xd4>
					return DHT_FAIL;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	e017      	b.n	8006c22 <DHT_Read+0x104>
			while(HAL_GPIO_ReadPin(p_DHT->DHT_Port, p_DHT->DHT_Pin)){
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	685a      	ldr	r2, [r3, #4]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	891b      	ldrh	r3, [r3, #8]
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	4610      	mov	r0, r2
 8006bfe:	f7fc fc4b 	bl	8003498 <HAL_GPIO_ReadPin>
 8006c02:	4603      	mov	r3, r0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1eb      	bne.n	8006be0 <DHT_Read+0xc2>
		for(int j = 0; j < 8; j++)
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	613b      	str	r3, [r7, #16]
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	2b07      	cmp	r3, #7
 8006c12:	dd92      	ble.n	8006b3a <DHT_Read+0x1c>
	for(int i = 0; i < 5; i++){
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	3301      	adds	r3, #1
 8006c18:	617b      	str	r3, [r7, #20]
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	2b04      	cmp	r3, #4
 8006c1e:	dd89      	ble.n	8006b34 <DHT_Read+0x16>
				}
			}
		}
	}
	return DHT_OK;
 8006c20:	2301      	movs	r3, #1
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3718      	adds	r7, #24
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <DHT_Init>:

void DHT_Init(DHT_HandleTypeDef* p_DHT, TIM_HandleTypeDef* p_htim, uint8_t p_sensor_type, GPIO_TypeDef* p_Port, uint16_t p_Pin){
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b084      	sub	sp, #16
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	60f8      	str	r0, [r7, #12]
 8006c32:	60b9      	str	r1, [r7, #8]
 8006c34:	603b      	str	r3, [r7, #0]
 8006c36:	4613      	mov	r3, r2
 8006c38:	71fb      	strb	r3, [r7, #7]
	DELAY_US_Init(p_htim);
 8006c3a:	68b8      	ldr	r0, [r7, #8]
 8006c3c:	f000 f99a 	bl	8006f74 <DELAY_US_Init>
	p_DHT->sensor_type = p_sensor_type;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	79fa      	ldrb	r2, [r7, #7]
 8006c44:	701a      	strb	r2, [r3, #0]
	p_DHT->DHT_Port = p_Port;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	683a      	ldr	r2, [r7, #0]
 8006c4a:	605a      	str	r2, [r3, #4]
	p_DHT->DHT_Pin = p_Pin;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	8b3a      	ldrh	r2, [r7, #24]
 8006c50:	811a      	strh	r2, [r3, #8]
	p_DHT->temperature = 0.0;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f04f 0200 	mov.w	r2, #0
 8006c58:	60da      	str	r2, [r3, #12]
	p_DHT->huminity = 0.0;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f04f 0200 	mov.w	r2, #0
 8006c60:	611a      	str	r2, [r3, #16]
}
 8006c62:	bf00      	nop
 8006c64:	3710      	adds	r7, #16
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <DHT_Read_Value>:

uint8_t DHT_Read_Value(DHT_HandleTypeDef* p_DHT){
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b084      	sub	sp, #16
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
	uint8_t t_data[5] = {};
 8006c72:	2300      	movs	r3, #0
 8006c74:	60bb      	str	r3, [r7, #8]
 8006c76:	2300      	movs	r3, #0
 8006c78:	733b      	strb	r3, [r7, #12]
	DHT_Start(p_DHT);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7ff fee4 	bl	8006a48 <DHT_Start>
	if(DHT_Check_Response(p_DHT) == DHT_FAIL)
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f7ff ff08 	bl	8006a96 <DHT_Check_Response>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <DHT_Read_Value+0x26>
		return DHT_FAIL;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	e044      	b.n	8006d1a <DHT_Read_Value+0xb0>
	if(DHT_Read(p_DHT, t_data) == DHT_FAIL)
 8006c90:	f107 0308 	add.w	r3, r7, #8
 8006c94:	4619      	mov	r1, r3
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f7ff ff41 	bl	8006b1e <DHT_Read>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d101      	bne.n	8006ca6 <DHT_Read_Value+0x3c>
		return DHT_FAIL;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	e039      	b.n	8006d1a <DHT_Read_Value+0xb0>
	if(((t_data[0] + t_data[1] + t_data[2] + t_data[3]) & 0xFF) != t_data[4])
 8006ca6:	7a3b      	ldrb	r3, [r7, #8]
 8006ca8:	461a      	mov	r2, r3
 8006caa:	7a7b      	ldrb	r3, [r7, #9]
 8006cac:	4413      	add	r3, r2
 8006cae:	7aba      	ldrb	r2, [r7, #10]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	7afa      	ldrb	r2, [r7, #11]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	7b3a      	ldrb	r2, [r7, #12]
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d001      	beq.n	8006cc2 <DHT_Read_Value+0x58>
		return DHT_FAIL;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	e02b      	b.n	8006d1a <DHT_Read_Value+0xb0>

	if(t_data[0] < 100 && t_data[0] > 0)
 8006cc2:	7a3b      	ldrb	r3, [r7, #8]
 8006cc4:	2b63      	cmp	r3, #99	; 0x63
 8006cc6:	d813      	bhi.n	8006cf0 <DHT_Read_Value+0x86>
 8006cc8:	7a3b      	ldrb	r3, [r7, #8]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d010      	beq.n	8006cf0 <DHT_Read_Value+0x86>
		p_DHT->huminity = t_data[0] / 1.0;
 8006cce:	7a3b      	ldrb	r3, [r7, #8]
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f7f9 fb95 	bl	8000400 <__aeabi_i2d>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	460b      	mov	r3, r1
 8006cda:	4610      	mov	r0, r2
 8006cdc:	4619      	mov	r1, r3
 8006cde:	f7f9 fbf9 	bl	80004d4 <__aeabi_d2f>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	611a      	str	r2, [r3, #16]
	else
		return DHT_FAIL;

	if(t_data[2] < 100 && t_data[2] > 0)
 8006ce8:	7abb      	ldrb	r3, [r7, #10]
 8006cea:	2b63      	cmp	r3, #99	; 0x63
 8006cec:	d902      	bls.n	8006cf4 <DHT_Read_Value+0x8a>
 8006cee:	e013      	b.n	8006d18 <DHT_Read_Value+0xae>
		return DHT_FAIL;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	e012      	b.n	8006d1a <DHT_Read_Value+0xb0>
	if(t_data[2] < 100 && t_data[2] > 0)
 8006cf4:	7abb      	ldrb	r3, [r7, #10]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00e      	beq.n	8006d18 <DHT_Read_Value+0xae>
		p_DHT->temperature = t_data[2] / 1.0;
 8006cfa:	7abb      	ldrb	r3, [r7, #10]
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7f9 fb7f 	bl	8000400 <__aeabi_i2d>
 8006d02:	4602      	mov	r2, r0
 8006d04:	460b      	mov	r3, r1
 8006d06:	4610      	mov	r0, r2
 8006d08:	4619      	mov	r1, r3
 8006d0a:	f7f9 fbe3 	bl	80004d4 <__aeabi_d2f>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	60da      	str	r2, [r3, #12]
	else
		return DHT_FAIL;

	return DHT_OK;
 8006d14:	2301      	movs	r3, #1
 8006d16:	e000      	b.n	8006d1a <DHT_Read_Value+0xb0>
		return DHT_FAIL;
 8006d18:	2300      	movs	r3, #0
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3710      	adds	r7, #16
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <BCD_To_DEC>:

#define DS3231_ADDRESS			(0x68 << 1)
#define SECOND_VALUE_ADDRESS	(0x00)
#define DATE_VALUE_ADDRESS		(0x04)

static uint8_t BCD_To_DEC(uint8_t p_BCD_value){
 8006d22:	b480      	push	{r7}
 8006d24:	b083      	sub	sp, #12
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	4603      	mov	r3, r0
 8006d2a:	71fb      	strb	r3, [r7, #7]
	return ((p_BCD_value >> 4) * 10) + (p_BCD_value & 0x0F);
 8006d2c:	79fb      	ldrb	r3, [r7, #7]
 8006d2e:	091b      	lsrs	r3, r3, #4
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	461a      	mov	r2, r3
 8006d34:	0092      	lsls	r2, r2, #2
 8006d36:	4413      	add	r3, r2
 8006d38:	005b      	lsls	r3, r3, #1
 8006d3a:	b2da      	uxtb	r2, r3
 8006d3c:	79fb      	ldrb	r3, [r7, #7]
 8006d3e:	f003 030f 	and.w	r3, r3, #15
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	4413      	add	r3, r2
 8006d46:	b2db      	uxtb	r3, r3
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bc80      	pop	{r7}
 8006d50:	4770      	bx	lr
	...

08006d54 <DEC_To_BCD>:

static uint8_t DEC_To_BCD(uint8_t p_DEC_value){
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	71fb      	strb	r3, [r7, #7]
	return ((p_DEC_value / 10) << 4) | (p_DEC_value % 10);
 8006d5e:	79fb      	ldrb	r3, [r7, #7]
 8006d60:	4a0d      	ldr	r2, [pc, #52]	; (8006d98 <DEC_To_BCD+0x44>)
 8006d62:	fba2 2303 	umull	r2, r3, r2, r3
 8006d66:	08db      	lsrs	r3, r3, #3
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	011b      	lsls	r3, r3, #4
 8006d6c:	b258      	sxtb	r0, r3
 8006d6e:	79fa      	ldrb	r2, [r7, #7]
 8006d70:	4b09      	ldr	r3, [pc, #36]	; (8006d98 <DEC_To_BCD+0x44>)
 8006d72:	fba3 1302 	umull	r1, r3, r3, r2
 8006d76:	08d9      	lsrs	r1, r3, #3
 8006d78:	460b      	mov	r3, r1
 8006d7a:	009b      	lsls	r3, r3, #2
 8006d7c:	440b      	add	r3, r1
 8006d7e:	005b      	lsls	r3, r3, #1
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	b25b      	sxtb	r3, r3
 8006d86:	4303      	orrs	r3, r0
 8006d88:	b25b      	sxtb	r3, r3
 8006d8a:	b2db      	uxtb	r3, r3
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bc80      	pop	{r7}
 8006d94:	4770      	bx	lr
 8006d96:	bf00      	nop
 8006d98:	cccccccd 	.word	0xcccccccd

08006d9c <DS3231_Init>:

void DS3231_Init(DS3231_HandleTypeDef *p_ds3231, I2C_HandleTypeDef *p_hi2c){
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
	p_ds3231->hi2c = p_hi2c;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	683a      	ldr	r2, [r7, #0]
 8006daa:	609a      	str	r2, [r3, #8]
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bc80      	pop	{r7}
 8006db4:	4770      	bx	lr

08006db6 <DS3231_Set_Time>:

void DS3231_Set_Time(DS3231_HandleTypeDef *p_ds3231, uint8_t p_hour, uint8_t p_minute, uint8_t p_second, uint8_t p_day){
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b088      	sub	sp, #32
 8006dba:	af04      	add	r7, sp, #16
 8006dbc:	6078      	str	r0, [r7, #4]
 8006dbe:	4608      	mov	r0, r1
 8006dc0:	4611      	mov	r1, r2
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	70fb      	strb	r3, [r7, #3]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	70bb      	strb	r3, [r7, #2]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	707b      	strb	r3, [r7, #1]
	uint8_t t_i2c_buffer[4];
	t_i2c_buffer[0] = DEC_To_BCD(p_second);
 8006dd0:	787b      	ldrb	r3, [r7, #1]
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7ff ffbe 	bl	8006d54 <DEC_To_BCD>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	733b      	strb	r3, [r7, #12]
	t_i2c_buffer[1] = DEC_To_BCD(p_minute);
 8006ddc:	78bb      	ldrb	r3, [r7, #2]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7ff ffb8 	bl	8006d54 <DEC_To_BCD>
 8006de4:	4603      	mov	r3, r0
 8006de6:	737b      	strb	r3, [r7, #13]
	t_i2c_buffer[2] = DEC_To_BCD(p_hour) & (~USING_12_HOURS_TIME);
 8006de8:	78fb      	ldrb	r3, [r7, #3]
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7ff ffb2 	bl	8006d54 <DEC_To_BCD>
 8006df0:	4603      	mov	r3, r0
 8006df2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	73bb      	strb	r3, [r7, #14]
	t_i2c_buffer[3] = DEC_To_BCD(p_day);
 8006dfa:	7e3b      	ldrb	r3, [r7, #24]
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f7ff ffa9 	bl	8006d54 <DEC_To_BCD>
 8006e02:	4603      	mov	r3, r0
 8006e04:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(p_ds3231->hi2c, DS3231_ADDRESS, SECOND_VALUE_ADDRESS, I2C_MEMADD_SIZE_8BIT, t_i2c_buffer, 4, 1000);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6898      	ldr	r0, [r3, #8]
 8006e0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e0e:	9302      	str	r3, [sp, #8]
 8006e10:	2304      	movs	r3, #4
 8006e12:	9301      	str	r3, [sp, #4]
 8006e14:	f107 030c 	add.w	r3, r7, #12
 8006e18:	9300      	str	r3, [sp, #0]
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	21d0      	movs	r1, #208	; 0xd0
 8006e20:	f7fc fdac 	bl	800397c <HAL_I2C_Mem_Write>
}
 8006e24:	bf00      	nop
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <DS3231_Get_Time>:

uint8_t DS3231_Get_Time(DS3231_HandleTypeDef *p_ds3231){
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b088      	sub	sp, #32
 8006e30:	af04      	add	r7, sp, #16
 8006e32:	6078      	str	r0, [r7, #4]
	uint8_t t_i2c_buffer[4];
	if(HAL_I2C_Mem_Read(p_ds3231->hi2c, DS3231_ADDRESS, SECOND_VALUE_ADDRESS, I2C_MEMADD_SIZE_8BIT, t_i2c_buffer, 4, 1000) != HAL_OK){
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6898      	ldr	r0, [r3, #8]
 8006e38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e3c:	9302      	str	r3, [sp, #8]
 8006e3e:	2304      	movs	r3, #4
 8006e40:	9301      	str	r3, [sp, #4]
 8006e42:	f107 030c 	add.w	r3, r7, #12
 8006e46:	9300      	str	r3, [sp, #0]
 8006e48:	2301      	movs	r3, #1
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	21d0      	movs	r1, #208	; 0xd0
 8006e4e:	f7fc fe8f 	bl	8003b70 <HAL_I2C_Mem_Read>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d001      	beq.n	8006e5c <DS3231_Get_Time+0x30>
		return DS3231_FAIL;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	e020      	b.n	8006e9e <DS3231_Get_Time+0x72>
	}
	p_ds3231->current_second = BCD_To_DEC(t_i2c_buffer[0]);
 8006e5c:	7b3b      	ldrb	r3, [r7, #12]
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f7ff ff5f 	bl	8006d22 <BCD_To_DEC>
 8006e64:	4603      	mov	r3, r0
 8006e66:	461a      	mov	r2, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	709a      	strb	r2, [r3, #2]
	p_ds3231->current_minute = BCD_To_DEC(t_i2c_buffer[1]);
 8006e6c:	7b7b      	ldrb	r3, [r7, #13]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7ff ff57 	bl	8006d22 <BCD_To_DEC>
 8006e74:	4603      	mov	r3, r0
 8006e76:	461a      	mov	r2, r3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	705a      	strb	r2, [r3, #1]
	p_ds3231->current_hour = BCD_To_DEC(t_i2c_buffer[2]);
 8006e7c:	7bbb      	ldrb	r3, [r7, #14]
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7ff ff4f 	bl	8006d22 <BCD_To_DEC>
 8006e84:	4603      	mov	r3, r0
 8006e86:	461a      	mov	r2, r3
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	701a      	strb	r2, [r3, #0]
	p_ds3231->current_day = BCD_To_DEC(t_i2c_buffer[3]);
 8006e8c:	7bfb      	ldrb	r3, [r7, #15]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7ff ff47 	bl	8006d22 <BCD_To_DEC>
 8006e94:	4603      	mov	r3, r0
 8006e96:	461a      	mov	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	70da      	strb	r2, [r3, #3]
	return DS3231_OK;
 8006e9c:	2301      	movs	r3, #1
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <DS3231_Set_Date>:

void DS3231_Set_Date(DS3231_HandleTypeDef *p_ds3231, uint8_t p_date, uint8_t p_month, uint8_t p_year){
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b088      	sub	sp, #32
 8006eaa:	af04      	add	r7, sp, #16
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	4608      	mov	r0, r1
 8006eb0:	4611      	mov	r1, r2
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	70fb      	strb	r3, [r7, #3]
 8006eb8:	460b      	mov	r3, r1
 8006eba:	70bb      	strb	r3, [r7, #2]
 8006ebc:	4613      	mov	r3, r2
 8006ebe:	707b      	strb	r3, [r7, #1]
	uint8_t t_i2c_buffer[3];
	t_i2c_buffer[0] = DEC_To_BCD(p_date);
 8006ec0:	78fb      	ldrb	r3, [r7, #3]
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f7ff ff46 	bl	8006d54 <DEC_To_BCD>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	733b      	strb	r3, [r7, #12]
	t_i2c_buffer[1] = DEC_To_BCD(p_month);
 8006ecc:	78bb      	ldrb	r3, [r7, #2]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7ff ff40 	bl	8006d54 <DEC_To_BCD>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	737b      	strb	r3, [r7, #13]
	t_i2c_buffer[2] = DEC_To_BCD(p_year);
 8006ed8:	787b      	ldrb	r3, [r7, #1]
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7ff ff3a 	bl	8006d54 <DEC_To_BCD>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(p_ds3231->hi2c, DS3231_ADDRESS, DATE_VALUE_ADDRESS, I2C_MEMADD_SIZE_8BIT, t_i2c_buffer, 3, 1000);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6898      	ldr	r0, [r3, #8]
 8006ee8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006eec:	9302      	str	r3, [sp, #8]
 8006eee:	2303      	movs	r3, #3
 8006ef0:	9301      	str	r3, [sp, #4]
 8006ef2:	f107 030c 	add.w	r3, r7, #12
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	2301      	movs	r3, #1
 8006efa:	2204      	movs	r2, #4
 8006efc:	21d0      	movs	r1, #208	; 0xd0
 8006efe:	f7fc fd3d 	bl	800397c <HAL_I2C_Mem_Write>
}
 8006f02:	bf00      	nop
 8006f04:	3710      	adds	r7, #16
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <DS3231_Get_Date>:

uint8_t DS3231_Get_Date(DS3231_HandleTypeDef *p_ds3231){
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b088      	sub	sp, #32
 8006f0e:	af04      	add	r7, sp, #16
 8006f10:	6078      	str	r0, [r7, #4]
	uint8_t t_i2c_buffer[3];
	if(HAL_I2C_Mem_Read(p_ds3231->hi2c, DS3231_ADDRESS, DATE_VALUE_ADDRESS, I2C_MEMADD_SIZE_8BIT, t_i2c_buffer, 3, 1000) != HAL_OK){
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6898      	ldr	r0, [r3, #8]
 8006f16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006f1a:	9302      	str	r3, [sp, #8]
 8006f1c:	2303      	movs	r3, #3
 8006f1e:	9301      	str	r3, [sp, #4]
 8006f20:	f107 030c 	add.w	r3, r7, #12
 8006f24:	9300      	str	r3, [sp, #0]
 8006f26:	2301      	movs	r3, #1
 8006f28:	2204      	movs	r2, #4
 8006f2a:	21d0      	movs	r1, #208	; 0xd0
 8006f2c:	f7fc fe20 	bl	8003b70 <HAL_I2C_Mem_Read>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d001      	beq.n	8006f3a <DS3231_Get_Date+0x30>
		return DS3231_FAIL;
 8006f36:	2300      	movs	r3, #0
 8006f38:	e018      	b.n	8006f6c <DS3231_Get_Date+0x62>
	}
	p_ds3231->current_date = BCD_To_DEC(t_i2c_buffer[0]);
 8006f3a:	7b3b      	ldrb	r3, [r7, #12]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7ff fef0 	bl	8006d22 <BCD_To_DEC>
 8006f42:	4603      	mov	r3, r0
 8006f44:	461a      	mov	r2, r3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	711a      	strb	r2, [r3, #4]
	p_ds3231->current_month = BCD_To_DEC(t_i2c_buffer[1]);
 8006f4a:	7b7b      	ldrb	r3, [r7, #13]
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7ff fee8 	bl	8006d22 <BCD_To_DEC>
 8006f52:	4603      	mov	r3, r0
 8006f54:	461a      	mov	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	715a      	strb	r2, [r3, #5]
	p_ds3231->current_year = BCD_To_DEC(t_i2c_buffer[2]);
 8006f5a:	7bbb      	ldrb	r3, [r7, #14]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7ff fee0 	bl	8006d22 <BCD_To_DEC>
 8006f62:	4603      	mov	r3, r0
 8006f64:	b29a      	uxth	r2, r3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	80da      	strh	r2, [r3, #6]
	return DS3231_OK;
 8006f6a:	2301      	movs	r3, #1
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <DELAY_US_Init>:
#include "Delay_us.h"

TIM_HandleTypeDef *delay_timer;

void DELAY_US_Init(TIM_HandleTypeDef *p_htim){
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
	delay_timer = p_htim;
 8006f7c:	4a03      	ldr	r2, [pc, #12]	; (8006f8c <DELAY_US_Init+0x18>)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6013      	str	r3, [r2, #0]
}
 8006f82:	bf00      	nop
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bc80      	pop	{r7}
 8006f8a:	4770      	bx	lr
 8006f8c:	200003b8 	.word	0x200003b8

08006f90 <DELAY_US_Run>:

void DELAY_US_Run(uint32_t p_delay_time){
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
	delay_timer->Instance->CNT = 0;
 8006f98:	4b0d      	ldr	r3, [pc, #52]	; (8006fd0 <DELAY_US_Run+0x40>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start(delay_timer);
 8006fa2:	4b0b      	ldr	r3, [pc, #44]	; (8006fd0 <DELAY_US_Run+0x40>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7fe fb24 	bl	80055f4 <HAL_TIM_Base_Start>
	while(delay_timer->Instance->CNT < p_delay_time);
 8006fac:	bf00      	nop
 8006fae:	4b08      	ldr	r3, [pc, #32]	; (8006fd0 <DELAY_US_Run+0x40>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d8f8      	bhi.n	8006fae <DELAY_US_Run+0x1e>
	HAL_TIM_Base_Stop(delay_timer);
 8006fbc:	4b04      	ldr	r3, [pc, #16]	; (8006fd0 <DELAY_US_Run+0x40>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f7fe fb61 	bl	8005688 <HAL_TIM_Base_Stop>
}
 8006fc6:	bf00      	nop
 8006fc8:	3708      	adds	r7, #8
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	200003b8 	.word	0x200003b8

08006fd4 <HAL_TIM_IC_CaptureCallback>:
encoder_callback_function_t __ENCODER_Forward_Callback = NULL;
encoder_callback_function_t __ENCODER_Backward_Callback = NULL;

#ifdef _USING_LIBRARY_ENCODER_IT_FUNCTION_
extern ENCODER_HandleTypeDef h_encoder;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b082      	sub	sp, #8
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
	if(h_encoder.encoder_timer->Instance == htim->Instance){
 8006fdc:	4b06      	ldr	r3, [pc, #24]	; (8006ff8 <HAL_TIM_IC_CaptureCallback+0x24>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681a      	ldr	r2, [r3, #0]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d102      	bne.n	8006ff0 <HAL_TIM_IC_CaptureCallback+0x1c>
		ENCODER_IT_Handle(&h_encoder);
 8006fea:	4803      	ldr	r0, [pc, #12]	; (8006ff8 <HAL_TIM_IC_CaptureCallback+0x24>)
 8006fec:	f000 f82e 	bl	800704c <ENCODER_IT_Handle>
	}
}
 8006ff0:	bf00      	nop
 8006ff2:	3708      	adds	r7, #8
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}
 8006ff8:	2000014c 	.word	0x2000014c

08006ffc <ENCODER_Init>:
#endif

void ENCODER_Init(ENCODER_HandleTypeDef *p_encoder, TIM_HandleTypeDef *p_encoder_timer){
 8006ffc:	b480      	push	{r7}
 8006ffe:	b083      	sub	sp, #12
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
	p_encoder->encoder_timer = p_encoder_timer;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	601a      	str	r2, [r3, #0]
	p_encoder->current_possition = 0;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	809a      	strh	r2, [r3, #4]
	p_encoder->last_position = 0;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	80da      	strh	r2, [r3, #6]
}
 8007018:	bf00      	nop
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	bc80      	pop	{r7}
 8007020:	4770      	bx	lr
	...

08007024 <ENCODER_Set_Callback_Function>:

void ENCODER_Set_Callback_Function(encoder_callback_function_t p_forward_callback_function, encoder_callback_function_t p_backward_callback_function){
 8007024:	b480      	push	{r7}
 8007026:	b083      	sub	sp, #12
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
	__ENCODER_Forward_Callback = p_forward_callback_function;
 800702e:	4a05      	ldr	r2, [pc, #20]	; (8007044 <ENCODER_Set_Callback_Function+0x20>)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6013      	str	r3, [r2, #0]
	__ENCODER_Backward_Callback = p_backward_callback_function;
 8007034:	4a04      	ldr	r2, [pc, #16]	; (8007048 <ENCODER_Set_Callback_Function+0x24>)
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	6013      	str	r3, [r2, #0]
}
 800703a:	bf00      	nop
 800703c:	370c      	adds	r7, #12
 800703e:	46bd      	mov	sp, r7
 8007040:	bc80      	pop	{r7}
 8007042:	4770      	bx	lr
 8007044:	200003bc 	.word	0x200003bc
 8007048:	200003c0 	.word	0x200003c0

0800704c <ENCODER_IT_Handle>:

void ENCODER_IT_Handle(ENCODER_HandleTypeDef *p_encoder){
 800704c:	b480      	push	{r7}
 800704e:	b085      	sub	sp, #20
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
	uint32_t t_counter = __HAL_TIM_GET_COUNTER(p_encoder->encoder_timer);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800705c:	60fb      	str	r3, [r7, #12]
	p_encoder->current_possition =  (int16_t)t_counter / 4;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	b21b      	sxth	r3, r3
 8007062:	2b00      	cmp	r3, #0
 8007064:	da00      	bge.n	8007068 <ENCODER_IT_Handle+0x1c>
 8007066:	3303      	adds	r3, #3
 8007068:	109b      	asrs	r3, r3, #2
 800706a:	b21a      	sxth	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	809a      	strh	r2, [r3, #4]
}
 8007070:	bf00      	nop
 8007072:	3714      	adds	r7, #20
 8007074:	46bd      	mov	sp, r7
 8007076:	bc80      	pop	{r7}
 8007078:	4770      	bx	lr
	...

0800707c <ENCODER_Handle>:

void ENCODER_Handle(ENCODER_HandleTypeDef *p_encoder){
 800707c:	b580      	push	{r7, lr}
 800707e:	b082      	sub	sp, #8
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
	if(p_encoder->current_possition > p_encoder->last_position){
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8007090:	429a      	cmp	r2, r3
 8007092:	dd0c      	ble.n	80070ae <ENCODER_Handle+0x32>
		if(__ENCODER_Forward_Callback != NULL){
 8007094:	4b12      	ldr	r3, [pc, #72]	; (80070e0 <ENCODER_Handle+0x64>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d003      	beq.n	80070a4 <ENCODER_Handle+0x28>
			__ENCODER_Forward_Callback(p_encoder);
 800709c:	4b10      	ldr	r3, [pc, #64]	; (80070e0 <ENCODER_Handle+0x64>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	4798      	blx	r3
		}
		p_encoder->last_position = p_encoder->current_possition;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	80da      	strh	r2, [r3, #6]
	}
	if(p_encoder->current_possition < p_encoder->last_position){
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80070ba:	429a      	cmp	r2, r3
 80070bc:	da0c      	bge.n	80070d8 <ENCODER_Handle+0x5c>
		if(__ENCODER_Backward_Callback != NULL){
 80070be:	4b09      	ldr	r3, [pc, #36]	; (80070e4 <ENCODER_Handle+0x68>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d003      	beq.n	80070ce <ENCODER_Handle+0x52>
			__ENCODER_Backward_Callback(p_encoder);
 80070c6:	4b07      	ldr	r3, [pc, #28]	; (80070e4 <ENCODER_Handle+0x68>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	4798      	blx	r3
		}
		p_encoder->last_position = p_encoder->current_possition;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	80da      	strh	r2, [r3, #6]
	}
}
 80070d8:	bf00      	nop
 80070da:	3708      	adds	r7, #8
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}
 80070e0:	200003bc 	.word	0x200003bc
 80070e4:	200003c0 	.word	0x200003c0

080070e8 <LCD_Init>:
#include "LCD_I2C.h"

void LCD_Init(LCD_I2C_HandleTypeDef *p_lcd, I2C_HandleTypeDef *p_hi2c, uint8_t p_cols, uint8_t p_rows, uint8_t p_SLAVE_ADDRESS){
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	60f8      	str	r0, [r7, #12]
 80070f0:	60b9      	str	r1, [r7, #8]
 80070f2:	4611      	mov	r1, r2
 80070f4:	461a      	mov	r2, r3
 80070f6:	460b      	mov	r3, r1
 80070f8:	71fb      	strb	r3, [r7, #7]
 80070fa:	4613      	mov	r3, r2
 80070fc:	71bb      	strb	r3, [r7, #6]
	p_lcd->SLAVE_ADDRESS = p_SLAVE_ADDRESS;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	7e3a      	ldrb	r2, [r7, #24]
 8007102:	709a      	strb	r2, [r3, #2]
	p_lcd->LCD_Backlight_Value = LCD_BACKLIGHT;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2208      	movs	r2, #8
 8007108:	70da      	strb	r2, [r3, #3]
	p_lcd->LCD_Columns = p_cols;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	79fa      	ldrb	r2, [r7, #7]
 800710e:	701a      	strb	r2, [r3, #0]
	p_lcd->LCD_Rows = p_rows;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	79ba      	ldrb	r2, [r7, #6]
 8007114:	705a      	strb	r2, [r3, #1]
	p_lcd->hi2c = p_hi2c;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	68ba      	ldr	r2, [r7, #8]
 800711a:	609a      	str	r2, [r3, #8]
	p_lcd->LCD_Display_Option = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2204      	movs	r2, #4
 8007120:	711a      	strb	r2, [r3, #4]

	// 4 bit initialization
	HAL_Delay(50);  // wait for >40ms
 8007122:	2032      	movs	r0, #50	; 0x32
 8007124:	f7fb fc52 	bl	80029cc <HAL_Delay>
	LCD_Send_Command(p_lcd, 0x30);
 8007128:	2130      	movs	r1, #48	; 0x30
 800712a:	68f8      	ldr	r0, [r7, #12]
 800712c:	f000 f920 	bl	8007370 <LCD_Send_Command>
	HAL_Delay(5);  // wait for >4.1ms
 8007130:	2005      	movs	r0, #5
 8007132:	f7fb fc4b 	bl	80029cc <HAL_Delay>
	LCD_Send_Command(p_lcd, 0x30);
 8007136:	2130      	movs	r1, #48	; 0x30
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	f000 f919 	bl	8007370 <LCD_Send_Command>
	HAL_Delay(1);  // wait for >100us
 800713e:	2001      	movs	r0, #1
 8007140:	f7fb fc44 	bl	80029cc <HAL_Delay>
	LCD_Send_Command(p_lcd, 0x30);
 8007144:	2130      	movs	r1, #48	; 0x30
 8007146:	68f8      	ldr	r0, [r7, #12]
 8007148:	f000 f912 	bl	8007370 <LCD_Send_Command>
	HAL_Delay(10);
 800714c:	200a      	movs	r0, #10
 800714e:	f7fb fc3d 	bl	80029cc <HAL_Delay>
	LCD_Send_Command(p_lcd, 0x20);  // 4bit mode
 8007152:	2120      	movs	r1, #32
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f000 f90b 	bl	8007370 <LCD_Send_Command>
	HAL_Delay(10);
 800715a:	200a      	movs	r0, #10
 800715c:	f7fb fc36 	bl	80029cc <HAL_Delay>

	// Display initialization
	LCD_Send_Command(p_lcd, 0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8007160:	2128      	movs	r1, #40	; 0x28
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f000 f904 	bl	8007370 <LCD_Send_Command>
	HAL_Delay(1);
 8007168:	2001      	movs	r0, #1
 800716a:	f7fb fc2f 	bl	80029cc <HAL_Delay>
	LCD_Send_Command(p_lcd, 0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800716e:	2108      	movs	r1, #8
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f000 f8fd 	bl	8007370 <LCD_Send_Command>
	HAL_Delay(1);
 8007176:	2001      	movs	r0, #1
 8007178:	f7fb fc28 	bl	80029cc <HAL_Delay>

	LCD_Send_Command(p_lcd, 0x01);  // clear display
 800717c:	2101      	movs	r1, #1
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f000 f8f6 	bl	8007370 <LCD_Send_Command>
	HAL_Delay(1);
 8007184:	2001      	movs	r0, #1
 8007186:	f7fb fc21 	bl	80029cc <HAL_Delay>
	HAL_Delay(1);
 800718a:	2001      	movs	r0, #1
 800718c:	f7fb fc1e 	bl	80029cc <HAL_Delay>
	LCD_Send_Command(p_lcd, 0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8007190:	2106      	movs	r1, #6
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f000 f8ec 	bl	8007370 <LCD_Send_Command>
	HAL_Delay(1);
 8007198:	2001      	movs	r0, #1
 800719a:	f7fb fc17 	bl	80029cc <HAL_Delay>
	LCD_Send_Command(p_lcd, LCD_DISPLAYCONTROL | p_lcd->LCD_Display_Option); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	791b      	ldrb	r3, [r3, #4]
 80071a2:	f043 0308 	orr.w	r3, r3, #8
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	4619      	mov	r1, r3
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	f000 f8e0 	bl	8007370 <LCD_Send_Command>

	HAL_Delay(500);
 80071b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80071b4:	f7fb fc0a 	bl	80029cc <HAL_Delay>
}
 80071b8:	bf00      	nop
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <LCD_Write>:

void LCD_Write(LCD_I2C_HandleTypeDef *p_lcd, const char *p_str, ...){
 80071c0:	b40e      	push	{r1, r2, r3}
 80071c2:	b580      	push	{r7, lr}
 80071c4:	b08b      	sub	sp, #44	; 0x2c
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
	char t_stringArray[21] = {};
 80071ca:	2300      	movs	r3, #0
 80071cc:	60fb      	str	r3, [r7, #12]
 80071ce:	f107 0310 	add.w	r3, r7, #16
 80071d2:	2200      	movs	r2, #0
 80071d4:	601a      	str	r2, [r3, #0]
 80071d6:	605a      	str	r2, [r3, #4]
 80071d8:	609a      	str	r2, [r3, #8]
 80071da:	60da      	str	r2, [r3, #12]
 80071dc:	741a      	strb	r2, [r3, #16]

	va_list t_args;
	va_start(t_args, p_str);
 80071de:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80071e2:	60bb      	str	r3, [r7, #8]
	vsprintf(t_stringArray, p_str, t_args);
 80071e4:	f107 030c 	add.w	r3, r7, #12
 80071e8:	68ba      	ldr	r2, [r7, #8]
 80071ea:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80071ec:	4618      	mov	r0, r3
 80071ee:	f000 fbe3 	bl	80079b8 <vsiprintf>
	va_end(t_args);

	for(int i = 0; i < strlen(t_stringArray) && i < p_lcd->LCD_Columns; i++){
 80071f2:	2300      	movs	r3, #0
 80071f4:	627b      	str	r3, [r7, #36]	; 0x24
 80071f6:	e00b      	b.n	8007210 <LCD_Write+0x50>
		LCD_Send_Data(p_lcd, t_stringArray[i]);
 80071f8:	f107 020c 	add.w	r2, r7, #12
 80071fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fe:	4413      	add	r3, r2
 8007200:	781b      	ldrb	r3, [r3, #0]
 8007202:	4619      	mov	r1, r3
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 f8ee 	bl	80073e6 <LCD_Send_Data>
	for(int i = 0; i < strlen(t_stringArray) && i < p_lcd->LCD_Columns; i++){
 800720a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720c:	3301      	adds	r3, #1
 800720e:	627b      	str	r3, [r7, #36]	; 0x24
 8007210:	f107 030c 	add.w	r3, r7, #12
 8007214:	4618      	mov	r0, r3
 8007216:	f7f8 ff99 	bl	800014c <strlen>
 800721a:	4602      	mov	r2, r0
 800721c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721e:	429a      	cmp	r2, r3
 8007220:	d905      	bls.n	800722e <LCD_Write+0x6e>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	781b      	ldrb	r3, [r3, #0]
 8007226:	461a      	mov	r2, r3
 8007228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722a:	4293      	cmp	r3, r2
 800722c:	dbe4      	blt.n	80071f8 <LCD_Write+0x38>
	}
}
 800722e:	bf00      	nop
 8007230:	372c      	adds	r7, #44	; 0x2c
 8007232:	46bd      	mov	sp, r7
 8007234:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007238:	b003      	add	sp, #12
 800723a:	4770      	bx	lr

0800723c <LCD_Clear>:

void LCD_Write_Custom_Char(LCD_I2C_HandleTypeDef *p_lcd, char p_location){
	LCD_Send_Data(p_lcd, p_location);
}

void LCD_Clear(LCD_I2C_HandleTypeDef *p_lcd){
 800723c:	b580      	push	{r7, lr}
 800723e:	b082      	sub	sp, #8
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
	LCD_Send_Command(p_lcd, LCD_CLEARDISPLAY);
 8007244:	2101      	movs	r1, #1
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f892 	bl	8007370 <LCD_Send_Command>
	HAL_Delay(2);
 800724c:	2002      	movs	r0, #2
 800724e:	f7fb fbbd 	bl	80029cc <HAL_Delay>
	LCD_Set_Cursor(p_lcd, 0, 0);
 8007252:	2200      	movs	r2, #0
 8007254:	2100      	movs	r1, #0
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 f804 	bl	8007264 <LCD_Set_Cursor>
}
 800725c:	bf00      	nop
 800725e:	3708      	adds	r7, #8
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <LCD_Set_Cursor>:

void LCD_Set_Cursor(LCD_I2C_HandleTypeDef *p_lcd, uint8_t p_col, uint8_t p_row){
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	460b      	mov	r3, r1
 800726e:	70fb      	strb	r3, [r7, #3]
 8007270:	4613      	mov	r3, r2
 8007272:	70bb      	strb	r3, [r7, #2]
	uint8_t t_row_Offets[] = {0x00, 0x40, 0x14, 0x54};
 8007274:	4b0f      	ldr	r3, [pc, #60]	; (80072b4 <LCD_Set_Cursor+0x50>)
 8007276:	60fb      	str	r3, [r7, #12]
	if(p_row > p_lcd->LCD_Rows) p_row = p_lcd->LCD_Rows - 1;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	785b      	ldrb	r3, [r3, #1]
 800727c:	78ba      	ldrb	r2, [r7, #2]
 800727e:	429a      	cmp	r2, r3
 8007280:	d903      	bls.n	800728a <LCD_Set_Cursor+0x26>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	785b      	ldrb	r3, [r3, #1]
 8007286:	3b01      	subs	r3, #1
 8007288:	70bb      	strb	r3, [r7, #2]
	LCD_Send_Command(p_lcd, LCD_SETDDRAMADDR | (p_col + t_row_Offets[p_row]));
 800728a:	78bb      	ldrb	r3, [r7, #2]
 800728c:	3310      	adds	r3, #16
 800728e:	443b      	add	r3, r7
 8007290:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8007294:	78fb      	ldrb	r3, [r7, #3]
 8007296:	4413      	add	r3, r2
 8007298:	b2db      	uxtb	r3, r3
 800729a:	b25b      	sxtb	r3, r3
 800729c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80072a0:	b25b      	sxtb	r3, r3
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	4619      	mov	r1, r3
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 f862 	bl	8007370 <LCD_Send_Command>
}
 80072ac:	bf00      	nop
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	54144000 	.word	0x54144000

080072b8 <LCD_Create_Char>:

void LCD_Create_Char(LCD_I2C_HandleTypeDef *p_lcd, uint8_t p_location, uint8_t p_charMap[]){
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b086      	sub	sp, #24
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	460b      	mov	r3, r1
 80072c2:	607a      	str	r2, [r7, #4]
 80072c4:	72fb      	strb	r3, [r7, #11]
	p_location &= 7; // only have 8 locations 0-7.
 80072c6:	7afb      	ldrb	r3, [r7, #11]
 80072c8:	f003 0307 	and.w	r3, r3, #7
 80072cc:	72fb      	strb	r3, [r7, #11]
	p_location <<= 3;
 80072ce:	7afb      	ldrb	r3, [r7, #11]
 80072d0:	00db      	lsls	r3, r3, #3
 80072d2:	72fb      	strb	r3, [r7, #11]
	LCD_Send_Command(p_lcd, LCD_SETCGRAMADDR | p_location);
 80072d4:	7afb      	ldrb	r3, [r7, #11]
 80072d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	4619      	mov	r1, r3
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	f000 f846 	bl	8007370 <LCD_Send_Command>
	for(int i = 0; i < 8; i++) LCD_Send_Data(p_lcd, p_charMap[i]);
 80072e4:	2300      	movs	r3, #0
 80072e6:	617b      	str	r3, [r7, #20]
 80072e8:	e00a      	b.n	8007300 <LCD_Create_Char+0x48>
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	4413      	add	r3, r2
 80072f0:	781b      	ldrb	r3, [r3, #0]
 80072f2:	4619      	mov	r1, r3
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f000 f876 	bl	80073e6 <LCD_Send_Data>
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	3301      	adds	r3, #1
 80072fe:	617b      	str	r3, [r7, #20]
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	2b07      	cmp	r3, #7
 8007304:	ddf1      	ble.n	80072ea <LCD_Create_Char+0x32>
}
 8007306:	bf00      	nop
 8007308:	bf00      	nop
 800730a:	3718      	adds	r7, #24
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <LCD_Cursor_Blink>:
void LCD_No_Backlight(LCD_I2C_HandleTypeDef *p_lcd){
	p_lcd->LCD_Backlight_Value = LCD_NOBACKLIGHT;
	LCD_Send_Command(p_lcd, 0);
}

void LCD_Cursor_Blink(LCD_I2C_HandleTypeDef *p_lcd){
 8007310:	b580      	push	{r7, lr}
 8007312:	b082      	sub	sp, #8
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
	p_lcd->LCD_Display_Option |= LCD_BLINKON;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	791b      	ldrb	r3, [r3, #4]
 800731c:	f043 0301 	orr.w	r3, r3, #1
 8007320:	b2da      	uxtb	r2, r3
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	711a      	strb	r2, [r3, #4]
	LCD_Send_Command(p_lcd, LCD_DISPLAYCONTROL | p_lcd->LCD_Display_Option);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	791b      	ldrb	r3, [r3, #4]
 800732a:	f043 0308 	orr.w	r3, r3, #8
 800732e:	b2db      	uxtb	r3, r3
 8007330:	4619      	mov	r1, r3
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f81c 	bl	8007370 <LCD_Send_Command>
}
 8007338:	bf00      	nop
 800733a:	3708      	adds	r7, #8
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <LCD_Cursor_No_Blink>:

void LCD_Cursor_No_Blink(LCD_I2C_HandleTypeDef *p_lcd){
 8007340:	b580      	push	{r7, lr}
 8007342:	b082      	sub	sp, #8
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
	p_lcd->LCD_Display_Option &= ~LCD_BLINKON;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	791b      	ldrb	r3, [r3, #4]
 800734c:	f023 0301 	bic.w	r3, r3, #1
 8007350:	b2da      	uxtb	r2, r3
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	711a      	strb	r2, [r3, #4]
	LCD_Send_Command(p_lcd, LCD_DISPLAYCONTROL | p_lcd->LCD_Display_Option);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	791b      	ldrb	r3, [r3, #4]
 800735a:	f043 0308 	orr.w	r3, r3, #8
 800735e:	b2db      	uxtb	r3, r3
 8007360:	4619      	mov	r1, r3
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f804 	bl	8007370 <LCD_Send_Command>
}
 8007368:	bf00      	nop
 800736a:	3708      	adds	r7, #8
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <LCD_Send_Command>:
void LCD_Display_Off(LCD_I2C_HandleTypeDef *p_lcd){
	p_lcd->LCD_Display_Option &= ~LCD_DISPLAYON;
	LCD_Send_Command(p_lcd, LCD_DISPLAYCONTROL | p_lcd->LCD_Display_Option);
}

void LCD_Send_Command(LCD_I2C_HandleTypeDef *p_lcd, char cmd){
 8007370:	b580      	push	{r7, lr}
 8007372:	b086      	sub	sp, #24
 8007374:	af02      	add	r7, sp, #8
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	460b      	mov	r3, r1
 800737a:	70fb      	strb	r3, [r7, #3]
	char p_data_H, p_data_L;
	uint8_t p_I2C_Bufer[4];
	p_data_H = cmd & 0xF0;
 800737c:	78fb      	ldrb	r3, [r7, #3]
 800737e:	f023 030f 	bic.w	r3, r3, #15
 8007382:	73fb      	strb	r3, [r7, #15]
	p_data_L = (cmd << 4) & 0xF0;
 8007384:	78fb      	ldrb	r3, [r7, #3]
 8007386:	011b      	lsls	r3, r3, #4
 8007388:	73bb      	strb	r3, [r7, #14]

	p_I2C_Bufer[0] = p_data_H | p_lcd->LCD_Backlight_Value | En;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	78da      	ldrb	r2, [r3, #3]
 800738e:	7bfb      	ldrb	r3, [r7, #15]
 8007390:	4313      	orrs	r3, r2
 8007392:	b2db      	uxtb	r3, r3
 8007394:	f043 0304 	orr.w	r3, r3, #4
 8007398:	b2db      	uxtb	r3, r3
 800739a:	723b      	strb	r3, [r7, #8]
	p_I2C_Bufer[1] = p_data_H | p_lcd->LCD_Backlight_Value;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	78da      	ldrb	r2, [r3, #3]
 80073a0:	7bfb      	ldrb	r3, [r7, #15]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	727b      	strb	r3, [r7, #9]
	p_I2C_Bufer[2] = p_data_L | p_lcd->LCD_Backlight_Value | En;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	78da      	ldrb	r2, [r3, #3]
 80073ac:	7bbb      	ldrb	r3, [r7, #14]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	b2db      	uxtb	r3, r3
 80073b2:	f043 0304 	orr.w	r3, r3, #4
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	72bb      	strb	r3, [r7, #10]
	p_I2C_Bufer[3] = p_data_L | p_lcd->LCD_Backlight_Value;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	78da      	ldrb	r2, [r3, #3]
 80073be:	7bbb      	ldrb	r3, [r7, #14]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(p_lcd->hi2c, p_lcd->SLAVE_ADDRESS, p_I2C_Bufer, 4, 100);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6898      	ldr	r0, [r3, #8]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	789b      	ldrb	r3, [r3, #2]
 80073ce:	b299      	uxth	r1, r3
 80073d0:	f107 0208 	add.w	r2, r7, #8
 80073d4:	2364      	movs	r3, #100	; 0x64
 80073d6:	9300      	str	r3, [sp, #0]
 80073d8:	2304      	movs	r3, #4
 80073da:	f7fc f9d1 	bl	8003780 <HAL_I2C_Master_Transmit>
}
 80073de:	bf00      	nop
 80073e0:	3710      	adds	r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}

080073e6 <LCD_Send_Data>:

void LCD_Send_Data(LCD_I2C_HandleTypeDef *p_lcd, char data){
 80073e6:	b580      	push	{r7, lr}
 80073e8:	b086      	sub	sp, #24
 80073ea:	af02      	add	r7, sp, #8
 80073ec:	6078      	str	r0, [r7, #4]
 80073ee:	460b      	mov	r3, r1
 80073f0:	70fb      	strb	r3, [r7, #3]
	char p_data_H, p_data_L;
	uint8_t p_I2C_Bufer[4];
	p_data_H = data & 0xF0;
 80073f2:	78fb      	ldrb	r3, [r7, #3]
 80073f4:	f023 030f 	bic.w	r3, r3, #15
 80073f8:	73fb      	strb	r3, [r7, #15]
	p_data_L = (data << 4) & 0xF0;
 80073fa:	78fb      	ldrb	r3, [r7, #3]
 80073fc:	011b      	lsls	r3, r3, #4
 80073fe:	73bb      	strb	r3, [r7, #14]

	p_I2C_Bufer[0] = p_data_H | p_lcd->LCD_Backlight_Value | En | Rs;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	78da      	ldrb	r2, [r3, #3]
 8007404:	7bfb      	ldrb	r3, [r7, #15]
 8007406:	4313      	orrs	r3, r2
 8007408:	b2db      	uxtb	r3, r3
 800740a:	f043 0305 	orr.w	r3, r3, #5
 800740e:	b2db      	uxtb	r3, r3
 8007410:	723b      	strb	r3, [r7, #8]
	p_I2C_Bufer[1] = p_data_H | p_lcd->LCD_Backlight_Value | Rs;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	78da      	ldrb	r2, [r3, #3]
 8007416:	7bfb      	ldrb	r3, [r7, #15]
 8007418:	4313      	orrs	r3, r2
 800741a:	b2db      	uxtb	r3, r3
 800741c:	f043 0301 	orr.w	r3, r3, #1
 8007420:	b2db      	uxtb	r3, r3
 8007422:	727b      	strb	r3, [r7, #9]
	p_I2C_Bufer[2] = p_data_L | p_lcd->LCD_Backlight_Value | En | Rs;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	78da      	ldrb	r2, [r3, #3]
 8007428:	7bbb      	ldrb	r3, [r7, #14]
 800742a:	4313      	orrs	r3, r2
 800742c:	b2db      	uxtb	r3, r3
 800742e:	f043 0305 	orr.w	r3, r3, #5
 8007432:	b2db      	uxtb	r3, r3
 8007434:	72bb      	strb	r3, [r7, #10]
	p_I2C_Bufer[3] = p_data_L | p_lcd->LCD_Backlight_Value | Rs;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	78da      	ldrb	r2, [r3, #3]
 800743a:	7bbb      	ldrb	r3, [r7, #14]
 800743c:	4313      	orrs	r3, r2
 800743e:	b2db      	uxtb	r3, r3
 8007440:	f043 0301 	orr.w	r3, r3, #1
 8007444:	b2db      	uxtb	r3, r3
 8007446:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(p_lcd->hi2c, p_lcd->SLAVE_ADDRESS, p_I2C_Bufer, 4, 100);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6898      	ldr	r0, [r3, #8]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	789b      	ldrb	r3, [r3, #2]
 8007450:	b299      	uxth	r1, r3
 8007452:	f107 0208 	add.w	r2, r7, #8
 8007456:	2364      	movs	r3, #100	; 0x64
 8007458:	9300      	str	r3, [sp, #0]
 800745a:	2304      	movs	r3, #4
 800745c:	f7fc f990 	bl	8003780 <HAL_I2C_Master_Transmit>
}
 8007460:	bf00      	nop
 8007462:	3710      	adds	r7, #16
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <BUTTON_Handle>:
button_callback_function_t __BUTTON_Pressing_Callback = NULL;
button_callback_function_t __BUTTON_Releasing_Callback = NULL;
button_callback_function_t __BUTTON_Short_Pressing_Callback = NULL;
button_callback_function_t __BUTTON_Long_Pressing_Callback = NULL;

void BUTTON_Handle(BUTTON_HandleTypedef *ButtonX){
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
	uint8_t state = HAL_GPIO_ReadPin(ButtonX->GPIOx, ButtonX->GPIO_Pin);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	691a      	ldr	r2, [r3, #16]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	8a9b      	ldrh	r3, [r3, #20]
 8007478:	4619      	mov	r1, r3
 800747a:	4610      	mov	r0, r2
 800747c:	f7fc f80c 	bl	8003498 <HAL_GPIO_ReadPin>
 8007480:	4603      	mov	r3, r0
 8007482:	73fb      	strb	r3, [r7, #15]
	if(state != ButtonX->BTN_Filter){
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	789b      	ldrb	r3, [r3, #2]
 8007488:	7bfa      	ldrb	r2, [r7, #15]
 800748a:	429a      	cmp	r2, r3
 800748c:	d00a      	beq.n	80074a4 <BUTTON_Handle+0x3c>
		ButtonX->BTN_Filter = state;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	7bfa      	ldrb	r2, [r7, #15]
 8007492:	709a      	strb	r2, [r3, #2]
		ButtonX->is_debouncing = 1;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	70da      	strb	r2, [r3, #3]
		ButtonX->time_debounce = HAL_GetTick();
 800749a:	f7fb fa8d 	bl	80029b8 <HAL_GetTick>
 800749e:	4602      	mov	r2, r0
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	609a      	str	r2, [r3, #8]
	}

	if(ButtonX->is_debouncing && (HAL_GetTick() - ButtonX->time_debounce >= 15)){
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	78db      	ldrb	r3, [r3, #3]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00e      	beq.n	80074ca <BUTTON_Handle+0x62>
 80074ac:	f7fb fa84 	bl	80029b8 <HAL_GetTick>
 80074b0:	4602      	mov	r2, r0
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	2b0e      	cmp	r3, #14
 80074ba:	d906      	bls.n	80074ca <BUTTON_Handle+0x62>
		ButtonX->BTN_Current = ButtonX->BTN_Filter;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	789a      	ldrb	r2, [r3, #2]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	701a      	strb	r2, [r3, #0]
		ButtonX->is_debouncing = 0;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	70da      	strb	r2, [r3, #3]
	}

	if(ButtonX->BTN_Current != ButtonX->BTN_Last){
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	781a      	ldrb	r2, [r3, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	785b      	ldrb	r3, [r3, #1]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d034      	beq.n	8007540 <BUTTON_Handle+0xd8>
		if(ButtonX->BTN_Current == 0){
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d110      	bne.n	8007500 <BUTTON_Handle+0x98>
			if(__BUTTON_Pressing_Callback != NULL){
 80074de:	4b26      	ldr	r3, [pc, #152]	; (8007578 <BUTTON_Handle+0x110>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d003      	beq.n	80074ee <BUTTON_Handle+0x86>
				__BUTTON_Pressing_Callback(ButtonX);
 80074e6:	4b24      	ldr	r3, [pc, #144]	; (8007578 <BUTTON_Handle+0x110>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	4798      	blx	r3
			}
			ButtonX->is_press = 1;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2201      	movs	r2, #1
 80074f2:	711a      	strb	r2, [r3, #4]
			ButtonX->time_start_press = HAL_GetTick();
 80074f4:	f7fb fa60 	bl	80029b8 <HAL_GetTick>
 80074f8:	4602      	mov	r2, r0
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	60da      	str	r2, [r3, #12]
 80074fe:	e01b      	b.n	8007538 <BUTTON_Handle+0xd0>
		}
		else{
			ButtonX->is_press = 0;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	711a      	strb	r2, [r3, #4]
			if(HAL_GetTick() - ButtonX->time_start_press <= 1000){
 8007506:	f7fb fa57 	bl	80029b8 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007516:	d807      	bhi.n	8007528 <BUTTON_Handle+0xc0>
				if(__BUTTON_Short_Pressing_Callback != NULL){
 8007518:	4b18      	ldr	r3, [pc, #96]	; (800757c <BUTTON_Handle+0x114>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d003      	beq.n	8007528 <BUTTON_Handle+0xc0>
					__BUTTON_Short_Pressing_Callback(ButtonX);
 8007520:	4b16      	ldr	r3, [pc, #88]	; (800757c <BUTTON_Handle+0x114>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	4798      	blx	r3
				}
			}
			if(__BUTTON_Releasing_Callback != NULL){
 8007528:	4b15      	ldr	r3, [pc, #84]	; (8007580 <BUTTON_Handle+0x118>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d003      	beq.n	8007538 <BUTTON_Handle+0xd0>
				__BUTTON_Releasing_Callback(ButtonX);
 8007530:	4b13      	ldr	r3, [pc, #76]	; (8007580 <BUTTON_Handle+0x118>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	4798      	blx	r3
			}
		}
		ButtonX->BTN_Last = ButtonX->BTN_Current;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	781a      	ldrb	r2, [r3, #0]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	705a      	strb	r2, [r3, #1]
	}

	if(ButtonX->is_press && (HAL_GetTick() - ButtonX->time_start_press >= TIME_FOR_LONG_PRESSING)){
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	791b      	ldrb	r3, [r3, #4]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d013      	beq.n	8007570 <BUTTON_Handle+0x108>
 8007548:	f7fb fa36 	bl	80029b8 <HAL_GetTick>
 800754c:	4602      	mov	r2, r0
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	1ad3      	subs	r3, r2, r3
 8007554:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007558:	d30a      	bcc.n	8007570 <BUTTON_Handle+0x108>
		if(__BUTTON_Long_Pressing_Callback != NULL){
 800755a:	4b0a      	ldr	r3, [pc, #40]	; (8007584 <BUTTON_Handle+0x11c>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d003      	beq.n	800756a <BUTTON_Handle+0x102>
			__BUTTON_Long_Pressing_Callback(ButtonX);
 8007562:	4b08      	ldr	r3, [pc, #32]	; (8007584 <BUTTON_Handle+0x11c>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	4798      	blx	r3
		}
		ButtonX->is_press = 0;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	711a      	strb	r2, [r3, #4]
	}
}
 8007570:	bf00      	nop
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}
 8007578:	200003c4 	.word	0x200003c4
 800757c:	200003cc 	.word	0x200003cc
 8007580:	200003c8 	.word	0x200003c8
 8007584:	200003d0 	.word	0x200003d0

08007588 <BUTTON_Init>:

void BUTTON_Init(BUTTON_HandleTypedef *ButtonX, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8007588:	b480      	push	{r7}
 800758a:	b085      	sub	sp, #20
 800758c:	af00      	add	r7, sp, #0
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	4613      	mov	r3, r2
 8007594:	80fb      	strh	r3, [r7, #6]
	ButtonX->GPIOx = GPIOx;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	68ba      	ldr	r2, [r7, #8]
 800759a:	611a      	str	r2, [r3, #16]
	ButtonX->GPIO_Pin = GPIO_Pin;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	88fa      	ldrh	r2, [r7, #6]
 80075a0:	829a      	strh	r2, [r3, #20]
	ButtonX->BTN_Current = 1;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2201      	movs	r2, #1
 80075a6:	701a      	strb	r2, [r3, #0]
	ButtonX->BTN_Last = 1;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2201      	movs	r2, #1
 80075ac:	705a      	strb	r2, [r3, #1]
	ButtonX->BTN_Filter = 1;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2201      	movs	r2, #1
 80075b2:	709a      	strb	r2, [r3, #2]
	ButtonX->is_debouncing = 0;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	70da      	strb	r2, [r3, #3]
	ButtonX->is_press = 0;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	711a      	strb	r2, [r3, #4]
}
 80075c0:	bf00      	nop
 80075c2:	3714      	adds	r7, #20
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bc80      	pop	{r7}
 80075c8:	4770      	bx	lr
	...

080075cc <BUTTON_Set_Callback_Function>:

void BUTTON_Set_Callback_Function(button_callback_function_t p_pressing_callback_function,
								button_callback_function_t p_releasing_callback_function,
								button_callback_function_t p_short_pressing_callback_function,
								button_callback_function_t p_long_pressing_callback_function){
 80075cc:	b480      	push	{r7}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	607a      	str	r2, [r7, #4]
 80075d8:	603b      	str	r3, [r7, #0]
	__BUTTON_Pressing_Callback = p_pressing_callback_function;
 80075da:	4a08      	ldr	r2, [pc, #32]	; (80075fc <BUTTON_Set_Callback_Function+0x30>)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6013      	str	r3, [r2, #0]
	__BUTTON_Releasing_Callback = p_releasing_callback_function;
 80075e0:	4a07      	ldr	r2, [pc, #28]	; (8007600 <BUTTON_Set_Callback_Function+0x34>)
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	6013      	str	r3, [r2, #0]
	__BUTTON_Short_Pressing_Callback = p_short_pressing_callback_function;
 80075e6:	4a07      	ldr	r2, [pc, #28]	; (8007604 <BUTTON_Set_Callback_Function+0x38>)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6013      	str	r3, [r2, #0]
	__BUTTON_Long_Pressing_Callback = p_long_pressing_callback_function;
 80075ec:	4a06      	ldr	r2, [pc, #24]	; (8007608 <BUTTON_Set_Callback_Function+0x3c>)
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	6013      	str	r3, [r2, #0]
}
 80075f2:	bf00      	nop
 80075f4:	3714      	adds	r7, #20
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bc80      	pop	{r7}
 80075fa:	4770      	bx	lr
 80075fc:	200003c4 	.word	0x200003c4
 8007600:	200003c8 	.word	0x200003c8
 8007604:	200003cc 	.word	0x200003cc
 8007608:	200003d0 	.word	0x200003d0

0800760c <FLASH_Erase>:
#include "flash.h"

void FLASH_Erase(uint32_t p_page){
 800760c:	b580      	push	{r7, lr}
 800760e:	b088      	sub	sp, #32
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 8007614:	f7fb fc2c 	bl	8002e70 <HAL_FLASH_Unlock>
	eraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
	eraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
#endif

#ifdef __STM32F1xx_HAL_H
	eraseInit.Banks = 1;
 8007618:	2301      	movs	r3, #1
 800761a:	613b      	str	r3, [r7, #16]
	eraseInit.NbPages = 1;
 800761c:	2301      	movs	r3, #1
 800761e:	61bb      	str	r3, [r7, #24]
	eraseInit.PageAddress = FIRST_PAGE_ADD + BYTE_PER_PAGE * (p_page);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8007626:	029b      	lsls	r3, r3, #10
 8007628:	617b      	str	r3, [r7, #20]
	eraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 800762a:	2300      	movs	r3, #0
 800762c:	60fb      	str	r3, [r7, #12]
	eraseInit.NbPages = 1;
	eraseInit.PageAddress = FIRST_PAGE_ADD + BYTE_PER_PAGE * (p_page);
	eraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
#endif

	HAL_FLASHEx_Erase(&eraseInit, &t_PageError);
 800762e:	f107 021c 	add.w	r2, r7, #28
 8007632:	f107 030c 	add.w	r3, r7, #12
 8007636:	4611      	mov	r1, r2
 8007638:	4618      	mov	r0, r3
 800763a:	f7fb fd01 	bl	8003040 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 800763e:	f7fb fc3d 	bl	8002ebc <HAL_FLASH_Lock>
//	while(FLASH->CR & FLASH_SR_BSY);
//	FLASH->CR &= ~FLASH_CR_PER;
//	FLASH->CR &= ~FLASH_CR_STRT;
//
//	FLASH->CR |= FLASH_CR_LOCK;
}
 8007642:	bf00      	nop
 8007644:	3720      	adds	r7, #32
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}

0800764a <FLASH_Write>:

void FLASH_Write(uint32_t p_page, uint8_t *p_data, uint16_t p_len){
 800764a:	b5b0      	push	{r4, r5, r7, lr}
 800764c:	b086      	sub	sp, #24
 800764e:	af00      	add	r7, sp, #0
 8007650:	60f8      	str	r0, [r7, #12]
 8007652:	60b9      	str	r1, [r7, #8]
 8007654:	4613      	mov	r3, r2
 8007656:	80fb      	strh	r3, [r7, #6]
	FLASH_Erase(63);
 8007658:	203f      	movs	r0, #63	; 0x3f
 800765a:	f7ff ffd7 	bl	800760c <FLASH_Erase>
#ifdef __STM32F4xx_HAL_H
	uint32_t t_add = SECTOR_7_ADD;
#endif
#ifdef __STM32F1xx_HAL_H
	uint32_t t_add = FIRST_PAGE_ADD + BYTE_PER_PAGE * (p_page);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8007664:	029b      	lsls	r3, r3, #10
 8007666:	613b      	str	r3, [r7, #16]
#endif
#ifdef __STM32F0xx_HAL_H
	uint32_t t_add = FIRST_PAGE_ADD + BYTE_PER_PAGE * (p_page);
#endif
	HAL_FLASH_Unlock();
 8007668:	f7fb fc02 	bl	8002e70 <HAL_FLASH_Unlock>
	for(int i = 0; i < p_len; i += 2){
 800766c:	2300      	movs	r3, #0
 800766e:	617b      	str	r3, [r7, #20]
 8007670:	e021      	b.n	80076b6 <FLASH_Write+0x6c>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, t_add + i, p_data[i] | ((uint16_t)((i+1 >= p_len) ? 0xFF : p_data[i+1]) << 8));
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	18d1      	adds	r1, r2, r3
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	68ba      	ldr	r2, [r7, #8]
 800767c:	4413      	add	r3, r2
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	4618      	mov	r0, r3
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	1c5a      	adds	r2, r3, #1
 8007686:	88fb      	ldrh	r3, [r7, #6]
 8007688:	429a      	cmp	r2, r3
 800768a:	da06      	bge.n	800769a <FLASH_Write+0x50>
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	3301      	adds	r3, #1
 8007690:	68ba      	ldr	r2, [r7, #8]
 8007692:	4413      	add	r3, r2
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	021b      	lsls	r3, r3, #8
 8007698:	e001      	b.n	800769e <FLASH_Write+0x54>
 800769a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800769e:	4303      	orrs	r3, r0
 80076a0:	17da      	asrs	r2, r3, #31
 80076a2:	461c      	mov	r4, r3
 80076a4:	4615      	mov	r5, r2
 80076a6:	4622      	mov	r2, r4
 80076a8:	462b      	mov	r3, r5
 80076aa:	2001      	movs	r0, #1
 80076ac:	f7fb fb70 	bl	8002d90 <HAL_FLASH_Program>
	for(int i = 0; i < p_len; i += 2){
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	3302      	adds	r3, #2
 80076b4:	617b      	str	r3, [r7, #20]
 80076b6:	88fb      	ldrh	r3, [r7, #6]
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	429a      	cmp	r2, r3
 80076bc:	dbd9      	blt.n	8007672 <FLASH_Write+0x28>
	}
	HAL_FLASH_Lock();
 80076be:	f7fb fbfd 	bl	8002ebc <HAL_FLASH_Lock>
//	}
//	FLASH->CR |= FLASH_CR_PG;
//	for(int i = 0; i < p_len; i += 2){
//		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, t_add + i, p_data[i] | (uint16_t)((i+1 >= p_len) ? 0xFF : p_data[i+1]) << 8);
//	}
}
 80076c2:	bf00      	nop
 80076c4:	3718      	adds	r7, #24
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bdb0      	pop	{r4, r5, r7, pc}

080076ca <FLASH_Read>:

void FLASH_Read(uint32_t add, uint8_t *p_data, uint16_t p_len){
 80076ca:	b480      	push	{r7}
 80076cc:	b087      	sub	sp, #28
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	60f8      	str	r0, [r7, #12]
 80076d2:	60b9      	str	r1, [r7, #8]
 80076d4:	4613      	mov	r3, r2
 80076d6:	80fb      	strh	r3, [r7, #6]
	for(int i = 0; i < p_len; i += 2){
 80076d8:	2300      	movs	r3, #0
 80076da:	617b      	str	r3, [r7, #20]
 80076dc:	e016      	b.n	800770c <FLASH_Read+0x42>
		uint16_t t_data = *(volatile uint16_t *)(add + i);
 80076de:	697a      	ldr	r2, [r7, #20]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	4413      	add	r3, r2
 80076e4:	881b      	ldrh	r3, [r3, #0]
 80076e6:	827b      	strh	r3, [r7, #18]
		p_data[i] = t_data;
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	68ba      	ldr	r2, [r7, #8]
 80076ec:	4413      	add	r3, r2
 80076ee:	8a7a      	ldrh	r2, [r7, #18]
 80076f0:	b2d2      	uxtb	r2, r2
 80076f2:	701a      	strb	r2, [r3, #0]
		p_data[i+1] = t_data >> 8;
 80076f4:	8a7b      	ldrh	r3, [r7, #18]
 80076f6:	0a1b      	lsrs	r3, r3, #8
 80076f8:	b299      	uxth	r1, r3
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	3301      	adds	r3, #1
 80076fe:	68ba      	ldr	r2, [r7, #8]
 8007700:	4413      	add	r3, r2
 8007702:	b2ca      	uxtb	r2, r1
 8007704:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < p_len; i += 2){
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	3302      	adds	r3, #2
 800770a:	617b      	str	r3, [r7, #20]
 800770c:	88fb      	ldrh	r3, [r7, #6]
 800770e:	697a      	ldr	r2, [r7, #20]
 8007710:	429a      	cmp	r2, r3
 8007712:	dbe4      	blt.n	80076de <FLASH_Read+0x14>
	}
}
 8007714:	bf00      	nop
 8007716:	bf00      	nop
 8007718:	371c      	adds	r7, #28
 800771a:	46bd      	mov	sp, r7
 800771c:	bc80      	pop	{r7}
 800771e:	4770      	bx	lr

08007720 <__errno>:
 8007720:	4b01      	ldr	r3, [pc, #4]	; (8007728 <__errno+0x8>)
 8007722:	6818      	ldr	r0, [r3, #0]
 8007724:	4770      	bx	lr
 8007726:	bf00      	nop
 8007728:	20000098 	.word	0x20000098

0800772c <__libc_init_array>:
 800772c:	b570      	push	{r4, r5, r6, lr}
 800772e:	2600      	movs	r6, #0
 8007730:	4d0c      	ldr	r5, [pc, #48]	; (8007764 <__libc_init_array+0x38>)
 8007732:	4c0d      	ldr	r4, [pc, #52]	; (8007768 <__libc_init_array+0x3c>)
 8007734:	1b64      	subs	r4, r4, r5
 8007736:	10a4      	asrs	r4, r4, #2
 8007738:	42a6      	cmp	r6, r4
 800773a:	d109      	bne.n	8007750 <__libc_init_array+0x24>
 800773c:	f000 fcb4 	bl	80080a8 <_init>
 8007740:	2600      	movs	r6, #0
 8007742:	4d0a      	ldr	r5, [pc, #40]	; (800776c <__libc_init_array+0x40>)
 8007744:	4c0a      	ldr	r4, [pc, #40]	; (8007770 <__libc_init_array+0x44>)
 8007746:	1b64      	subs	r4, r4, r5
 8007748:	10a4      	asrs	r4, r4, #2
 800774a:	42a6      	cmp	r6, r4
 800774c:	d105      	bne.n	800775a <__libc_init_array+0x2e>
 800774e:	bd70      	pop	{r4, r5, r6, pc}
 8007750:	f855 3b04 	ldr.w	r3, [r5], #4
 8007754:	4798      	blx	r3
 8007756:	3601      	adds	r6, #1
 8007758:	e7ee      	b.n	8007738 <__libc_init_array+0xc>
 800775a:	f855 3b04 	ldr.w	r3, [r5], #4
 800775e:	4798      	blx	r3
 8007760:	3601      	adds	r6, #1
 8007762:	e7f2      	b.n	800774a <__libc_init_array+0x1e>
 8007764:	08008298 	.word	0x08008298
 8007768:	08008298 	.word	0x08008298
 800776c:	08008298 	.word	0x08008298
 8007770:	0800829c 	.word	0x0800829c

08007774 <malloc>:
 8007774:	4b02      	ldr	r3, [pc, #8]	; (8007780 <malloc+0xc>)
 8007776:	4601      	mov	r1, r0
 8007778:	6818      	ldr	r0, [r3, #0]
 800777a:	f000 b87b 	b.w	8007874 <_malloc_r>
 800777e:	bf00      	nop
 8007780:	20000098 	.word	0x20000098

08007784 <free>:
 8007784:	4b02      	ldr	r3, [pc, #8]	; (8007790 <free+0xc>)
 8007786:	4601      	mov	r1, r0
 8007788:	6818      	ldr	r0, [r3, #0]
 800778a:	f000 b80b 	b.w	80077a4 <_free_r>
 800778e:	bf00      	nop
 8007790:	20000098 	.word	0x20000098

08007794 <memset>:
 8007794:	4603      	mov	r3, r0
 8007796:	4402      	add	r2, r0
 8007798:	4293      	cmp	r3, r2
 800779a:	d100      	bne.n	800779e <memset+0xa>
 800779c:	4770      	bx	lr
 800779e:	f803 1b01 	strb.w	r1, [r3], #1
 80077a2:	e7f9      	b.n	8007798 <memset+0x4>

080077a4 <_free_r>:
 80077a4:	b538      	push	{r3, r4, r5, lr}
 80077a6:	4605      	mov	r5, r0
 80077a8:	2900      	cmp	r1, #0
 80077aa:	d040      	beq.n	800782e <_free_r+0x8a>
 80077ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077b0:	1f0c      	subs	r4, r1, #4
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	bfb8      	it	lt
 80077b6:	18e4      	addlt	r4, r4, r3
 80077b8:	f000 f908 	bl	80079cc <__malloc_lock>
 80077bc:	4a1c      	ldr	r2, [pc, #112]	; (8007830 <_free_r+0x8c>)
 80077be:	6813      	ldr	r3, [r2, #0]
 80077c0:	b933      	cbnz	r3, 80077d0 <_free_r+0x2c>
 80077c2:	6063      	str	r3, [r4, #4]
 80077c4:	6014      	str	r4, [r2, #0]
 80077c6:	4628      	mov	r0, r5
 80077c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077cc:	f000 b904 	b.w	80079d8 <__malloc_unlock>
 80077d0:	42a3      	cmp	r3, r4
 80077d2:	d908      	bls.n	80077e6 <_free_r+0x42>
 80077d4:	6820      	ldr	r0, [r4, #0]
 80077d6:	1821      	adds	r1, r4, r0
 80077d8:	428b      	cmp	r3, r1
 80077da:	bf01      	itttt	eq
 80077dc:	6819      	ldreq	r1, [r3, #0]
 80077de:	685b      	ldreq	r3, [r3, #4]
 80077e0:	1809      	addeq	r1, r1, r0
 80077e2:	6021      	streq	r1, [r4, #0]
 80077e4:	e7ed      	b.n	80077c2 <_free_r+0x1e>
 80077e6:	461a      	mov	r2, r3
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	b10b      	cbz	r3, 80077f0 <_free_r+0x4c>
 80077ec:	42a3      	cmp	r3, r4
 80077ee:	d9fa      	bls.n	80077e6 <_free_r+0x42>
 80077f0:	6811      	ldr	r1, [r2, #0]
 80077f2:	1850      	adds	r0, r2, r1
 80077f4:	42a0      	cmp	r0, r4
 80077f6:	d10b      	bne.n	8007810 <_free_r+0x6c>
 80077f8:	6820      	ldr	r0, [r4, #0]
 80077fa:	4401      	add	r1, r0
 80077fc:	1850      	adds	r0, r2, r1
 80077fe:	4283      	cmp	r3, r0
 8007800:	6011      	str	r1, [r2, #0]
 8007802:	d1e0      	bne.n	80077c6 <_free_r+0x22>
 8007804:	6818      	ldr	r0, [r3, #0]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	4401      	add	r1, r0
 800780a:	6011      	str	r1, [r2, #0]
 800780c:	6053      	str	r3, [r2, #4]
 800780e:	e7da      	b.n	80077c6 <_free_r+0x22>
 8007810:	d902      	bls.n	8007818 <_free_r+0x74>
 8007812:	230c      	movs	r3, #12
 8007814:	602b      	str	r3, [r5, #0]
 8007816:	e7d6      	b.n	80077c6 <_free_r+0x22>
 8007818:	6820      	ldr	r0, [r4, #0]
 800781a:	1821      	adds	r1, r4, r0
 800781c:	428b      	cmp	r3, r1
 800781e:	bf01      	itttt	eq
 8007820:	6819      	ldreq	r1, [r3, #0]
 8007822:	685b      	ldreq	r3, [r3, #4]
 8007824:	1809      	addeq	r1, r1, r0
 8007826:	6021      	streq	r1, [r4, #0]
 8007828:	6063      	str	r3, [r4, #4]
 800782a:	6054      	str	r4, [r2, #4]
 800782c:	e7cb      	b.n	80077c6 <_free_r+0x22>
 800782e:	bd38      	pop	{r3, r4, r5, pc}
 8007830:	200003d4 	.word	0x200003d4

08007834 <sbrk_aligned>:
 8007834:	b570      	push	{r4, r5, r6, lr}
 8007836:	4e0e      	ldr	r6, [pc, #56]	; (8007870 <sbrk_aligned+0x3c>)
 8007838:	460c      	mov	r4, r1
 800783a:	6831      	ldr	r1, [r6, #0]
 800783c:	4605      	mov	r5, r0
 800783e:	b911      	cbnz	r1, 8007846 <sbrk_aligned+0x12>
 8007840:	f000 f88c 	bl	800795c <_sbrk_r>
 8007844:	6030      	str	r0, [r6, #0]
 8007846:	4621      	mov	r1, r4
 8007848:	4628      	mov	r0, r5
 800784a:	f000 f887 	bl	800795c <_sbrk_r>
 800784e:	1c43      	adds	r3, r0, #1
 8007850:	d00a      	beq.n	8007868 <sbrk_aligned+0x34>
 8007852:	1cc4      	adds	r4, r0, #3
 8007854:	f024 0403 	bic.w	r4, r4, #3
 8007858:	42a0      	cmp	r0, r4
 800785a:	d007      	beq.n	800786c <sbrk_aligned+0x38>
 800785c:	1a21      	subs	r1, r4, r0
 800785e:	4628      	mov	r0, r5
 8007860:	f000 f87c 	bl	800795c <_sbrk_r>
 8007864:	3001      	adds	r0, #1
 8007866:	d101      	bne.n	800786c <sbrk_aligned+0x38>
 8007868:	f04f 34ff 	mov.w	r4, #4294967295
 800786c:	4620      	mov	r0, r4
 800786e:	bd70      	pop	{r4, r5, r6, pc}
 8007870:	200003d8 	.word	0x200003d8

08007874 <_malloc_r>:
 8007874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007878:	1ccd      	adds	r5, r1, #3
 800787a:	f025 0503 	bic.w	r5, r5, #3
 800787e:	3508      	adds	r5, #8
 8007880:	2d0c      	cmp	r5, #12
 8007882:	bf38      	it	cc
 8007884:	250c      	movcc	r5, #12
 8007886:	2d00      	cmp	r5, #0
 8007888:	4607      	mov	r7, r0
 800788a:	db01      	blt.n	8007890 <_malloc_r+0x1c>
 800788c:	42a9      	cmp	r1, r5
 800788e:	d905      	bls.n	800789c <_malloc_r+0x28>
 8007890:	230c      	movs	r3, #12
 8007892:	2600      	movs	r6, #0
 8007894:	603b      	str	r3, [r7, #0]
 8007896:	4630      	mov	r0, r6
 8007898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800789c:	4e2e      	ldr	r6, [pc, #184]	; (8007958 <_malloc_r+0xe4>)
 800789e:	f000 f895 	bl	80079cc <__malloc_lock>
 80078a2:	6833      	ldr	r3, [r6, #0]
 80078a4:	461c      	mov	r4, r3
 80078a6:	bb34      	cbnz	r4, 80078f6 <_malloc_r+0x82>
 80078a8:	4629      	mov	r1, r5
 80078aa:	4638      	mov	r0, r7
 80078ac:	f7ff ffc2 	bl	8007834 <sbrk_aligned>
 80078b0:	1c43      	adds	r3, r0, #1
 80078b2:	4604      	mov	r4, r0
 80078b4:	d14d      	bne.n	8007952 <_malloc_r+0xde>
 80078b6:	6834      	ldr	r4, [r6, #0]
 80078b8:	4626      	mov	r6, r4
 80078ba:	2e00      	cmp	r6, #0
 80078bc:	d140      	bne.n	8007940 <_malloc_r+0xcc>
 80078be:	6823      	ldr	r3, [r4, #0]
 80078c0:	4631      	mov	r1, r6
 80078c2:	4638      	mov	r0, r7
 80078c4:	eb04 0803 	add.w	r8, r4, r3
 80078c8:	f000 f848 	bl	800795c <_sbrk_r>
 80078cc:	4580      	cmp	r8, r0
 80078ce:	d13a      	bne.n	8007946 <_malloc_r+0xd2>
 80078d0:	6821      	ldr	r1, [r4, #0]
 80078d2:	3503      	adds	r5, #3
 80078d4:	1a6d      	subs	r5, r5, r1
 80078d6:	f025 0503 	bic.w	r5, r5, #3
 80078da:	3508      	adds	r5, #8
 80078dc:	2d0c      	cmp	r5, #12
 80078de:	bf38      	it	cc
 80078e0:	250c      	movcc	r5, #12
 80078e2:	4638      	mov	r0, r7
 80078e4:	4629      	mov	r1, r5
 80078e6:	f7ff ffa5 	bl	8007834 <sbrk_aligned>
 80078ea:	3001      	adds	r0, #1
 80078ec:	d02b      	beq.n	8007946 <_malloc_r+0xd2>
 80078ee:	6823      	ldr	r3, [r4, #0]
 80078f0:	442b      	add	r3, r5
 80078f2:	6023      	str	r3, [r4, #0]
 80078f4:	e00e      	b.n	8007914 <_malloc_r+0xa0>
 80078f6:	6822      	ldr	r2, [r4, #0]
 80078f8:	1b52      	subs	r2, r2, r5
 80078fa:	d41e      	bmi.n	800793a <_malloc_r+0xc6>
 80078fc:	2a0b      	cmp	r2, #11
 80078fe:	d916      	bls.n	800792e <_malloc_r+0xba>
 8007900:	1961      	adds	r1, r4, r5
 8007902:	42a3      	cmp	r3, r4
 8007904:	6025      	str	r5, [r4, #0]
 8007906:	bf18      	it	ne
 8007908:	6059      	strne	r1, [r3, #4]
 800790a:	6863      	ldr	r3, [r4, #4]
 800790c:	bf08      	it	eq
 800790e:	6031      	streq	r1, [r6, #0]
 8007910:	5162      	str	r2, [r4, r5]
 8007912:	604b      	str	r3, [r1, #4]
 8007914:	4638      	mov	r0, r7
 8007916:	f104 060b 	add.w	r6, r4, #11
 800791a:	f000 f85d 	bl	80079d8 <__malloc_unlock>
 800791e:	f026 0607 	bic.w	r6, r6, #7
 8007922:	1d23      	adds	r3, r4, #4
 8007924:	1af2      	subs	r2, r6, r3
 8007926:	d0b6      	beq.n	8007896 <_malloc_r+0x22>
 8007928:	1b9b      	subs	r3, r3, r6
 800792a:	50a3      	str	r3, [r4, r2]
 800792c:	e7b3      	b.n	8007896 <_malloc_r+0x22>
 800792e:	6862      	ldr	r2, [r4, #4]
 8007930:	42a3      	cmp	r3, r4
 8007932:	bf0c      	ite	eq
 8007934:	6032      	streq	r2, [r6, #0]
 8007936:	605a      	strne	r2, [r3, #4]
 8007938:	e7ec      	b.n	8007914 <_malloc_r+0xa0>
 800793a:	4623      	mov	r3, r4
 800793c:	6864      	ldr	r4, [r4, #4]
 800793e:	e7b2      	b.n	80078a6 <_malloc_r+0x32>
 8007940:	4634      	mov	r4, r6
 8007942:	6876      	ldr	r6, [r6, #4]
 8007944:	e7b9      	b.n	80078ba <_malloc_r+0x46>
 8007946:	230c      	movs	r3, #12
 8007948:	4638      	mov	r0, r7
 800794a:	603b      	str	r3, [r7, #0]
 800794c:	f000 f844 	bl	80079d8 <__malloc_unlock>
 8007950:	e7a1      	b.n	8007896 <_malloc_r+0x22>
 8007952:	6025      	str	r5, [r4, #0]
 8007954:	e7de      	b.n	8007914 <_malloc_r+0xa0>
 8007956:	bf00      	nop
 8007958:	200003d4 	.word	0x200003d4

0800795c <_sbrk_r>:
 800795c:	b538      	push	{r3, r4, r5, lr}
 800795e:	2300      	movs	r3, #0
 8007960:	4d05      	ldr	r5, [pc, #20]	; (8007978 <_sbrk_r+0x1c>)
 8007962:	4604      	mov	r4, r0
 8007964:	4608      	mov	r0, r1
 8007966:	602b      	str	r3, [r5, #0]
 8007968:	f7fa ff6c 	bl	8002844 <_sbrk>
 800796c:	1c43      	adds	r3, r0, #1
 800796e:	d102      	bne.n	8007976 <_sbrk_r+0x1a>
 8007970:	682b      	ldr	r3, [r5, #0]
 8007972:	b103      	cbz	r3, 8007976 <_sbrk_r+0x1a>
 8007974:	6023      	str	r3, [r4, #0]
 8007976:	bd38      	pop	{r3, r4, r5, pc}
 8007978:	200003dc 	.word	0x200003dc

0800797c <strcpy>:
 800797c:	4603      	mov	r3, r0
 800797e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007982:	f803 2b01 	strb.w	r2, [r3], #1
 8007986:	2a00      	cmp	r2, #0
 8007988:	d1f9      	bne.n	800797e <strcpy+0x2>
 800798a:	4770      	bx	lr

0800798c <_vsiprintf_r>:
 800798c:	b500      	push	{lr}
 800798e:	b09b      	sub	sp, #108	; 0x6c
 8007990:	9100      	str	r1, [sp, #0]
 8007992:	9104      	str	r1, [sp, #16]
 8007994:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007998:	9105      	str	r1, [sp, #20]
 800799a:	9102      	str	r1, [sp, #8]
 800799c:	4905      	ldr	r1, [pc, #20]	; (80079b4 <_vsiprintf_r+0x28>)
 800799e:	9103      	str	r1, [sp, #12]
 80079a0:	4669      	mov	r1, sp
 80079a2:	f000 f87b 	bl	8007a9c <_svfiprintf_r>
 80079a6:	2200      	movs	r2, #0
 80079a8:	9b00      	ldr	r3, [sp, #0]
 80079aa:	701a      	strb	r2, [r3, #0]
 80079ac:	b01b      	add	sp, #108	; 0x6c
 80079ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80079b2:	bf00      	nop
 80079b4:	ffff0208 	.word	0xffff0208

080079b8 <vsiprintf>:
 80079b8:	4613      	mov	r3, r2
 80079ba:	460a      	mov	r2, r1
 80079bc:	4601      	mov	r1, r0
 80079be:	4802      	ldr	r0, [pc, #8]	; (80079c8 <vsiprintf+0x10>)
 80079c0:	6800      	ldr	r0, [r0, #0]
 80079c2:	f7ff bfe3 	b.w	800798c <_vsiprintf_r>
 80079c6:	bf00      	nop
 80079c8:	20000098 	.word	0x20000098

080079cc <__malloc_lock>:
 80079cc:	4801      	ldr	r0, [pc, #4]	; (80079d4 <__malloc_lock+0x8>)
 80079ce:	f000 bafb 	b.w	8007fc8 <__retarget_lock_acquire_recursive>
 80079d2:	bf00      	nop
 80079d4:	200003e0 	.word	0x200003e0

080079d8 <__malloc_unlock>:
 80079d8:	4801      	ldr	r0, [pc, #4]	; (80079e0 <__malloc_unlock+0x8>)
 80079da:	f000 baf6 	b.w	8007fca <__retarget_lock_release_recursive>
 80079de:	bf00      	nop
 80079e0:	200003e0 	.word	0x200003e0

080079e4 <__ssputs_r>:
 80079e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079e8:	688e      	ldr	r6, [r1, #8]
 80079ea:	4682      	mov	sl, r0
 80079ec:	429e      	cmp	r6, r3
 80079ee:	460c      	mov	r4, r1
 80079f0:	4690      	mov	r8, r2
 80079f2:	461f      	mov	r7, r3
 80079f4:	d838      	bhi.n	8007a68 <__ssputs_r+0x84>
 80079f6:	898a      	ldrh	r2, [r1, #12]
 80079f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80079fc:	d032      	beq.n	8007a64 <__ssputs_r+0x80>
 80079fe:	6825      	ldr	r5, [r4, #0]
 8007a00:	6909      	ldr	r1, [r1, #16]
 8007a02:	3301      	adds	r3, #1
 8007a04:	eba5 0901 	sub.w	r9, r5, r1
 8007a08:	6965      	ldr	r5, [r4, #20]
 8007a0a:	444b      	add	r3, r9
 8007a0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a14:	106d      	asrs	r5, r5, #1
 8007a16:	429d      	cmp	r5, r3
 8007a18:	bf38      	it	cc
 8007a1a:	461d      	movcc	r5, r3
 8007a1c:	0553      	lsls	r3, r2, #21
 8007a1e:	d531      	bpl.n	8007a84 <__ssputs_r+0xa0>
 8007a20:	4629      	mov	r1, r5
 8007a22:	f7ff ff27 	bl	8007874 <_malloc_r>
 8007a26:	4606      	mov	r6, r0
 8007a28:	b950      	cbnz	r0, 8007a40 <__ssputs_r+0x5c>
 8007a2a:	230c      	movs	r3, #12
 8007a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a30:	f8ca 3000 	str.w	r3, [sl]
 8007a34:	89a3      	ldrh	r3, [r4, #12]
 8007a36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a3a:	81a3      	strh	r3, [r4, #12]
 8007a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a40:	464a      	mov	r2, r9
 8007a42:	6921      	ldr	r1, [r4, #16]
 8007a44:	f000 fad0 	bl	8007fe8 <memcpy>
 8007a48:	89a3      	ldrh	r3, [r4, #12]
 8007a4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a52:	81a3      	strh	r3, [r4, #12]
 8007a54:	6126      	str	r6, [r4, #16]
 8007a56:	444e      	add	r6, r9
 8007a58:	6026      	str	r6, [r4, #0]
 8007a5a:	463e      	mov	r6, r7
 8007a5c:	6165      	str	r5, [r4, #20]
 8007a5e:	eba5 0509 	sub.w	r5, r5, r9
 8007a62:	60a5      	str	r5, [r4, #8]
 8007a64:	42be      	cmp	r6, r7
 8007a66:	d900      	bls.n	8007a6a <__ssputs_r+0x86>
 8007a68:	463e      	mov	r6, r7
 8007a6a:	4632      	mov	r2, r6
 8007a6c:	4641      	mov	r1, r8
 8007a6e:	6820      	ldr	r0, [r4, #0]
 8007a70:	f000 fac8 	bl	8008004 <memmove>
 8007a74:	68a3      	ldr	r3, [r4, #8]
 8007a76:	2000      	movs	r0, #0
 8007a78:	1b9b      	subs	r3, r3, r6
 8007a7a:	60a3      	str	r3, [r4, #8]
 8007a7c:	6823      	ldr	r3, [r4, #0]
 8007a7e:	4433      	add	r3, r6
 8007a80:	6023      	str	r3, [r4, #0]
 8007a82:	e7db      	b.n	8007a3c <__ssputs_r+0x58>
 8007a84:	462a      	mov	r2, r5
 8007a86:	f000 fad7 	bl	8008038 <_realloc_r>
 8007a8a:	4606      	mov	r6, r0
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	d1e1      	bne.n	8007a54 <__ssputs_r+0x70>
 8007a90:	4650      	mov	r0, sl
 8007a92:	6921      	ldr	r1, [r4, #16]
 8007a94:	f7ff fe86 	bl	80077a4 <_free_r>
 8007a98:	e7c7      	b.n	8007a2a <__ssputs_r+0x46>
	...

08007a9c <_svfiprintf_r>:
 8007a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa0:	4698      	mov	r8, r3
 8007aa2:	898b      	ldrh	r3, [r1, #12]
 8007aa4:	4607      	mov	r7, r0
 8007aa6:	061b      	lsls	r3, r3, #24
 8007aa8:	460d      	mov	r5, r1
 8007aaa:	4614      	mov	r4, r2
 8007aac:	b09d      	sub	sp, #116	; 0x74
 8007aae:	d50e      	bpl.n	8007ace <_svfiprintf_r+0x32>
 8007ab0:	690b      	ldr	r3, [r1, #16]
 8007ab2:	b963      	cbnz	r3, 8007ace <_svfiprintf_r+0x32>
 8007ab4:	2140      	movs	r1, #64	; 0x40
 8007ab6:	f7ff fedd 	bl	8007874 <_malloc_r>
 8007aba:	6028      	str	r0, [r5, #0]
 8007abc:	6128      	str	r0, [r5, #16]
 8007abe:	b920      	cbnz	r0, 8007aca <_svfiprintf_r+0x2e>
 8007ac0:	230c      	movs	r3, #12
 8007ac2:	603b      	str	r3, [r7, #0]
 8007ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ac8:	e0d1      	b.n	8007c6e <_svfiprintf_r+0x1d2>
 8007aca:	2340      	movs	r3, #64	; 0x40
 8007acc:	616b      	str	r3, [r5, #20]
 8007ace:	2300      	movs	r3, #0
 8007ad0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ad2:	2320      	movs	r3, #32
 8007ad4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ad8:	2330      	movs	r3, #48	; 0x30
 8007ada:	f04f 0901 	mov.w	r9, #1
 8007ade:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ae2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007c88 <_svfiprintf_r+0x1ec>
 8007ae6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007aea:	4623      	mov	r3, r4
 8007aec:	469a      	mov	sl, r3
 8007aee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007af2:	b10a      	cbz	r2, 8007af8 <_svfiprintf_r+0x5c>
 8007af4:	2a25      	cmp	r2, #37	; 0x25
 8007af6:	d1f9      	bne.n	8007aec <_svfiprintf_r+0x50>
 8007af8:	ebba 0b04 	subs.w	fp, sl, r4
 8007afc:	d00b      	beq.n	8007b16 <_svfiprintf_r+0x7a>
 8007afe:	465b      	mov	r3, fp
 8007b00:	4622      	mov	r2, r4
 8007b02:	4629      	mov	r1, r5
 8007b04:	4638      	mov	r0, r7
 8007b06:	f7ff ff6d 	bl	80079e4 <__ssputs_r>
 8007b0a:	3001      	adds	r0, #1
 8007b0c:	f000 80aa 	beq.w	8007c64 <_svfiprintf_r+0x1c8>
 8007b10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b12:	445a      	add	r2, fp
 8007b14:	9209      	str	r2, [sp, #36]	; 0x24
 8007b16:	f89a 3000 	ldrb.w	r3, [sl]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f000 80a2 	beq.w	8007c64 <_svfiprintf_r+0x1c8>
 8007b20:	2300      	movs	r3, #0
 8007b22:	f04f 32ff 	mov.w	r2, #4294967295
 8007b26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b2a:	f10a 0a01 	add.w	sl, sl, #1
 8007b2e:	9304      	str	r3, [sp, #16]
 8007b30:	9307      	str	r3, [sp, #28]
 8007b32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b36:	931a      	str	r3, [sp, #104]	; 0x68
 8007b38:	4654      	mov	r4, sl
 8007b3a:	2205      	movs	r2, #5
 8007b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b40:	4851      	ldr	r0, [pc, #324]	; (8007c88 <_svfiprintf_r+0x1ec>)
 8007b42:	f000 fa43 	bl	8007fcc <memchr>
 8007b46:	9a04      	ldr	r2, [sp, #16]
 8007b48:	b9d8      	cbnz	r0, 8007b82 <_svfiprintf_r+0xe6>
 8007b4a:	06d0      	lsls	r0, r2, #27
 8007b4c:	bf44      	itt	mi
 8007b4e:	2320      	movmi	r3, #32
 8007b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b54:	0711      	lsls	r1, r2, #28
 8007b56:	bf44      	itt	mi
 8007b58:	232b      	movmi	r3, #43	; 0x2b
 8007b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b5e:	f89a 3000 	ldrb.w	r3, [sl]
 8007b62:	2b2a      	cmp	r3, #42	; 0x2a
 8007b64:	d015      	beq.n	8007b92 <_svfiprintf_r+0xf6>
 8007b66:	4654      	mov	r4, sl
 8007b68:	2000      	movs	r0, #0
 8007b6a:	f04f 0c0a 	mov.w	ip, #10
 8007b6e:	9a07      	ldr	r2, [sp, #28]
 8007b70:	4621      	mov	r1, r4
 8007b72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b76:	3b30      	subs	r3, #48	; 0x30
 8007b78:	2b09      	cmp	r3, #9
 8007b7a:	d94e      	bls.n	8007c1a <_svfiprintf_r+0x17e>
 8007b7c:	b1b0      	cbz	r0, 8007bac <_svfiprintf_r+0x110>
 8007b7e:	9207      	str	r2, [sp, #28]
 8007b80:	e014      	b.n	8007bac <_svfiprintf_r+0x110>
 8007b82:	eba0 0308 	sub.w	r3, r0, r8
 8007b86:	fa09 f303 	lsl.w	r3, r9, r3
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	46a2      	mov	sl, r4
 8007b8e:	9304      	str	r3, [sp, #16]
 8007b90:	e7d2      	b.n	8007b38 <_svfiprintf_r+0x9c>
 8007b92:	9b03      	ldr	r3, [sp, #12]
 8007b94:	1d19      	adds	r1, r3, #4
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	9103      	str	r1, [sp, #12]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	bfbb      	ittet	lt
 8007b9e:	425b      	neglt	r3, r3
 8007ba0:	f042 0202 	orrlt.w	r2, r2, #2
 8007ba4:	9307      	strge	r3, [sp, #28]
 8007ba6:	9307      	strlt	r3, [sp, #28]
 8007ba8:	bfb8      	it	lt
 8007baa:	9204      	strlt	r2, [sp, #16]
 8007bac:	7823      	ldrb	r3, [r4, #0]
 8007bae:	2b2e      	cmp	r3, #46	; 0x2e
 8007bb0:	d10c      	bne.n	8007bcc <_svfiprintf_r+0x130>
 8007bb2:	7863      	ldrb	r3, [r4, #1]
 8007bb4:	2b2a      	cmp	r3, #42	; 0x2a
 8007bb6:	d135      	bne.n	8007c24 <_svfiprintf_r+0x188>
 8007bb8:	9b03      	ldr	r3, [sp, #12]
 8007bba:	3402      	adds	r4, #2
 8007bbc:	1d1a      	adds	r2, r3, #4
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	9203      	str	r2, [sp, #12]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	bfb8      	it	lt
 8007bc6:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bca:	9305      	str	r3, [sp, #20]
 8007bcc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007c8c <_svfiprintf_r+0x1f0>
 8007bd0:	2203      	movs	r2, #3
 8007bd2:	4650      	mov	r0, sl
 8007bd4:	7821      	ldrb	r1, [r4, #0]
 8007bd6:	f000 f9f9 	bl	8007fcc <memchr>
 8007bda:	b140      	cbz	r0, 8007bee <_svfiprintf_r+0x152>
 8007bdc:	2340      	movs	r3, #64	; 0x40
 8007bde:	eba0 000a 	sub.w	r0, r0, sl
 8007be2:	fa03 f000 	lsl.w	r0, r3, r0
 8007be6:	9b04      	ldr	r3, [sp, #16]
 8007be8:	3401      	adds	r4, #1
 8007bea:	4303      	orrs	r3, r0
 8007bec:	9304      	str	r3, [sp, #16]
 8007bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bf2:	2206      	movs	r2, #6
 8007bf4:	4826      	ldr	r0, [pc, #152]	; (8007c90 <_svfiprintf_r+0x1f4>)
 8007bf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bfa:	f000 f9e7 	bl	8007fcc <memchr>
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	d038      	beq.n	8007c74 <_svfiprintf_r+0x1d8>
 8007c02:	4b24      	ldr	r3, [pc, #144]	; (8007c94 <_svfiprintf_r+0x1f8>)
 8007c04:	bb1b      	cbnz	r3, 8007c4e <_svfiprintf_r+0x1b2>
 8007c06:	9b03      	ldr	r3, [sp, #12]
 8007c08:	3307      	adds	r3, #7
 8007c0a:	f023 0307 	bic.w	r3, r3, #7
 8007c0e:	3308      	adds	r3, #8
 8007c10:	9303      	str	r3, [sp, #12]
 8007c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c14:	4433      	add	r3, r6
 8007c16:	9309      	str	r3, [sp, #36]	; 0x24
 8007c18:	e767      	b.n	8007aea <_svfiprintf_r+0x4e>
 8007c1a:	460c      	mov	r4, r1
 8007c1c:	2001      	movs	r0, #1
 8007c1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c22:	e7a5      	b.n	8007b70 <_svfiprintf_r+0xd4>
 8007c24:	2300      	movs	r3, #0
 8007c26:	f04f 0c0a 	mov.w	ip, #10
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	3401      	adds	r4, #1
 8007c2e:	9305      	str	r3, [sp, #20]
 8007c30:	4620      	mov	r0, r4
 8007c32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c36:	3a30      	subs	r2, #48	; 0x30
 8007c38:	2a09      	cmp	r2, #9
 8007c3a:	d903      	bls.n	8007c44 <_svfiprintf_r+0x1a8>
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d0c5      	beq.n	8007bcc <_svfiprintf_r+0x130>
 8007c40:	9105      	str	r1, [sp, #20]
 8007c42:	e7c3      	b.n	8007bcc <_svfiprintf_r+0x130>
 8007c44:	4604      	mov	r4, r0
 8007c46:	2301      	movs	r3, #1
 8007c48:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c4c:	e7f0      	b.n	8007c30 <_svfiprintf_r+0x194>
 8007c4e:	ab03      	add	r3, sp, #12
 8007c50:	9300      	str	r3, [sp, #0]
 8007c52:	462a      	mov	r2, r5
 8007c54:	4638      	mov	r0, r7
 8007c56:	4b10      	ldr	r3, [pc, #64]	; (8007c98 <_svfiprintf_r+0x1fc>)
 8007c58:	a904      	add	r1, sp, #16
 8007c5a:	f3af 8000 	nop.w
 8007c5e:	1c42      	adds	r2, r0, #1
 8007c60:	4606      	mov	r6, r0
 8007c62:	d1d6      	bne.n	8007c12 <_svfiprintf_r+0x176>
 8007c64:	89ab      	ldrh	r3, [r5, #12]
 8007c66:	065b      	lsls	r3, r3, #25
 8007c68:	f53f af2c 	bmi.w	8007ac4 <_svfiprintf_r+0x28>
 8007c6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c6e:	b01d      	add	sp, #116	; 0x74
 8007c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c74:	ab03      	add	r3, sp, #12
 8007c76:	9300      	str	r3, [sp, #0]
 8007c78:	462a      	mov	r2, r5
 8007c7a:	4638      	mov	r0, r7
 8007c7c:	4b06      	ldr	r3, [pc, #24]	; (8007c98 <_svfiprintf_r+0x1fc>)
 8007c7e:	a904      	add	r1, sp, #16
 8007c80:	f000 f87c 	bl	8007d7c <_printf_i>
 8007c84:	e7eb      	b.n	8007c5e <_svfiprintf_r+0x1c2>
 8007c86:	bf00      	nop
 8007c88:	08008264 	.word	0x08008264
 8007c8c:	0800826a 	.word	0x0800826a
 8007c90:	0800826e 	.word	0x0800826e
 8007c94:	00000000 	.word	0x00000000
 8007c98:	080079e5 	.word	0x080079e5

08007c9c <_printf_common>:
 8007c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ca0:	4616      	mov	r6, r2
 8007ca2:	4699      	mov	r9, r3
 8007ca4:	688a      	ldr	r2, [r1, #8]
 8007ca6:	690b      	ldr	r3, [r1, #16]
 8007ca8:	4607      	mov	r7, r0
 8007caa:	4293      	cmp	r3, r2
 8007cac:	bfb8      	it	lt
 8007cae:	4613      	movlt	r3, r2
 8007cb0:	6033      	str	r3, [r6, #0]
 8007cb2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007cb6:	460c      	mov	r4, r1
 8007cb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007cbc:	b10a      	cbz	r2, 8007cc2 <_printf_common+0x26>
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	6033      	str	r3, [r6, #0]
 8007cc2:	6823      	ldr	r3, [r4, #0]
 8007cc4:	0699      	lsls	r1, r3, #26
 8007cc6:	bf42      	ittt	mi
 8007cc8:	6833      	ldrmi	r3, [r6, #0]
 8007cca:	3302      	addmi	r3, #2
 8007ccc:	6033      	strmi	r3, [r6, #0]
 8007cce:	6825      	ldr	r5, [r4, #0]
 8007cd0:	f015 0506 	ands.w	r5, r5, #6
 8007cd4:	d106      	bne.n	8007ce4 <_printf_common+0x48>
 8007cd6:	f104 0a19 	add.w	sl, r4, #25
 8007cda:	68e3      	ldr	r3, [r4, #12]
 8007cdc:	6832      	ldr	r2, [r6, #0]
 8007cde:	1a9b      	subs	r3, r3, r2
 8007ce0:	42ab      	cmp	r3, r5
 8007ce2:	dc28      	bgt.n	8007d36 <_printf_common+0x9a>
 8007ce4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ce8:	1e13      	subs	r3, r2, #0
 8007cea:	6822      	ldr	r2, [r4, #0]
 8007cec:	bf18      	it	ne
 8007cee:	2301      	movne	r3, #1
 8007cf0:	0692      	lsls	r2, r2, #26
 8007cf2:	d42d      	bmi.n	8007d50 <_printf_common+0xb4>
 8007cf4:	4649      	mov	r1, r9
 8007cf6:	4638      	mov	r0, r7
 8007cf8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007cfc:	47c0      	blx	r8
 8007cfe:	3001      	adds	r0, #1
 8007d00:	d020      	beq.n	8007d44 <_printf_common+0xa8>
 8007d02:	6823      	ldr	r3, [r4, #0]
 8007d04:	68e5      	ldr	r5, [r4, #12]
 8007d06:	f003 0306 	and.w	r3, r3, #6
 8007d0a:	2b04      	cmp	r3, #4
 8007d0c:	bf18      	it	ne
 8007d0e:	2500      	movne	r5, #0
 8007d10:	6832      	ldr	r2, [r6, #0]
 8007d12:	f04f 0600 	mov.w	r6, #0
 8007d16:	68a3      	ldr	r3, [r4, #8]
 8007d18:	bf08      	it	eq
 8007d1a:	1aad      	subeq	r5, r5, r2
 8007d1c:	6922      	ldr	r2, [r4, #16]
 8007d1e:	bf08      	it	eq
 8007d20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d24:	4293      	cmp	r3, r2
 8007d26:	bfc4      	itt	gt
 8007d28:	1a9b      	subgt	r3, r3, r2
 8007d2a:	18ed      	addgt	r5, r5, r3
 8007d2c:	341a      	adds	r4, #26
 8007d2e:	42b5      	cmp	r5, r6
 8007d30:	d11a      	bne.n	8007d68 <_printf_common+0xcc>
 8007d32:	2000      	movs	r0, #0
 8007d34:	e008      	b.n	8007d48 <_printf_common+0xac>
 8007d36:	2301      	movs	r3, #1
 8007d38:	4652      	mov	r2, sl
 8007d3a:	4649      	mov	r1, r9
 8007d3c:	4638      	mov	r0, r7
 8007d3e:	47c0      	blx	r8
 8007d40:	3001      	adds	r0, #1
 8007d42:	d103      	bne.n	8007d4c <_printf_common+0xb0>
 8007d44:	f04f 30ff 	mov.w	r0, #4294967295
 8007d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d4c:	3501      	adds	r5, #1
 8007d4e:	e7c4      	b.n	8007cda <_printf_common+0x3e>
 8007d50:	2030      	movs	r0, #48	; 0x30
 8007d52:	18e1      	adds	r1, r4, r3
 8007d54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d58:	1c5a      	adds	r2, r3, #1
 8007d5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d5e:	4422      	add	r2, r4
 8007d60:	3302      	adds	r3, #2
 8007d62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d66:	e7c5      	b.n	8007cf4 <_printf_common+0x58>
 8007d68:	2301      	movs	r3, #1
 8007d6a:	4622      	mov	r2, r4
 8007d6c:	4649      	mov	r1, r9
 8007d6e:	4638      	mov	r0, r7
 8007d70:	47c0      	blx	r8
 8007d72:	3001      	adds	r0, #1
 8007d74:	d0e6      	beq.n	8007d44 <_printf_common+0xa8>
 8007d76:	3601      	adds	r6, #1
 8007d78:	e7d9      	b.n	8007d2e <_printf_common+0x92>
	...

08007d7c <_printf_i>:
 8007d7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d80:	7e0f      	ldrb	r7, [r1, #24]
 8007d82:	4691      	mov	r9, r2
 8007d84:	2f78      	cmp	r7, #120	; 0x78
 8007d86:	4680      	mov	r8, r0
 8007d88:	460c      	mov	r4, r1
 8007d8a:	469a      	mov	sl, r3
 8007d8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007d92:	d807      	bhi.n	8007da4 <_printf_i+0x28>
 8007d94:	2f62      	cmp	r7, #98	; 0x62
 8007d96:	d80a      	bhi.n	8007dae <_printf_i+0x32>
 8007d98:	2f00      	cmp	r7, #0
 8007d9a:	f000 80d9 	beq.w	8007f50 <_printf_i+0x1d4>
 8007d9e:	2f58      	cmp	r7, #88	; 0x58
 8007da0:	f000 80a4 	beq.w	8007eec <_printf_i+0x170>
 8007da4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007da8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007dac:	e03a      	b.n	8007e24 <_printf_i+0xa8>
 8007dae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007db2:	2b15      	cmp	r3, #21
 8007db4:	d8f6      	bhi.n	8007da4 <_printf_i+0x28>
 8007db6:	a101      	add	r1, pc, #4	; (adr r1, 8007dbc <_printf_i+0x40>)
 8007db8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007dbc:	08007e15 	.word	0x08007e15
 8007dc0:	08007e29 	.word	0x08007e29
 8007dc4:	08007da5 	.word	0x08007da5
 8007dc8:	08007da5 	.word	0x08007da5
 8007dcc:	08007da5 	.word	0x08007da5
 8007dd0:	08007da5 	.word	0x08007da5
 8007dd4:	08007e29 	.word	0x08007e29
 8007dd8:	08007da5 	.word	0x08007da5
 8007ddc:	08007da5 	.word	0x08007da5
 8007de0:	08007da5 	.word	0x08007da5
 8007de4:	08007da5 	.word	0x08007da5
 8007de8:	08007f37 	.word	0x08007f37
 8007dec:	08007e59 	.word	0x08007e59
 8007df0:	08007f19 	.word	0x08007f19
 8007df4:	08007da5 	.word	0x08007da5
 8007df8:	08007da5 	.word	0x08007da5
 8007dfc:	08007f59 	.word	0x08007f59
 8007e00:	08007da5 	.word	0x08007da5
 8007e04:	08007e59 	.word	0x08007e59
 8007e08:	08007da5 	.word	0x08007da5
 8007e0c:	08007da5 	.word	0x08007da5
 8007e10:	08007f21 	.word	0x08007f21
 8007e14:	682b      	ldr	r3, [r5, #0]
 8007e16:	1d1a      	adds	r2, r3, #4
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	602a      	str	r2, [r5, #0]
 8007e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e24:	2301      	movs	r3, #1
 8007e26:	e0a4      	b.n	8007f72 <_printf_i+0x1f6>
 8007e28:	6820      	ldr	r0, [r4, #0]
 8007e2a:	6829      	ldr	r1, [r5, #0]
 8007e2c:	0606      	lsls	r6, r0, #24
 8007e2e:	f101 0304 	add.w	r3, r1, #4
 8007e32:	d50a      	bpl.n	8007e4a <_printf_i+0xce>
 8007e34:	680e      	ldr	r6, [r1, #0]
 8007e36:	602b      	str	r3, [r5, #0]
 8007e38:	2e00      	cmp	r6, #0
 8007e3a:	da03      	bge.n	8007e44 <_printf_i+0xc8>
 8007e3c:	232d      	movs	r3, #45	; 0x2d
 8007e3e:	4276      	negs	r6, r6
 8007e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e44:	230a      	movs	r3, #10
 8007e46:	485e      	ldr	r0, [pc, #376]	; (8007fc0 <_printf_i+0x244>)
 8007e48:	e019      	b.n	8007e7e <_printf_i+0x102>
 8007e4a:	680e      	ldr	r6, [r1, #0]
 8007e4c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e50:	602b      	str	r3, [r5, #0]
 8007e52:	bf18      	it	ne
 8007e54:	b236      	sxthne	r6, r6
 8007e56:	e7ef      	b.n	8007e38 <_printf_i+0xbc>
 8007e58:	682b      	ldr	r3, [r5, #0]
 8007e5a:	6820      	ldr	r0, [r4, #0]
 8007e5c:	1d19      	adds	r1, r3, #4
 8007e5e:	6029      	str	r1, [r5, #0]
 8007e60:	0601      	lsls	r1, r0, #24
 8007e62:	d501      	bpl.n	8007e68 <_printf_i+0xec>
 8007e64:	681e      	ldr	r6, [r3, #0]
 8007e66:	e002      	b.n	8007e6e <_printf_i+0xf2>
 8007e68:	0646      	lsls	r6, r0, #25
 8007e6a:	d5fb      	bpl.n	8007e64 <_printf_i+0xe8>
 8007e6c:	881e      	ldrh	r6, [r3, #0]
 8007e6e:	2f6f      	cmp	r7, #111	; 0x6f
 8007e70:	bf0c      	ite	eq
 8007e72:	2308      	moveq	r3, #8
 8007e74:	230a      	movne	r3, #10
 8007e76:	4852      	ldr	r0, [pc, #328]	; (8007fc0 <_printf_i+0x244>)
 8007e78:	2100      	movs	r1, #0
 8007e7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e7e:	6865      	ldr	r5, [r4, #4]
 8007e80:	2d00      	cmp	r5, #0
 8007e82:	bfa8      	it	ge
 8007e84:	6821      	ldrge	r1, [r4, #0]
 8007e86:	60a5      	str	r5, [r4, #8]
 8007e88:	bfa4      	itt	ge
 8007e8a:	f021 0104 	bicge.w	r1, r1, #4
 8007e8e:	6021      	strge	r1, [r4, #0]
 8007e90:	b90e      	cbnz	r6, 8007e96 <_printf_i+0x11a>
 8007e92:	2d00      	cmp	r5, #0
 8007e94:	d04d      	beq.n	8007f32 <_printf_i+0x1b6>
 8007e96:	4615      	mov	r5, r2
 8007e98:	fbb6 f1f3 	udiv	r1, r6, r3
 8007e9c:	fb03 6711 	mls	r7, r3, r1, r6
 8007ea0:	5dc7      	ldrb	r7, [r0, r7]
 8007ea2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007ea6:	4637      	mov	r7, r6
 8007ea8:	42bb      	cmp	r3, r7
 8007eaa:	460e      	mov	r6, r1
 8007eac:	d9f4      	bls.n	8007e98 <_printf_i+0x11c>
 8007eae:	2b08      	cmp	r3, #8
 8007eb0:	d10b      	bne.n	8007eca <_printf_i+0x14e>
 8007eb2:	6823      	ldr	r3, [r4, #0]
 8007eb4:	07de      	lsls	r6, r3, #31
 8007eb6:	d508      	bpl.n	8007eca <_printf_i+0x14e>
 8007eb8:	6923      	ldr	r3, [r4, #16]
 8007eba:	6861      	ldr	r1, [r4, #4]
 8007ebc:	4299      	cmp	r1, r3
 8007ebe:	bfde      	ittt	le
 8007ec0:	2330      	movle	r3, #48	; 0x30
 8007ec2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ec6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007eca:	1b52      	subs	r2, r2, r5
 8007ecc:	6122      	str	r2, [r4, #16]
 8007ece:	464b      	mov	r3, r9
 8007ed0:	4621      	mov	r1, r4
 8007ed2:	4640      	mov	r0, r8
 8007ed4:	f8cd a000 	str.w	sl, [sp]
 8007ed8:	aa03      	add	r2, sp, #12
 8007eda:	f7ff fedf 	bl	8007c9c <_printf_common>
 8007ede:	3001      	adds	r0, #1
 8007ee0:	d14c      	bne.n	8007f7c <_printf_i+0x200>
 8007ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee6:	b004      	add	sp, #16
 8007ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eec:	4834      	ldr	r0, [pc, #208]	; (8007fc0 <_printf_i+0x244>)
 8007eee:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007ef2:	6829      	ldr	r1, [r5, #0]
 8007ef4:	6823      	ldr	r3, [r4, #0]
 8007ef6:	f851 6b04 	ldr.w	r6, [r1], #4
 8007efa:	6029      	str	r1, [r5, #0]
 8007efc:	061d      	lsls	r5, r3, #24
 8007efe:	d514      	bpl.n	8007f2a <_printf_i+0x1ae>
 8007f00:	07df      	lsls	r7, r3, #31
 8007f02:	bf44      	itt	mi
 8007f04:	f043 0320 	orrmi.w	r3, r3, #32
 8007f08:	6023      	strmi	r3, [r4, #0]
 8007f0a:	b91e      	cbnz	r6, 8007f14 <_printf_i+0x198>
 8007f0c:	6823      	ldr	r3, [r4, #0]
 8007f0e:	f023 0320 	bic.w	r3, r3, #32
 8007f12:	6023      	str	r3, [r4, #0]
 8007f14:	2310      	movs	r3, #16
 8007f16:	e7af      	b.n	8007e78 <_printf_i+0xfc>
 8007f18:	6823      	ldr	r3, [r4, #0]
 8007f1a:	f043 0320 	orr.w	r3, r3, #32
 8007f1e:	6023      	str	r3, [r4, #0]
 8007f20:	2378      	movs	r3, #120	; 0x78
 8007f22:	4828      	ldr	r0, [pc, #160]	; (8007fc4 <_printf_i+0x248>)
 8007f24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f28:	e7e3      	b.n	8007ef2 <_printf_i+0x176>
 8007f2a:	0659      	lsls	r1, r3, #25
 8007f2c:	bf48      	it	mi
 8007f2e:	b2b6      	uxthmi	r6, r6
 8007f30:	e7e6      	b.n	8007f00 <_printf_i+0x184>
 8007f32:	4615      	mov	r5, r2
 8007f34:	e7bb      	b.n	8007eae <_printf_i+0x132>
 8007f36:	682b      	ldr	r3, [r5, #0]
 8007f38:	6826      	ldr	r6, [r4, #0]
 8007f3a:	1d18      	adds	r0, r3, #4
 8007f3c:	6961      	ldr	r1, [r4, #20]
 8007f3e:	6028      	str	r0, [r5, #0]
 8007f40:	0635      	lsls	r5, r6, #24
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	d501      	bpl.n	8007f4a <_printf_i+0x1ce>
 8007f46:	6019      	str	r1, [r3, #0]
 8007f48:	e002      	b.n	8007f50 <_printf_i+0x1d4>
 8007f4a:	0670      	lsls	r0, r6, #25
 8007f4c:	d5fb      	bpl.n	8007f46 <_printf_i+0x1ca>
 8007f4e:	8019      	strh	r1, [r3, #0]
 8007f50:	2300      	movs	r3, #0
 8007f52:	4615      	mov	r5, r2
 8007f54:	6123      	str	r3, [r4, #16]
 8007f56:	e7ba      	b.n	8007ece <_printf_i+0x152>
 8007f58:	682b      	ldr	r3, [r5, #0]
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	1d1a      	adds	r2, r3, #4
 8007f5e:	602a      	str	r2, [r5, #0]
 8007f60:	681d      	ldr	r5, [r3, #0]
 8007f62:	6862      	ldr	r2, [r4, #4]
 8007f64:	4628      	mov	r0, r5
 8007f66:	f000 f831 	bl	8007fcc <memchr>
 8007f6a:	b108      	cbz	r0, 8007f70 <_printf_i+0x1f4>
 8007f6c:	1b40      	subs	r0, r0, r5
 8007f6e:	6060      	str	r0, [r4, #4]
 8007f70:	6863      	ldr	r3, [r4, #4]
 8007f72:	6123      	str	r3, [r4, #16]
 8007f74:	2300      	movs	r3, #0
 8007f76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f7a:	e7a8      	b.n	8007ece <_printf_i+0x152>
 8007f7c:	462a      	mov	r2, r5
 8007f7e:	4649      	mov	r1, r9
 8007f80:	4640      	mov	r0, r8
 8007f82:	6923      	ldr	r3, [r4, #16]
 8007f84:	47d0      	blx	sl
 8007f86:	3001      	adds	r0, #1
 8007f88:	d0ab      	beq.n	8007ee2 <_printf_i+0x166>
 8007f8a:	6823      	ldr	r3, [r4, #0]
 8007f8c:	079b      	lsls	r3, r3, #30
 8007f8e:	d413      	bmi.n	8007fb8 <_printf_i+0x23c>
 8007f90:	68e0      	ldr	r0, [r4, #12]
 8007f92:	9b03      	ldr	r3, [sp, #12]
 8007f94:	4298      	cmp	r0, r3
 8007f96:	bfb8      	it	lt
 8007f98:	4618      	movlt	r0, r3
 8007f9a:	e7a4      	b.n	8007ee6 <_printf_i+0x16a>
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	4632      	mov	r2, r6
 8007fa0:	4649      	mov	r1, r9
 8007fa2:	4640      	mov	r0, r8
 8007fa4:	47d0      	blx	sl
 8007fa6:	3001      	adds	r0, #1
 8007fa8:	d09b      	beq.n	8007ee2 <_printf_i+0x166>
 8007faa:	3501      	adds	r5, #1
 8007fac:	68e3      	ldr	r3, [r4, #12]
 8007fae:	9903      	ldr	r1, [sp, #12]
 8007fb0:	1a5b      	subs	r3, r3, r1
 8007fb2:	42ab      	cmp	r3, r5
 8007fb4:	dcf2      	bgt.n	8007f9c <_printf_i+0x220>
 8007fb6:	e7eb      	b.n	8007f90 <_printf_i+0x214>
 8007fb8:	2500      	movs	r5, #0
 8007fba:	f104 0619 	add.w	r6, r4, #25
 8007fbe:	e7f5      	b.n	8007fac <_printf_i+0x230>
 8007fc0:	08008275 	.word	0x08008275
 8007fc4:	08008286 	.word	0x08008286

08007fc8 <__retarget_lock_acquire_recursive>:
 8007fc8:	4770      	bx	lr

08007fca <__retarget_lock_release_recursive>:
 8007fca:	4770      	bx	lr

08007fcc <memchr>:
 8007fcc:	4603      	mov	r3, r0
 8007fce:	b510      	push	{r4, lr}
 8007fd0:	b2c9      	uxtb	r1, r1
 8007fd2:	4402      	add	r2, r0
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	d101      	bne.n	8007fde <memchr+0x12>
 8007fda:	2000      	movs	r0, #0
 8007fdc:	e003      	b.n	8007fe6 <memchr+0x1a>
 8007fde:	7804      	ldrb	r4, [r0, #0]
 8007fe0:	3301      	adds	r3, #1
 8007fe2:	428c      	cmp	r4, r1
 8007fe4:	d1f6      	bne.n	8007fd4 <memchr+0x8>
 8007fe6:	bd10      	pop	{r4, pc}

08007fe8 <memcpy>:
 8007fe8:	440a      	add	r2, r1
 8007fea:	4291      	cmp	r1, r2
 8007fec:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ff0:	d100      	bne.n	8007ff4 <memcpy+0xc>
 8007ff2:	4770      	bx	lr
 8007ff4:	b510      	push	{r4, lr}
 8007ff6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ffa:	4291      	cmp	r1, r2
 8007ffc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008000:	d1f9      	bne.n	8007ff6 <memcpy+0xe>
 8008002:	bd10      	pop	{r4, pc}

08008004 <memmove>:
 8008004:	4288      	cmp	r0, r1
 8008006:	b510      	push	{r4, lr}
 8008008:	eb01 0402 	add.w	r4, r1, r2
 800800c:	d902      	bls.n	8008014 <memmove+0x10>
 800800e:	4284      	cmp	r4, r0
 8008010:	4623      	mov	r3, r4
 8008012:	d807      	bhi.n	8008024 <memmove+0x20>
 8008014:	1e43      	subs	r3, r0, #1
 8008016:	42a1      	cmp	r1, r4
 8008018:	d008      	beq.n	800802c <memmove+0x28>
 800801a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800801e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008022:	e7f8      	b.n	8008016 <memmove+0x12>
 8008024:	4601      	mov	r1, r0
 8008026:	4402      	add	r2, r0
 8008028:	428a      	cmp	r2, r1
 800802a:	d100      	bne.n	800802e <memmove+0x2a>
 800802c:	bd10      	pop	{r4, pc}
 800802e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008032:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008036:	e7f7      	b.n	8008028 <memmove+0x24>

08008038 <_realloc_r>:
 8008038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800803c:	4680      	mov	r8, r0
 800803e:	4614      	mov	r4, r2
 8008040:	460e      	mov	r6, r1
 8008042:	b921      	cbnz	r1, 800804e <_realloc_r+0x16>
 8008044:	4611      	mov	r1, r2
 8008046:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800804a:	f7ff bc13 	b.w	8007874 <_malloc_r>
 800804e:	b92a      	cbnz	r2, 800805c <_realloc_r+0x24>
 8008050:	f7ff fba8 	bl	80077a4 <_free_r>
 8008054:	4625      	mov	r5, r4
 8008056:	4628      	mov	r0, r5
 8008058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800805c:	f000 f81b 	bl	8008096 <_malloc_usable_size_r>
 8008060:	4284      	cmp	r4, r0
 8008062:	4607      	mov	r7, r0
 8008064:	d802      	bhi.n	800806c <_realloc_r+0x34>
 8008066:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800806a:	d812      	bhi.n	8008092 <_realloc_r+0x5a>
 800806c:	4621      	mov	r1, r4
 800806e:	4640      	mov	r0, r8
 8008070:	f7ff fc00 	bl	8007874 <_malloc_r>
 8008074:	4605      	mov	r5, r0
 8008076:	2800      	cmp	r0, #0
 8008078:	d0ed      	beq.n	8008056 <_realloc_r+0x1e>
 800807a:	42bc      	cmp	r4, r7
 800807c:	4622      	mov	r2, r4
 800807e:	4631      	mov	r1, r6
 8008080:	bf28      	it	cs
 8008082:	463a      	movcs	r2, r7
 8008084:	f7ff ffb0 	bl	8007fe8 <memcpy>
 8008088:	4631      	mov	r1, r6
 800808a:	4640      	mov	r0, r8
 800808c:	f7ff fb8a 	bl	80077a4 <_free_r>
 8008090:	e7e1      	b.n	8008056 <_realloc_r+0x1e>
 8008092:	4635      	mov	r5, r6
 8008094:	e7df      	b.n	8008056 <_realloc_r+0x1e>

08008096 <_malloc_usable_size_r>:
 8008096:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800809a:	1f18      	subs	r0, r3, #4
 800809c:	2b00      	cmp	r3, #0
 800809e:	bfbc      	itt	lt
 80080a0:	580b      	ldrlt	r3, [r1, r0]
 80080a2:	18c0      	addlt	r0, r0, r3
 80080a4:	4770      	bx	lr
	...

080080a8 <_init>:
 80080a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080aa:	bf00      	nop
 80080ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ae:	bc08      	pop	{r3}
 80080b0:	469e      	mov	lr, r3
 80080b2:	4770      	bx	lr

080080b4 <_fini>:
 80080b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b6:	bf00      	nop
 80080b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ba:	bc08      	pop	{r3}
 80080bc:	469e      	mov	lr, r3
 80080be:	4770      	bx	lr
