<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>EDECCR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">EDECCR, External Debug Exception Catch Control Register</h1><p>The EDECCR characteristics are:</p><h2>Purpose</h2><p>Controls Exception Catch debug events.</p><h2>Configuration</h2><p>External register EDECCR bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-oseccr_el1.html">OSECCR_EL1[31:0]
            </a>.
          </p><p>External register EDECCR bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-dbgoseccr.html">DBGOSECCR[31:0]
            </a>.
          </p><p>EDECCR is in the Core power domain.<del>
      Some or all RW fields of this register have defined reset values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.</del>
        </p><h2>Attributes</h2><p>EDECCR is a 32-bit register.</p><h2>Field descriptions</h2><p>The EDECCR bit assignments are:</p><h3>When ARMv8.2-Debug is implemented:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#WhenARMv8.2-Debugisimplemented_0_31">RES0</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_NSR&lt;n>_15">NSR3</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_NSR&lt;n>_15">NSR2</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_NSR&lt;n>_15">NSR1</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_NSR&lt;n>_15">NSR0</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_SR&lt;n>_11">SR3</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_SR&lt;n>_11">SR2</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_SR&lt;n>_11">SR1</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_SR&lt;n>_11">SR0</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_NSE&lt;n>_7">NSE3</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_NSE&lt;n>_7">NSE2</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_NSE&lt;n>_7">NSE1</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_NSE&lt;n>_7">NSE0</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_SE&lt;n>_3">SE3</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_SE&lt;n>_3">SE2</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_SE&lt;n>_3">SE1</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.2-Debugisimplemented_SE&lt;n>_3">SE0</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="WhenARMv8.2-Debugisimplemented_0_31">
                Bits [31:16]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="WhenARMv8.2-Debugisimplemented_NSR&lt;n>_15">NSR&lt;n>, bit [n+12], for n = 0 to 3</h4><p>Controls Non-secure exception catch on exception return to EL&lt;n> in conjunction with NSE&lt;n>. See the <span class="xref">summary of Exception Catch debug event control</span> for information.</p><p><del>If EL3 is not implemented and the PE behaves as if </del><a href="AArch64-scr_el3.html"><del>SCR_EL3</del></a><del>.NS is set to 0, this field is reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>. Otherwise, possible values for this field are:</del></p><table class="valuetable"><tr><th>NSR&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>If the corresponding NSE&lt;n> bit is 0, then Exception Catch debug events are disabled for Non-secure Exception level &lt;n>.</p><p>If the corresponding NSE&lt;n> bit is 1, then Exception Catch debug events are enabled for exception entry, reset entry and exception return to Non-secure Exception level &lt;n>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If the corresponding NSE&lt;n> bit is 0, then Exception Catch debug events are enabled for exception returns to Non-secure Exception level &lt;n>.</p><p>If the corresponding NSE&lt;n> bit is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Non-secure Exception level &lt;n>.</p></td></tr></table><p><ins>If EL3 is not implemented and the PE behaves as if </ins><a href="AArch64-scr_el3.html"><ins>SCR_EL3</ins></a><ins>.NS is set to 0, this field is reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><div class="note"><span class="note-header">Note</span><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether a reset entry to an Exception level is permitted to generate an Exception Catch debug event.</p></div><p>A value of the NSR field that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If the NSR field is programmed with a reserved value then:</p><ul><li>The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
</li><li>The value returned for NSR by a read of EDECCR is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="WhenARMv8.2-Debugisimplemented_SR&lt;n>_11">SR&lt;n>, bit [n+8], for n = 0 to 3</h4><p>Controls Secure exception catch on exception return to EL&lt;n> in conjunction with SE&lt;n>. See the <span class="xref">summary of Exception Catch debug event control</span> for information.</p><p><del>If EL3 is not implemented and the PE behaves as if </del><a href="AArch64-scr_el3.html"><del>SCR_EL3</del></a><del>.NS is set to 1, this field is reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>. Otherwise, possible values for this field are:</del></p><table class="valuetable"><tr><th>SR&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>If the corresponding SE&lt;n> bit is 0, then Exception Catch debug events are disabled for Secure Exception level &lt;n>.</p><p>If the corresponding SE&lt;n> bit is 1, then Exception Catch debug events are enabled for exception entry, reset entry and exception return to Secure Exception level &lt;n>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If the corresponding SE&lt;n> bit is 0, then Exception Catch debug events are enabled for exception returns to Secure Exception level &lt;n>.</p><p>If the corresponding SE&lt;n> bit is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Secure Exception level &lt;n>.</p></td></tr></table><p><ins>If EL3 is not implemented and the PE behaves as if </ins><a href="AArch64-scr_el3.html"><ins>SCR_EL3</ins></a><ins>.NS is set to 1, this field is reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><div class="note"><span class="note-header">Note</span><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether a reset entry to an Exception level is permitted to generate an Exception Catch debug event.</p></div><p>A value of the SR field that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If the SR field is programmed with a reserved value then:</p><ul><li>The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
</li><li>The value returned for SR by a read of EDECCR is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="WhenARMv8.2-Debugisimplemented_NSE&lt;n>_7">NSE&lt;n>, bit [n+4], for n = 0 to 3</h4><p>Coarse-grained Non-secure exception catch for EL&lt;n>. This controls whether Exception Catch debug events are enabled for Non-secure EL&lt;n>. This also controls:</p><ul><li>The behavior of exception catch on exception entry to EL&lt;n>.
</li><li>The behavior of exception catch on exception return to EL&lt;n> in conjunction with NSR&lt;n>.
</li></ul><p><del>If EL3 is not implemented and the PE behaves as if </del><a href="AArch64-scr_el3.html"><del>SCR_EL3</del></a><del>.NS is set to 0, this field is reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>. Otherwise, possible values for this field are:</del></p><table class="valuetable"><tr><th>NSE&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>If the corresponding NSR&lt;n> bit is 0, then Exception Catch debug events are disabled for Non-secure Exception level &lt;n>.</p><p>If the corresponding NSR&lt;n> bit is 1, then Exception Catch debug events are enabled for exception returns to Non-secure Exception level &lt;n>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If the corresponding NSR&lt;n> bit is 0, then Exception Catch debug events are enabled for exception entry, reset entry and exception return to Non-secure Exception level &lt;n>.</p><p>If the corresponding NSR&lt;n> bit is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Non-secure Exception level &lt;n>.</p></td></tr></table><p><ins>If EL3 is not implemented and the PE behaves as if </ins><a href="AArch64-scr_el3.html"><ins>SCR_EL3</ins></a><ins>.NS is set to 0, this field is reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p>A value of the NSE field that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If the NSE field is programmed with a reserved value then:</p><ul><li>The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
</li><li>The value returned for NSE by a read of EDECCR is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="WhenARMv8.2-Debugisimplemented_SE&lt;n>_3">SE&lt;n>, bit [n], for n = 0 to 3</h4><p>Coarse-grained Secure exception catch for EL&lt;n>. This field controls whether Exception Catch debug events are enabled for Secure EL&lt;n>.</p><ul><li>The behavior of exception catch on exception entry to EL&lt;n>.
</li><li>The behavior of exception catch on exception return to EL&lt;n> in conjunction with SR&lt;n>.
</li></ul><p><del>If EL3 is not implemented and the PE behaves as if </del><a href="AArch64-scr_el3.html"><del>SCR_EL3</del></a><del>.NS is set to 1, this field is reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>. Otherwise, possible values for this field are:</del></p><table class="valuetable"><tr><th>SE&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>If the corresponding SR&lt;n> bit is 0, then Exception Catch debug events are disabled for Secure Exception level &lt;n>.</p><p>If the corresponding SR&lt;n> bit is 1, then Exception Catch debug events are enabled for exception returns to Secure Exception level &lt;n>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If the corresponding SR&lt;n> bit is 0, then Exception Catch debug events are enabled for exception entry, reset entry and exception return to Secure Exception level &lt;n>.</p><p>If the corresponding SR&lt;n> bit is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Secure Exception level &lt;n>.</p></td></tr></table><p><ins>If EL3 is not implemented and the PE behaves as if </ins><a href="AArch64-scr_el3.html"><ins>SCR_EL3</ins></a><ins>.NS is set to 1, this field is reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p>A value of the SE field that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If the SE field is programmed with a reserved value then:</p><ul><li>The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
</li><li>The value returned for SE by a read of EDECCR is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields"></div><h3>Otherwise:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#Otherwise_0_31">RES0</a></td><td class="lr" colspan="1"><a href="#Otherwise_NSE&lt;n>_7">NSE3</a></td><td class="lr" colspan="1"><a href="#Otherwise_NSE&lt;n>_7">NSE2</a></td><td class="lr" colspan="1"><a href="#Otherwise_NSE&lt;n>_7">NSE1</a></td><td class="lr" colspan="1"><a href="#Otherwise_NSE&lt;n>_7">NSE0</a></td><td class="lr" colspan="1"><a href="#Otherwise_SE&lt;n>_3">SE3</a></td><td class="lr" colspan="1"><a href="#Otherwise_SE&lt;n>_3">SE2</a></td><td class="lr" colspan="1"><a href="#Otherwise_SE&lt;n>_3">SE1</a></td><td class="lr" colspan="1"><a href="#Otherwise_SE&lt;n>_3">SE0</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="Otherwise_0_31">
                Bits [31:8]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="Otherwise_NSE&lt;n>_7">NSE&lt;n>, bit [n+4], for n = 0 to 3</h4><p>Coarse-grained Non-secure exception catch. If EL3 and EL2 are not implemented and the PE behaves as if <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is set to 0, this field is reserved, <span class="arm-defined-word">RES0</span>. Otherwise, possible values for this field are:</p><table class="valuetable"><tr><th>NSE&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Exception Catch debug events are disabled for Non-secure Exception level &lt;n>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Exception Catch debug events are enabled for Non-secure Exception level &lt;n>.</p></td></tr></table><p>A value of the NSE field that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If the NSE field is programmed with a reserved value then:</p><ul><li>The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
</li><li>The value returned for NSE by a read of EDECCR is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul><h4 id="Otherwise_SE&lt;n>_3">SE&lt;n>, bit [n], for n = 0 to 3</h4><p><ins>Coarse-grained Secure exception catch.</ins></p><p><del>Coarse-grained Secure exception catch. If EL3 is not implemented and the PE behaves as if </del><a href="AArch64-scr_el3.html"><del>SCR_EL3</del></a><del>.NS is set to 1, this field is reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>. Otherwise, possible values for this field are:</del></p><table class="valuetable"><tr><th>SE&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Exception Catch debug events are disabled for Secure Exception level &lt;n>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Exception Catch debug events are enabled for Secure Exception level &lt;n>.</p></td></tr></table><p><ins>If EL3 is not implemented and the PE behaves as if </ins><a href="AArch64-scr_el3.html"><ins>SCR_EL3</ins></a><ins>.NS is set to 1, this field is reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><p>A value of the SE field that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If the SE field is programmed with a reserved value then:</p><ul><li>The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
</li><li>The value returned for SE by a read of EDECCR is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul><div class="text_after_fields"></div><h2>Accessing the EDECCR</h2><h4>EDECCR can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x098</span></td><td>EDECCR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and SoftwareLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and !SoftwareLockStatus()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>