# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/userInput.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:47 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 16:41:47 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:47 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:41:48 on Aug 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/meta.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:48 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/meta.sv 
# -- Compiling module meta
# -- Compiling module meta_testbench
# 
# Top level modules:
# 	meta_testbench
# End time: 16:41:48 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/led_matrix_driver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:48 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/led_matrix_driver.sv 
# -- Compiling module led_matrix_driver
# 
# Top level modules:
# 	led_matrix_driver
# End time: 16:41:48 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenPattern.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:48 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenPattern.sv 
# -- Compiling module greenPattern
# -- Compiling module greenPattern_testbench
# 
# Top level modules:
# 	greenPattern_testbench
# End time: 16:41:48 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/LFSR_3bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:48 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/LFSR_3bit.sv 
# -- Compiling module LFSR_3bit
# -- Compiling module LFSR_3bit_testbench
# 
# Top level modules:
# 	LFSR_3bit_testbench
# End time: 16:41:48 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexCount.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:48 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexCount.sv 
# -- Compiling module hexCount
# -- Compiling module hexCount_testbench
# 
# Top level modules:
# 	hexCount_testbench
# End time: 16:41:48 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/topLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:48 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/topLight.sv 
# -- Compiling module topLight
# -- Compiling module topLight_testbench
# 
# Top level modules:
# 	topLight_testbench
# End time: 16:41:49 on Aug 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:49 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv 
# -- Compiling module hexDisplay
# -- Compiling module hexDisplay_testbench
# 
# Top level modules:
# 	hexDisplay_testbench
# End time: 16:41:49 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/gameControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:49 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/gameControl.sv 
# -- Compiling module gameControl
# -- Compiling module gameControl_testbench
# 
# Top level modules:
# 	gameControl_testbench
# End time: 16:41:49 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/realClock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:49 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/realClock.sv 
# -- Compiling module realClock
# -- Compiling module realClock_testbench
# 
# Top level modules:
# 	realClock_testbench
# End time: 16:41:49 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/centerLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:49 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/centerLight.sv 
# -- Compiling module centerLight
# -- Compiling module centerLight_testbench
# 
# Top level modules:
# 	centerLight_testbench
# End time: 16:41:49 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/normalLight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:49 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/normalLight.sv 
# -- Compiling module normalLight
# -- Compiling module normalLight_testbench
# 
# Top level modules:
# 	normalLight_testbench
# End time: 16:41:49 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/redMovement.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:49 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/redMovement.sv 
# -- Compiling module redMovement
# -- Compiling module redMovement_testbench
# 
# Top level modules:
# 	redMovement_testbench
# End time: 16:41:49 on Aug 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/19\ SU/EE\ 271/Lab\ 6/Lab\ 6 {C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenShifting.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:49 on Aug 17,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6" C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenShifting.sv 
# -- Compiling module greenShifting
# -- Compiling module greenShifting_testbench
# 
# Top level modules:
# 	greenShifting_testbench
# End time: 16:41:50 on Aug 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 16:41:55 on Aug 17,2019
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.led_matrix_driver
# Loading work.realClock
# Loading work.meta
# Loading work.userInput
# Loading work.hexDisplay
# Loading work.hexCount
# Loading work.redMovement
# Loading work.topLight
# Loading work.normalLight
# Loading work.centerLight
# Loading work.greenPattern
# Loading work.LFSR_3bit
# Loading work.greenShifting
# Loading work.gameControl
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_50
add wave -position end  sim:/DE1_SoC_testbench/GPIO_0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 1420
#           Attempting to use alternate WLF file "./wlftc3h5gx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc3h5gx
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_50
add wave -position end  sim:/DE1_SoC_testbench/GPIO_0
add wave -position end  sim:/DE1_SoC_testbench/dut/lose
add wave -position end  sim:/DE1_SoC_testbench/dut/pass
add wave -position 3  sim:/DE1_SoC_testbench/dut/red_array
add wave -position 4  sim:/DE1_SoC_testbench/dut/green_array
add wave -position 1  sim:/DE1_SoC_testbench/dut/cycle
add wave -position 6  sim:/DE1_SoC_testbench/dut/redPosition
add wave -position 7  sim:/DE1_SoC_testbench/dut/green_position
run -all
# ** Note: $stop    : C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv(149)
#    Time: 3050 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv line 149
add wave -position end  sim:/DE1_SoC_testbench/GPIO_0
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv(149)
#    Time: 3050 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv line 149
# End time: 16:51:34 on Aug 17,2019, Elapsed time: 0:09:39
# Errors: 0, Warnings: 2
