%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:419:43: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  419 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:421:52: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  421 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:470:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  470 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:733:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  733 |             else if (FMODE1_i == 1'b1 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:751:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  751 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:753:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  753 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:758:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:760:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  760 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:923:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  923 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b1) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1075:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1075 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1077:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1077 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1081:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1081 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1083:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:33:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   33 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:50:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   50 |     end else begin
      |              ^~~~~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/post_pnr_wrapper_mac_32_post_synth.v:697:6: Pin not found: '$iopadmap$id[0]'
  697 |     .\$iopadmap$id[0] (\$iopadmap$id [1]),
      |      ^~~~~~~~~~~~~~~~
%Error: Exiting due to 1 error(s)
ERROR: SPR: Design mac_32 simulation compilation failed!

ERROR: SPR: Design mac_32 Post-PnR simulation failed!

Design mac_32 simulation compilation failed!
Design mac_32 Post-PnR simulation failed!

    while executing
"simulate pnr verilator"
    (file "../raptor_tcl.tcl" line 46)
