#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Nov 04 18:01:30 2017
# Process ID: 8008
# Current directory: f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex
# Command line: vivado.exe -source f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_1_25g.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0_ex.tcl
# Log file: f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/vivado.log
# Journal file: f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_1_25g.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0_ex.tcl
# set srcIpDir "f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_1_25g.srcs/sources_1/ip/ibert_7series_gtx_0"
# create_project -name ibert_7series_gtx_0_ex -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 745.234 ; gain = 86.711
# set_property part xc7z035ffg676-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set projDir [get_property DIRECTORY [current_project]]
# set importDir [file join $projDir imports]
# file mkdir $importDir
# set_property coreContainer.enable false [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir ibert_7series_gtx_0.xci]] -name ibert_7series_gtx_0
# reset_target {open_example} [get_ips ibert_7series_gtx_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips ibert_7series_gtx_0]] [get_ips ibert_7series_gtx_0]
# add_files -scan_for_includes -quiet -copy_to $importDir -fileset [current_fileset] \
#   [list [file join $srcIpDir ibert_7series_gtx_0/example_design/example_ibert_7series_gtx_0.v]]
# add_files -quiet -copy_to $importDir -fileset [current_fileset] \
#   [list [file join $srcIpDir ibert_7series_gtx_0/example_design/xdc_7ser_gtx.txt]] \
#   [list [file join $srcIpDir ibert_7series_gtx_0/example_design/example_top_verilog.txt]]
# add_files -quiet -copy_to $importDir -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir ibert_7series_gtx_0/example_design/example_ibert_7series_gtx_0.xdc]]
# set_property TOP [lindex [find_top] 0] [current_fileset]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set tops [list]
# foreach tfile [ get_files -filter {name=~"*.xci" || name=~"*.bd"}] { if { [lsearch [list_property $tfile] PARENT_COMPOSITE_FILE ] == -1} {lappend tops $tfile} }
# generate_target all $tops
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/xsim/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/modelsim/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/questa/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/ies/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/vcs/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/riviera/ibert_7series_gtx_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.ip_user_files/sim_scripts/ibert_7series_gtx_0/activehdl/ibert_7series_gtx_0.sh'
# set dfile [file join $srcIpDir oepdone.txt]
# if { [ catch { set doneFile [open $dfile w] } ] } {
# } else { 
#   puts $doneFile "Open Example Project DONE"
#   close $doneFile
# }
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 04 18:05:41 2017] Launched synth_1...
Run output will be captured here: f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/runme.log
[Sat Nov 04 18:05:41 2017] Launched impl_1...
Run output will be captured here: f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 821.238 ; gain = 43.188
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 843.184 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854643
set_property PROGRAM.FILE {f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/impl_1/example_ibert_7series_gtx_0.bit} [lindex [get_hw_devices xc7z035_1] 0]
current_hw_device [lindex [get_hw_devices xc7z035_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-1435] Device xc7z035 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z035_1] 0]
set_property PROGRAM.FILE {f:/FPGA_project/vivado/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/impl_1/example_ibert_7series_gtx_0.bit} [lindex [get_hw_devices xc7z035_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 922.496 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z035_1] 0]
INFO: [Labtools 27-2302] Device xc7z035 (JTAG device index = 1) is programmed with a design that has 1 IBERT core(s).
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
detect_hw_sio_links
INFO: [Labtools 27-2267] Found 1 links.
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property TX_PATTERN {PRBS 31-bit} [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
commit_hw_sio [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {LINKGROUP_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
set_property RX_PATTERN {PRBS 31-bit} [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
commit_hw_sio [get_hw_sio_links {localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/TX->localhost:3121/xilinx_tcf/Digilent/210249854643/1_1_0/IBERT/Quad_112/MGT_X0Y15/RX}]
disconnect_hw_server localhost:3121
disconnect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 948.793 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 04 20:46:58 2017...
