
---------- Begin Simulation Statistics ----------
final_tick                               99650692921001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1979472                       # Simulator instruction rate (inst/s)
host_mem_usage                                1843148                       # Number of bytes of host memory used
host_op_rate                                  2150679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3023.98                       # Real time elapsed on the host
host_tick_rate                              174686203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5985879088                       # Number of instructions simulated
sim_ops                                    6503604348                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.528247                       # Number of seconds simulated
sim_ticks                                528247114501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes      8720384                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages         2129                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs         2129                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       135168                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           33                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           33                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |      136571    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total       136571                      
system.ruby.DMA_Controller.I.allocI_store |        2112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2112                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |      137659    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total       137659                      
system.ruby.DMA_Controller.M.allocTBE    |        2112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         2112                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2112                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       26830    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        26830                      
system.ruby.DMA_Controller.S.SloadSEvent |         306    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total          306                      
system.ruby.DMA_Controller.S.allocTBE    |      135867    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total       135867                      
system.ruby.DMA_Controller.S.deallocTBE  |         320    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          320                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |      136571    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total       136571                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |      394868    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total       394868                      
system.ruby.DMA_Controller.SloadSEvent   |         306    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total          306                      
system.ruby.DMA_Controller.Stallmandatory_in |      421698    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       421698                      
system.ruby.DMA_Controller.allocI_load   |      136571    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total       136571                      
system.ruby.DMA_Controller.allocI_store  |        2112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2112                      
system.ruby.DMA_Controller.allocTBE      |      137979    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total       137979                      
system.ruby.DMA_Controller.deallocTBE    |         320    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          320                      
system.ruby.DMA_Controller.deallocfwdfrom_in |      137659    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total       137659                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |      136571    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total       136571                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2112    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2112                      
system.ruby.Directory_Controller.I.allocTBE |     1429490     25.28%     25.28% |     1420074     25.12%     50.40% |     1397596     24.72%     75.12% |     1406598     24.88%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      5653758                      
system.ruby.Directory_Controller.I.deallocTBE |     1428641     25.28%     25.28% |     1419179     25.12%     50.40% |     1396738     24.72%     75.12% |     1405734     24.88%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      5650292                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |         191     22.29%     22.29% |         213     24.85%     47.14% |         265     30.92%     78.06% |         188     21.94%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total          857                      
system.ruby.Directory_Controller.M.allocTBE |      948059     25.02%     25.02% |      946875     24.99%     50.01% |      948229     25.03%     75.04% |      945696     24.96%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      3788859                      
system.ruby.Directory_Controller.M.deallocTBE |      948152     25.02%     25.02% |      946980     24.99%     50.01% |      948335     25.03%     75.04% |      945781     24.96%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      3789248                      
system.ruby.Directory_Controller.M_GetM.Progress |        1612     17.32%     17.32% |        3031     32.57%     49.90% |        2986     32.09%     81.99% |        1676     18.01%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total         9305                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |          11     15.71%     15.71% |          35     50.00%     65.71% |          18     25.71%     91.43% |           6      8.57%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total           70                      
system.ruby.Directory_Controller.M_GetS.Progress |        7240     24.32%     24.32% |        8053     27.05%     51.36% |        8046     27.02%     78.38% |        6436     21.62%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        29775                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         393     27.46%     27.46% |         749     52.34%     79.80% |         225     15.72%     95.53% |          64      4.47%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total         1431                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |         656     22.77%     22.77% |        1407     48.84%     71.61% |         444     15.41%     87.02% |         374     12.98%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total         2881                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.Progress |        9265     22.31%     22.31% |       11596     27.92%     50.23% |       12104     29.14%     79.37% |        8567     20.63%    100.00%
system.ruby.Directory_Controller.Progress::total        41532                      
system.ruby.Directory_Controller.S.allocTBE |     1912213     25.83%     25.83% |     1866482     25.21%     51.04% |     1808590     24.43%     75.47% |     1816422     24.53%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      7403707                      
system.ruby.Directory_Controller.S.deallocTBE |     1912968     25.83%     25.83% |     1867272     25.21%     51.04% |     1809342     24.43%     75.47% |     1817201     24.53%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      7406783                      
system.ruby.Directory_Controller.S_GetM.Progress |         413     16.84%     16.84% |         512     20.88%     37.72% |        1072     43.72%     81.44% |         455     18.56%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total         2452                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |         146     26.40%     26.40% |         201     36.35%     62.75% |         157     28.39%     91.14% |          49      8.86%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total          553                      
system.ruby.Directory_Controller.S_GetM.allocTBE |        3832     22.01%     22.01% |        4638     26.63%     48.64% |        5433     31.20%     79.84% |        3511     20.16%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        17414                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        3832     22.01%     22.01% |        4638     26.63%     48.64% |        5433     31.20%     79.84% |        3511     20.16%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        17414                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |         101     35.19%     35.19% |          81     28.22%     63.41% |          77     26.83%     90.24% |          28      9.76%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total          287                      
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in::total            5                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |          14     23.33%     23.33% |          33     55.00%     78.33% |          12     20.00%     98.33% |           1      1.67%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total           60                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |         352     33.05%     33.05% |         284     26.67%     59.72% |         236     22.16%     81.88% |         193     18.12%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         1065                      
system.ruby.Directory_Controller.Stallreqto_in |        1865     25.86%     25.86% |        3008     41.71%     67.58% |        1434     19.89%     87.46% |         904     12.54%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         7211                      
system.ruby.Directory_Controller.allocTBE |     4293594     25.46%     25.46% |     4238069     25.13%     50.59% |     4159848     24.67%     75.26% |     4172227     24.74%    100.00%
system.ruby.Directory_Controller.allocTBE::total     16863738                      
system.ruby.Directory_Controller.deallocTBE |     4293593     25.46%     25.46% |     4238069     25.13%     50.59% |     4159848     24.67%     75.26% |     4172227     24.74%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     16863737                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1222587346                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1222587346    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1222587346                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1223774128                      
system.ruby.IFETCH.latency_hist_seqr     |  1223774128    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1223774128                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      1186782                      
system.ruby.IFETCH.miss_latency_hist_seqr |     1186782    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      1186782                      
system.ruby.L1Cache_Controller.I.allocI_load |     1631976     26.34%     26.34% |     1556347     25.12%     51.45% |     1511089     24.38%     75.84% |     1497437     24.16%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      6196849                      
system.ruby.L1Cache_Controller.I.allocI_store |      106599     25.25%     25.25% |      106842     25.30%     50.55% |      107584     25.48%     76.03% |      101226     23.97%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       422251                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     1737567     26.27%     26.27% |     1662183     25.13%     51.39% |     1617662     24.45%     75.85% |     1597662     24.15%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      6615074                      
system.ruby.L1Cache_Controller.I_store.Progress |        2093     63.54%     63.54% |         441     13.39%     76.93% |         384     11.66%     88.59% |         376     11.41%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         3294                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          57     18.21%     18.21% |         100     31.95%     50.16% |          65     20.77%     70.93% |          91     29.07%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total          313                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    31999916     24.33%     24.33% |    33520892     25.48%     49.81% |    28656850     21.78%     71.59% |    37367167     28.41%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    131544825                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    18792856     27.34%     27.34% |    16164679     23.52%     50.86% |    15863855     23.08%     73.95% |    17906047     26.05%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     68727437                      
system.ruby.L1Cache_Controller.M.allocTBE |      928129     24.51%     24.51% |      938821     24.79%     49.30% |      954235     25.20%     74.50% |      965559     25.50%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      3786744                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      928215     24.51%     24.51% |      938918     24.79%     49.30% |      954347     25.20%     74.50% |      965653     25.50%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      3787133                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        1143     24.29%     24.29% |        1751     37.21%     61.50% |         871     18.51%     80.00% |         941     20.00%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         4706                      
system.ruby.L1Cache_Controller.MloadMEvent |    31999916     24.33%     24.33% |    33520892     25.48%     49.81% |    28656850     21.78%     71.59% |    37367167     28.41%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    131544825                      
system.ruby.L1Cache_Controller.MstoreMEvent |    18792856     27.34%     27.34% |    16164679     23.52%     50.86% |    15863855     23.08%     73.95% |    17906047     26.05%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     68727437                      
system.ruby.L1Cache_Controller.Progress  |      829257     24.50%     24.50% |      838000     24.76%     49.26% |      850027     25.11%     74.37% |      867562     25.63%    100.00%
system.ruby.L1Cache_Controller.Progress::total      3384846                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   328723383     24.50%     24.50% |   336491446     25.08%     49.58% |   344271654     25.66%     75.24% |   332141100     24.76%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   1341627583                      
system.ruby.L1Cache_Controller.S.allocTBE |     1641555     26.38%     26.38% |     1562846     25.12%     51.50% |     1515761     24.36%     75.85% |     1502505     24.15%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      6222667                      
system.ruby.L1Cache_Controller.S.deallocTBE |       10501     35.65%     35.65% |        7407     25.15%     60.80% |        5571     18.91%     79.71% |        5975     20.29%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        29454                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1631976     26.34%     26.34% |     1556347     25.12%     51.45% |     1511089     24.38%     75.84% |     1497437     24.16%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      6196849                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         814     32.50%     32.50% |         739     29.50%     62.00% |         441     17.60%     79.60% |         511     20.40%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         2505                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            3                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           3     33.33%     33.33% |           3     33.33%     66.67% |           3     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            9                      
system.ruby.L1Cache_Controller.S_store.Progress |      827163     24.46%     24.46% |      837557     24.77%     49.23% |      849640     25.13%     74.36% |      867186     25.64%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      3381546                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          55      9.62%      9.62% |         131     22.90%     32.52% |         165     28.85%     61.36% |         221     38.64%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total          572                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            2                      
system.ruby.L1Cache_Controller.SloadSEvent |   328723383     24.50%     24.50% |   336491446     25.08%     49.58% |   344271654     25.66%     75.24% |   332141100     24.76%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   1341627583                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |         112     12.66%     12.66% |         231     26.10%     38.76% |         230     25.99%     64.75% |         312     35.25%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total          885                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1960     27.15%     27.15% |        2493     34.53%     61.68% |        1315     18.21%     79.89% |        1452     20.11%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         7220                      
system.ruby.L1Cache_Controller.allocI_load |     1631976     26.34%     26.34% |     1556347     25.12%     51.45% |     1511089     24.38%     75.84% |     1497437     24.16%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      6196849                      
system.ruby.L1Cache_Controller.allocI_store |      106599     25.25%     25.25% |      106842     25.30%     50.55% |      107584     25.48%     76.03% |      101226     23.97%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       422251                      
system.ruby.L1Cache_Controller.allocTBE  |     2569684     25.67%     25.67% |     2501667     24.99%     50.67% |     2469996     24.68%     75.34% |     2468064     24.66%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     10009411                      
system.ruby.L1Cache_Controller.deallocTBE |       10501     35.65%     35.65% |        7407     25.15%     60.80% |        5571     18.91%     79.71% |        5975     20.29%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        29454                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     1737567     26.27%     26.27% |     1662183     25.13%     51.39% |     1617662     24.45%     75.85% |     1597662     24.15%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      6615074                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1631976     26.34%     26.34% |     1556347     25.12%     51.45% |     1511089     24.38%     75.84% |     1497437     24.16%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      6196849                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      928215     24.51%     24.51% |      938918     24.79%     49.30% |      954347     25.20%     74.50% |      965653     25.50%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      3787133                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    250585062                      
system.ruby.LD.hit_latency_hist_seqr     |   250585062    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    250585062                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    255595129                      
system.ruby.LD.latency_hist_seqr         |   255595129    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     255595129                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      5010067                      
system.ruby.LD.miss_latency_hist_seqr    |     5010067    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5010067                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       101094                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      101094    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       101094                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       137928                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      137928    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       137928                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        36834                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       36834    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        36834                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       137928                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      137928    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       137928                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       137928                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      137928    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       137928                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2972431                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2972431    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2972431                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      3015464                      
system.ruby.RMW_Read.latency_hist_seqr   |     3015464    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      3015464                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        43033                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       43033    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        43033                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     65515984                      
system.ruby.ST.hit_latency_hist_seqr     |    65515984    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     65515984                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     69223250                      
system.ruby.ST.latency_hist_seqr         |    69223250    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      69223250                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      3707266                      
system.ruby.ST.miss_latency_hist_seqr    |     3707266    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      3707266                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.009838                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.972821                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.004078                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5273.552195                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.003320                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999995                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.015486                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3029.773031                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  9918.110696                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003328                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999915                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.009695                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.943124                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.004036                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5329.202858                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.003289                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999895                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.015403                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3032.949519                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  9722.044282                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.003296                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999815                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.009470                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.921854                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.003946                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5371.783969                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.003254                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999694                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.016878                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3063.377486                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  9475.143408                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.003261                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999615                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.009503                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.950847                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.003954                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5402.854729                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.003259                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999994                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.017217                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3070.339380                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 10067.749602                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.003266                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999914                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles       126410                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  5875.545590                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.004786                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 18398.071314                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.002560                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   484.712717                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 100574.494381                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   768.910773                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1541899845                      
system.ruby.hit_latency_hist_seqr        |  1541899845    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1541899845                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            22                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs    10.813354                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6472.731935                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.413504                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2963.084352                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.004060                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.002430                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16510.101270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time  1000.313391                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            38                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs    15.429158                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6564.047664                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.418583                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2886.667411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.003927                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.002367                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16486.683215                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.976562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            30                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs    15.658785                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6418.638972                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.420595                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2871.916936                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.003859                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.002337                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16472.752219                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.566690                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            18                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs    72.907928                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6576.454131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.419092                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2867.066759                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.003838                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.286430                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.002334                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16567.169334                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000034                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   998.501291                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     1551883827                      
system.ruby.latency_hist_seqr            |  1551883827    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1551883827                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      9983982                      
system.ruby.miss_latency_hist_seqr       |     9983982    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      9983982                      
system.ruby.network.average_flit_latency    17.869987                      
system.ruby.network.average_flit_network_latency    13.176754                      
system.ruby.network.average_flit_queueing_latency     4.693233                      
system.ruby.network.average_flit_vnet_latency |   15.697567                       |    5.008125                       |   10.894446                      
system.ruby.network.average_flit_vqueue_latency |    6.767247                       |    6.000001                       |    1.105702                      
system.ruby.network.average_hops             0.999850                      
system.ruby.network.average_packet_latency    17.247621                      
system.ruby.network.average_packet_network_latency    13.440306                      
system.ruby.network.average_packet_queueing_latency     3.807316                      
system.ruby.network.average_packet_vnet_latency |   25.622854                       |    5.008125                       |    9.457963                      
system.ruby.network.average_packet_vqueue_latency |    6.747357                       |    6.000001                       |    1.144130                      
system.ruby.network.avg_link_utilization     0.253957                      
system.ruby.network.avg_vc_load          |    0.106760     42.04%     42.04% |    0.012842      5.06%     47.10% |    0.012361      4.87%     51.96% |    0.012327      4.85%     56.82% |    0.014324      5.64%     62.46% |    0.001676      0.66%     63.12% |    0.001633      0.64%     63.76% |    0.001623      0.64%     64.40% |    0.066609     26.23%     90.63% |    0.008701      3.43%     94.05% |    0.007568      2.98%     97.03% |    0.007533      2.97%    100.00%
system.ruby.network.avg_vc_load::total       0.253957                      
system.ruby.network.ext_in_link_utilization     89439273                      
system.ruby.network.ext_out_link_utilization     89439273                      
system.ruby.network.flit_network_latency |   797612796                       |    33968130                       |   346938332                      
system.ruby.network.flit_queueing_latency |   343852189                       |    40695633                       |    35211560                      
system.ruby.network.flits_injected       |    50811237     56.81%     56.81% |     6782604      7.58%     64.39% |    31845432     35.61%    100.00%
system.ruby.network.flits_injected::total     89439273                      
system.ruby.network.flits_received       |    50811237     56.81%     56.81% |     6782604      7.58%     64.39% |    31845432     35.61%    100.00%
system.ruby.network.flits_received::total     89439273                      
system.ruby.network.int_link_utilization     89425827                      
system.ruby.network.packet_network_latency |   261390953                       |    33968130                       |   159331901                      
system.ruby.network.packet_queueing_latency |    68833005                       |    40695633                       |    19274388                      
system.ruby.network.packets_injected     |    10201477     30.15%     30.15% |     6782604     20.05%     50.20% |    16846324     49.80%    100.00%
system.ruby.network.packets_injected::total     33830405                      
system.ruby.network.packets_received     |    10201477     30.15%     30.15% |     6782604     20.05%     50.20% |    16846324     49.80%    100.00%
system.ruby.network.packets_received::total     33830405                      
system.ruby.network.routers0.buffer_reads     45838172                      
system.ruby.network.routers0.buffer_writes     45838172                      
system.ruby.network.routers0.crossbar_activity     45838172                      
system.ruby.network.routers0.sw_input_arbiter_activity     46261011                      
system.ruby.network.routers0.sw_output_arbiter_activity     45838172                      
system.ruby.network.routers1.buffer_reads     44584038                      
system.ruby.network.routers1.buffer_writes     44584038                      
system.ruby.network.routers1.crossbar_activity     44584038                      
system.ruby.network.routers1.sw_input_arbiter_activity     44654709                      
system.ruby.network.routers1.sw_output_arbiter_activity     44584038                      
system.ruby.network.routers2.buffer_reads     44369428                      
system.ruby.network.routers2.buffer_writes     44369428                      
system.ruby.network.routers2.crossbar_activity     44369428                      
system.ruby.network.routers2.sw_input_arbiter_activity     44516721                      
system.ruby.network.routers2.sw_output_arbiter_activity     44369428                      
system.ruby.network.routers3.buffer_reads     44073462                      
system.ruby.network.routers3.buffer_writes     44073462                      
system.ruby.network.routers3.crossbar_activity     44073462                      
system.ruby.network.routers3.sw_input_arbiter_activity     44141765                      
system.ruby.network.routers3.sw_output_arbiter_activity     44073462                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1551883828                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000132                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1551883801    100.00%    100.00% |          27      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1551883828                      
system.switch_cpus0.Branches                 16252937                       # Number of branches fetched
system.switch_cpus0.committedInsts          206006983                       # Number of instructions committed
system.switch_cpus0.committedOps            341004103                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           61542433                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                46422                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           18710360                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 4668                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.007633                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          301655981                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 6812                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.992367                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1056494228                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1048429760.007664                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    102482782                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     58492700                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     14661149                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     217262719                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            217262719                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    387083249                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    204693351                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1238967                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      8064467.992336                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    181122324                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           181122324                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    398860980                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    101210767                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           61497113                       # Number of load instructions
system.switch_cpus0.num_mem_refs             80206846                       # number of memory refs
system.switch_cpus0.num_store_insts          18709733                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       509511      0.15%      0.15% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        136490796     40.03%     40.18% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          114309      0.03%     40.21% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           101016      0.03%     40.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       22421754      6.58%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1184      0.00%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             466      0.00%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     46.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu           18472      0.01%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             248      0.00%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc            286      0.00%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           222      0.00%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     46.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     50802005     14.90%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt         5553      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv        17929      0.01%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     50309926     14.75%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt         3931      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     76.48% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        15914398      4.67%     81.15% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        6147194      1.80%     82.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     45582715     13.37%     96.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     12562539      3.68%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         341004454                       # Class of executed instruction
system.switch_cpus1.Branches                 16055009                       # Number of branches fetched
system.switch_cpus1.committedInsts          207125826                       # Number of instructions committed
system.switch_cpus1.committedOps            334141991                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           64753933                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                55331                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           16498801                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 6335                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.003160                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          307223047                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 7619                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.996840                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1056494210                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1053155218.060061                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     98774475                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     54205432                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     15261336                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     217738534                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            217738534                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    386530480                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    205436711                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             592493                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      3338991.939939                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    173831910                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           173831910                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    389504181                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     96000800                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           64701072                       # Number of load instructions
system.switch_cpus1.num_mem_refs             81195012                       # number of memory refs
system.switch_cpus1.num_store_insts          16493940                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       258072      0.08%      0.08% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        128039977     38.32%     38.40% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           89967      0.03%     38.42% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            43115      0.01%     38.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       23360088      6.99%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            224      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             446      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu           12817      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             208      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc            287      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift           224      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     45.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     50804768     15.20%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt         4714      0.00%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv         8019      0.00%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     50321363     15.06%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt         3141      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.70% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        19169025      5.74%     81.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        4197127      1.26%     82.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     45532047     13.63%     96.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     12296813      3.68%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         334142442                       # Class of executed instruction
system.switch_cpus2.Branches                 18044961                       # Number of branches fetched
system.switch_cpus2.committedInsts          208843403                       # Number of instructions committed
system.switch_cpus2.committedOps            338477751                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           66164783                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                48052                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           16266825                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 5442                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.001331                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          308652990                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 6511                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.998669                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1056493990                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1055087853.316101                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    111848814                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     58184262                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     17560887                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     214183605                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            214183605                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    382610346                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    201710681                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             310824                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      1406136.683899                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    181335528                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           181335528                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    401470377                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    102328749                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           66116731                       # Number of load instructions
system.switch_cpus2.num_mem_refs             82378655                       # number of memory refs
system.switch_cpus2.num_store_insts          16261924                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       257626      0.08%      0.08% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        133691943     39.50%     39.57% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           80083      0.02%     39.60% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            37387      0.01%     39.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       21805755      6.44%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            272      0.00%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             144      0.00%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     46.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu           19475      0.01%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             288      0.00%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc           1698      0.00%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            68      0.00%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     46.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     50328418     14.87%     60.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt         4811      0.00%     60.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv         8469      0.00%     60.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     60.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     49859974     14.73%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt         3206      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     75.66% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        21179575      6.26%     81.92% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        3794227      1.12%     83.04% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     44937156     13.28%     96.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     12467697      3.68%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         338478272                       # Class of executed instruction
system.switch_cpus3.Branches                 12308481                       # Number of branches fetched
system.switch_cpus3.committedInsts          205274555                       # Number of instructions committed
system.switch_cpus3.committedOps            331352182                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           65523733                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                46774                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           17911586                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 5251                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.004277                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          306270409                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 7357                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.995723                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1056494228                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1051975121.004295                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     83087937                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     51824394                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     11855147                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     228030163                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            228030163                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    406668057                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    214650219                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             270756                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      4519106.995705                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    164318803                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           164318803                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    379959146                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     86346677                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           65476956                       # Number of load instructions
system.switch_cpus3.num_mem_refs             83383786                       # number of memory refs
system.switch_cpus3.num_store_insts          17906830                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       243514      0.07%      0.07% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        118090906     35.64%     35.71% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           86281      0.03%     35.74% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            38331      0.01%     35.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       23180229      7.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            144      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             422      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu           12197      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             160      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc            249      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           210      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     42.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     53425888     16.12%     58.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     58.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt         5226      0.00%     58.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        19068      0.01%     58.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     52862344     15.95%     74.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt         3714      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        17494474      5.28%     80.12% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4532304      1.37%     81.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     47982482     14.48%     95.96% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     13374526      4.04%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         331352669                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           13                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 117178083.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 119302011.777482                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     39139000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    355110500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 524669326000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED    703068501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99125320526500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           18                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean    188209000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 264870894.684427                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      2619000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    753235000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 525987561001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   1505672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99123199688000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           19                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean    448026000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 445547558.464301                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      1208000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    994433500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 523936607501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   4032234000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99122724079500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           15                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 238499428.571429                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 237864052.007379                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      2637000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    581658500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 524914713501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   1669496000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99124108711500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 528247114501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 528247114501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 528247114501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 528247114501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      8537216                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8537216                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       133394                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             133394                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     16161406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             16161406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     16161406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            16161406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    133394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000666250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             402148                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     133394                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   133394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             7725                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             7779                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8932                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8761                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9014                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             8789                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             7407                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8011                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             7723                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             7661                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            8923                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8831                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            9334                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            8556                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            7950                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            7998                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  1505444590                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 666970000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             4006582090                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    11285.70                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               30035.70                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  105529                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                79.11                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               133394                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  98453                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   4870                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   2275                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   2262                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   2224                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                  11557                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                   6663                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                   3641                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    755                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                    173                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                   117                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    89                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    84                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                    82                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                    75                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                    73                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        27862                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   306.403848                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   205.002033                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   280.542019                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         7711     27.68%     27.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         6576     23.60%     51.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4600     16.51%     67.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         4154     14.91%     82.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1149      4.12%     86.82% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          568      2.04%     88.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          484      1.74%     90.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          477      1.71%     92.31% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151         2143      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        27862                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               8537216                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8537216                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       16.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    16.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.13                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 528246676000                       # Total gap between requests
system.mem_ctrls2.avgGap                   3960048.25                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      8537216                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 16161405.837615489960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       133394                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   4006582090                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     30035.70                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   79.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      3304176                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      3304176                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      3304176                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      3304176                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       133394                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       133394                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       133394                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       133394                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  10846723106                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  10846723106                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  10846723106                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  10846723106                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      3437570                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      3437570                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      3437570                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      3437570                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.038805                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.038805                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.038805                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.038805                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 81313.425686                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 81313.425686                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 81313.425686                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 81313.425686                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       133394                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       133394                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       133394                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       133394                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   8130525360                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   8130525360                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   8130525360                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   8130525360                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.038805                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.038805                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.038805                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.038805                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 60951.207401                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 60951.207401                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 60951.207401                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 60951.207401                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      2358934                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      2358934                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       133394                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       133394                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  10846723106                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  10846723106                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      2492328                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      2492328                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.053522                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.053522                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 81313.425686                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 81313.425686                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       133394                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       133394                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   8130525360                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   8130525360                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.053522                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.053522                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 60951.207401                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 60951.207401                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       945242                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       945242                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       945242                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       945242                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     97216.334544                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99122446192500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 97216.334544                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.370851                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.370851                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       133394                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          437                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       132872                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.508858                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      55134514                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      3437570                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           101273760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            53824485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          478208640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    41699021520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     32017088100                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    175884960960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      250234377465                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       473.707041                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 456954589253                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  17639180000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  53653345248                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            97682340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            51911805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          474224520                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    41699021520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     31743902490                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    176115056640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      250181799315                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       473.607508                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 457560324502                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  17639180000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  53047609999                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      8534592                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8534592                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       133353                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             133353                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     16156438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             16156438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     16156438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            16156438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    133353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000646250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             402021                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     133353                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   133353                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             7716                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             7812                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8925                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8747                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9002                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             8780                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             7389                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             7998                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             7734                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             7659                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            8895                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8831                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            9363                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            8562                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            7949                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            7991                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      2.11                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  1526510732                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 666765000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             4026879482                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    11447.14                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               30197.14                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  105586                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                79.18                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               133353                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  98519                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   4758                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   2247                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   2287                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   2199                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   8921                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                   8632                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                   3629                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                   1452                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                    173                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                   113                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                   103                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    85                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                    82                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                    79                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                    74                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        27762                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   307.403789                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   205.943556                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   280.801316                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         7581     27.31%     27.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         6584     23.72%     51.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4576     16.48%     67.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         4220     15.20%     82.71% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1148      4.14%     86.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          542      1.95%     88.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          477      1.72%     90.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          488      1.76%     92.27% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151         2146      7.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        27762                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               8534592                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8534592                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       16.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    16.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.13                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 528246519000                       # Total gap between requests
system.mem_ctrls3.avgGap                   3961264.61                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      8534592                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 16156438.465474747121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       133353                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   4026879482                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     30197.14                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   79.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      3309661                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      3309661                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      3309661                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      3309661                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       133353                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       133353                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       133353                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       133353                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  10864471647                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  10864471647                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  10864471647                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  10864471647                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      3443014                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      3443014                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      3443014                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      3443014                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.038731                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.038731                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.038731                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.038731                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 81471.520303                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 81471.520303                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 81471.520303                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 81471.520303                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       133353                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       133353                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       133353                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       133353                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   8149141398                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   8149141398                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   8149141398                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   8149141398                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.038731                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.038731                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.038731                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.038731                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 61109.546827                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 61109.546827                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 61109.546827                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 61109.546827                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      2365642                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      2365642                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       133353                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       133353                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  10864471647                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  10864471647                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      2498995                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      2498995                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.053363                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.053363                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 81471.520303                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 81471.520303                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       133353                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       133353                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   8149141398                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   8149141398                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.053363                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.053363                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 61109.546827                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 61109.546827                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       944019                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       944019                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       944019                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       944019                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     97181.542322                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99122445876500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 97181.542322                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.370718                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.370718                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       133353                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       132814                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.508701                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      55221577                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      3443014                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           101238060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            53797920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          478265760                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    41699021520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     31947052770                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    175943147040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      250222523070                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       473.684600                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 457108671752                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  17639180000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  53499262749                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            97018320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            51558870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          473874660                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    41699021520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     31683159870                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    176166329280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      250170962520                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       473.586993                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 457693234251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  17639180000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  52914700250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      8544448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8544448                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       133507                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             133507                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     16175096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             16175096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     16175096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            16175096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    133507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000642000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             402285                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     133507                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   133507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             7719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             7831                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8928                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8768                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8986                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             8793                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             7408                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             7996                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             7743                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             7666                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            8913                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8841                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            9359                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8571                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            7976                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            8009                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.09                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  1516829796                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 667535000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             4020086046                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11361.43                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               30111.43                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  105762                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                79.22                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               133507                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  98586                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   4851                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2251                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2262                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2242                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                  10262                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   7854                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   3709                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    792                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    180                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    89                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    81                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    80                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    77                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    72                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        27742                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   307.980679                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   206.460299                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   280.788686                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         7565     27.27%     27.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         6594     23.77%     51.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4582     16.52%     67.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         4148     14.95%     82.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1207      4.35%     86.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          541      1.95%     88.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          486      1.75%     90.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          475      1.71%     92.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         2144      7.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        27742                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               8544448                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8544448                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       16.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    16.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.13                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 528246897000                       # Total gap between requests
system.mem_ctrls0.avgGap                   3956698.13                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      8544448                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 16175096.399857049808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       133507                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   4020086046                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     30111.43                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   79.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      3374309                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      3374309                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      3374309                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      3374309                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       133507                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       133507                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       133507                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       133507                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  10866595493                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  10866595493                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  10866595493                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  10866595493                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      3507816                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      3507816                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      3507816                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      3507816                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.038060                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.038060                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.038060                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.038060                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 81393.451227                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 81393.451227                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 81393.451227                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 81393.451227                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       133507                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       133507                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       133507                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       133507                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   8148134746                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   8148134746                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   8148134746                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   8148134746                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.038060                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.038060                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.038060                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.038060                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 61031.517044                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 61031.517044                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 61031.517044                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 61031.517044                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      2427863                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      2427863                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       133507                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       133507                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  10866595493                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  10866595493                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      2561370                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      2561370                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.052123                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.052123                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 81393.451227                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 81393.451227                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       133507                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       133507                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   8148134746                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   8148134746                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.052123                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.052123                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 61031.517044                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 61031.517044                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       946446                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       946446                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       946446                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       946446                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     97278.093168                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99122445875500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 97278.093168                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.371086                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.371086                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       133507                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       132972                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.509289                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      56258563                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      3507816                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           101552220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            53972490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          478936920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    41699021520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     32027482050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    175876374240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      250237339440                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       473.712648                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 456932317504                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  17639180000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  53675616997                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            96547080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            51308400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          474303060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    41699021520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     31465223790                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    176349854880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      250136258730                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       473.521297                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 458172663251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  17639180000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  52435271250                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      8539456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8539456                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       133429                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             133429                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     16165646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             16165646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     16165646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            16165646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    133429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000642000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             402195                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     133429                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   133429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             7723                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             7820                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8941                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8769                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8985                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             8794                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             7404                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             7995                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             7737                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             7663                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            8914                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8820                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            9333                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8571                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            7964                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            7996                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  1495568605                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 667145000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             3997362355                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11208.72                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               29958.72                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  105770                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                79.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               133429                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  98670                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   4702                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2289                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   2246                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   2247                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                  11932                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   6511                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   3526                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    587                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                    194                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                   122                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    88                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    83                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    81                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    76                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                    74                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        27654                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   308.784841                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   207.411855                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   280.634378                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         7449     26.94%     26.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         6619     23.94%     50.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4580     16.56%     67.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         4146     14.99%     82.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1207      4.36%     86.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          554      2.00%     88.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          482      1.74%     90.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          473      1.71%     92.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         2144      7.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        27654                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               8539456                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8539456                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       16.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    16.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.13                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 528246902000                       # Total gap between requests
system.mem_ctrls1.avgGap                   3959011.17                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      8539456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 16165646.277247831225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       133429                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   3997362355                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     29958.72                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   79.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      3341308                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      3341308                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      3341308                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      3341308                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       133429                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       133429                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       133429                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       133429                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  10840002071                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  10840002071                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  10840002071                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  10840002071                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      3474737                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      3474737                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      3474737                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      3474737                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.038400                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.038400                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.038400                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.038400                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 81241.724595                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 81241.724595                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 81241.724595                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 81241.724595                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       133429                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       133429                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       133429                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   8123245576                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   8123245576                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   8123245576                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   8123245576                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.038400                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.038400                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.038400                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.038400                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 60880.659946                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 60880.659946                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 60880.659946                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 60880.659946                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      2397464                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      2397464                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       133429                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       133429                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  10840002071                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  10840002071                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      2530893                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      2530893                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.052720                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.052720                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 81241.724595                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 81241.724595                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       133429                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       133429                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   8123245576                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   8123245576                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.052720                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.052720                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 60880.659946                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 60880.659946                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       943844                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       943844                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       943844                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       943844                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     97214.030516                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99122445980500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 97214.030516                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.370842                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.370842                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       133429                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       132896                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.508991                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      55729221                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      3474737                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           101002440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            53676480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          478365720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    41699021520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     32075865360                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    175835545920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      250243477440                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       473.724268                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 456826632001                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  17639180000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  53781302500                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            96482820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            51270450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          474317340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    41699021520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     31604673720                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    176232383040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      250158148890                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       473.562736                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 457866721252                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  17639180000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  52741213249                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 3653                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3653                       # Transaction distribution
system.iobus.trans_dist::WriteReq                8011                       # Transaction distribution
system.iobus.trans_dist::WriteResp               8011                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         1468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         9452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        10666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         3638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           66                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         8886                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   23328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         2936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         5560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         7985                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         1674                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1819                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7293                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    22782                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy             10650500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 99650692921001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1417460                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1551464                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             2298000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             3908923                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              834000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             7413000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              900000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1163221                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             6750500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1394960                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
