I 000055 55 1739          1653049062254 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653049062251 2022.05.20 15:17:42)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653048932335)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(4))(_sensitivity(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . ahrnumarator09 1 -1
  )
)
I 000055 55 1742          1653049264586 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653049264583 2022.05.20 15:21:04)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653048932335)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . ahrnumarator09 1 -1
  )
)
I 000055 55 1742          1653049299849 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653049299846 2022.05.20 15:21:39)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653048932335)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(4)(3))(_sensitivity(2)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . ahrnumarator09 1 -1
  )
)
I 000055 55 1742          1653049560917 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653049560914 2022.05.20 15:26:00)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653048932335)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . ahrnumarator09 1 -1
  )
)
I 000055 55 1742          1653050039826 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653050039825 2022.05.20 15:33:59)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653048932335)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 1 -1
  )
)
I 000055 55 1742          1653233955232 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653233955231 2022.05.22 18:39:15)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653233893938)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . ahrnumarator05 1 -1
  )
)
I 000055 55 1742          1653233961089 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653233961088 2022.05.22 18:39:21)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653048932335)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . ahrnumarator09 1 -1
  )
)
I 000055 55 1732          1653294315653 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653294315652 2022.05.23 11:25:15)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653294315634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
  )
  (_model . ahrnumarator05 1 -1
  )
)
I 000051 55 1250          1653294652490 arhdivizor
(_unit VHDL (divizor_frecv 0 5 (arhdivizor 0 10 ))
  (_version v33)
  (_time 1653294652487 2022.05.23 11:30:52)
  (_source (\./src/Divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653294613544)
    (_use )
  )
  (_object
    (_port (_internal clk_100 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal x ~std_logic_vector{0~to~26}~13 0 13 (_process 0 ((_others(i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhdivizor 1 -1
  )
)
I 000047 55 1616          1653295567631 arhdcd
(_unit VHDL (dcd_7segm 0 5 (arhdcd 0 10 ))
  (_version v33)
  (_time 1653295567628 2022.05.23 11:46:07)
  (_source (\./src/DCD_7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653295567629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal seg ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 3 2 )
  )
  (_model . arhdcd 1 -1
  )
)
I 000047 55 1654          1653305022976 arhdcd
(_unit VHDL (dcd_7segm 0 5 (arhdcd 0 10 ))
  (_version v33)
  (_time 1653305022975 2022.05.23 14:23:42)
  (_source (\./src/DCD_7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653295567629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal seg ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
  )
  (_model . arhdcd 1 -1
  )
)
I 000055 55 1926          1653305347708 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653305347707 2022.05.23 14:29:07)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653294315634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(2)(0)(1))(_read(5)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((Dout)(M)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 1926          1653305422716 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653305422714 2022.05.23 14:30:22)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653294315634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1))(_read(5)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((Dout)(M)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 1934          1653305430071 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653305430070 2022.05.23 14:30:30)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653048932335)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1))(_read(5)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(3))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((Dout)(M)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 1934          1653305434513 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653305434512 2022.05.23 14:30:34)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653048932335)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(2)(1)(0))(_read(5)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(3))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((Dout)(M)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000049 55 1074          1653305619778 arhbistd
(_unit VHDL (bist_d 0 5 (arhbistd 0 10 ))
  (_version v33)
  (_time 1653305619775 2022.05.23 14:33:39)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653305619776)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhbistd 1 -1
  )
)
I 000053 55 835           1653324332886 arhdebouncer
(_unit VHDL (debouncer 0 5 (arhdebouncer 0 10 ))
  (_version v33)
  (_time 1653324332883 2022.05.23 19:45:32)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653324308217)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal dbc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000046 55 1940          1653332238882 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1653332238881 2022.05.23 21:57:18)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653331554779)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(10))(_sensitivity(2)(1)(4))(_read(11)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(11)(6)(8)(5)(9)(7))(_sensitivity(10)(0)(3)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 2 -1
  )
)
I 000046 55 1940          1653332680186 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1653332680183 2022.05.23 22:04:40)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653331554779)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(10))(_sensitivity(1)(4)(2))(_read(11)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(11)(7)(5)(6)(8)(9))(_sensitivity(10)(3)(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 2 -1
  )
)
I 000055 55 2070          1653333479866 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653333479863 2022.05.23 22:17:59)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(3)(0)(1)(2))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2056          1653333600188 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653333600187 2022.05.23 22:20:00)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333568634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(0)(2)(3)(1))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(2))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (2 2 2 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 2070          1653333916879 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653333916878 2022.05.23 22:25:16)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(2)(3)(1)(0))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2056          1653333916928 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653333916924 2022.05.23 22:25:16)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333568634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(1)(3)(2)(0))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(2))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000051 55 1250          1653333916971 arhdivizor
(_unit VHDL (divizor_frecv 0 5 (arhdivizor 0 10 ))
  (_version v33)
  (_time 1653333916967 2022.05.23 22:25:16)
  (_source (\./src/Divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653294613544)
    (_use )
  )
  (_object
    (_port (_internal clk_100 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal x ~std_logic_vector{0~to~26}~13 0 13 (_process 0 ((_others(i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhdivizor 1 -1
  )
)
I 000047 55 1654          1653333917011 arhdcd
(_unit VHDL (dcd_7segm 0 5 (arhdcd 0 10 ))
  (_version v33)
  (_time 1653333917008 2022.05.23 22:25:17)
  (_source (\./src/DCD_7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653295567629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal seg ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
  )
  (_model . arhdcd 1 -1
  )
)
I 000049 55 1074          1653333917073 arhbistd
(_unit VHDL (bist_d 0 5 (arhbistd 0 10 ))
  (_version v33)
  (_time 1653333917072 2022.05.23 22:25:17)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653305619776)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhbistd 1 -1
  )
)
I 000053 55 835           1653333917122 arhdebouncer
(_unit VHDL (debouncer 0 5 (arhdebouncer 0 10 ))
  (_version v33)
  (_time 1653333917121 2022.05.23 22:25:17)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653324308217)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal dbc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000046 55 1940          1653333917140 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1653333917137 2022.05.23 22:25:17)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653331554779)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(10))(_sensitivity(1)(4)(2))(_read(11)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(8)(5)(7)(9)(6)(11))(_sensitivity(1)(3)(0)(2)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 2 -1
  )
)
I 000055 55 2056          1653334076803 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653334076800 2022.05.23 22:27:56)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333568634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(3)(0)(1)(2))(_read(6)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(2))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 2070          1653334092629 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653334092628 2022.05.23 22:28:12)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(0)(3)(1)(2))(_read(6)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2070          1653334226332 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653334226331 2022.05.23 22:30:26)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(3)(2)(0)(1))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2056          1653334226377 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653334226374 2022.05.23 22:30:26)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333568634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(0)(1)(3)(2))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(2))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000051 55 1250          1653334226416 arhdivizor
(_unit VHDL (divizor_frecv 0 5 (arhdivizor 0 10 ))
  (_version v33)
  (_time 1653334226415 2022.05.23 22:30:26)
  (_source (\./src/Divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653294613544)
    (_use )
  )
  (_object
    (_port (_internal clk_100 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal x ~std_logic_vector{0~to~26}~13 0 13 (_process 0 ((_others(i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhdivizor 1 -1
  )
)
I 000047 55 1654          1653334226447 arhdcd
(_unit VHDL (dcd_7segm 0 5 (arhdcd 0 10 ))
  (_version v33)
  (_time 1653334226446 2022.05.23 22:30:26)
  (_source (\./src/DCD_7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653295567629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal seg ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
  )
  (_model . arhdcd 1 -1
  )
)
I 000049 55 1074          1653334226481 arhbistd
(_unit VHDL (bist_d 0 5 (arhbistd 0 10 ))
  (_version v33)
  (_time 1653334226477 2022.05.23 22:30:26)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653305619776)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhbistd 1 -1
  )
)
I 000053 55 835           1653334226523 arhdebouncer
(_unit VHDL (debouncer 0 5 (arhdebouncer 0 10 ))
  (_version v33)
  (_time 1653334226519 2022.05.23 22:30:26)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653324308217)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal dbc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000046 55 1940          1653334226530 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1653334226520 2022.05.23 22:30:26)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653331554779)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(10))(_sensitivity(2)(1)(4))(_read(11)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(9)(7)(6)(5)(8)(11))(_sensitivity(0)(2)(3)(1)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 2 -1
  )
)
I 000055 55 2056          1653334811515 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653334811514 2022.05.23 22:40:11)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333568634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(2)(1)(3)(0))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(2))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 2056          1653334849977 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653334849974 2022.05.23 22:40:49)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333568634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(2)(3)(1)(0))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(2))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 2070          1653335109133 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653335109130 2022.05.23 22:45:09)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(2)(1)(0)(3))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2070          1653335292444 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653335292443 2022.05.23 22:48:12)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(1)(2)(3)(0))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2056          1653335653995 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653335653994 2022.05.23 22:54:13)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333568634)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(1)(0)(3)(2))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(2))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 2038          1653335923681 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653335923678 2022.05.23 22:58:43)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(1)(2)(3)(0))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2038          1653336020399 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653336020398 2022.05.23 23:00:20)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(2)(1)(3)(0))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 1926          1653336134243 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653336134242 2022.05.23 23:02:14)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653336134227)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2))(_read(5)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((Dout)(M)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 1912          1653336315345 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653336315344 2022.05.23 23:05:15)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653336134227)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1))(_read(5)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((Dout)(M)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 2 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 1928          1653336477253 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653336477252 2022.05.23 23:07:57)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653336134227)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1))(_read(5)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((Dout)(M)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 2 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 1942          1653336547445 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653336547444 2022.05.23 23:09:07)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653336134227)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1))(_read(5)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(4))(_sensitivity(5(0))(5(2))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((Dout)(M)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 2070          1653336770476 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653336770475 2022.05.23 23:12:50)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(2)(0)(1)(3))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2070          1653336912968 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653336912965 2022.05.23 23:15:12)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(2)(3)(1)(0))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2072          1653337053794 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653337053791 2022.05.23 23:17:33)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(2)(1)(0))(_read(6)(3)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(2))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000053 55 5303          1653339103763 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 11 ))
  (_version v33)
  (_time 1653339103762 2022.05.23 23:51:43)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653339103748)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 30 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(O(d_3_0)))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 31 (_component numarator05 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry1))
      ((sens)(sns))
      ((Dout)(O(d_6_4)))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry2))
      ((sens)(sns))
      ((Dout)(O(d_10_7)))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 33 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry3))
      ((sens)(sns))
      ((Dout)(O(d_13_10)))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Res ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{13~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{13~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal cry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal a1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal a2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal a3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_signal (_internal O ~std_logic_vector{14~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{14{6~downto~4}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{14{10~downto~7}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 7))))))
    (_type (_internal ~std_logic_vector{14{13~downto~10}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 10))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 5209          1653339283957 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 11 ))
  (_version v33)
  (_time 1653339283954 2022.05.23 23:54:43)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653339283955)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 29 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(O(d_3_0)))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 30 (_component numarator05 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry1))
      ((sens)(sns))
      ((Dout)(O(d_6_4)))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 31 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry2))
      ((sens)(sns))
      ((Dout)(O(d_10_7)))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry3))
      ((sens)(sns))
      ((Dout)(O(d_13_10)))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{13~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{13~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal cry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal a1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal a2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal a3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_signal (_internal O ~std_logic_vector{14~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{14{6~downto~4}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{14{10~downto~7}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 7))))))
    (_type (_internal ~std_logic_vector{14{13~downto~10}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 10))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 5305          1653339631472 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 11 ))
  (_version v33)
  (_time 1653339631471 2022.05.24 00:00:31)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653339631465)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 30 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(O(d_3_0)))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 31 (_component numarator05 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry1))
      ((sens)(sns))
      ((Dout)(O(d_6_4)))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry2))
      ((sens)(sns))
      ((Dout)(O(d_10_7)))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 33 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry3))
      ((sens)(sns))
      ((Dout)(O(d_13_10)))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{13~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{13~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal cry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal a1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal a2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal a3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_signal (_internal O ~std_logic_vector{14~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{14{6~downto~4}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{14{10~downto~7}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 7))))))
    (_type (_internal ~std_logic_vector{14{13~downto~10}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 10))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 5305          1653340370600 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 11 ))
  (_version v33)
  (_time 1653340370599 2022.05.24 00:12:50)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653340370591)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 30 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(O(d_3_0)))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 31 (_component numarator05 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry1))
      ((sens)(sns))
      ((Dout)(O(d_6_4)))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry2))
      ((sens)(sns))
      ((Dout)(O(d_10_7)))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 33 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry3))
      ((sens)(sns))
      ((Dout)(O(d_14_11)))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{14~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal cry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal a1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal a2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal a3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_signal (_internal O ~std_logic_vector{14~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{14{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{14{6~downto~4}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{14{10~downto~7}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 7))))))
    (_type (_internal ~std_logic_vector{14{14~downto~11}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 2072          1653340798645 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653340798644 2022.05.24 00:19:58)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(2)(0)(1))(_read(6)(3)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(2))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000053 55 5390          1653341118693 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 11 ))
  (_version v33)
  (_time 1653341118692 2022.05.24 00:25:18)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653340370591)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 30 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(O(d_3_0)))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 31 (_component numarator05 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry1))
      ((sens)(sns))
      ((Dout)(O(d_6_4)))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry2))
      ((sens)(sns))
      ((Dout)(O(d_10_7)))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 33 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry3))
      ((sens)(sns))
      ((Dout)(O(d_14_11)))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{14~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal cry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal a1 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ((i 2))))))
    (_signal (_internal a2 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ((i 2))))))
    (_signal (_internal a3 ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_signal (_internal O ~std_logic_vector{14~downto~0}~13 0 26 (_architecture (_uni (_string \"000000000000000"\)))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{14{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{14{6~downto~4}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{14{10~downto~7}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 7))))))
    (_type (_internal ~std_logic_vector{14{14~downto~11}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 5090          1653341257287 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 11 ))
  (_version v33)
  (_time 1653341257286 2022.05.24 00:27:37)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653340370591)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 29 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(O(d_3_0)))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 30 (_component numarator05 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry1))
      ((sens)(sns))
      ((Dout)(O(d_6_4)))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 31 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry2))
      ((sens)(sns))
      ((Dout)(O(d_10_7)))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry3))
      ((sens)(sns))
      ((Dout)(O(d_14_11)))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{14~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal cry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_signal (_internal O ~std_logic_vector{14~downto~0}~13 0 25 (_architecture (_uni (_string \"000000000000000"\)))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{14{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{14{6~downto~4}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{14{10~downto~7}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 7))))))
    (_type (_internal ~std_logic_vector{14{14~downto~11}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 5260          1653341334752 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 11 ))
  (_version v33)
  (_time 1653341334749 2022.05.24 00:28:54)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653340370591)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 29 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(O(d_3_0)))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 30 (_component numarator05 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry1))
      ((sens)(sns))
      ((Dout)(O(d_6_4)))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 31 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry2))
      ((sens)(sns))
      ((Dout)(O(d_10_7)))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry3))
      ((sens)(sns))
      ((Dout)(O(d_14_11)))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{14~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal cry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_signal (_internal O ~std_logic_vector{14~downto~0}~13 0 25 (_architecture (_uni (_string \"000000000000000"\)))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{14{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{14{6~downto~4}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{14{10~downto~7}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 7))))))
    (_type (_internal ~std_logic_vector{14{14~downto~11}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_alias((Dout)(O)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 1 -1
  )
)
I 000055 55 2246          1653342057594 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653342057593 2022.05.24 00:40:57)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal M ~std_logic_vector{4~downto~0}~13 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6))(_sensitivity(1)(3)(2)(0))(_read(6)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((carry)(M(4))))(_target(5))(_sensitivity(6(4))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((Dout)(M(d_3_0))))(_target(4))(_sensitivity(6(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 3 )
    (3 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (3 3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2070          1653344007887 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653344007886 2022.05.24 01:13:27)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(5))(_sensitivity(6(0))(6(3))))))
      (line__15(_architecture 1 0 15 (_process (_simple)(_target(6))(_sensitivity(1)(3)(0)(2))(_read(6)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2280          1653344267872 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653344267871 2022.05.24 01:17:47)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal cr ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(7))(_sensitivity(6(0))(6(3))))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(6))(_sensitivity(3)(0)(2)(1))(_read(6)))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_target(5))(_sensitivity(6(3))(6(2))(6(1))(6(0))(7)))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 4 -1
  )
)
I 000055 55 2181          1653344415293 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653344415292 2022.05.24 01:20:15)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal cr ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(7))(_sensitivity(1)(3)(2)(0))(_read(6)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(5))(_sensitivity(6(3))(6(2))(6(1))(6(0))(7)))))
      (line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2185          1653345230641 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653345230640 2022.05.24 01:33:50)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal cr ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal cycle ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(7)(8)(5))(_sensitivity(1)(2)(0)(3))(_read(6)(8)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 2089          1653345348272 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653345348269 2022.05.24 01:35:48)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal cycle ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7)(5))(_sensitivity(1)(2)(3)(0))(_read(6)(7)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 2091          1653345408770 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653345408769 2022.05.24 01:36:48)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal cycle ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7)(5))(_sensitivity(0)(2)(1))(_read(6)(7)(3)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000055 55 2091          1653345418182 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653345418181 2022.05.24 01:36:58)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal cycle ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7)(5))(_sensitivity(2)(1)(0))(_read(6)(7)(3)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000055 55 2089          1653345463813 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1653345463812 2022.05.24 01:37:43)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal cycle ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7)(5))(_sensitivity(1)(0)(2))(_read(6)(7)(3)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000053 55 5260          1653345524486 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 11 ))
  (_version v33)
  (_time 1653345524485 2022.05.24 01:38:44)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653340370591)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 15 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 21 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 29 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(O(d_3_0)))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 30 (_component numarator05 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry1))
      ((sens)(sns))
      ((Dout)(O(d_6_4)))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 31 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry2))
      ((sens)(sns))
      ((Dout)(O(d_10_7)))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(rst))
      ((en)(carry3))
      ((sens)(sns))
      ((Dout)(O(d_14_11)))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{14~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{14~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal cry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{14~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_signal (_internal O ~std_logic_vector{14~downto~0}~13 0 25 (_architecture (_uni (_string \"000000000000000"\)))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{14{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{14{6~downto~4}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_logic_vector{14{10~downto~7}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 7))))))
    (_type (_internal ~std_logic_vector{14{14~downto~11}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_alias((Dout)(O)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 1 -1
  )
)
I 000047 55 1574          1653363468635 arhnum
(_unit VHDL (num 0 5 (arhnum 0 10 ))
  (_version v33)
  (_time 1653363468634 2022.05.24 06:37:48)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653363468627)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal X ~std_logic_vector{1~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(X)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . arhnum 2 -1
  )
)
I 000049 55 1672          1653363790213 arhmux41
(_unit VHDL (mux41 0 5 (arhmux41 0 11 ))
  (_version v33)
  (_time 1653363790212 2022.05.24 06:43:10)
  (_source (\./src/Mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653363790184)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal s0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal s1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~128 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(4)(1)(0)(5)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhmux41 1 -1
  )
)
I 000050 55 5035          1653364233603 arhafisor
(_unit VHDL (afisor 0 5 (arhafisor 0 13 ))
  (_version v33)
  (_time 1653364233602 2022.05.24 06:50:33)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653364233591)
    (_use )
  )
  (_component
    (mux41
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal s0 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal s1 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{3~downto~0}~1316 0 18 (_entity (_out ))))
      )
    )
    (num
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
    (dcd_7segm
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~1318 0 22 (_entity (_in ))))
        (_port (_internal seg ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 35 (_component mux41 )
    (_port
      ((A)(N1))
      ((B)(N2))
      ((C)(N3))
      ((D)(N4))
      ((s0)(sig(0)))
      ((s1)(sig(1)))
      ((Z)(md))
    )
    (_use (_entity . mux41)
    )
  )
  (_instantiation c2 0 36 (_component mux41 )
    (_port
      ((A)(_string \"1110"\))
      ((B)(_string \"1101"\))
      ((C)(_string \"1011"\))
      ((D)(_string \"0111"\))
      ((s0)(sig(0)))
      ((s1)(sig(1)))
      ((Z)(an))
    )
    (_use (_entity . mux41)
      (_port
        ((A)(A))
        ((B)(B))
        ((C)(C))
        ((D)(D))
        ((s0)(s0))
        ((s1)(s1))
        ((Z)(Z))
      )
    )
  )
  (_instantiation c3 0 37 (_component num )
    (_port
      ((clk)(clk_100))
      ((R)(R))
      ((Q)(sig))
    )
    (_use (_entity . num)
    )
  )
  (_instantiation c4 0 38 (_component dcd_7segm )
    (_port
      ((nr)(md))
      ((seg)(cat))
    )
    (_use (_entity . dcd_7segm)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal N1 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N2 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N3 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N4 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal CLK_100 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cat ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal md ~std_logic_vector{3~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sig ~std_logic_vector{1~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1057          1653366738097 arhsi3
(_unit VHDL (si3 0 15 (arhsi3 0 20 ))
  (_version v33)
  (_time 1653366738096 2022.05.24 07:32:18)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366721312)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhsi3 1 -1
  )
)
I 000047 55 1057          1653366747304 arhsi3
(_unit VHDL (si3 0 15 (arhsi3 0 20 ))
  (_version v33)
  (_time 1653366747303 2022.05.24 07:32:27)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366721312)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhsi3 1 -1
  )
)
I 000047 55 1057          1653366751844 arhsi3
(_unit VHDL (si3 0 15 (arhsi3 0 20 ))
  (_version v33)
  (_time 1653366751843 2022.05.24 07:32:31)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366721312)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhsi3 1 -1
  )
)
I 000047 55 1057          1653366764201 arhsi3
(_unit VHDL (si3 0 15 (arhsi3 0 20 ))
  (_version v33)
  (_time 1653366764200 2022.05.24 07:32:44)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366721312)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhsi3 1 -1
  )
)
I 000047 55 1057          1653366772047 arhsi3
(_unit VHDL (si3 0 15 (arhsi3 0 20 ))
  (_version v33)
  (_time 1653366772046 2022.05.24 07:32:52)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366721312)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhsi3 1 -1
  )
)
I 000053 55 2741          1653366772076 arhdebouncer
(_unit VHDL (debouncer 0 5 (arhdebouncer 0 25 ))
  (_version v33)
  (_time 1653366772074 2022.05.24 07:32:52)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366676249)
    (_use )
  )
  (_component
    (bist_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (si3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation d1 0 40 (_component bist_d )
    (_port
      ((D)(btn))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s1))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d2 0 41 (_component bist_d )
    (_port
      ((D)(s1))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s2))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d3 0 42 (_component bist_d )
    (_port
      ((D)(s2))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s3))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d4 0 43 (_component si3 )
    (_port
      ((a)(s1))
      ((b)(s2))
      ((c)(s3))
      ((O)(dbc))
    )
    (_use (_entity . si3)
    )
  )
  (_object
    (_port (_internal btn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal dbc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000047 55 1057          1653366775085 arhsi3
(_unit VHDL (si3 0 15 (arhsi3 0 20 ))
  (_version v33)
  (_time 1653366775080 2022.05.24 07:32:55)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366721312)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhsi3 1 -1
  )
)
I 000053 55 2741          1653366775118 arhdebouncer
(_unit VHDL (debouncer 0 5 (arhdebouncer 0 25 ))
  (_version v33)
  (_time 1653366775116 2022.05.24 07:32:55)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366676249)
    (_use )
  )
  (_component
    (bist_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (si3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation d1 0 40 (_component bist_d )
    (_port
      ((D)(btn))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s1))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d2 0 41 (_component bist_d )
    (_port
      ((D)(s1))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s2))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d3 0 42 (_component bist_d )
    (_port
      ((D)(s2))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s3))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d4 0 43 (_component si3 )
    (_port
      ((a)(s1))
      ((b)(s2))
      ((c)(s3))
      ((O)(dbc))
    )
    (_use (_entity . si3)
    )
  )
  (_object
    (_port (_internal btn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal dbc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000047 55 1057          1653366777549 arhsi3
(_unit VHDL (si3 0 15 (arhsi3 0 20 ))
  (_version v33)
  (_time 1653366777546 2022.05.24 07:32:57)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366721312)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhsi3 1 -1
  )
)
I 000053 55 2741          1653366777578 arhdebouncer
(_unit VHDL (debouncer 0 5 (arhdebouncer 0 25 ))
  (_version v33)
  (_time 1653366777576 2022.05.24 07:32:57)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366676249)
    (_use )
  )
  (_component
    (bist_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (si3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation d1 0 40 (_component bist_d )
    (_port
      ((D)(btn))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s1))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d2 0 41 (_component bist_d )
    (_port
      ((D)(s1))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s2))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d3 0 42 (_component bist_d )
    (_port
      ((D)(s2))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s3))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d4 0 43 (_component si3 )
    (_port
      ((a)(s1))
      ((b)(s2))
      ((c)(s3))
      ((O)(dbc))
    )
    (_use (_entity . si3)
    )
  )
  (_object
    (_port (_internal btn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal dbc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000055 55 2105          1653378921168 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1653378921167 2022.05.24 10:55:21)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal cycle ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7)(5))(_sensitivity(2)(3)(0)(1))(_read(6)(7)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 2105          1655556818602 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655556818601 2022.06.18 15:53:38)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal cycle ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7)(5))(_sensitivity(0)(1)(3)(2))(_read(6)(7)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 1987          1655557213574 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655557213573 2022.06.18 16:00:13)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0)(3)(2))(_read(6)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 1973          1655557544757 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655557544757 2022.06.18 16:05:44)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(0)(2)(1))(_read(6)(3)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000053 55 5915          1655558862204 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 14 ))
  (_version v33)
  (_time 1655558862203 2022.06.18 16:27:42)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655558862198)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals0))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 33 (_component numarator05 )
    (_port
      ((clk)(clkk))
      ((R)(reset))
      ((en)(carry1))
      ((sens)(sns))
      ((Dout)(semnals1))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 34 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(reset))
      ((en)(carry2))
      ((sens)(sns))
      ((Dout)(semnalm0))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 35 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(reset))
      ((en)(carry3))
      ((sens)(sns))
      ((Dout)(semnalm1))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal s0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s1 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m0 ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m1 ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnals0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm1 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal semnals1 ~std_logic_vector{2~downto~0}~138 0 30 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((s0)(semnals0)))(_target(4))(_sensitivity(12)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((s1)(semnals1)))(_target(5))(_sensitivity(15)))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((m0)(semnalm0)))(_target(6))(_sensitivity(13)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((m1)(semnalm1)))(_target(7))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 4 -1
  )
)
I 000053 55 5909          1655559328360 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 14 ))
  (_version v33)
  (_time 1655559328359 2022.06.18 16:35:28)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655558862198)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals0))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 33 (_component numarator05 )
    (_port
      ((clk)(carry1))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals1))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 34 (_component numarator09 )
    (_port
      ((clk)(carry2))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm0))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 35 (_component numarator09 )
    (_port
      ((clk)(carry3))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm1))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal s0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s1 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m0 ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m1 ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnals0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm1 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal semnals1 ~std_logic_vector{2~downto~0}~138 0 30 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((s0)(semnals0)))(_target(4))(_sensitivity(12)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((s1)(semnals1)))(_target(5))(_sensitivity(15)))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((m0)(semnalm0)))(_target(6))(_sensitivity(13)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((m1)(semnalm1)))(_target(7))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 4 -1
  )
)
I 000055 55 1987          1655559840311 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655559840310 2022.06.18 16:44:00)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(3)(0)(1)(2))(_read(6)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 1973          1655559958033 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655559958032 2022.06.18 16:45:58)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(2)(0)(1))(_read(6)(3)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000053 55 5909          1655560014739 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 14 ))
  (_version v33)
  (_time 1655560014738 2022.06.18 16:46:54)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655558862198)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals0))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 33 (_component numarator05 )
    (_port
      ((clk)(carry1))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals1))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 34 (_component numarator09 )
    (_port
      ((clk)(carry2))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm0))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 35 (_component numarator09 )
    (_port
      ((clk)(carry3))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm1))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal s0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s1 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m0 ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m1 ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnals0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm1 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal semnals1 ~std_logic_vector{2~downto~0}~138 0 30 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((s0)(semnals0)))(_target(4))(_sensitivity(12)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((s1)(semnals1)))(_target(5))(_sensitivity(15)))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((m0)(semnalm0)))(_target(6))(_sensitivity(13)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((m1)(semnalm1)))(_target(7))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 4 -1
  )
)
I 000055 55 1987          1655560072271 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655560072270 2022.06.18 16:47:52)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(3)(0)(1)(2))(_read(6)))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 1987          1655560473317 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655560473316 2022.06.18 16:54:33)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(3)(2))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 1973          1655560568485 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655560568484 2022.06.18 16:56:08)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_read(6)(3)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000055 55 1987          1655561339329 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655561339329 2022.06.18 17:08:59)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(2)(0)(3)(1))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 1973          1655561864383 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655561864383 2022.06.18 17:17:44)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(2)(0)(1))(_read(6)(3)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000055 55 1987          1655561866494 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655561866493 2022.06.18 17:17:46)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(0)(3)(2)(1))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 2095          1655562806927 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655562806927 2022.06.18 17:33:26)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(3)(0)(1)(2))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
      (line__44(_architecture 2 0 44 (_process (_simple)(_target(6))(_sensitivity(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 1987          1655562958843 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655562958843 2022.06.18 17:35:58)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(3)(1)(2)(0))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 1973          1655562961434 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655562961433 2022.06.18 17:36:01)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0)(2))(_read(6)(3)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000055 55 1995          1655563228715 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655563228714 2022.06.18 17:40:28)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(1)(2)(3)(0))(_read(6)))))
      (line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 1981          1655563284580 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655563284579 2022.06.18 17:41:24)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_read(6)(3)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000055 55 1973          1655563997439 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655563997439 2022.06.18 17:53:17)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_read(6)(3)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000055 55 1987          1655563999337 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655563999336 2022.06.18 17:53:19)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(2)(1)(0)(3))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 2184          1655564664621 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655564664620 2022.06.18 18:04:24)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal sens_a ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(7)(1)(0)(2))(_read(6)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
      (line__45(_architecture 2 0 45 (_process (_simple)(_target(7))(_sensitivity(3))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2170          1655564710801 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655564710800 2022.06.18 18:05:10)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal sens_a ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(7)(1)(0)(2))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
      (line__44(_architecture 2 0 44 (_process (_simple)(_target(7))(_sensitivity(3))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000055 55 2170          1655564737628 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655564737627 2022.06.18 18:05:37)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal sens_a ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(7)(2)(0)(1))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
      (line__44(_architecture 2 0 44 (_process (_simple)(_target(7))(_sensitivity(3))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000053 55 5909          1655564796223 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 14 ))
  (_version v33)
  (_time 1655564796222 2022.06.18 18:06:36)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655558862198)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals0))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 33 (_component numarator05 )
    (_port
      ((clk)(carry1))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals1))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 34 (_component numarator09 )
    (_port
      ((clk)(carry2))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm0))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 35 (_component numarator09 )
    (_port
      ((clk)(carry3))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm1))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal s0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s1 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m0 ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m1 ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnals0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm1 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal semnals1 ~std_logic_vector{2~downto~0}~138 0 30 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((s0)(semnals0)))(_target(4))(_sensitivity(12)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((s1)(semnals1)))(_target(5))(_sensitivity(15)))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((m0)(semnalm0)))(_target(6))(_sensitivity(13)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((m1)(semnalm1)))(_target(7))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 4 -1
  )
)
I 000055 55 2184          1655742943342 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655742943341 2022.06.20 19:35:43)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal sens_a ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(7)(0)(1)(2))(_read(6)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
      (line__45(_architecture 2 0 45 (_process (_simple)(_target(7))(_sensitivity(3))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 3 -1
  )
)
I 000055 55 2170          1655742948943 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655742948943 2022.06.20 19:35:48)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal sens_a ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(7)(0)(1)(2))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
      (line__44(_architecture 2 0 44 (_process (_simple)(_target(7))(_sensitivity(3))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 3 -1
  )
)
I 000051 55 1250          1655742958909 arhdivizor
(_unit VHDL (divizor_frecv 0 5 (arhdivizor 0 10 ))
  (_version v33)
  (_time 1655742958908 2022.06.20 19:35:58)
  (_source (\./src/Divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653294613544)
    (_use )
  )
  (_object
    (_port (_internal clk_100 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal x ~std_logic_vector{0~to~26}~13 0 13 (_process 0 ((_others(i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhdivizor 1 -1
  )
)
I 000053 55 5909          1655743162483 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 14 ))
  (_version v33)
  (_time 1655743162480 2022.06.20 19:39:22)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655558862198)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 32 (_component numarator09 )
    (_port
      ((clk)(clkk))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals0))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 33 (_component numarator05 )
    (_port
      ((clk)(carry1))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals1))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 34 (_component numarator09 )
    (_port
      ((clk)(carry2))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm0))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 35 (_component numarator09 )
    (_port
      ((clk)(carry3))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm1))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
    )
  )
  (_object
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal s0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s1 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m0 ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m1 ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnals0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm1 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal semnals1 ~std_logic_vector{2~downto~0}~138 0 30 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((s0)(semnals0)))(_target(4))(_sensitivity(12)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((s1)(semnals1)))(_target(5))(_sensitivity(15)))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((m0)(semnalm0)))(_target(6))(_sensitivity(13)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((m1)(semnalm1)))(_target(7))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 4 -1
  )
)
I 000055 55 1973          1655743166705 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655743166702 2022.06.20 19:39:26)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0)(2)(3))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000055 55 1987          1655743170260 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655743170257 2022.06.20 19:39:30)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653333388034)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(2)(1)(0))(_read(6)(3)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000046 55 1940          1655745945832 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655745945831 2022.06.20 20:25:45)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653331554779)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(10))(_sensitivity(1)(4)(2))(_read(11)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(11)(9)(8)(5)(7)(6))(_sensitivity(0)(1)(10)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 2 -1
  )
)
I 000050 55 5035          1655750613609 arhafisor
(_unit VHDL (afisor 0 5 (arhafisor 0 13 ))
  (_version v33)
  (_time 1655750613606 2022.06.20 21:43:33)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653364233591)
    (_use )
  )
  (_component
    (mux41
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal s0 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal s1 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{3~downto~0}~1316 0 18 (_entity (_out ))))
      )
    )
    (num
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
    (dcd_7segm
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~1318 0 22 (_entity (_in ))))
        (_port (_internal seg ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 35 (_component mux41 )
    (_port
      ((A)(N1))
      ((B)(N2))
      ((C)(N3))
      ((D)(N4))
      ((s0)(sig(0)))
      ((s1)(sig(1)))
      ((Z)(md))
    )
    (_use (_entity . mux41)
    )
  )
  (_instantiation c2 0 36 (_component mux41 )
    (_port
      ((A)(_string \"1110"\))
      ((B)(_string \"1101"\))
      ((C)(_string \"1011"\))
      ((D)(_string \"0111"\))
      ((s0)(sig(0)))
      ((s1)(sig(1)))
      ((Z)(an))
    )
    (_use (_entity . mux41)
      (_port
        ((A)(A))
        ((B)(B))
        ((C)(C))
        ((D)(D))
        ((s0)(s0))
        ((s1)(s1))
        ((Z)(Z))
      )
    )
  )
  (_instantiation c3 0 37 (_component num )
    (_port
      ((clk)(clk_100))
      ((R)(R))
      ((Q)(sig))
    )
    (_use (_entity . num)
    )
  )
  (_instantiation c4 0 38 (_component dcd_7segm )
    (_port
      ((nr)(md))
      ((seg)(cat))
    )
    (_use (_entity . dcd_7segm)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal N1 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N2 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N3 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N4 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal CLK_100 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cat ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal md ~std_logic_vector{3~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sig ~std_logic_vector{1~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1940          1655754030322 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655754030321 2022.06.20 22:40:30)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655754030306)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(10))(_sensitivity(1)(4)(2))(_read(11)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(11)(9)(6)(7)(5)(8))(_sensitivity(0)(1)(10)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 2 -1
  )
)
I 000046 55 1940          1655754410426 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655754410425 2022.06.20 22:46:50)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655754030306)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(10))(_sensitivity(1)(2)(4))(_read(11)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(11)(8)(6)(7)(5)(9))(_sensitivity(0)(1)(10)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 2 -1
  )
)
I 000046 55 1940          1655755760199 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655755760198 2022.06.20 23:09:20)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655754030306)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(10))(_sensitivity(1)(4)(2))(_read(11)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(11)(9)(8)(6)(5)(7))(_sensitivity(1)(0)(10)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 2 -1
  )
)
I 000046 55 2038          1655756180928 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655756180927 2022.06.20 23:16:20)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655754030306)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(10))(_sensitivity(1)(2)(4))(_read(11)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(11)(8)(6)(5)(9)(7))(_sensitivity(1)(0)(10)(2)(3)))))
      (line__159(_architecture 2 0 159 (_process (_simple)(_target(8)(7))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 3 -1
  )
)
I 000046 55 2131          1655757388954 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655757388951 2022.06.20 23:36:28)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655757388952)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(11))(_sensitivity(1)(4)(2))(_read(12)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(12)(5)(6)(7)(9)(10)(8))(_sensitivity(0)(1)(11)(3)(2)))))
      (line__162(_architecture 2 0 162 (_process (_simple)(_target(7)(8))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 3 -1
  )
)
I 000046 55 2131          1655757403426 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655757403425 2022.06.20 23:36:43)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655757388952)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(11))(_sensitivity(1)(4)(2))(_read(12)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(12)(6)(5)(9)(7)(8)(10))(_sensitivity(0)(1)(11)(3)(2)))))
      (line__162(_architecture 2 0 162 (_process (_simple)(_target(7)(8))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 3 -1
  )
)
I 000055 55 2093          1655758197634 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655758197633 2022.06.20 23:49:57)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655758197630)
    (_use )
  )
  (_object
    (_port (_internal increm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(6))(_sensitivity(3)(1)(2))(_read(7)(4)(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Dout)(M)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 2101          1655758243729 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655758243728 2022.06.20 23:50:43)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655758197630)
    (_use )
  )
  (_object
    (_port (_internal increm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(6))(_sensitivity(2)(1)(3))(_read(7)(4)(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Dout)(M)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000053 55 6417          1655758400328 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 14 ))
  (_version v33)
  (_time 1655758400327 2022.06.20 23:53:20)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655758384576)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal increm ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 32 (_component numarator09 )
    (_port
      ((increm)(S))
      ((clk)(clkk))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals0))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 33 (_component numarator05 )
    (_port
      ((clk)(carry1))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals1))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 34 (_component numarator09 )
    (_port
      ((increm)(M))
      ((clk)(carry2))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm0))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 35 (_component numarator09 )
    (_port
      ((increm)((i 2)))
      ((clk)(carry3))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm1))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
      (_port
        ((increm)(increm))
        ((clk)(clk))
        ((R)(R))
        ((en)(en))
        ((sens)(sens))
        ((Dout)(Dout))
        ((carry)(carry))
      )
    )
  )
  (_object
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal s0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s1 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m0 ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m1 ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnals0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm1 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal semnals1 ~std_logic_vector{2~downto~0}~138 0 30 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((s0)(semnals0)))(_target(6))(_sensitivity(14)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((s1)(semnals1)))(_target(7))(_sensitivity(17)))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((m0)(semnalm0)))(_target(8))(_sensitivity(15)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((m1)(semnalm1)))(_target(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 4 -1
  )
)
I 000049 55 6645          1655760079466 arhtimer
(_unit VHDL (timer 0 5 (arhtimer 0 15 ))
  (_version v33)
  (_time 1655760079463 2022.06.21 00:21:19)
  (_source (\./src/UE.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655759858664)
    (_use )
  )
  (_component
    (UC_organigrama
      (_object
        (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (cascadorie
      (_object
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal s0 ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal s1 ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal m0 ~std_logic_vector{3~downto~0}~136 0 21 (_entity (_out ))))
        (_port (_internal m1 ~std_logic_vector{3~downto~0}~138 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation a1 0 47 (_component UC_organigrama )
    (_port
      ((Start)(Start))
      ((M)(M))
      ((S)(S))
      ((is0)((i 2)))
      ((clk)(clock))
      ((updown)(dir))
      ((reset)(areset))
      ((inS)(maux))
      ((inM)(saux))
      ((en)(enaux))
      ((alarma)(alarma))
    )
    (_use (_entity . uc_organigrama)
      (_port
        ((Start)(Start))
        ((M)(M))
        ((S)(S))
        ((is0)(is0))
        ((clk)(clk))
        ((updown)(updown))
        ((reset)(reset))
        ((inS)(inS))
        ((inM)(inM))
        ((en)(en))
        ((alarma)(alarma))
      )
    )
  )
  (_instantiation a2 0 48 (_component cascadorie )
    (_port
      ((M)(M))
      ((S)(S))
      ((clkk)(clock))
      ((reset)(areset))
      ((en)(enaux))
      ((sns)(dir))
      ((s0)(afisajS0(d_3_0)))
      ((s1)(afisajS1(d_2_0)))
      ((m0)(afisajM0(d_3_0)))
      ((m1)(afisajM1(d_3_0)))
    )
    (_use (_entity . cascadorie)
    )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajS0 ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal afisajS1 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM0 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM1 ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dir ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal areset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal maux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal saux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal enaux ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__46(_architecture 0 0 46 (_assignment (_simple)(_target(10))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhtimer 1 -1
  )
)
I 000055 55 2101          1655760085304 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655760085303 2022.06.21 00:21:25)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655758197630)
    (_use )
  )
  (_object
    (_port (_internal increm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(6))(_sensitivity(1)(3)(2))(_read(7)(0)(4)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Dout)(M)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
I 000055 55 1973          1655760085337 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655760085333 2022.06.21 00:21:25)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(6))(_sensitivity(2)(3)(1)(0))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
I 000051 55 1250          1655760085373 arhdivizor
(_unit VHDL (divizor_frecv 0 5 (arhdivizor 0 10 ))
  (_version v33)
  (_time 1655760085369 2022.06.21 00:21:25)
  (_source (\./src/Divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653294613544)
    (_use )
  )
  (_object
    (_port (_internal clk_100 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal x ~std_logic_vector{0~to~26}~13 0 13 (_process 0 ((_others(i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhdivizor 1 -1
  )
)
I 000047 55 1654          1655760085408 arhdcd
(_unit VHDL (dcd_7segm 0 5 (arhdcd 0 10 ))
  (_version v33)
  (_time 1655760085404 2022.06.21 00:21:25)
  (_source (\./src/DCD_7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653295567629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal seg ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
  )
  (_model . arhdcd 1 -1
  )
)
I 000049 55 1074          1655760085446 arhbistd
(_unit VHDL (bist_d 0 5 (arhbistd 0 10 ))
  (_version v33)
  (_time 1655760085443 2022.06.21 00:21:25)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653305619776)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhbistd 1 -1
  )
)
I 000047 55 1057          1655760085492 arhsi3
(_unit VHDL (si3 0 15 (arhsi3 0 20 ))
  (_version v33)
  (_time 1655760085491 2022.06.21 00:21:25)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366721312)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhsi3 1 -1
  )
)
I 000053 55 2741          1655760085524 arhdebouncer
(_unit VHDL (debouncer 0 5 (arhdebouncer 0 25 ))
  (_version v33)
  (_time 1655760085522 2022.06.21 00:21:25)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366676249)
    (_use )
  )
  (_component
    (bist_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (si3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation d1 0 40 (_component bist_d )
    (_port
      ((D)(btn))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s1))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d2 0 41 (_component bist_d )
    (_port
      ((D)(s1))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s2))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d3 0 42 (_component bist_d )
    (_port
      ((D)(s2))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s3))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d4 0 43 (_component si3 )
    (_port
      ((a)(s1))
      ((b)(s2))
      ((c)(s3))
      ((O)(dbc))
    )
    (_use (_entity . si3)
    )
  )
  (_object
    (_port (_internal btn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal dbc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000046 55 2131          1655760085531 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655760085524 2022.06.21 00:21:25)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655757388952)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(11))(_sensitivity(2)(1)(4))(_read(12)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(10)(8)(7)(6)(9)(5)(12))(_sensitivity(2)(1)(0)(3)(11)))))
      (line__162(_architecture 2 0 162 (_process (_simple)(_target(8)(7))(_sensitivity(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 3 -1
  )
)
I 000053 55 6417          1655760085569 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 14 ))
  (_version v33)
  (_time 1655760085565 2022.06.21 00:21:25)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655758384576)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal increm ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 32 (_component numarator09 )
    (_port
      ((increm)(S))
      ((clk)(clkk))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals0))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 33 (_component numarator05 )
    (_port
      ((clk)(carry1))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals1))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 34 (_component numarator09 )
    (_port
      ((increm)(M))
      ((clk)(carry2))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm0))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 35 (_component numarator09 )
    (_port
      ((increm)((i 2)))
      ((clk)(carry3))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm1))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
      (_port
        ((increm)(increm))
        ((clk)(clk))
        ((R)(R))
        ((en)(en))
        ((sens)(sens))
        ((Dout)(Dout))
        ((carry)(carry))
      )
    )
  )
  (_object
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal s0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s1 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m0 ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m1 ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnals0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm1 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal semnals1 ~std_logic_vector{2~downto~0}~138 0 30 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((s0)(semnals0)))(_target(6))(_sensitivity(14)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((s1)(semnals1)))(_target(7))(_sensitivity(17)))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((m0)(semnalm0)))(_target(8))(_sensitivity(15)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((m1)(semnalm1)))(_target(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 4 -1
  )
)
I 000047 55 1574          1655760085604 arhnum
(_unit VHDL (num 0 5 (arhnum 0 10 ))
  (_version v33)
  (_time 1655760085600 2022.06.21 00:21:25)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653363468627)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal X ~std_logic_vector{1~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(X)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . arhnum 2 -1
  )
)
I 000049 55 1672          1655760085651 arhmux41
(_unit VHDL (mux41 0 5 (arhmux41 0 11 ))
  (_version v33)
  (_time 1655760085650 2022.06.21 00:21:25)
  (_source (\./src/Mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653363790184)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal s0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal s1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~128 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(4)(2)(5)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhmux41 1 -1
  )
)
I 000050 55 5035          1655760085679 arhafisor
(_unit VHDL (afisor 0 5 (arhafisor 0 13 ))
  (_version v33)
  (_time 1655760085676 2022.06.21 00:21:25)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653364233591)
    (_use )
  )
  (_component
    (mux41
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal s0 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal s1 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{3~downto~0}~1316 0 18 (_entity (_out ))))
      )
    )
    (num
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
    (dcd_7segm
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~1318 0 22 (_entity (_in ))))
        (_port (_internal seg ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 35 (_component mux41 )
    (_port
      ((A)(N1))
      ((B)(N2))
      ((C)(N3))
      ((D)(N4))
      ((s0)(sig(0)))
      ((s1)(sig(1)))
      ((Z)(md))
    )
    (_use (_entity . mux41)
    )
  )
  (_instantiation c2 0 36 (_component mux41 )
    (_port
      ((A)(_string \"1110"\))
      ((B)(_string \"1101"\))
      ((C)(_string \"1011"\))
      ((D)(_string \"0111"\))
      ((s0)(sig(0)))
      ((s1)(sig(1)))
      ((Z)(an))
    )
    (_use (_entity . mux41)
      (_port
        ((A)(A))
        ((B)(B))
        ((C)(C))
        ((D)(D))
        ((s0)(s0))
        ((s1)(s1))
        ((Z)(Z))
      )
    )
  )
  (_instantiation c3 0 37 (_component num )
    (_port
      ((clk)(clk_100))
      ((R)(R))
      ((Q)(sig))
    )
    (_use (_entity . num)
    )
  )
  (_instantiation c4 0 38 (_component dcd_7segm )
    (_port
      ((nr)(md))
      ((seg)(cat))
    )
    (_use (_entity . dcd_7segm)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal N1 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N2 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N3 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N4 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal CLK_100 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cat ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal md ~std_logic_vector{3~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sig ~std_logic_vector{1~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 6645          1655760085695 arhtimer
(_unit VHDL (timer 0 5 (arhtimer 0 15 ))
  (_version v33)
  (_time 1655760085692 2022.06.21 00:21:25)
  (_source (\./src/UE.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655759858664)
    (_use )
  )
  (_component
    (UC_organigrama
      (_object
        (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (cascadorie
      (_object
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal s0 ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal s1 ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal m0 ~std_logic_vector{3~downto~0}~136 0 21 (_entity (_out ))))
        (_port (_internal m1 ~std_logic_vector{3~downto~0}~138 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation a1 0 47 (_component UC_organigrama )
    (_port
      ((Start)(Start))
      ((M)(M))
      ((S)(S))
      ((is0)((i 2)))
      ((clk)(clock))
      ((updown)(dir))
      ((reset)(areset))
      ((inS)(maux))
      ((inM)(saux))
      ((en)(enaux))
      ((alarma)(alarma))
    )
    (_use (_entity . uc_organigrama)
      (_port
        ((Start)(Start))
        ((M)(M))
        ((S)(S))
        ((is0)(is0))
        ((clk)(clk))
        ((updown)(updown))
        ((reset)(reset))
        ((inS)(inS))
        ((inM)(inM))
        ((en)(en))
        ((alarma)(alarma))
      )
    )
  )
  (_instantiation a2 0 48 (_component cascadorie )
    (_port
      ((M)(M))
      ((S)(S))
      ((clkk)(clock))
      ((reset)(areset))
      ((en)(enaux))
      ((sns)(dir))
      ((s0)(afisajS0(d_3_0)))
      ((s1)(afisajS1(d_2_0)))
      ((m0)(afisajM0(d_3_0)))
      ((m1)(afisajM1(d_3_0)))
    )
    (_use (_entity . cascadorie)
    )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajS0 ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal afisajS1 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM0 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM1 ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dir ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal areset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal maux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal saux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal enaux ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__46(_architecture 0 0 46 (_assignment (_simple)(_target(10))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhtimer 1 -1
  )
)
I 000055 55 2101          1655760091219 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655760091218 2022.06.21 00:21:31)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655758197630)
    (_use )
  )
  (_object
    (_port (_internal increm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(6))(_sensitivity(2)(3)(1))(_read(7)(0)(4)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Dout)(M)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
V 000055 55 1973          1655760091253 ahrnumarator05
(_unit VHDL (numarator05 0 5 (ahrnumarator05 0 11 ))
  (_version v33)
  (_time 1655760091250 2022.06.21 00:21:31)
  (_source (\./src/Numarator_05.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337053792)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal M ~std_logic_vector{2~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(6))(_sensitivity(0)(2)(1)(3))(_read(6)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Dout)(M)))(_target(4))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 3 )
    (2 2 3 )
    (2 2 2 )
    (2 2 2 )
    (2 2 3 )
    (3 2 3 )
  )
  (_model . ahrnumarator05 2 -1
  )
)
V 000051 55 1250          1655760091282 arhdivizor
(_unit VHDL (divizor_frecv 0 5 (arhdivizor 0 10 ))
  (_version v33)
  (_time 1655760091279 2022.06.21 00:21:31)
  (_source (\./src/Divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653294613544)
    (_use )
  )
  (_object
    (_port (_internal clk_100 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal x ~std_logic_vector{0~to~26}~13 0 13 (_process 0 ((_others(i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhdivizor 1 -1
  )
)
V 000047 55 1654          1655760091309 arhdcd
(_unit VHDL (dcd_7segm 0 5 (arhdcd 0 10 ))
  (_version v33)
  (_time 1655760091305 2022.06.21 00:21:31)
  (_source (\./src/DCD_7segm.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653295567629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nr ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal seg ~std_logic_vector{0~to~6}~12 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
  )
  (_model . arhdcd 1 -1
  )
)
V 000049 55 1074          1655760091341 arhbistd
(_unit VHDL (bist_d 0 5 (arhbistd 0 10 ))
  (_version v33)
  (_time 1655760091340 2022.06.21 00:21:31)
  (_source (\./src/Bistabil_D.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653305619776)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhbistd 1 -1
  )
)
V 000047 55 1057          1655760091371 arhsi3
(_unit VHDL (si3 0 15 (arhsi3 0 20 ))
  (_version v33)
  (_time 1655760091366 2022.06.21 00:21:31)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366721312)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal O ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhsi3 1 -1
  )
)
V 000053 55 2741          1655760091399 arhdebouncer
(_unit VHDL (debouncer 0 5 (arhdebouncer 0 25 ))
  (_version v33)
  (_time 1655760091397 2022.06.21 00:21:31)
  (_source (\./src/Debouncer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653366676249)
    (_use )
  )
  (_component
    (bist_d
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (si3
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal O ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation d1 0 40 (_component bist_d )
    (_port
      ((D)(btn))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s1))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d2 0 41 (_component bist_d )
    (_port
      ((D)(s1))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s2))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d3 0 42 (_component bist_d )
    (_port
      ((D)(s2))
      ((R)(rst))
      ((clk)(clock))
      ((Q)(s3))
    )
    (_use (_entity . bist_d)
    )
  )
  (_instantiation d4 0 43 (_component si3 )
    (_port
      ((a)(s1))
      ((b)(s2))
      ((c)(s3))
      ((O)(dbc))
    )
    (_use (_entity . si3)
    )
  )
  (_object
    (_port (_internal btn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal dbc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal s3 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rst ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000046 55 2131          1655760091406 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655760091403 2022.06.21 00:21:31)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655757388952)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(11))(_sensitivity(2)(1)(4))(_read(12)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(5)(9)(10)(6)(8)(7)(12))(_sensitivity(2)(3)(1)(0)(11)))))
      (line__162(_architecture 2 0 162 (_process (_simple)(_target(8)(7))(_sensitivity(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 3 -1
  )
)
V 000053 55 6417          1655760091436 arhcascadare
(_unit VHDL (cascadorie 0 5 (arhcascadare 0 14 ))
  (_version v33)
  (_time 1655760091433 2022.06.21 00:21:31)
  (_source (\./src/Cascadorie.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655758384576)
    (_use )
  )
  (_component
    (numarator09
      (_object
        (_port (_internal increm ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (numarator05
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_out ))))
        (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation p1 0 32 (_component numarator09 )
    (_port
      ((increm)(S))
      ((clk)(clkk))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals0))
      ((carry)(carry1))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p2 0 33 (_component numarator05 )
    (_port
      ((clk)(carry1))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnals1))
      ((carry)(carry2))
    )
    (_use (_entity . numarator05)
    )
  )
  (_instantiation p3 0 34 (_component numarator09 )
    (_port
      ((increm)(M))
      ((clk)(carry2))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm0))
      ((carry)(carry3))
    )
    (_use (_entity . numarator09)
    )
  )
  (_instantiation p4 0 35 (_component numarator09 )
    (_port
      ((increm)((i 2)))
      ((clk)(carry3))
      ((R)(reset))
      ((en)(en))
      ((sens)(sns))
      ((Dout)(semnalm1))
      ((carry)(carry4))
    )
    (_use (_entity . numarator09)
      (_port
        ((increm)(increm))
        ((clk)(clk))
        ((R)(R))
        ((en)(en))
        ((sens)(sens))
        ((Dout)(Dout))
        ((carry)(carry))
      )
    )
  )
  (_object
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal s0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal s1 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m0 ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal m1 ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal carry1 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry2 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry3 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal carry4 ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnals0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm0 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_signal (_internal semnalm1 ~std_logic_vector{3~downto~0}~136 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal semnals1 ~std_logic_vector{2~downto~0}~138 0 30 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_alias((s0)(semnals0)))(_target(6))(_sensitivity(14)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((s1)(semnals1)))(_target(7))(_sensitivity(17)))))
      (line__38(_architecture 2 0 38 (_assignment (_simple)(_alias((m0)(semnalm0)))(_target(8))(_sensitivity(15)))))
      (line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((m1)(semnalm1)))(_target(9))(_sensitivity(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhcascadare 4 -1
  )
)
V 000047 55 1574          1655760091466 arhnum
(_unit VHDL (num 0 5 (arhnum 0 10 ))
  (_version v33)
  (_time 1655760091462 2022.06.21 00:21:31)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653363468627)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal X ~std_logic_vector{1~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(X)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . arhnum 2 -1
  )
)
V 000049 55 1672          1655760091496 arhmux41
(_unit VHDL (mux41 0 5 (arhmux41 0 11 ))
  (_version v33)
  (_time 1655760091493 2022.06.21 00:21:31)
  (_source (\./src/Mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653363790184)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal s0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal s1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Z ~std_logic_vector{3~downto~0}~128 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(2)(0)(4)(5)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhmux41 1 -1
  )
)
V 000050 55 5035          1655760091527 arhafisor
(_unit VHDL (afisor 0 5 (arhafisor 0 13 ))
  (_version v33)
  (_time 1655760091526 2022.06.21 00:21:31)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653364233591)
    (_use )
  )
  (_component
    (mux41
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1314 0 16 (_entity (_in ))))
        (_port (_internal s0 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal s1 ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{3~downto~0}~1316 0 18 (_entity (_out ))))
      )
    )
    (num
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 0 28 (_entity (_out ))))
      )
    )
    (dcd_7segm
      (_object
        (_port (_internal nr ~std_logic_vector{3~downto~0}~1318 0 22 (_entity (_in ))))
        (_port (_internal seg ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 35 (_component mux41 )
    (_port
      ((A)(N1))
      ((B)(N2))
      ((C)(N3))
      ((D)(N4))
      ((s0)(sig(0)))
      ((s1)(sig(1)))
      ((Z)(md))
    )
    (_use (_entity . mux41)
    )
  )
  (_instantiation c2 0 36 (_component mux41 )
    (_port
      ((A)(_string \"1110"\))
      ((B)(_string \"1101"\))
      ((C)(_string \"1011"\))
      ((D)(_string \"0111"\))
      ((s0)(sig(0)))
      ((s1)(sig(1)))
      ((Z)(an))
    )
    (_use (_entity . mux41)
      (_port
        ((A)(A))
        ((B)(B))
        ((C)(C))
        ((D)(D))
        ((s0)(s0))
        ((s1)(s1))
        ((Z)(Z))
      )
    )
  )
  (_instantiation c3 0 37 (_component num )
    (_port
      ((clk)(clk_100))
      ((R)(R))
      ((Q)(sig))
    )
    (_use (_entity . num)
    )
  )
  (_instantiation c4 0 38 (_component dcd_7segm )
    (_port
      ((nr)(md))
      ((seg)(cat))
    )
    (_use (_entity . dcd_7segm)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal N1 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N2 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N3 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal N4 ~std_logic_vector{3~downto~0}~126 0 6 (_entity (_in ))))
    (_port (_internal CLK_100 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal an ~std_logic_vector{3~downto~0}~128 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal cat ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal md ~std_logic_vector{3~downto~0}~1320 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal sig ~std_logic_vector{1~downto~0}~1322 0 32 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 6645          1655760091534 arhtimer
(_unit VHDL (timer 0 5 (arhtimer 0 15 ))
  (_version v33)
  (_time 1655760091532 2022.06.21 00:21:31)
  (_source (\./src/UE.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655759858664)
    (_use )
  )
  (_component
    (UC_organigrama
      (_object
        (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (cascadorie
      (_object
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal s0 ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal s1 ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal m0 ~std_logic_vector{3~downto~0}~136 0 21 (_entity (_out ))))
        (_port (_internal m1 ~std_logic_vector{3~downto~0}~138 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation a1 0 47 (_component UC_organigrama )
    (_port
      ((Start)(Start))
      ((M)(M))
      ((S)(S))
      ((is0)((i 2)))
      ((clk)(clock))
      ((updown)(dir))
      ((reset)(areset))
      ((inS)(maux))
      ((inM)(saux))
      ((en)(enaux))
      ((alarma)(alarma))
    )
    (_use (_entity . uc_organigrama)
      (_port
        ((Start)(Start))
        ((M)(M))
        ((S)(S))
        ((is0)(is0))
        ((clk)(clk))
        ((updown)(updown))
        ((reset)(reset))
        ((inS)(inS))
        ((inM)(inM))
        ((en)(en))
        ((alarma)(alarma))
      )
    )
  )
  (_instantiation a2 0 48 (_component cascadorie )
    (_port
      ((M)(M))
      ((S)(S))
      ((clkk)(clock))
      ((reset)(areset))
      ((en)(enaux))
      ((sns)(dir))
      ((s0)(afisajS0(d_3_0)))
      ((s1)(afisajS1(d_2_0)))
      ((m0)(afisajM0(d_3_0)))
      ((m1)(afisajM1(d_3_0)))
    )
    (_use (_entity . cascadorie)
    )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajS0 ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal afisajS1 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM0 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM1 ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dir ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal areset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal maux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal saux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal enaux ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__46(_architecture 0 0 46 (_assignment (_simple)(_target(10))(_sensitivity(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhtimer 1 -1
  )
)
I 000049 55 6645          1655760176903 arhtimer
(_unit VHDL (timer 0 5 (arhtimer 0 15 ))
  (_version v33)
  (_time 1655760176902 2022.06.21 00:22:56)
  (_source (\./src/UE.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655759858664)
    (_use )
  )
  (_component
    (UC_organigrama
      (_object
        (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (cascadorie
      (_object
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal s0 ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal s1 ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal m0 ~std_logic_vector{3~downto~0}~136 0 21 (_entity (_out ))))
        (_port (_internal m1 ~std_logic_vector{3~downto~0}~138 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation a1 0 47 (_component UC_organigrama )
    (_port
      ((Start)(Start))
      ((M)(M))
      ((S)(S))
      ((is0)((i 2)))
      ((clk)(clock))
      ((updown)(dir))
      ((reset)(areset))
      ((inS)(maux))
      ((inM)(saux))
      ((en)(enaux))
      ((alarma)(alarma))
    )
    (_use (_entity . uc_organigrama)
      (_port
        ((Start)(Start))
        ((M)(M))
        ((S)(S))
        ((is0)(is0))
        ((clk)(clk))
        ((updown)(updown))
        ((reset)(reset))
        ((inS)(inS))
        ((inM)(inM))
        ((en)(en))
        ((alarma)(alarma))
      )
    )
  )
  (_instantiation a2 0 48 (_component cascadorie )
    (_port
      ((M)(M))
      ((S)(S))
      ((clkk)(clock))
      ((reset)(areset))
      ((en)(enaux))
      ((sns)(dir))
      ((s0)(afisajS0(d_3_0)))
      ((s1)(afisajS1(d_2_0)))
      ((m0)(afisajM0(d_3_0)))
      ((m1)(afisajM1(d_3_0)))
    )
    (_use (_entity . cascadorie)
    )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajS0 ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal afisajS1 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM0 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM1 ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dir ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal areset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal maux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal saux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal enaux ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__46(_architecture 0 0 46 (_assignment (_simple)(_target(10))(_sensitivity(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhtimer 1 -1
  )
)
V 000046 55 2033          1655789467401 arhuc
(_unit VHDL (uc_organigrama 0 4 (arhuc 0 19 ))
  (_version v33)
  (_time 1655789467400 2022.06.21 08:31:07)
  (_source (\./src/UC_organigrama.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655757388952)
    (_use )
  )
  (_object
    (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal stare_a 0 20 (_enum st0 cu st2 wt cd alarm (_to (i 0)(i 5)))))
    (_signal (_internal stare stare_a 0 21 (_architecture (_uni ))))
    (_signal (_internal nextstare stare_a 0 21 (_architecture (_uni ))))
    (_process
      (actualizare_stare(_architecture 0 0 23 (_process (_simple)(_target(11))(_sensitivity(1)(2)(4))(_read(12)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(12)(6)(10)(5)(8)(9)(7))(_sensitivity(0)(1)(11)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhuc 2 -1
  )
)
I 000055 55 2101          1655789685337 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655789685336 2022.06.21 08:34:45)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655758197630)
    (_use )
  )
  (_object
    (_port (_internal increm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(6))(_sensitivity(1)(2)(3))(_read(7)(0)(4)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Dout)(M)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
V 000055 55 2101          1655789856405 ahrnumarator09
(_unit VHDL (numarator09 0 5 (ahrnumarator09 0 11 ))
  (_version v33)
  (_time 1655789856404 2022.06.21 08:37:36)
  (_source (\./src/Numarator_09.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655758197630)
    (_use )
  )
  (_object
    (_port (_internal increm ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal carry ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal M ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(6))(_sensitivity(2)(1)(3))(_read(7)(0)(4)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((Dout)(M)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
  )
  (_model . ahrnumarator09 2 -1
  )
)
V 000049 55 6645          1655791118280 arhtimer
(_unit VHDL (timer 0 5 (arhtimer 0 15 ))
  (_version v33)
  (_time 1655791118279 2022.06.21 08:58:38)
  (_source (\./src/UE.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655759858664)
    (_use )
  )
  (_component
    (UC_organigrama
      (_object
        (_port (_internal Start ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal is0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal updown ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
        (_port (_internal inS ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal inM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
        (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (cascadorie
      (_object
        (_port (_internal M ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal clkk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal sns ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal s0 ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_out ))))
        (_port (_internal s1 ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal m0 ~std_logic_vector{3~downto~0}~136 0 21 (_entity (_out ))))
        (_port (_internal m1 ~std_logic_vector{3~downto~0}~138 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation a1 0 47 (_component UC_organigrama )
    (_port
      ((Start)(Start))
      ((M)(M))
      ((S)(S))
      ((is0)((i 2)))
      ((clk)(clock))
      ((updown)(dir))
      ((reset)(areset))
      ((inS)(maux))
      ((inM)(saux))
      ((en)(enaux))
      ((alarma)(alarma))
    )
    (_use (_entity . uc_organigrama)
      (_port
        ((Start)(Start))
        ((M)(M))
        ((S)(S))
        ((is0)(is0))
        ((clk)(clk))
        ((updown)(updown))
        ((reset)(reset))
        ((inS)(inS))
        ((inM)(inM))
        ((en)(en))
        ((alarma)(alarma))
      )
    )
  )
  (_instantiation a2 0 48 (_component cascadorie )
    (_port
      ((M)(M))
      ((S)(S))
      ((clkk)(clock))
      ((reset)(areset))
      ((en)(enaux))
      ((sns)(dir))
      ((s0)(afisajS0(d_3_0)))
      ((s1)(afisajS1(d_2_0)))
      ((m0)(afisajM0(d_3_0)))
      ((m1)(afisajM1(d_3_0)))
    )
    (_use (_entity . cascadorie)
    )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal M ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajS0 ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal afisajS1 ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM0 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal afisajM1 ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal alarma ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dir ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal areset ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal maux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal saux ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal enaux ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__46(_architecture 0 0 46 (_assignment (_simple)(_target(10))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arhtimer 1 -1
  )
)
