# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mem_test.srcs/sources_1/imports/Handed out files/memIN2.vhd" \
"../../../../mem_test.srcs/sim_1/imports/Handed out files/memIN_tb.vhd" \

# Do not sort compile order
nosort
