# CV32E40PéªŒè¯ç¯å¢ƒæ·±åº¦å‚è€ƒåˆ†æ

CV32E40PéªŒè¯ç¯å¢ƒæ˜¯core-v-verifå¹³å°ä¸Šæœ€æˆç†Ÿå’Œå®Œæ•´çš„éªŒè¯å®ç°ï¼Œä¸ºæ–°RISC-Væ ¸å¿ƒéªŒè¯æä¾›äº†å®è´µçš„å‚è€ƒæ¨¡æ¿ã€‚æœ¬æ–‡æ¡£æ·±åº¦å‰–æå…¶æ¶æ„ã€ç»„ä»¶å’Œå®ç°ç»†èŠ‚ï¼Œå¸®åŠ©æ‚¨å¿«é€Ÿç†è§£å’Œå¤ç”¨å…³é”®æŠ€æœ¯ã€‚

## ğŸ—ï¸ éªŒè¯ç¯å¢ƒæ•´ä½“æ¶æ„åˆ†æ

### æ¶æ„å±‚æ¬¡å›¾
```mermaid
graph TB
    subgraph "æµ‹è¯•å±‚ (Test Layer)"
        T1[åŸºç¡€åŠŸèƒ½æµ‹è¯•]
        T2[éšæœºæŒ‡ä»¤æµ‹è¯•]
        T3[ä¸­æ–­è°ƒè¯•æµ‹è¯•]
        T4[æ€§èƒ½å‹åŠ›æµ‹è¯•]
    end

    subgraph "UVMç¯å¢ƒå±‚ (Environment Layer)"
        E1[uvme_cv32e40p_env]
        E2[é…ç½®å’Œå·¥å‚ç®¡ç†]
        E3[è¦†ç›–ç‡æ”¶é›†å™¨]
        E4[åˆ†æ•°æ¿ç³»ç»Ÿ]
    end

    subgraph "Agentå±‚ (Agent Layer)"
        A1[æŒ‡ä»¤å†…å­˜Agent]
        A2[æ•°æ®å†…å­˜Agent]
        A3[ä¸­æ–­Agent]
        A4[è°ƒè¯•Agent]
        A5[æ—¶é’Ÿå¤ä½Agent]
    end

    subgraph "æ¥å£å±‚ (Interface Layer)"
        I1[OBIæ¥å£]
        I2[ä¸­æ–­æ¥å£]
        I3[è°ƒè¯•æ¥å£]
        I4[æ—¶é’Ÿå¤ä½æ¥å£]
    end

    subgraph "RTLå±‚ (RTL Layer)"
        R1[CV32E40Pæ ¸å¿ƒ]
        R2[å†…å­˜å­ç³»ç»Ÿ]
        R3[ä¸­æ–­æ§åˆ¶å™¨]
        R4[è°ƒè¯•æ¨¡å—]
    end

    T1 --> E1
    T2 --> E1
    T3 --> E1
    T4 --> E1
    E1 --> A1
    E1 --> A2
    E1 --> A3
    E1 --> A4
    E1 --> A5
    A1 --> I1
    A2 --> I1
    A3 --> I2
    A4 --> I3
    A5 --> I4
    I1 --> R1
    I2 --> R3
    I3 --> R4
    I4 --> R1
```

### ğŸ¯ æ¶æ„è®¾è®¡åŸåˆ™

**1. æ¨¡å—åŒ–å’Œå¯å¤ç”¨æ€§**
```systemverilog
// æ¯ä¸ªä¸»è¦åŠŸèƒ½éƒ½æœ‰ç‹¬ç«‹çš„agent
uvma_obi_agent        // OBIæ€»çº¿åè®®agent (é«˜å¤ç”¨ä»·å€¼)
uvma_interrupt_agent  // ä¸­æ–­å¤„ç†agent (ä¸­ç­‰å¤ç”¨ä»·å€¼)
uvma_debug_agent      // è°ƒè¯•æ¥å£agent (é«˜å¤ç”¨ä»·å€¼)
uvma_clknrst_agent    // æ—¶é’Ÿå¤ä½agent (é«˜å¤ç”¨ä»·å€¼)
```

**2. é…ç½®é©±åŠ¨çš„çµæ´»æ€§**
```systemverilog
// ç»Ÿä¸€çš„é…ç½®ç®¡ç†
uvme_cv32e40p_cfg_c ç¯å¢ƒé…ç½®
â”œâ”€â”€ uvma_obi_cfg_c æ€»çº¿é…ç½®
â”œâ”€â”€ uvma_interrupt_cfg_c ä¸­æ–­é…ç½®
â”œâ”€â”€ uvma_debug_cfg_c è°ƒè¯•é…ç½®
â””â”€â”€ è¦†ç›–ç‡å’Œåˆ†æ•°æ¿é…ç½®
```

**3. æ ‡å‡†åŒ–çš„éªŒè¯æµç¨‹**
```systemverilog
// æ ‡å‡†çš„UVM phaseæµç¨‹
build_phase()    â†’ ç»„ä»¶æ„å»ºå’Œé…ç½®
connect_phase()  â†’ ç»„ä»¶è¿æ¥å’Œæ¥å£ç»‘å®š
run_phase()      â†’ æµ‹è¯•æ‰§è¡Œå’Œç›‘æ§
```

## ğŸ§¬ å¯å¤ç”¨ç»„ä»¶è¯¦ç»†åˆ†æ

### ğŸšŒ 1. OBI Agent (è¶…é«˜å¤ç”¨ä»·å€¼ 95%)

**ä½ç½®ï¼š** `lib/uvma_obi/`

**æ ¸å¿ƒä»·å€¼ï¼š**
- OpenHW Groupæ ‡å‡†çš„OBIåè®®å®ç°
- é«˜åº¦å‚æ•°åŒ–å’Œå¯é…ç½®
- æ”¯æŒå¤šç§æ€»çº¿æ¨¡å¼å’Œæ€§èƒ½é…ç½®

**å…³é”®ç»„ä»¶ç»“æ„ï¼š**
```systemverilog
uvma_obi_agent_c
â”œâ”€â”€ uvma_obi_cfg_c           // é…ç½®ç±»
â”œâ”€â”€ uvma_obi_cntxt_c         // ä¸Šä¸‹æ–‡ç±»
â”œâ”€â”€ uvma_obi_sqr_c           // åºåˆ—å™¨
â”œâ”€â”€ uvma_obi_drv_c           // é©±åŠ¨å™¨
â”œâ”€â”€ uvma_obi_mon_c           // ç›‘æ§å™¨
â”œâ”€â”€ uvma_obi_seq_item_c      // äº‹åŠ¡ç±»
â””â”€â”€ uvma_obi_cov_model_c     // è¦†ç›–ç‡æ¨¡å‹
```

**å¤ç”¨é€‚é…è¦ç‚¹ï¼š**
```systemverilog
// å…³é”®å‚æ•°é€‚é…
parameter int unsigned ADDR_WIDTH = 32;  // åœ°å€å®½åº¦
parameter int unsigned DATA_WIDTH = 32;  // æ•°æ®å®½åº¦
parameter int unsigned ID_WIDTH   = 4;   // IDå®½åº¦

// åè®®ç‰¹æ€§é…ç½®
cfg.drv_mode = UVMA_OBI_DRV_MODE_ACTIVE;
cfg.mon_mode = UVMA_OBI_MON_MODE_ACTIVE;
cfg.supports_unaligned = 1'b1;
```

**æ–°æ ¸å¿ƒé€‚é…ç­–ç•¥ï¼š**
1. **ä¿æŒæ¥å£å…¼å®¹**ï¼šå¦‚æœæ–°æ ¸å¿ƒä½¿ç”¨OBIåè®®ï¼Œå¯ç›´æ¥å¤ç”¨
2. **å‚æ•°è°ƒæ•´**ï¼šæ ¹æ®æ–°æ ¸å¿ƒè§„æ ¼è°ƒæ•´åœ°å€ã€æ•°æ®å®½åº¦
3. **åè®®æ‰©å±•**ï¼šæ·»åŠ æ–°æ ¸å¿ƒç‰¹æœ‰çš„åè®®ç‰¹æ€§

### âš¡ 2. ä¸­æ–­Agent (ä¸­ç­‰å¤ç”¨ä»·å€¼ 70%)

**ä½ç½®ï¼š** `lib/uvma_interrupt/`

**æ ¸å¿ƒç‰¹ç‚¹ï¼š**
- æ”¯æŒæ ‡å‡†RISC-Vä¸­æ–­æ¨¡å‹
- å¯é…ç½®çš„ä¸­æ–­ä¼˜å…ˆçº§å’ŒåµŒå¥—
- çµæ´»çš„ä¸­æ–­æ³¨å…¥å’Œæ§åˆ¶

**å…³é”®æ¥å£å®šä¹‰ï¼š**
```systemverilog
interface uvma_interrupt_if();
  logic [31:0] irq;           // ä¸­æ–­ä¿¡å·
  logic        nmi;           // ä¸å¯å±è”½ä¸­æ–­
  logic [4:0]  irq_id;        // ä¸­æ–­ID
  logic [7:0]  irq_level;     // ä¸­æ–­çº§åˆ«
endinterface
```

**å¤ç”¨è€ƒè™‘å› ç´ ï¼š**
- æ–°æ ¸å¿ƒçš„ä¸­æ–­æ¶æ„å…¼å®¹æ€§
- ä¸­æ–­æ•°é‡å’Œç±»å‹çš„å·®å¼‚
- ä¼˜å…ˆçº§å¤„ç†æœºåˆ¶çš„ä¸åŒ

### ğŸ”§ 3. è°ƒè¯•Agent (é«˜å¤ç”¨ä»·å€¼ 85%)

**ä½ç½®ï¼š** `lib/uvma_debug/`

**æ ‡å‡†åŒ–ä¼˜åŠ¿ï¼š**
- åŸºäºRISC-Vè°ƒè¯•è§„èŒƒ1.0
- æ ‡å‡†çš„è°ƒè¯•åè®®å®ç°
- æ”¯æŒæ–­ç‚¹ã€å•æ­¥ã€å¯„å­˜å™¨è®¿é—®

**æ¥å£æ ‡å‡†åŒ–ï¼š**
```systemverilog
interface uvma_debug_if();
  logic        debug_req_i;    // è°ƒè¯•è¯·æ±‚
  logic        debug_havereset_o;
  logic        debug_running_o;
  logic        debug_halted_o;
endinterface
```

**é«˜å¤ç”¨åŸå› ï¼š**
- RISC-Vè°ƒè¯•æ ‡å‡†çš„é€šç”¨æ€§
- æ¥å£å®šä¹‰çš„æ ‡å‡†åŒ–
- å®ç°çš„æˆç†Ÿåº¦å’Œç¨³å®šæ€§

### ğŸ•°ï¸ 4. æ—¶é’Ÿå¤ä½Agent (è¶…é«˜å¤ç”¨ä»·å€¼ 98%)

**ä½ç½®ï¼š** `lib/uvma_clknrst/`

**é€šç”¨æ€§æå¼ºï¼š**
- æ‰€æœ‰æ•°å­—è®¾è®¡çš„åŸºç¡€éœ€æ±‚
- é«˜åº¦å‚æ•°åŒ–çš„å®ç°
- æ”¯æŒå¤šç§æ—¶é’Ÿå’Œå¤ä½æ¨¡å¼

**é…ç½®çµæ´»æ€§ï¼š**
```systemverilog
uvma_clknrst_cfg_c cfg;
cfg.freq_mhz = 100;           // æ—¶é’Ÿé¢‘ç‡
cfg.reset_polarity = 0;       // å¤ä½ææ€§
cfg.reset_async = 1;          // å¼‚æ­¥å¤ä½
cfg.startup_timeout = 1000;   // å¯åŠ¨è¶…æ—¶
```

## ğŸ¯ ç¯å¢ƒå±‚ç»„ä»¶åˆ†æ

### ğŸŒ 1. ç¯å¢ƒä¸»ç±»ï¼š`uvme_cv32e40p_env_c`

**ä½ç½®ï¼š** `cv32e40p/env/uvme_cv32e40p/uvme_cv32e40p_env.sv`

**æ ¸å¿ƒèŒè´£ï¼š**
- ç®¡ç†æ‰€æœ‰agentå’Œå­ç»„ä»¶
- é…ç½®éªŒè¯ç¯å¢ƒçš„è¡Œä¸º
- åè°ƒå„ç»„ä»¶é—´çš„äº¤äº’

**ç»„ä»¶ç»„ç»‡ç»“æ„ï¼š**
```systemverilog
class uvme_cv32e40p_env_c extends uvm_env;
  // Agentå®ä¾‹
  uvma_clknrst_agent_c     clknrst_agent;
  uvma_obi_agent_c         instr_obi_agent;
  uvma_obi_agent_c         data_obi_agent;
  uvma_interrupt_agent_c   interrupt_agent;
  uvma_debug_agent_c       debug_agent;

  // ç¯å¢ƒç»„ä»¶
  uvme_cv32e40p_cfg_c      cfg;
  uvme_cv32e40p_cntxt_c    cntxt;
  uvme_cv32e40p_sb_c       sb;           // åˆ†æ•°æ¿
  uvme_cv32e40p_cov_model_c cov_model;  // è¦†ç›–ç‡æ¨¡å‹
endclass
```

**å¤ç”¨æŒ‡å¯¼ï¼š**
1. **ä¿æŒç»„ä»¶ç»“æ„**ï¼šagentç»„ç»‡æ–¹å¼é«˜åº¦å¯å¤ç”¨
2. **é€‚é…æ¥å£æ•°é‡**ï¼šæ ¹æ®æ–°æ ¸å¿ƒè°ƒæ•´agentå®ä¾‹æ•°é‡
3. **æ‰©å±•ä¸“ç”¨åŠŸèƒ½**ï¼šæ·»åŠ æ–°æ ¸å¿ƒç‰¹æœ‰çš„éªŒè¯ç»„ä»¶

### ğŸ“Š 2. åˆ†æ•°æ¿ç³»ç»Ÿï¼š`uvme_cv32e40p_sb_c`

**ä½ç½®ï¼š** `cv32e40p/env/uvme_cv32e40p/uvme_cv32e40p_sb.sv`

**éªŒè¯ç­–ç•¥ï¼š**
- æŒ‡ä»¤çº§ç²¾ç¡®å¯¹æ¯”éªŒè¯
- åŸºäºImperaså‚è€ƒæ¨¡å‹
- å®æ—¶çš„æ‰§è¡Œç»“æœæ£€æŸ¥

**å…³é”®å®ç°æœºåˆ¶ï¼š**
```systemverilog
// å‚è€ƒæ¨¡å‹é›†æˆ
uvma_rvfi_agent_c rvfi_agent;          // RVFIæ¥å£agent
uvma_isacov_agent_c isacov_agent;      // ISAè¦†ç›–ç‡agent

// å¯¹æ¯”éªŒè¯æµç¨‹
function void compare_transactions();
  // RTLæ‰§è¡Œç»“æœ vs å‚è€ƒæ¨¡å‹ç»“æœ
  if (rtl_result != ref_model_result) begin
    `uvm_error("SB", "Instruction execution mismatch")
  end
endfunction
```

**å¤ç”¨é€‚é…ç­–ç•¥ï¼š**
1. **ä¿æŒéªŒè¯åŸç†**ï¼šæŒ‡ä»¤çº§å¯¹æ¯”éªŒè¯ç­–ç•¥é€šç”¨
2. **é€‚é…ISAå·®å¼‚**ï¼šæ ¹æ®æ–°æ ¸å¿ƒçš„ISAé…ç½®å‚è€ƒæ¨¡å‹
3. **æ‰©å±•ä¸“ç”¨æŒ‡ä»¤**ï¼šæ·»åŠ æ–°æ ¸å¿ƒç‰¹æœ‰æŒ‡ä»¤çš„éªŒè¯

### ğŸ“ˆ 3. è¦†ç›–ç‡æ¨¡å‹ï¼š`uvme_cv32e40p_cov_model_c`

**è¦†ç›–ç‡å±‚æ¬¡ç»“æ„ï¼š**
```systemverilog
// æŒ‡ä»¤è¦†ç›–ç‡
covergroup instr_cg;
  cp_opcode: coverpoint instr.opcode;
  cp_funct3: coverpoint instr.funct3;
  cp_funct7: coverpoint instr.funct7;
  // äº¤å‰è¦†ç›–ç‡
  cross_opcode_funct: cross cp_opcode, cp_funct3;
endgroup

// ç³»ç»ŸçŠ¶æ€è¦†ç›–ç‡
covergroup sys_state_cg;
  cp_priv_mode: coverpoint current_priv_mode;
  cp_interrupt_pending: coverpoint interrupt_pending;
  cp_debug_mode: coverpoint debug_mode_active;
endgroup
```

**å¤ç”¨ä»·å€¼åˆ†æï¼š**
- **åŸºç¡€ISAè¦†ç›–ç‡**ï¼šRV32Iéƒ¨åˆ†ç›´æ¥å¤ç”¨ (90%)
- **æ‰©å±•æŒ‡ä»¤è¦†ç›–ç‡**ï¼šéœ€è¦æ ¹æ®æ–°æ ¸å¿ƒè°ƒæ•´ (40%)
- **ç³»ç»Ÿçº§è¦†ç›–ç‡**ï¼šRISC-Vé€šç”¨éƒ¨åˆ†å¯å¤ç”¨ (80%)

## ğŸ§ª æµ‹è¯•å¼€å‘æ¡†æ¶åˆ†æ

### ğŸ“ 1. æµ‹è¯•åŸºç±»ä½“ç³»

**åŸºç±»å±‚æ¬¡ç»“æ„ï¼š**
```systemverilog
uvmt_cv32e40p_base_test_c                    // åŸºç¡€æµ‹è¯•ç±»
â”œâ”€â”€ uvmt_cv32e40p_firmware_test_c            // å›ºä»¶æµ‹è¯•åŸºç±»
â”œâ”€â”€ uvmt_cv32e40p_random_test_c              // éšæœºæµ‹è¯•åŸºç±»
â”œâ”€â”€ uvmt_cv32e40p_debug_test_c               // è°ƒè¯•æµ‹è¯•åŸºç±»
â””â”€â”€ uvmt_cv32e40p_interrupt_test_c           // ä¸­æ–­æµ‹è¯•åŸºç±»
```

**åŸºç±»åŠŸèƒ½åˆ†æï¼š**

```systemverilog
// åŸºç¡€æµ‹è¯•ç±»çš„æ ¸å¿ƒåŠŸèƒ½
class uvmt_cv32e40p_base_test_c extends uvm_test;
  // ç¯å¢ƒå’Œé…ç½®
  uvme_cv32e40p_env_c env;
  uvmt_cv32e40p_cfg_c test_cfg;

  // é€šç”¨é…ç½®æ–¹æ³•
  virtual function void configure_env();
    // ç¯å¢ƒåŸºç¡€é…ç½®
    env.cfg.enabled = 1;
    env.cfg.scoreboard_enabled = 1;
    env.cfg.cov_model_enabled = 1;
  endfunction

  // é€šç”¨çš„æµ‹è¯•æµç¨‹
  virtual task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    configure_env();
    start_sequences();
    wait_for_completion();
    phase.drop_objection(this);
  endtask
endclass
```

**å¤ç”¨ç­–ç•¥ï¼š**
1. **ä¿æŒåŸºç±»ç»“æ„**ï¼šæµ‹è¯•ç»„ç»‡æ–¹å¼é«˜åº¦é€šç”¨
2. **é€‚é…é…ç½®å‚æ•°**ï¼šè°ƒæ•´æ–°æ ¸å¿ƒç›¸å…³çš„é…ç½®
3. **æ‰©å±•æµ‹è¯•ç±»å‹**ï¼šæ·»åŠ æ–°æ ¸å¿ƒç‰¹æœ‰çš„æµ‹è¯•ç±»åˆ«

### ğŸ² 2. åºåˆ—åº“è®¾è®¡

**åºåˆ—ç»„ç»‡ç»“æ„ï¼š**
```
åºåˆ—åº“
â”œâ”€â”€ åŸºç¡€æŒ‡ä»¤åºåˆ—
â”‚   â”œâ”€â”€ ALUæŒ‡ä»¤åºåˆ—
â”‚   â”œâ”€â”€ åˆ†æ”¯è·³è½¬åºåˆ—
â”‚   â”œâ”€â”€ å†…å­˜è®¿é—®åºåˆ—
â”‚   â””â”€â”€ CSRæ“ä½œåºåˆ—
â”œâ”€â”€ å¤åˆåŠŸèƒ½åºåˆ—
â”‚   â”œâ”€â”€ ä¸­æ–­å¤„ç†åºåˆ—
â”‚   â”œâ”€â”€ è°ƒè¯•æ“ä½œåºåˆ—
â”‚   â”œâ”€â”€ å¼‚å¸¸å¤„ç†åºåˆ—
â”‚   â””â”€â”€ ä¸Šä¸‹æ–‡åˆ‡æ¢åºåˆ—
â””â”€â”€ å‹åŠ›æµ‹è¯•åºåˆ—
    â”œâ”€â”€ éšæœºæŒ‡ä»¤æ··åˆ
    â”œâ”€â”€ é«˜é¢‘ä¸­æ–­æ³¨å…¥
    â”œâ”€â”€ å†…å­˜å‹åŠ›æµ‹è¯•
    â””â”€â”€ è¾¹ç•Œæ¡ä»¶æµ‹è¯•
```

**å…³é”®åºåˆ—å®ç°æ¨¡å¼ï¼š**

```systemverilog
// é€šç”¨çš„æŒ‡ä»¤åºåˆ—åŸºç±»
class uvme_cv32e40p_base_seq_c extends uvm_sequence;
  // å…¬å…±é…ç½®å’Œä¸Šä¸‹æ–‡
  uvme_cv32e40p_cfg_c cfg;
  uvme_cv32e40p_cntxt_c cntxt;

  // é€šç”¨çš„çº¦æŸ
  constraint reasonable_length_c {
    length inside {[10:100]};
  }

  // å¯å¤ç”¨çš„è¾…åŠ©æ–¹æ³•
  virtual function void setup_sequence();
    // åºåˆ—åˆå§‹åŒ–é€»è¾‘
  endfunction
endclass

// å…·ä½“çš„ALUæŒ‡ä»¤åºåˆ—
class uvme_cv32e40p_alu_seq_c extends uvme_cv32e40p_base_seq_c;
  rand bit [31:0] operand_a, operand_b;
  rand alu_op_e   operation;

  constraint valid_operation_c {
    operation inside {ADD, SUB, XOR, OR, AND};
  }
endclass
```

## ğŸ”§ é…ç½®å’Œå‚æ•°åŒ–åˆ†æ

### âš™ï¸ 1. é…ç½®ç±»å±‚æ¬¡ç»“æ„

```systemverilog
// é…ç½®ç±»çš„å®Œæ•´å±‚æ¬¡
uvmt_cv32e40p_cfg_c (æµ‹è¯•çº§é…ç½®)
â”œâ”€â”€ uvme_cv32e40p_cfg_c (ç¯å¢ƒçº§é…ç½®)
â”‚   â”œâ”€â”€ uvma_clknrst_cfg_c (æ—¶é’Ÿå¤ä½é…ç½®)
â”‚   â”œâ”€â”€ uvma_obi_cfg_c (OBIæ¥å£é…ç½®)
â”‚   â”œâ”€â”€ uvma_interrupt_cfg_c (ä¸­æ–­é…ç½®)
â”‚   â”œâ”€â”€ uvma_debug_cfg_c (è°ƒè¯•é…ç½®)
â”‚   â””â”€â”€ è¦†ç›–ç‡å’Œåˆ†æ•°æ¿é…ç½®
â””â”€â”€ æµ‹è¯•ç‰¹å®šé…ç½®å‚æ•°
```

**é…ç½®å‚æ•°åŒ–ç¤ºä¾‹ï¼š**

```systemverilog
class uvme_cv32e40p_cfg_c extends uvm_object;
  // æ ¸å¿ƒç‰¹æ€§é…ç½®
  bit                     corev_pulp_enable;
  bit                     corev_cluster_enable;
  bit [31:0]              boot_addr;
  bit [31:0]              mtvec_addr;

  // éªŒè¯ç¯å¢ƒé…ç½®
  bit                     scoreboard_enabled;
  bit                     cov_model_enabled;
  bit                     trn_log_enabled;

  // æ€§èƒ½å’Œè°ƒè¯•é…ç½®
  int unsigned            max_instr_count;
  int unsigned            timeout_cycles;
  uvma_debug_cfg_c        debug_cfg;
endclass
```

### ğŸ›ï¸ 2. å‚æ•°ä¼ é€’æœºåˆ¶

**ä»æµ‹è¯•åˆ°RTLçš„å‚æ•°æµï¼š**
```
å‘½ä»¤è¡Œå‚æ•° â†’ Makefileå˜é‡ â†’ UVMé…ç½® â†’ RTLå‚æ•°
     â†“              â†“           â†“         â†“
make COREV_PULP=1 â†’ +define... â†’ cfg.* â†’ DUT.*
```

**å®é™…å‚æ•°ä¼ é€’ç¤ºä¾‹ï¼š**
```systemverilog
// åœ¨æµ‹è¯•ä¸­è®¾ç½®å‚æ•°
initial begin
  uvm_config_db#(bit)::set(null, "*", "COREV_PULP", 1);
  uvm_config_db#(bit)::set(null, "*", "COREV_CLUSTER", 0);
end

// åœ¨DUTåŒ…è£…å™¨ä¸­ä½¿ç”¨
`ifdef COREV_PULP
  .COREV_PULP(1),
`else
  .COREV_PULP(0),
`endif
```

## ğŸ“Š æœ€ä½³å®è·µæå–

### ğŸ¯ 1. éªŒè¯æ–¹æ³•å­¦æœ€ä½³å®è·µ

**åˆ†å±‚éªŒè¯ç­–ç•¥ï¼š**
1. **å•å…ƒçº§éªŒè¯**ï¼šæ¯ä¸ªagentç‹¬ç«‹éªŒè¯
2. **é›†æˆçº§éªŒè¯**ï¼šagenté—´äº¤äº’éªŒè¯
3. **ç³»ç»Ÿçº§éªŒè¯**ï¼šç«¯åˆ°ç«¯åŠŸèƒ½éªŒè¯
4. **å‹åŠ›çº§éªŒè¯**ï¼šæé™æ¡ä»¶å’Œæ€§èƒ½éªŒè¯

**è¦†ç›–ç‡é©±åŠ¨éªŒè¯ï¼š**
```systemverilog
// è¦†ç›–ç‡ç›®æ ‡è®¾å®š
åŠŸèƒ½è¦†ç›–ç‡ç›®æ ‡: 95%+
ä»£ç è¦†ç›–ç‡ç›®æ ‡: 90%+
æ–­è¨€è¦†ç›–ç‡ç›®æ ‡: 100%

// è¦†ç›–ç‡æ”¶é›†ç­–ç•¥
- å®æ—¶è¦†ç›–ç‡ç›‘æ§
- è¦†ç›–ç‡å·®è·åˆ†æ
- ç›®æ ‡å¯¼å‘çš„æµ‹è¯•ç”Ÿæˆ
```

### ğŸ”§ 2. å¼€å‘æ•ˆç‡æœ€ä½³å®è·µ

**ä»£ç å¤ç”¨ç­–ç•¥ï¼š**
- æœ€å¤§åŒ–åˆ©ç”¨lib/ä¸­çš„é€šç”¨ç»„ä»¶
- æ ‡å‡†åŒ–çš„æ¥å£å’Œåè®®
- å‚æ•°åŒ–çš„ç»„ä»¶è®¾è®¡

**è°ƒè¯•å‹å¥½è®¾è®¡ï¼š**
```systemverilog
// ä¸°å¯Œçš„è°ƒè¯•ä¿¡æ¯
`uvm_info("TEST", $sformatf("Config: PULP=%0d, CLUSTER=%0d",
                           COREV_PULP, COREV_CLUSTER), UVM_LOW)

// åˆ†å±‚çš„æ—¥å¿—æ§åˆ¶
uvm_top.env.set_report_verbosity_level_hier(UVM_HIGH);
```

**è‡ªåŠ¨åŒ–å’Œå·¥å…·åŒ–ï¼š**
- è‡ªåŠ¨åŒ–çš„å›å½’æµ‹è¯•
- è¦†ç›–ç‡è‡ªåŠ¨æ”¶é›†å’ŒæŠ¥å‘Š
- æ³¢å½¢å’Œæ—¥å¿—çš„è‡ªåŠ¨åˆ†æ

## ğŸ“ˆ å¤ç”¨ä»·å€¼è¯„ä¼°çŸ©é˜µ

| ç»„ä»¶ç±»åˆ« | ç›´æ¥å¤ç”¨ | å‚æ•°é€‚é… | é‡æ–°å¼€å‘ | æ¨èç­–ç•¥ |
|---------|----------|----------|----------|----------|
| **OBI Agent** | 95% | 5% | 0% | ç›´æ¥å¤ç”¨+å‚æ•°è°ƒæ•´ |
| **æ—¶é’Ÿå¤ä½Agent** | 98% | 2% | 0% | ç›´æ¥å¤ç”¨ |
| **è°ƒè¯•Agent** | 85% | 10% | 5% | å¤ç”¨+æ¥å£é€‚é… |
| **ä¸­æ–­Agent** | 70% | 20% | 10% | å¤ç”¨+åŠŸèƒ½æ‰©å±• |
| **æµ‹è¯•åŸºç±»** | 90% | 8% | 2% | å¤ç”¨+é…ç½®è°ƒæ•´ |
| **åºåˆ—åº“** | 60% | 30% | 10% | é€‰æ‹©å¤ç”¨+æ–°å¢ |
| **è¦†ç›–ç‡æ¨¡å‹** | 70% | 25% | 5% | å¤ç”¨+æ‰©å±• |
| **åˆ†æ•°æ¿** | 80% | 15% | 5% | å¤ç”¨+ISAé€‚é… |

---

**ä¸‹ä¸€æ­¥ï¼š** å­¦ä¹  [æ–°æ ¸å¿ƒç§»æ¤è¯¦ç»†æŒ‡å—](04-new-core-porting-guide.md)ï¼Œäº†è§£å¦‚ä½•å°†CV32E40PéªŒè¯ç¯å¢ƒçš„æˆåŠŸç»éªŒåº”ç”¨åˆ°æ–°çš„RISC-Væ ¸å¿ƒéªŒè¯é¡¹ç›®ä¸­ã€‚