Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0d12dca64e2a48bcad2e447b14bbd6d9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot deserializer_tb_behav xil_defaultlib.deserializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="OPTIMIZED"...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=8.0,...
Compiling module unisims_ver.BUFG
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_RATE="SDR",DATA_W...
Compiling module xil_defaultlib.deserializer
Compiling module xil_defaultlib.deserializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot deserializer_tb_behav
