<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_e1e09c14</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_e1e09c14'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_e1e09c14')">rsnoc_z_H_R_G_G2_U_U_e1e09c14</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.84</td>
<td class="s10 cl rt"><a href="mod2838.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2838.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2838.html#Toggle" > 83.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2838.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2838.html#inst_tag_250713"  onclick="showContent('inst_tag_250713')">config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport</a></td>
<td class="s9 cl rt"> 95.84</td>
<td class="s10 cl rt"><a href="mod2838.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2838.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2838.html#Toggle" > 83.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2838.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_e1e09c14'>
<hr>
<a name="inst_tag_250713"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_250713" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.84</td>
<td class="s10 cl rt"><a href="mod2838.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2838.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2838.html#Toggle" > 83.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2838.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.83</td>
<td class="s9 cl rt"> 93.67</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s8 cl rt"> 83.17</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.16</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1249.html#inst_tag_78266" >bcpu_ahb_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod926.html#inst_tag_68267" id="tag_urg_inst_68267">Ia</a></td>
<td class="s9 cl rt"> 90.93</td>
<td class="s9 cl rt"> 93.10</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 78.22</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.38</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2914.html#inst_tag_259366" id="tag_urg_inst_259366">Id</a></td>
<td class="s8 cl rt"> 87.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1358.html#inst_tag_81533" id="tag_urg_inst_81533">Igc</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2179.html#inst_tag_184037" id="tag_urg_inst_184037">Ip1</a></td>
<td class="s8 cl rt"> 85.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1344.html#inst_tag_81316" id="tag_urg_inst_81316">Ip2</a></td>
<td class="s8 cl rt"> 84.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2478.html#inst_tag_214397" id="tag_urg_inst_214397">Ip3</a></td>
<td class="s8 cl rt"> 82.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod103.html#inst_tag_11516" id="tag_urg_inst_11516">Ir</a></td>
<td class="s7 cl rt"> 79.91</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 89.50</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1664_1.html#inst_tag_129973" id="tag_urg_inst_129973">Irspfp</a></td>
<td class="s8 cl rt"> 80.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod505.html#inst_tag_32193" id="tag_urg_inst_32193">Is</a></td>
<td class="s9 cl rt"> 92.40</td>
<td class="s9 cl rt"> 91.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.99</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.04</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2206.html#inst_tag_193498" id="tag_urg_inst_193498">Isa</a></td>
<td class="s9 cl rt"> 96.04</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 84.17</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod787.html#inst_tag_39471" id="tag_urg_inst_39471">Ist</a></td>
<td class="s7 cl rt"> 75.90</td>
<td class="s9 cl rt"> 92.90</td>
<td class="s5 cl rt"> 53.57</td>
<td class="s7 cl rt"> 71.11</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.03</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod582.html#inst_tag_32691" id="tag_urg_inst_32691">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70071" id="tag_urg_inst_70071">ud391</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70072" id="tag_urg_inst_70072">ud396</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70073" id="tag_urg_inst_70073">ud412</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70070" id="tag_urg_inst_70070">ud438</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70069" id="tag_urg_inst_70069">ud445</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_70074" id="tag_urg_inst_70074">ud540</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2736_4.html#inst_tag_238147" id="tag_urg_inst_238147">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod182_1.html#inst_tag_13072" id="tag_urg_inst_13072">ursrserdx01g</a></td>
<td class="s7 cl rt"> 76.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2330.html#inst_tag_206043" id="tag_urg_inst_206043">uu6dae5d10e9</a></td>
<td class="s8 cl rt"> 87.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_e1e09c14'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2838.html" >rsnoc_z_H_R_G_G2_U_U_e1e09c14</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>67</td><td>67</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>138863</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>138868</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>138873</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>138880</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>138940</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>138980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139111</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139117</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139122</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139131</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139136</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139144</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139148</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139152</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139167</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139175</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139180</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>139253</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>139267</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>139281</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>139295</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>139309</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
138862                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
138863     1/1          		if ( ! Sys_Clk_RstN )
138864     1/1          			u_77fb &lt;= #1.0 ( 1'b0 );
138865     1/1          		else if ( CxtEn_Load )
138866     1/1          			u_77fb &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
138867                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
138868     1/1          		if ( ! Sys_Clk_RstN )
138869     1/1          			u_8a6f &lt;= #1.0 ( 1'b0 );
138870     1/1          		else if ( CxtEn_Load )
138871     1/1          			u_8a6f &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
138872                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
138873     1/1          		if ( ! Sys_Clk_RstN )
138874     1/1          			u_47de &lt;= #1.0 ( 1'b0 );
138875     1/1          		else if ( CxtEn_Load )
138876     1/1          			u_47de &lt;= #1.0 ( CxtReq_Echo );
                        MISSING_ELSE
138877                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud396( .O( u_9987 ) );
138878                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud412( .O( u_6dee ) );
138879                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
138880     1/1          		if ( ! Sys_Clk_RstN )
138881     1/1          			u_e44a &lt;= #1.0 ( 4'b1111 );
138882     1/1          		else if ( u_2fd2 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_6dee ) )
138883     1/1          			u_e44a &lt;= #1.0 ( u_2fd2 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
                        MISSING_ELSE
138884                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud540( .O( CurCxtId ) );
138885                  	rsnoc_z_H_R_G_G2_R_U_b0e83e2d Ir(
138886                  		.Cxt_Echo( CxtRsp_Echo )
138887                  	,	.Cxt_First( CxtRsp_First )
138888                  	,	.Cxt_GenId( CxtRsp_GenId )
138889                  	,	.Cxt_OrdPtr( CxtRsp_OrdPtr )
138890                  	,	.Cxt_PktCnt1( CxtRsp_PktCnt1 )
138891                  	,	.Cxt_WrInErr( CxtRsp_WrInErr )
138892                  	,	.CxtOpen( CurCxtId &amp; { 1 { CxtOpen }  } )
138893                  	,	.ErrPld( CurCxtId &amp; { 1 { ErrPld }  } )
138894                  	,	.GenTx_Rsp_Data( Gen0_Rsp_Data )
138895                  	,	.GenTx_Rsp_Echo( Gen0_Rsp_Echo )
138896                  	,	.GenTx_Rsp_Last( Gen0_Rsp_Last )
138897                  	,	.GenTx_Rsp_Opc( Gen0_Rsp_Opc )
138898                  	,	.GenTx_Rsp_Rdy( Gen0_Rsp_Rdy )
138899                  	,	.GenTx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
138900                  	,	.GenTx_Rsp_Status( Gen0_Rsp_Status )
138901                  	,	.GenTx_Rsp_Vld( Gen0_Rsp_Vld )
138902                  	,	.ResponsePipe_Rsp_GenId( RspPipe_Rsp_GenId )
138903                  	,	.ResponsePipe_Rsp_LastFrag( RspPipe_Rsp_LastFrag )
138904                  	,	.Rsp_ErrCode( Rsp_ErrCode )
138905                  	,	.Rsp_GenId( Rsp_GenId )
138906                  	,	.Rsp_GenLast( Rsp_GenLast )
138907                  	,	.Rsp_GenNext( Rsp_GenNext )
138908                  	,	.Rsp_HeadVld( Rsp_HeadVld )
138909                  	,	.Rsp_IsErr( Rsp_IsErr )
138910                  	,	.Rsp_IsWr( Rsp_IsWr )
138911                  	,	.Rsp_LastFrag( Rsp_LastFrag )
138912                  	,	.Rsp_Opc( Rsp_Opc )
138913                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
138914                  	,	.Rsp_PktLast( Rsp_PktLast )
138915                  	,	.Rsp_PktNext( Rsp_PktNext )
138916                  	,	.Rx_Data( RxP_Data )
138917                  	,	.Rx_Head( RxP_Head )
138918                  	,	.Rx_Rdy( RxP_Rdy )
138919                  	,	.Rx_Tail( RxP_Tail )
138920                  	,	.Rx_Vld( RxP_Vld )
138921                  	,	.Sys_Clk( Sys_Clk )
138922                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
138923                  	,	.Sys_Clk_En( Sys_Clk_En )
138924                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
138925                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
138926                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
138927                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
138928                  	,	.Sys_Pwr_Idle( Pwr_Response_Idle )
138929                  	,	.Sys_Pwr_WakeUp( Pwr_Response_WakeUp )
138930                  	);
138931                  	assign Gen0Rsp_GenId = RspPipe_Rsp_GenId;
138932                  	assign Stat_Rsp_Cxt = Gen0Rsp_GenId;
138933                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
138934                  	assign GenReqStop =
138935                  			GenReqHead &amp; GenReqXfer
138936                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
138937                  			);
138938                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud( .I( Stat_Rsp_Cxt ) , .O( u_4c36 ) );
138939                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
138940     1/1          		if ( ! Sys_Clk_RstN )
138941     1/1          			GenReqHead &lt;= #1.0 ( 1'b1 );
138942     1/1          		else if ( GenReqXfer )
138943     1/1          			GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
138944                  	rsnoc_z_H_R_U_C_C_Ea_03adfca3 Isa(
138945                  		.CxtUsed( )
138946                  	,	.FreeCxt( u_4c36 )
138947                  	,	.FreeVld( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
138948                  	,	.NewCxt( GenId )
138949                  	,	.NewRdy( )
138950                  	,	.NewVld( GenReqStop )
138951                  	,	.Sys_Clk( Sys_Clk )
138952                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
138953                  	,	.Sys_Clk_En( Sys_Clk_En )
138954                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
138955                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
138956                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
138957                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
138958                  	,	.Sys_Pwr_Idle( Pwr_Stat_Idle )
138959                  	,	.Sys_Pwr_WakeUp( Pwr_Stat_WakeUp )
138960                  	);
138961                  	assign Strm3Cmd = GenId;
138962                  	assign Strm4Cmd = Strm3Cmd;
138963                  	assign Cmd0_GenId = Strm4Cmd;
138964                  	assign Cmd0_Mode = Mode;
138965                  	assign Gen0_Req_Last = GenLcl_Req_Last;
138966                  	assign Gen0_Req_Vld = GenLcl_Req_Vld;
138967                  	assign Cmd0_Vld = u_d2a7;
138968                  	assign Gen0_Req_Addr = GenLcl_Req_Addr;
138969                  	assign Gen0_Req_Be = GenLcl_Req_Be;
138970                  	assign Gen0_Req_BurstType = GenLcl_Req_BurstType;
138971                  	assign Gen0_Req_Data = GenLcl_Req_Data;
138972                  	assign Gen0_Req_Echo = GenLcl_Req_Echo;
138973                  	assign Gen0_Req_Len1 = GenLcl_Req_Len1;
138974                  	assign Gen0_Req_Lock = GenLcl_Req_Lock;
138975                  	assign Gen0_Req_Opc = GenLcl_Req_Opc;
138976                  	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
138977                  	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
138978                  	assign Gen0_Req_User = GenLcl_Req_User;
138979                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
138980     1/1          		if ( ! Sys_Clk_RstN )
138981     1/1          			u_d2a7 &lt;= #1.0 ( 1'b1 );
138982     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
138983     1/1          			u_d2a7 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
138984                  	rsnoc_z_H_R_G_G2_D_U_b0e83e2d Id(
138985                  		.CmdRx_GenId( Cmd0_GenId )
138986                  	,	.CmdRx_Mode( Cmd0_Mode )
138987                  	,	.CmdRx_Vld( Cmd0_Vld )
138988                  	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
138989                  	,	.CmdTx_GenId( Cmd1_GenId )
138990                  	,	.CmdTx_MatchId( Cmd1_MatchId )
138991                  	,	.CmdTx_Mode( Cmd1_Mode )
138992                  	,	.CmdTx_Vld( Cmd1_Vld )
138993                  	,	.GenRx_Req_Addr( Gen0_Req_Addr )
138994                  	,	.GenRx_Req_Be( Gen0_Req_Be )
138995                  	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
138996                  	,	.GenRx_Req_Data( Gen0_Req_Data )
138997                  	,	.GenRx_Req_Echo( Gen0_Req_Echo )
138998                  	,	.GenRx_Req_Last( Gen0_Req_Last )
138999                  	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
139000                  	,	.GenRx_Req_Lock( Gen0_Req_Lock )
139001                  	,	.GenRx_Req_Opc( Gen0_Req_Opc )
139002                  	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
139003                  	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
139004                  	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
139005                  	,	.GenRx_Req_User( Gen0_Req_User )
139006                  	,	.GenRx_Req_Vld( Gen0_Req_Vld )
139007                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
139008                  	,	.GenTx_Req_Be( Gen2_Req_Be )
139009                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
139010                  	,	.GenTx_Req_Data( Gen2_Req_Data )
139011                  	,	.GenTx_Req_Echo( Gen2_Req_Echo )
139012                  	,	.GenTx_Req_Last( Gen2_Req_Last )
139013                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
139014                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
139015                  	,	.GenTx_Req_Opc( Gen2_Req_Opc )
139016                  	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
139017                  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
139018                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
139019                  	,	.GenTx_Req_User( Gen2_Req_User )
139020                  	,	.GenTx_Req_Vld( Gen2_Req_Vld )
139021                  	,	.Sys_Clk( Sys_Clk )
139022                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
139023                  	,	.Sys_Clk_En( Sys_Clk_En )
139024                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
139025                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
139026                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
139027                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
139028                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
139029                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
139030                  	,	.Translation_Found( Translation_0_Found )
139031                  	,	.Translation_Key( Translation_0_Key )
139032                  	,	.Translation_MatchId( Translation_0_MatchId )
139033                  	);
139034                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
139035                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
139036                  	assign GenLcl_Rsp_Echo = Gen0_Rsp_Echo;
139037                  	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
139038                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
139039                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
139040                  	rsnoc_z_H_R_G_U_Q_U_6dae5d10e9 uu6dae5d10e9(
139041                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
139042                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
139043                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
139044                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
139045                  	,	.GenLcl_Req_Echo( GenLcl_Req_Echo )
139046                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
139047                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
139048                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
139049                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
139050                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
139051                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
139052                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
139053                  	,	.GenLcl_Req_User( GenLcl_Req_User )
139054                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
139055                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
139056                  	,	.GenLcl_Rsp_Echo( GenLcl_Rsp_Echo )
139057                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
139058                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
139059                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
139060                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
139061                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
139062                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
139063                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
139064                  	,	.GenPrt_Req_Be( Gen_Req_Be )
139065                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
139066                  	,	.GenPrt_Req_Data( Gen_Req_Data )
139067                  	,	.GenPrt_Req_Echo( Gen_Req_Echo )
139068                  	,	.GenPrt_Req_Last( Gen_Req_Last )
139069                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
139070                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
139071                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
139072                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
139073                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
139074                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
139075                  	,	.GenPrt_Req_User( Gen_Req_User )
139076                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
139077                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
139078                  	,	.GenPrt_Rsp_Echo( Gen_Rsp_Echo )
139079                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
139080                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
139081                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
139082                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
139083                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
139084                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
139085                  	,	.Sys_Clk( Sys_Clk )
139086                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
139087                  	,	.Sys_Clk_En( Sys_Clk_En )
139088                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
139089                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
139090                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
139091                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
139092                  	,	.Sys_Pwr_Idle( u_Idle )
139093                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
139094                  	);
139095                  	assign ReqPending = u_2d69 &amp; Gen0_Req_Vld;
139096                  	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
139097                  	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
139098                  	assign RdPendCntDec =
139099                  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy
139100                  		&amp;	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
139101                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
139102                  	assign u_76e9 = RdPendCnt + 1'b1;
139103                  	assign u_2ee2 = RdPendCnt - 1'b1;
139104                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
139105                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
139106                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
139107                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
139108                  	assign u_fbef = WrPendCnt + 1'b1;
139109                  	assign u_a2d2 = WrPendCnt - 1'b1;
139110                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139111     1/1          		if ( ! Sys_Clk_RstN )
139112     1/1          			u_2d69 &lt;= #1.0 ( 1'b1 );
139113     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
139114     1/1          			u_2d69 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
139115                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
139116                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139117     1/1          		if ( ! Sys_Clk_RstN )
139118     1/1          			RdPendCnt &lt;= #1.0 ( 1'b0 );
139119     1/1          		else if ( RdPendCntEn )
139120     1/1          			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
                        MISSING_ELSE
139121                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
139122     1/1          		case ( uRdPendCntNext_caseSel )
139123     1/1          			2'b01   : RdPendCntNext = u_76e9 ;
139124     1/1          			2'b10   : RdPendCntNext = u_2ee2 ;
139125     1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
139126     1/1          			default : RdPendCntNext = 1'b0 ;
139127                  		endcase
139128                  	end
139129                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
139130                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139131     1/1          		if ( ! Sys_Clk_RstN )
139132     1/1          			WrPendCnt &lt;= #1.0 ( 1'b0 );
139133     1/1          		else if ( WrPendCntEn )
139134     1/1          			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
                        MISSING_ELSE
139135                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_a2d2 or u_fbef ) begin
139136     1/1          		case ( uWrPendCntNext_caseSel )
139137     1/1          			2'b01   : WrPendCntNext = u_fbef ;
139138     1/1          			2'b10   : WrPendCntNext = u_a2d2 ;
139139     1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
139140     1/1          			default : WrPendCntNext = 1'b0 ;
139141                  		endcase
139142                  	end
139143                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139144     1/1          		if ( ! Sys_Clk_RstN )
139145     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
139146     1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; WrPendCntNext == 1'b0 &amp; ~ ReqPending );
139147                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139148     1/1          		if ( ! Sys_Clk_RstN )
139149     1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
139150     1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; ~ ReqRdPending );
139151                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139152     1/1          		if ( ! Sys_Clk_RstN )
139153     1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
139154     1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 1'b0 &amp; ~ ReqWrPending );
139155                  	assign RxEcc_Rdy = Rx1_Rdy;
139156                  	assign Rx_Rdy = RxEcc_Rdy;
139157                  	assign Stat_Req_Cxt = GenId;
139158                  	assign Stat_Req_Info_Addr = GenLcl_Req_Addr;
139159                  	assign Stat_Req_Info_User = GenLcl_Req_User;
139160                  	assign Stat_Req_Info_Wr = GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101;
139161                  	assign GenReqStart =
139162                  			GenLcl_Req_Vld &amp; u_72f4
139163                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
139164                  			);
139165                  	assign Stat_Req_Start = GenReqStart;
139166                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139167     1/1          		if ( ! Sys_Clk_RstN )
139168     1/1          			u_72f4 &lt;= #1.0 ( 1'b1 );
139169     1/1          		else if ( GenLcl_Req_Vld )
139170     1/1          			u_72f4 &lt;= #1.0 ( GenLcl_Req_Last &amp; GenLcl_Req_Rdy );
                        MISSING_ELSE
139171                  	assign Stat_Req_Stop = GenReqStop;
139172                  	assign GenRspStart = GenLcl_Rsp_Vld &amp; ( Stat_Rsp_Cxt ? GenRspHead_1 : GenRspHead_0 );
139173                  	assign Stat_Rsp_Start = GenRspStart;
139174                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139175     1/1          		if ( ! Sys_Clk_RstN )
139176     1/1          			GenRspHead_0 &lt;= #1.0 ( 1'b1 );
139177     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 1'b0 )
139178     1/1          			GenRspHead_0 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
139179                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139180     1/1          		if ( ! Sys_Clk_RstN )
139181     1/1          			GenRspHead_1 &lt;= #1.0 ( 1'b1 );
139182     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 1'b1 )
139183     1/1          			GenRspHead_1 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
139184                  	assign WakeUp_Gen = Gen_Req_Vld;
139185                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
139186                  	assign Tx2Data = Tx1_Data [37:0];
139187                  	assign TxEcc_Data =
139188                  		{			{	Tx1_Data [111]
139189                  			,	Tx1_Data [110:94]
139190                  			,	Tx1_Data [93:90]
139191                  			,	Tx1_Data [89:88]
139192                  			,	Tx1_Data [87:81]
139193                  			,	Tx1_Data [80:49]
139194                  			,	Tx1_Data [48:41]
139195                  			,	Tx1_Data [40:38]
139196                  			}
139197                  		,
139198                  		Tx2Data
139199                  		};
139200                  	assign Tx_Data = { TxEcc_Data [111:38] , TxEcc_Data [37:0] };
139201                  	assign TxEcc_Head = Tx1_Head;
139202                  	assign Tx_Head = TxEcc_Head;
139203                  	assign TxEcc_Tail = Tx1_Tail;
139204                  	assign Tx_Tail = TxEcc_Tail;
139205                  	assign TxEcc_Vld = Tx1_Vld;
139206                  	assign Tx_Vld = TxEcc_Vld;
139207                  	assign Dbg_Rx_Data_Last = Rx1_Data [37];
139208                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
139209                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
139210                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
139211                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
139212                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
139213                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
139214                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
139215                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
139216                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
139217                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [89:88];
139218                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [80:49];
139219                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [111];
139220                  	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
139221                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [87:81];
139222                  	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
139223                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [93:90];
139224                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [110:94];
139225                  	assign Dbg_Tx_Data_Last = Tx_Data [37];
139226                  	assign Dbg_Tx_Data_Err = Tx_Data [36];
139227                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
139228                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
139229                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
139230                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
139231                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
139232                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
139233                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
139234                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
139235                  	assign Dbg_Tx_Hdr_Status = Tx_Data [89:88];
139236                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [80:49];
139237                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [111];
139238                  	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
139239                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [87:81];
139240                  	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
139241                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [93:90];
139242                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [110:94];
139243                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
139244                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
139245                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
139246                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
139247                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
139248                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
139249                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
139250                  	// synopsys translate_off
139251                  	// synthesis translate_off
139252                  	always @( posedge Sys_Clk )
139253     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
139254     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( GenLcl_Req_Vld &amp; GenReqHead &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
139255     <font color = "grey">unreachable  </font>				dontStop = 0;
139256     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
139257     <font color = "grey">unreachable  </font>				if (!dontStop) begin
139258     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
139259     <font color = "grey">unreachable  </font>					$stop;
139260                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
139261                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
139262                  	// synthesis translate_on
139263                  	// synopsys translate_on
139264                  	// synopsys translate_off
139265                  	// synthesis translate_off
139266                  	always @( posedge Sys_Clk )
139267     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
139268     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b1 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
139269     <font color = "grey">unreachable  </font>				dontStop = 0;
139270     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
139271     <font color = "grey">unreachable  </font>				if (!dontStop) begin
139272     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
139273     <font color = "grey">unreachable  </font>					$stop;
139274                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
139275                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
139276                  	// synthesis translate_on
139277                  	// synopsys translate_on
139278                  	// synopsys translate_off
139279                  	// synthesis translate_off
139280                  	always @( posedge Sys_Clk )
139281     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
139282     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
139283     <font color = "grey">unreachable  </font>				dontStop = 0;
139284     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
139285     <font color = "grey">unreachable  </font>				if (!dontStop) begin
139286     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
139287     <font color = "grey">unreachable  </font>					$stop;
139288                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
139289                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
139290                  	// synthesis translate_on
139291                  	// synopsys translate_on
139292                  	// synopsys translate_off
139293                  	// synthesis translate_off
139294                  	always @( posedge Sys_Clk )
139295     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
139296     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b1 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
139297     <font color = "grey">unreachable  </font>				dontStop = 0;
139298     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
139299     <font color = "grey">unreachable  </font>				if (!dontStop) begin
139300     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
139301     <font color = "grey">unreachable  </font>					$stop;
139302                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
139303                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
139304                  	// synthesis translate_on
139305                  	// synopsys translate_on
139306                  	// synopsys translate_off
139307                  	// synthesis translate_off
139308                  	always @( posedge Sys_Clk )
139309     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
139310     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
139311     <font color = "grey">unreachable  </font>				dontStop = 0;
139312     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
139313     <font color = "grey">unreachable  </font>				if (!dontStop) begin
139314     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
139315     <font color = "grey">unreachable  </font>					$stop;
139316                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
139317                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2838.html" >rsnoc_z_H_R_G_G2_U_U_e1e09c14</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138883
 EXPRESSION (u_2fd2 ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2838.html" >rsnoc_z_H_R_G_G2_U_U_e1e09c14</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">39</td>
<td class="rt">62.90 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">1076</td>
<td class="rt">897</td>
<td class="rt">83.36 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">538</td>
<td class="rt">452</td>
<td class="rt">84.01 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">538</td>
<td class="rt">445</td>
<td class="rt">82.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">62</td>
<td class="rt">39</td>
<td class="rt">62.90 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">1076</td>
<td class="rt">897</td>
<td class="rt">83.36 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">538</td>
<td class="rt">452</td>
<td class="rt">84.01 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">538</td>
<td class="rt">445</td>
<td class="rt">82.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Stat_Req_Cxt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Stop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Cxt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[25:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2838.html" >rsnoc_z_H_R_G_G2_U_U_e1e09c14</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">51</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">138863</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">138868</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">138873</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">138880</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">138940</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">138980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139117</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">139122</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139131</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">139136</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139144</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139152</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139167</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139175</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139180</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138863     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
138864     			u_77fb <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
138865     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
138866     			u_77fb <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138868     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
138869     			u_8a6f <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
138870     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
138871     			u_8a6f <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138873     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
138874     			u_47de <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
138875     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
138876     			u_47de <= #1.0 ( CxtReq_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138880     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
138881     			u_e44a <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
138882     		else if ( u_2fd2 ^ ( Rsp_PktLast & Rsp_PktNext & u_6dee ) )
           		     <font color = "green">-2-</font>  
138883     			u_e44a <= #1.0 ( u_2fd2 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138940     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
138941     			GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
138942     		else if ( GenReqXfer )
           		     <font color = "green">-2-</font>  
138943     			GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138980     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
138981     			u_d2a7 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
138982     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
138983     			u_d2a7 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139111     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
139112     			u_2d69 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
139113     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
139114     			u_2d69 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139117     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
139118     			RdPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
139119     		else if ( RdPendCntEn )
           		     <font color = "green">-2-</font>  
139120     			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139122     		case ( uRdPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
139123     			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "green">			==></font>
139124     			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "green">			==></font>
139125     			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
139126     			default : RdPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139131     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
139132     			WrPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
139133     		else if ( WrPendCntEn )
           		     <font color = "green">-2-</font>  
139134     			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139136     		case ( uWrPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
139137     			2'b01   : WrPendCntNext = u_fbef ;
           <font color = "green">			==></font>
139138     			2'b10   : WrPendCntNext = u_a2d2 ;
           <font color = "green">			==></font>
139139     			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
139140     			default : WrPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139144     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
139145     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
139146     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & WrPendCntNext == 1'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139148     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
139149     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
139150     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139152     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
139153     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
139154     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 1'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139167     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
139168     			u_72f4 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
139169     		else if ( GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
139170     			u_72f4 <= #1.0 ( GenLcl_Req_Last & GenLcl_Req_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139175     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
139176     			GenRspHead_0 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
139177     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 1'b0 )
           		     <font color = "green">-2-</font>  
139178     			GenRspHead_0 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139180     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
139181     			GenRspHead_1 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
139182     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 1'b1 )
           		     <font color = "green">-2-</font>  
139183     			GenRspHead_1 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_250713">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_e1e09c14">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
