// Seed: 1069373385
module module_0;
  logic [7:0] id_1;
  assign id_1[1] = -1;
  initial begin : LABEL_0
    id_1[-1'h0] = -1;
  end
  supply0 id_2;
  assign id_1[-1-1] = 1;
  assign id_2 = 1;
  assign id_1 = id_1;
  wire id_3;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_21 = 32'd99
) (
    input supply1 id_0
    , id_28,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    input wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    output wor id_8,
    input tri0 id_9,
    input wand id_10,
    output wire id_11,
    input uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    input wire id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    input wor id_19,
    input tri0 id_20,
    input uwire _id_21,
    input tri0 id_22,
    output wand id_23,
    input tri id_24,
    input tri0 id_25,
    output wire id_26
);
  logic id_29[1 : id_21];
  ;
  module_0 modCall_1 ();
endmodule
