{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669605528276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669605528277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 11:18:48 2022 " "Processing started: Mon Nov 28 11:18:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669605528277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605528277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605528277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669605528664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669605528664 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW3.v(76) " "Verilog HDL information at HW3.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669605537042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW3.v(181) " "Verilog HDL information at HW3.v(181): always construct contains both blocking and non-blocking assignments" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669605537043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3.v 3 3 " "Found 3 design units, including 3 entities, in source file hw3.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3 " "Found entity 1: HW3" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669605537046 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_Decoder " "Found entity 2: LED_Decoder" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669605537046 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debounce " "Found entity 3: Debounce" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669605537046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW3 " "Elaborating entity \"HW3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669605537079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 HW3.v(72) " "Verilog HDL assignment warning at HW3.v(72): truncated value with size 32 to match size of target (1)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669605537087 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 HW3.v(91) " "Verilog HDL assignment warning at HW3.v(91): truncated value with size 32 to match size of target (1)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669605537088 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(109) " "Verilog HDL assignment warning at HW3.v(109): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669605537088 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag HW3.v(129) " "Verilog HDL Always Construct warning at HW3.v(129): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HW3.v(135) " "Verilog HDL Always Construct warning at HW3.v(135): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HW3.v(137) " "Verilog HDL Always Construct warning at HW3.v(137): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag HW3.v(137) " "Verilog HDL Always Construct warning at HW3.v(137): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A HW3.v(141) " "Verilog HDL Always Construct warning at HW3.v(141): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "times HW3.v(141) " "Verilog HDL Always Construct warning at HW3.v(141): variable \"times\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HW3.v(147) " "Verilog HDL Always Construct warning at HW3.v(147): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HW3.v(149) " "Verilog HDL Always Construct warning at HW3.v(149): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag HW3.v(149) " "Verilog HDL Always Construct warning at HW3.v(149): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NextState HW3.v(126) " "Verilog HDL Always Construct warning at HW3.v(126): inferring latch(es) for variable \"NextState\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "answer HW3.v(159) " "Verilog HDL Always Construct warning at HW3.v(159): variable \"answer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "run HW3.v(162) " "Verilog HDL Always Construct warning at HW3.v(162): variable \"run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "guess HW3.v(165) " "Verilog HDL Always Construct warning at HW3.v(165): variable \"guess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A HW3.v(170) " "Verilog HDL Always Construct warning at HW3.v(170): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669605537089 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "showA HW3.v(156) " "Verilog HDL Always Construct warning at HW3.v(156): inferring latch(es) for variable \"showA\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605537090 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "showB HW3.v(156) " "Verilog HDL Always Construct warning at HW3.v(156): inferring latch(es) for variable \"showB\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605537090 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A HW3.v(181) " "Verilog HDL Always Construct warning at HW3.v(181): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605537090 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B HW3.v(181) " "Verilog HDL Always Construct warning at HW3.v(181): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605537090 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guess HW3.v(181) " "Verilog HDL Always Construct warning at HW3.v(181): inferring latch(es) for variable \"guess\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605537090 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer HW3.v(181) " "Verilog HDL Always Construct warning at HW3.v(181): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605537090 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\] HW3.v(181) " "Inferred latch for \"answer\[0\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\] HW3.v(181) " "Inferred latch for \"answer\[1\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\] HW3.v(181) " "Inferred latch for \"answer\[2\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\] HW3.v(181) " "Inferred latch for \"answer\[3\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\] HW3.v(181) " "Inferred latch for \"answer\[4\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\] HW3.v(181) " "Inferred latch for \"answer\[5\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\] HW3.v(181) " "Inferred latch for \"answer\[6\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\] HW3.v(181) " "Inferred latch for \"answer\[7\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[8\] HW3.v(181) " "Inferred latch for \"answer\[8\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[9\] HW3.v(181) " "Inferred latch for \"answer\[9\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[10\] HW3.v(181) " "Inferred latch for \"answer\[10\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[11\] HW3.v(181) " "Inferred latch for \"answer\[11\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[12\] HW3.v(181) " "Inferred latch for \"answer\[12\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[13\] HW3.v(181) " "Inferred latch for \"answer\[13\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[14\] HW3.v(181) " "Inferred latch for \"answer\[14\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[15\] HW3.v(181) " "Inferred latch for \"answer\[15\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537092 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[0\] HW3.v(181) " "Inferred latch for \"guess\[0\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[1\] HW3.v(181) " "Inferred latch for \"guess\[1\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[2\] HW3.v(181) " "Inferred latch for \"guess\[2\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[3\] HW3.v(181) " "Inferred latch for \"guess\[3\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[4\] HW3.v(181) " "Inferred latch for \"guess\[4\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[5\] HW3.v(181) " "Inferred latch for \"guess\[5\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[6\] HW3.v(181) " "Inferred latch for \"guess\[6\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[7\] HW3.v(181) " "Inferred latch for \"guess\[7\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[8\] HW3.v(181) " "Inferred latch for \"guess\[8\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[9\] HW3.v(181) " "Inferred latch for \"guess\[9\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[10\] HW3.v(181) " "Inferred latch for \"guess\[10\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[11\] HW3.v(181) " "Inferred latch for \"guess\[11\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[12\] HW3.v(181) " "Inferred latch for \"guess\[12\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[13\] HW3.v(181) " "Inferred latch for \"guess\[13\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[14\] HW3.v(181) " "Inferred latch for \"guess\[14\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[15\] HW3.v(181) " "Inferred latch for \"guess\[15\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] HW3.v(181) " "Inferred latch for \"B\[0\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] HW3.v(181) " "Inferred latch for \"B\[1\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] HW3.v(181) " "Inferred latch for \"B\[2\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537093 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] HW3.v(181) " "Inferred latch for \"B\[3\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] HW3.v(181) " "Inferred latch for \"A\[0\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] HW3.v(181) " "Inferred latch for \"A\[1\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] HW3.v(181) " "Inferred latch for \"A\[2\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] HW3.v(181) " "Inferred latch for \"A\[3\]\" at HW3.v(181)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showB\[0\] HW3.v(156) " "Inferred latch for \"showB\[0\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showB\[1\] HW3.v(156) " "Inferred latch for \"showB\[1\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showB\[2\] HW3.v(156) " "Inferred latch for \"showB\[2\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showB\[3\] HW3.v(156) " "Inferred latch for \"showB\[3\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showA\[0\] HW3.v(156) " "Inferred latch for \"showA\[0\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showA\[1\] HW3.v(156) " "Inferred latch for \"showA\[1\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showA\[2\] HW3.v(156) " "Inferred latch for \"showA\[2\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "showA\[3\] HW3.v(156) " "Inferred latch for \"showA\[3\]\" at HW3.v(156)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[0\] HW3.v(126) " "Inferred latch for \"NextState\[0\]\" at HW3.v(126)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[1\] HW3.v(126) " "Inferred latch for \"NextState\[1\]\" at HW3.v(126)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537094 "|HW3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Decoder LED_Decoder:U0 " "Elaborating entity \"LED_Decoder\" for hierarchy \"LED_Decoder:U0\"" {  } { { "HW3.v" "U0" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669605537125 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out HW3.v(226) " "Verilog HDL Always Construct warning at HW3.v(226): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669605537126 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] HW3.v(226) " "Inferred latch for \"out\[0\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537127 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] HW3.v(226) " "Inferred latch for \"out\[1\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537127 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] HW3.v(226) " "Inferred latch for \"out\[2\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537127 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] HW3.v(226) " "Inferred latch for \"out\[3\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537127 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] HW3.v(226) " "Inferred latch for \"out\[4\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537127 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] HW3.v(226) " "Inferred latch for \"out\[5\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537127 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] HW3.v(226) " "Inferred latch for \"out\[6\]\" at HW3.v(226)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605537127 "|HW3|LED_Decoder:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:U8 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:U8\"" {  } { { "HW3.v" "U8" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669605537134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[2\] " "LATCH primitive \"LED_Decoder:U7\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[1\] " "LATCH primitive \"LED_Decoder:U7\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[0\] " "LATCH primitive \"LED_Decoder:U7\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[4\] " "LATCH primitive \"LED_Decoder:U7\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[5\] " "LATCH primitive \"LED_Decoder:U7\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[6\] " "LATCH primitive \"LED_Decoder:U7\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[3\] " "LATCH primitive \"LED_Decoder:U7\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[2\] " "LATCH primitive \"LED_Decoder:U6\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[1\] " "LATCH primitive \"LED_Decoder:U6\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[0\] " "LATCH primitive \"LED_Decoder:U6\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[4\] " "LATCH primitive \"LED_Decoder:U6\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[5\] " "LATCH primitive \"LED_Decoder:U6\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[6\] " "LATCH primitive \"LED_Decoder:U6\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[3\] " "LATCH primitive \"LED_Decoder:U6\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[2\] " "LATCH primitive \"LED_Decoder:U5\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[1\] " "LATCH primitive \"LED_Decoder:U5\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[0\] " "LATCH primitive \"LED_Decoder:U5\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[4\] " "LATCH primitive \"LED_Decoder:U5\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[5\] " "LATCH primitive \"LED_Decoder:U5\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[6\] " "LATCH primitive \"LED_Decoder:U5\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[3\] " "LATCH primitive \"LED_Decoder:U5\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[2\] " "LATCH primitive \"LED_Decoder:U4\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[1\] " "LATCH primitive \"LED_Decoder:U4\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[0\] " "LATCH primitive \"LED_Decoder:U4\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[4\] " "LATCH primitive \"LED_Decoder:U4\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[5\] " "LATCH primitive \"LED_Decoder:U4\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[6\] " "LATCH primitive \"LED_Decoder:U4\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[3\] " "LATCH primitive \"LED_Decoder:U4\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[2\] " "LATCH primitive \"LED_Decoder:U3\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[4\] " "LATCH primitive \"LED_Decoder:U3\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[5\] " "LATCH primitive \"LED_Decoder:U3\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[6\] " "LATCH primitive \"LED_Decoder:U3\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[3\] " "LATCH primitive \"LED_Decoder:U3\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[2\] " "LATCH primitive \"LED_Decoder:U2\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[1\] " "LATCH primitive \"LED_Decoder:U2\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[0\] " "LATCH primitive \"LED_Decoder:U2\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[4\] " "LATCH primitive \"LED_Decoder:U2\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[5\] " "LATCH primitive \"LED_Decoder:U2\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[6\] " "LATCH primitive \"LED_Decoder:U2\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[3\] " "LATCH primitive \"LED_Decoder:U2\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[2\] " "LATCH primitive \"LED_Decoder:U1\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[1\] " "LATCH primitive \"LED_Decoder:U1\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[0\] " "LATCH primitive \"LED_Decoder:U1\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[4\] " "LATCH primitive \"LED_Decoder:U1\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[5\] " "LATCH primitive \"LED_Decoder:U1\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[6\] " "LATCH primitive \"LED_Decoder:U1\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[2\] " "LATCH primitive \"LED_Decoder:U0\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[1\] " "LATCH primitive \"LED_Decoder:U0\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[0\] " "LATCH primitive \"LED_Decoder:U0\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[4\] " "LATCH primitive \"LED_Decoder:U0\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[5\] " "LATCH primitive \"LED_Decoder:U0\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[6\] " "LATCH primitive \"LED_Decoder:U0\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[3\] " "LATCH primitive \"LED_Decoder:U0\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 226 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669605537437 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "B\[1\] A\[1\] " "Duplicate LATCH primitive \"B\[1\]\" merged with LATCH primitive \"A\[1\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669605537812 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "B\[2\] A\[1\] " "Duplicate LATCH primitive \"B\[2\]\" merged with LATCH primitive \"A\[1\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669605537812 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "A\[2\] A\[1\] " "Duplicate LATCH primitive \"A\[2\]\" merged with LATCH primitive \"A\[1\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669605537812 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1669605537812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[0\] " "Latch NextState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NextState\[0\] " "Ports D and ENA on the latch are fed by the same signal NextState\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537813 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[1\] " "Latch NextState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537813 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[0\] " "Latch guess\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537813 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A\[1\] " "Latch A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537813 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[1\] " "Latch guess\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537813 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[2\] " "Latch guess\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537813 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[3\] " "Latch guess\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537813 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[4\] " "Latch guess\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[5\] " "Latch guess\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[6\] " "Latch guess\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[7\] " "Latch guess\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[8\] " "Latch guess\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[9\] " "Latch guess\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[10\] " "Latch guess\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[11\] " "Latch guess\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[12\] " "Latch guess\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[13\] " "Latch guess\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[14\] " "Latch guess\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[15\] " "Latch guess\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669605537814 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669605537814 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669605537916 "|HW3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669605537916 "|HW3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669605537916 "|HW3|HEX6[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669605537916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669605538007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.map.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605538312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669605538427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669605538427 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669605538488 "|HW3|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669605538488 "|HW3|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669605538488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "391 " "Implemented 391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669605538490 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669605538490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "294 " "Implemented 294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669605538490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669605538490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669605538509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 11:18:58 2022 " "Processing ended: Mon Nov 28 11:18:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669605538509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669605538509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669605538509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669605538509 ""}
