test_lib_bench_cache_sim::bench_cache_sim::bench_with_cache_sim with_10:setup_worst_case_array(10)
  Instructions:                    |                (No change)
  L1 Hits:                         |                (No change)
  L2 Hits:                         |                (         )
  RAM Hits:                        |                (         )
  Total read+write:                |                (No change)
  Estimated Cycles:                |                (         )
test_lib_bench_cache_sim::bench_cache_sim::bench_without_cache_sim with_10:setup_worst_case_array(10)
  Instructions:                    |                (No change)
