<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_1_synth_1" LaunchDir="D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_smartconnect_0_0_synth_1" LaunchDir="D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_smartconnect_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_lenet_0_3_synth_1" LaunchDir="D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_lenet_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

