Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 12:24:03 2019
| Host         : DELL-TVA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_Driehoeken_timing_summary_routed.rpt -pb project_Driehoeken_timing_summary_routed.pb -rpx project_Driehoeken_timing_summary_routed.rpx -warn_on_violation
| Design       : project_Driehoeken
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 75 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.541        0.000                      0                   40        0.248        0.000                      0                   40        3.000        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
pmClockingWizard/inst/Clk100MHz  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard        {0.000 19.862}     39.724          25.174          
  clkfbout_ClockingWizard        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pmClockingWizard/inst/Clk100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard             36.541        0.000                      0                   40        0.248        0.000                      0                   40       19.362        0.000                       0                    31  
  clkfbout_ClockingWizard                                                                                                                                                         18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pmClockingWizard/inst/Clk100MHz
  To Clock:  pmClockingWizard/inst/Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pmClockingWizard/inst/Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pmClockingWizard/inst/Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       36.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.541ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.698ns (25.159%)  route 2.076ns (74.841%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 40.840 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.365     3.992    pmPixelPulserV/Counter_V
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.114    40.840    pmPixelPulserV/CLK
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[5]/C
                         clock pessimism              0.080    40.919    
                         clock uncertainty           -0.086    40.833    
    SLICE_X64Y128        FDRE (Setup_fdre_C_CE)      -0.300    40.533    pmPixelPulserV/Counter_V_reg[5]
  -------------------------------------------------------------------
                         required time                         40.533    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                 36.541    

Slack (MET) :             36.541ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.698ns (25.159%)  route 2.076ns (74.841%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 40.840 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.365     3.992    pmPixelPulserV/Counter_V
    SLICE_X65Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.114    40.840    pmPixelPulserV/CLK
    SLICE_X65Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[6]/C
                         clock pessimism              0.080    40.919    
                         clock uncertainty           -0.086    40.833    
    SLICE_X65Y128        FDRE (Setup_fdre_C_CE)      -0.300    40.533    pmPixelPulserV/Counter_V_reg[6]
  -------------------------------------------------------------------
                         required time                         40.533    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                 36.541    

Slack (MET) :             36.541ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.698ns (25.159%)  route 2.076ns (74.841%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 40.840 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.365     3.992    pmPixelPulserV/Counter_V
    SLICE_X65Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.114    40.840    pmPixelPulserV/CLK
    SLICE_X65Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[7]/C
                         clock pessimism              0.080    40.919    
                         clock uncertainty           -0.086    40.833    
    SLICE_X65Y128        FDRE (Setup_fdre_C_CE)      -0.300    40.533    pmPixelPulserV/Counter_V_reg[7]
  -------------------------------------------------------------------
                         required time                         40.533    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                 36.541    

Slack (MET) :             36.541ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.698ns (25.159%)  route 2.076ns (74.841%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 40.840 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.365     3.992    pmPixelPulserV/Counter_V
    SLICE_X65Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.114    40.840    pmPixelPulserV/CLK
    SLICE_X65Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[8]/C
                         clock pessimism              0.080    40.919    
                         clock uncertainty           -0.086    40.833    
    SLICE_X65Y128        FDRE (Setup_fdre_C_CE)      -0.300    40.533    pmPixelPulserV/Counter_V_reg[8]
  -------------------------------------------------------------------
                         required time                         40.533    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                 36.541    

Slack (MET) :             36.541ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.698ns (25.159%)  route 2.076ns (74.841%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 40.840 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.365     3.992    pmPixelPulserV/Counter_V
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.114    40.840    pmPixelPulserV/CLK
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[9]/C
                         clock pessimism              0.080    40.919    
                         clock uncertainty           -0.086    40.833    
    SLICE_X64Y128        FDRE (Setup_fdre_C_CE)      -0.300    40.533    pmPixelPulserV/Counter_V_reg[9]
  -------------------------------------------------------------------
                         required time                         40.533    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                 36.541    

Slack (MET) :             36.556ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.698ns (25.280%)  route 2.063ns (74.720%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 40.842 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.351     3.979    pmPixelPulserV/Counter_V
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.116    40.842    pmPixelPulserV/CLK
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[0]/C
                         clock pessimism              0.080    40.921    
                         clock uncertainty           -0.086    40.835    
    SLICE_X65Y129        FDRE (Setup_fdre_C_CE)      -0.300    40.535    pmPixelPulserV/Counter_V_reg[0]
  -------------------------------------------------------------------
                         required time                         40.535    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 36.556    

Slack (MET) :             36.556ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.698ns (25.280%)  route 2.063ns (74.720%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 40.842 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.351     3.979    pmPixelPulserV/Counter_V
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.116    40.842    pmPixelPulserV/CLK
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[1]/C
                         clock pessimism              0.080    40.921    
                         clock uncertainty           -0.086    40.835    
    SLICE_X65Y129        FDRE (Setup_fdre_C_CE)      -0.300    40.535    pmPixelPulserV/Counter_V_reg[1]
  -------------------------------------------------------------------
                         required time                         40.535    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 36.556    

Slack (MET) :             36.556ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.698ns (25.280%)  route 2.063ns (74.720%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 40.842 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.351     3.979    pmPixelPulserV/Counter_V
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.116    40.842    pmPixelPulserV/CLK
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[2]/C
                         clock pessimism              0.080    40.921    
                         clock uncertainty           -0.086    40.835    
    SLICE_X65Y129        FDRE (Setup_fdre_C_CE)      -0.300    40.535    pmPixelPulserV/Counter_V_reg[2]
  -------------------------------------------------------------------
                         required time                         40.535    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 36.556    

Slack (MET) :             36.556ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.698ns (25.280%)  route 2.063ns (74.720%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 40.842 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.351     3.979    pmPixelPulserV/Counter_V
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.116    40.842    pmPixelPulserV/CLK
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[4]/C
                         clock pessimism              0.080    40.921    
                         clock uncertainty           -0.086    40.835    
    SLICE_X65Y129        FDRE (Setup_fdre_C_CE)      -0.300    40.535    pmPixelPulserV/Counter_V_reg[4]
  -------------------------------------------------------------------
                         required time                         40.535    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 36.556    

Slack (MET) :             36.566ns  (required time - arrival time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (PixelClk_ClockingWizard rise@39.724ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.698ns (25.372%)  route 2.053ns (74.628%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 40.842 - 39.724 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.414     1.414    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.215     1.218    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.393     1.611 f  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/Q
                         net (fo=7, routed)           0.613     2.224    pmPixelPulserV/Pixel_puls_H/Counter[2]
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.097     2.321 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9/O
                         net (fo=2, routed)           0.749     3.069    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_9_n_0
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.097     3.166 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6/O
                         net (fo=2, routed)           0.350     3.517    pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_6_n_0
    SLICE_X67Y128        LUT4 (Prop_lut4_I0_O)        0.111     3.628 r  pmPixelPulserV/Pixel_puls_H/Counter_V[9]_i_2/O
                         net (fo=10, routed)          0.341     3.969    pmPixelPulserV/Counter_V
    SLICE_X64Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.724    39.724 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.724 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.311    41.034    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    38.188 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    39.654    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    39.726 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          1.116    40.842    pmPixelPulserV/CLK
    SLICE_X64Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[3]/C
                         clock pessimism              0.080    40.921    
                         clock uncertainty           -0.086    40.835    
    SLICE_X64Y129        FDRE (Setup_fdre_C_CE)      -0.300    40.535    pmPixelPulserV/Counter_V_reg[3]
  -------------------------------------------------------------------
                         required time                         40.535    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                 36.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Pixel_puls_H/Counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.736%)  route 0.154ns (45.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.554     0.556    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X67Y128        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  pmPixelPulserV/Pixel_puls_H/Counter_reg[5]/Q
                         net (fo=9, routed)           0.154     0.851    pmPixelPulserV/Pixel_puls_H/Counter[5]
    SLICE_X67Y128        LUT3 (Prop_lut3_I2_O)        0.045     0.896 r  pmPixelPulserV/Pixel_puls_H/Counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.896    pmPixelPulserV/Pixel_puls_H/Counter_0[5]
    SLICE_X67Y128        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.824     0.826    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X67Y128        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[5]/C
                         clock pessimism             -0.270     0.556    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.092     0.648    pmPixelPulserV/Pixel_puls_H/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Counter_V_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.773%)  route 0.177ns (49.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.555     0.557    pmPixelPulserV/CLK
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  pmPixelPulserV/Counter_V_reg[1]/Q
                         net (fo=9, routed)           0.177     0.875    pmPixelPulserV/Counter_V_reg[1]
    SLICE_X65Y129        LUT3 (Prop_lut3_I2_O)        0.042     0.917 r  pmPixelPulserV/Counter_V[2]_i_1/O
                         net (fo=1, routed)           0.000     0.917    pmPixelPulserV/p_0_in[2]
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.825     0.826    pmPixelPulserV/CLK
    SLICE_X65Y129        FDRE                                         r  pmPixelPulserV/Counter_V_reg[2]/C
                         clock pessimism             -0.270     0.557    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.107     0.664    pmPixelPulserV/Counter_V_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Counter_V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.973%)  route 0.159ns (46.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.554     0.556    pmPixelPulserV/CLK
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  pmPixelPulserV/Counter_V_reg[5]/Q
                         net (fo=8, routed)           0.159     0.855    pmPixelPulserV/Counter_V_reg[5]
    SLICE_X64Y128        LUT6 (Prop_lut6_I4_O)        0.045     0.900 r  pmPixelPulserV/Counter_V[9]_i_3/O
                         net (fo=1, routed)           0.000     0.900    pmPixelPulserV/p_0_in[9]
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.824     0.826    pmPixelPulserV/CLK
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[9]/C
                         clock pessimism             -0.270     0.556    
    SLICE_X64Y128        FDRE (Hold_fdre_C_D)         0.091     0.647    pmPixelPulserV/Counter_V_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Pixel_puls_H/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.965%)  route 0.176ns (49.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.554     0.556    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X67Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y127        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  pmPixelPulserV/Pixel_puls_H/Counter_reg[7]/Q
                         net (fo=10, routed)          0.176     0.873    pmPixelPulserV/Pixel_puls_H/Counter[7]
    SLICE_X67Y127        LUT4 (Prop_lut4_I0_O)        0.042     0.915 r  pmPixelPulserV/Pixel_puls_H/Counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.915    pmPixelPulserV/Pixel_puls_H/Counter_0[7]
    SLICE_X67Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.822     0.824    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X67Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[7]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X67Y127        FDRE (Hold_fdre_C_D)         0.105     0.661    pmPixelPulserV/Pixel_puls_H/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Pixel_puls_H/Counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.187ns (46.506%)  route 0.215ns (53.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.554     0.556    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X65Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y127        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/Q
                         net (fo=8, routed)           0.215     0.912    pmPixelPulserV/Pixel_puls_H/Counter[1]
    SLICE_X66Y127        LUT4 (Prop_lut4_I2_O)        0.046     0.958 r  pmPixelPulserV/Pixel_puls_H/Counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.958    pmPixelPulserV/Pixel_puls_H/Counter_0[3]
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.822     0.824    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[3]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X66Y127        FDRE (Hold_fdre_C_D)         0.131     0.700    pmPixelPulserV/Pixel_puls_H/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Counter_V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Counter_V_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.048%)  route 0.165ns (46.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.554     0.556    pmPixelPulserV/CLK
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  pmPixelPulserV/Counter_V_reg[5]/Q
                         net (fo=8, routed)           0.165     0.861    pmPixelPulserV/Counter_V_reg[5]
    SLICE_X64Y128        LUT6 (Prop_lut6_I0_O)        0.045     0.906 r  pmPixelPulserV/Counter_V[5]_i_1/O
                         net (fo=1, routed)           0.000     0.906    pmPixelPulserV/p_0_in[5]
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.824     0.826    pmPixelPulserV/CLK
    SLICE_X64Y128        FDRE                                         r  pmPixelPulserV/Counter_V_reg[5]/C
                         clock pessimism             -0.270     0.556    
    SLICE_X64Y128        FDRE (Hold_fdre_C_D)         0.092     0.648    pmPixelPulserV/Counter_V_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.554     0.556    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X65Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y127        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/Q
                         net (fo=8, routed)           0.166     0.863    pmPixelPulserV/Pixel_puls_H/Counter[1]
    SLICE_X65Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.908 r  pmPixelPulserV/Pixel_puls_H/Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.908    pmPixelPulserV/Pixel_puls_H/Counter_0[1]
    SLICE_X65Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.822     0.824    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X65Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X65Y127        FDRE (Hold_fdre_C_D)         0.091     0.647    pmPixelPulserV/Pixel_puls_H/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Pixel_puls_H/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.296%)  route 0.176ns (45.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.554     0.556    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y127        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  pmPixelPulserV/Pixel_puls_H/Counter_reg[4]/Q
                         net (fo=6, routed)           0.176     0.896    pmPixelPulserV/Pixel_puls_H/Counter[4]
    SLICE_X66Y127        LUT5 (Prop_lut5_I0_O)        0.045     0.941 r  pmPixelPulserV/Pixel_puls_H/Counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.941    pmPixelPulserV/Pixel_puls_H/Counter[4]_i_1_n_0
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.822     0.824    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[4]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X66Y127        FDRE (Hold_fdre_C_D)         0.121     0.677    pmPixelPulserV/Pixel_puls_H/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Pixel_puls_H/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.751%)  route 0.159ns (43.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.554     0.556    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y128        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  pmPixelPulserV/Pixel_puls_H/Counter_reg[6]/Q
                         net (fo=10, routed)          0.159     0.879    pmPixelPulserV/Pixel_puls_H/Counter[6]
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.045     0.924 r  pmPixelPulserV/Pixel_puls_H/Counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.924    pmPixelPulserV/Pixel_puls_H/Counter_0[8]
    SLICE_X67Y128        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.824     0.826    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X67Y128        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[8]/C
                         clock pessimism             -0.257     0.569    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.091     0.660    pmPixelPulserV/Pixel_puls_H/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.372%)  route 0.215ns (53.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.624     0.624    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.554     0.556    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X65Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y127        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  pmPixelPulserV/Pixel_puls_H/Counter_reg[1]/Q
                         net (fo=8, routed)           0.215     0.912    pmPixelPulserV/Pixel_puls_H/Counter[1]
    SLICE_X66Y127        LUT3 (Prop_lut3_I1_O)        0.045     0.957 r  pmPixelPulserV/Pixel_puls_H/Counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.957    pmPixelPulserV/Pixel_puls_H/Counter_0[2]
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.898     0.898    pmClockingWizard/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pmClockingWizard/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pmClockingWizard/inst/clkout1_buf/O
                         net (fo=29, routed)          0.822     0.824    pmPixelPulserV/Pixel_puls_H/CLK
    SLICE_X66Y127        FDRE                                         r  pmPixelPulserV/Pixel_puls_H/Counter_reg[2]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X66Y127        FDRE (Hold_fdre_C_D)         0.120     0.689    pmPixelPulserV/Pixel_puls_H/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         39.724      37.583     RAMB36_X1Y24     pmVideoMem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         39.724      37.583     RAMB36_X1Y25     pmVideoMem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         39.724      37.583     RAMB36_X1Y26     pmVideoMem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         39.724      37.583     RAMB36_X2Y23     pmVideoMem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         39.724      37.583     RAMB36_X2Y24     pmVideoMem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         39.724      37.583     RAMB36_X1Y23     pmVideoMem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         39.724      37.762     RAMB36_X2Y26     pmVideoMem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         39.724      37.762     RAMB36_X1Y27     pmVideoMem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         39.724      37.762     RAMB36_X2Y25     pmVideoMem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         39.724      38.131     BUFGCTRL_X0Y0    pmClockingWizard/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.637    MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X64Y129    pmPixelPulserV/Counter_V_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X64Y129    pmPixelPulserV/Counter_V_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X64Y129    pmPixelPulserV/Counter_V_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X64Y129    pmPixelPulserV/Counter_V_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X65Y129    pmPixelPulserV/Counter_V_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pmClockingWizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    pmClockingWizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pmClockingWizard/inst/mmcm_adv_inst/CLKFBOUT



