Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Dec  1 00:29:36 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   sw<4>_IBUF
   sw<5>_IBUF
   sw<6>_IBUF
   sw<7>_IBUF


