// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 6 bit counter.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_cnt6 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    output [5:0] dout
);

wire [5:0] dout_w;

alt_ehipc3_fm_lut6 t0 (
    .din({6'h0 | dout }),
    .dout(dout_w[0])
);
defparam t0 .MASK = 64'h5555555555555555;
defparam t0 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_lut6 t1 (
    .din({6'h0 | dout }),
    .dout(dout_w[1])
);
defparam t1 .MASK = 64'h6666666666666666;
defparam t1 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_lut6 t2 (
    .din({6'h0 | dout }),
    .dout(dout_w[2])
);
defparam t2 .MASK = 64'h7878787878787878;
defparam t2 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_lut6 t3 (
    .din({6'h0 | dout }),
    .dout(dout_w[3])
);
defparam t3 .MASK = 64'h7f807f807f807f80;
defparam t3 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_lut6 t4 (
    .din({6'h0 | dout }),
    .dout(dout_w[4])
);
defparam t4 .MASK = 64'h7fff80007fff8000;
defparam t4 .SIM_EMULATE = SIM_EMULATE;

alt_ehipc3_fm_lut6 t5 (
    .din({6'h0 | dout }),
    .dout(dout_w[5])
);
defparam t5 .MASK = 64'h7fffffff80000000;
defparam t5 .SIM_EMULATE = SIM_EMULATE;

reg [5:0] dout_r = 6'b0 /* synthesis preserve dont_replicate */;
always @(posedge clk)  dout_r <= dout_w;
assign dout = dout_r;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7vL858Zqh4+o2l37wF1t5hg3qMqDtk7ncM9uhI4Th2E3V67TlZr4CL2mwdvrURhQg17csdYRSAOTnN/wZvcqFRgyIY3lFff4WgqxDO97IWCyaFqlTFvBYnRVGrzsdT2J+Tk36+iXTvwHLLQJWKDnubW0MAVfCCv8n4qV4XAZ98yg7XiHd/H8MuC2LGpxjspmVqyHTbtH3FJksAk0mLhZKoIaRp/M4B8+51ynnScH8T2A30WWIs7yqhQTBYwwRJJuv4Hh1jn9M5o8PkoZ5xWQZSojNl7upMkKP7d49OsNAlOEzT56l2iVYbCQIEdkEG6E6mGGqWTlaY4lzuGcU7yhQCZQ4SLPn8Ux+4UYdai0zMwNRTM8R/LvylsXdtZzZKL3LT22jfFDupfCqHslTsLCOfu71zKQHKS63O3eTn5D5DiswzPmclOLkcAEJu6b6waQkKii28UAGogipEGezLY10OsHAq9Z1JvV4iPPxqus293Zfp1ieLkuXBESkQPugRIByUpinz2RgOtoq/sQJA3PIhcM2gNs6+ZUBppLIU6oPZrUEDXK/OUHobKPJpnpmrzc3YvQMn3iKIVvlMBkfpiAmohepyhMnWUNcjz9vrAri/PWPnfHfcYsNrGstO/jrUxATG6eJOxQPV5P7pF2ozCMqV0yMnL5sUeu54muXuypBPIsw3WE8XhHtTa7/fbYKG/JrETqOgBNA38IN9ciia/4SAuhFNcicCami85iLiQEjay+/zt4/2ev9j4ZRvbJMdY37vKmj5I/ay5ZW1NWzUBI6Wp"
`endif