// Seed: 1624651911
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output wand id_2,
    input wor id_3,
    input wor id_4,
    output supply0 id_5,
    input wor id_6
    , id_18,
    output wor id_7,
    input wor id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    output wand id_12,
    input uwire id_13,
    output wire id_14,
    input tri id_15,
    output wor id_16
);
endmodule
module module_1 #(
    parameter id_2 = 32'd2,
    parameter id_4 = 32'd92,
    parameter id_5 = 32'd48,
    parameter id_8 = 32'd96
) (
    output supply0 id_0,
    input wand id_1[id_4  -  id_2  -  id_8 : id_5],
    output tri1 _id_2,
    input tri0 id_3,
    input uwire _id_4,
    input wire _id_5,
    output wire id_6,
    output tri0 id_7,
    input wor _id_8,
    output tri1 id_9
);
  assign id_6 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_6,
      id_1,
      id_7,
      id_3,
      id_1,
      id_9,
      id_1,
      id_6,
      id_1,
      id_6,
      id_3,
      id_0
  );
endmodule
