
*** Running vivado
    with args -log PL_phase_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PL_phase_wrapper.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source PL_phase_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top PL_phase_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1447.469 ; gain = 439.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PL_phase_wrapper' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/hdl/PL_phase_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'PL_phase' declared at 'c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:580' bound to instance 'PL_phase_i' of component 'PL_phase' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/hdl/PL_phase_wrapper.vhd:28]
INFO: [Synth 8-638] synthesizing module 'PL_phase' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:590]
INFO: [Synth 8-3491] module 'PL_phase_axi_gpio_0_0' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'PL_phase_axi_gpio_0_0' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:854]
INFO: [Synth 8-638] synthesizing module 'PL_phase_axi_gpio_0_0' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'PL_phase_blk_mem_gen_0_0' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_blk_mem_gen_0_0_stub.vhdl:6' bound to instance 'blk_mem_gen_0' of component 'PL_phase_blk_mem_gen_0_0' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:877]
INFO: [Synth 8-638] synthesizing module 'PL_phase_blk_mem_gen_0_0' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_blk_mem_gen_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'PL_phase_blk_mem_gen_0_1' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_blk_mem_gen_0_1_stub.vhdl:6' bound to instance 'blk_mem_gen_1' of component 'PL_phase_blk_mem_gen_0_1' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:886]
INFO: [Synth 8-638] synthesizing module 'PL_phase_blk_mem_gen_0_1' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_blk_mem_gen_0_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'PL_phase_c_addsub_0_0' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_c_addsub_0_0_stub.vhdl:6' bound to instance 'c_addsub_0' of component 'PL_phase_c_addsub_0_0' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:895]
INFO: [Synth 8-638] synthesizing module 'PL_phase_c_addsub_0_0' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_c_addsub_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'PL_phase_c_shift_ram_0_0' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_c_shift_ram_0_0_stub.vhdl:6' bound to instance 'c_shift_ram_0' of component 'PL_phase_c_shift_ram_0_0' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:903]
INFO: [Synth 8-638] synthesizing module 'PL_phase_c_shift_ram_0_0' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_c_shift_ram_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'PL_phase_c_shift_ram_0_1' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_c_shift_ram_0_1_stub.vhdl:6' bound to instance 'c_shift_ram_1' of component 'PL_phase_c_shift_ram_0_1' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:909]
INFO: [Synth 8-638] synthesizing module 'PL_phase_c_shift_ram_0_1' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_c_shift_ram_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'PL_phase_c_shift_ram_0_2' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_c_shift_ram_0_2_stub.vhdl:6' bound to instance 'c_shift_ram_2' of component 'PL_phase_c_shift_ram_0_2' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:915]
INFO: [Synth 8-638] synthesizing module 'PL_phase_c_shift_ram_0_2' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_c_shift_ram_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'PL_phase_processing_system7_0_0' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'PL_phase_processing_system7_0_0' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:921]
INFO: [Synth 8-638] synthesizing module 'PL_phase_processing_system7_0_0' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_processing_system7_0_0_stub.vhdl:80]
INFO: [Synth 8-638] synthesizing module 'PL_phase_ps7_0_axi_periph_0' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:393]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_D89Q9W' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:79]
INFO: [Synth 8-3491] module 'PL_phase_auto_pc_0' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_auto_pc_0_stub.vhdl:6' bound to instance 'auto_pc' of component 'PL_phase_auto_pc_0' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:260]
INFO: [Synth 8-638] synthesizing module 'PL_phase_auto_pc_0' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_D89Q9W' (0#1) [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'PL_phase_ps7_0_axi_periph_0' (0#1) [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:393]
INFO: [Synth 8-3491] module 'PL_phase_rst_ps7_0_50M_0' declared at 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_rst_ps7_0_50M_0_stub.vhdl:6' bound to instance 'rst_ps7_0_50M' of component 'PL_phase_rst_ps7_0_50M_0' [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:1056]
INFO: [Synth 8-638] synthesizing module 'PL_phase_rst_ps7_0_50M_0' [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/.Xil/Vivado-16984-DESKTOP-C5H8N6H/realtime/PL_phase_rst_ps7_0_50M_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'PL_phase' (0#1) [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:590]
INFO: [Synth 8-256] done synthesizing module 'PL_phase_wrapper' (0#1) [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/hdl/PL_phase_wrapper.vhd:21]
WARNING: [Synth 8-3848] Net NLW_c_shift_ram_2_D_UNCONNECTED in module/entity PL_phase does not have driver. [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:817]
WARNING: [Synth 8-3848] Net NLW_blk_mem_gen_1_addra_UNCONNECTED in module/entity PL_phase does not have driver. [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:816]
WARNING: [Synth 8-3848] Net NLW_axi_gpio_0_gpio_io_i_UNCONNECTED in module/entity PL_phase does not have driver. [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/synth/PL_phase.vhd:815]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_D89Q9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_D89Q9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module PL_phase_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module PL_phase_ps7_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1560.562 ; gain = 553.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1560.562 ; gain = 553.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1560.562 ; gain = 553.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1560.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_processing_system7_0_0/PL_phase_processing_system7_0_0/PL_phase_processing_system7_0_0_in_context.xdc] for cell 'PL_phase_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_processing_system7_0_0/PL_phase_processing_system7_0_0/PL_phase_processing_system7_0_0_in_context.xdc] for cell 'PL_phase_i/processing_system7_0'
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_axi_gpio_0_0/PL_phase_axi_gpio_0_0/PL_phase_axi_gpio_0_0_in_context.xdc] for cell 'PL_phase_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_axi_gpio_0_0/PL_phase_axi_gpio_0_0/PL_phase_axi_gpio_0_0_in_context.xdc] for cell 'PL_phase_i/axi_gpio_0'
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_auto_pc_0/PL_phase_auto_pc_0/PL_phase_auto_pc_0_in_context.xdc] for cell 'PL_phase_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_auto_pc_0/PL_phase_auto_pc_0/PL_phase_auto_pc_0_in_context.xdc] for cell 'PL_phase_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_rst_ps7_0_50M_0/PL_phase_rst_ps7_0_50M_0/PL_phase_rst_ps7_0_50M_0_in_context.xdc] for cell 'PL_phase_i/rst_ps7_0_50M'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_rst_ps7_0_50M_0/PL_phase_rst_ps7_0_50M_0/PL_phase_rst_ps7_0_50M_0_in_context.xdc] for cell 'PL_phase_i/rst_ps7_0_50M'
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_blk_mem_gen_0_0/PL_phase_blk_mem_gen_0_0/PL_phase_blk_mem_gen_0_0_in_context.xdc] for cell 'PL_phase_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_blk_mem_gen_0_0/PL_phase_blk_mem_gen_0_0/PL_phase_blk_mem_gen_0_0_in_context.xdc] for cell 'PL_phase_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_c_shift_ram_0_0/PL_phase_c_shift_ram_0_0/PL_phase_c_shift_ram_0_2_in_context.xdc] for cell 'PL_phase_i/c_shift_ram_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_c_shift_ram_0_0/PL_phase_c_shift_ram_0_0/PL_phase_c_shift_ram_0_2_in_context.xdc] for cell 'PL_phase_i/c_shift_ram_0'
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_c_shift_ram_0_1/PL_phase_c_shift_ram_0_1/PL_phase_c_shift_ram_0_2_in_context.xdc] for cell 'PL_phase_i/c_shift_ram_1'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_c_shift_ram_0_1/PL_phase_c_shift_ram_0_1/PL_phase_c_shift_ram_0_2_in_context.xdc] for cell 'PL_phase_i/c_shift_ram_1'
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_c_shift_ram_0_2/PL_phase_c_shift_ram_0_2/PL_phase_c_shift_ram_0_2_in_context.xdc] for cell 'PL_phase_i/c_shift_ram_2'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_c_shift_ram_0_2/PL_phase_c_shift_ram_0_2/PL_phase_c_shift_ram_0_2_in_context.xdc] for cell 'PL_phase_i/c_shift_ram_2'
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_blk_mem_gen_0_1/PL_phase_blk_mem_gen_0_1/PL_phase_blk_mem_gen_0_0_in_context.xdc] for cell 'PL_phase_i/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_blk_mem_gen_0_1/PL_phase_blk_mem_gen_0_1/PL_phase_blk_mem_gen_0_0_in_context.xdc] for cell 'PL_phase_i/blk_mem_gen_1'
Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_c_addsub_0_0/PL_phase_c_addsub_0_0/PL_phase_c_addsub_0_0_in_context.xdc] for cell 'PL_phase_i/c_addsub_0'
Finished Parsing XDC File [c:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.gen/sources_1/bd/PL_phase/ip/PL_phase_c_addsub_0_0/PL_phase_c_addsub_0_0/PL_phase_c_addsub_0_0_in_context.xdc] for cell 'PL_phase_i/c_addsub_0'
Parsing XDC File [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1570.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/c_shift_ram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/c_shift_ram_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/c_shift_ram_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_phase_i/c_addsub_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module PL_phase_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module PL_phase_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module PL_phase_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module PL_phase_ps7_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_gpio_0 has unconnected pin gpio_io_i[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module axi_gpio_0 has unconnected pin gpio_io_i[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_1 has unconnected pin addra[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_1 has unconnected pin addra[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_1 has unconnected pin addra[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_1 has unconnected pin addra[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_1 has unconnected pin addra[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_1 has unconnected pin addra[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_1 has unconnected pin addra[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_1 has unconnected pin addra[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module c_shift_ram_2 has unconnected pin D[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module c_shift_ram_2 has unconnected pin D[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module c_shift_ram_2 has unconnected pin D[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module c_shift_ram_2 has unconnected pin D[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module c_shift_ram_2 has unconnected pin D[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module c_shift_ram_2 has unconnected pin D[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module c_shift_ram_2 has unconnected pin D[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module c_shift_ram_2 has unconnected pin D[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |PL_phase_auto_pc_0              |         1|
|2     |PL_phase_axi_gpio_0_0           |         1|
|3     |PL_phase_blk_mem_gen_0_0        |         1|
|4     |PL_phase_blk_mem_gen_0_1        |         1|
|5     |PL_phase_c_addsub_0_0           |         1|
|6     |PL_phase_c_shift_ram_0_0        |         1|
|7     |PL_phase_c_shift_ram_0_1        |         1|
|8     |PL_phase_c_shift_ram_0_2        |         1|
|9     |PL_phase_processing_system7_0_0 |         1|
|10    |PL_phase_rst_ps7_0_50M_0        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |PL_phase_auto_pc_0_bbox              |     1|
|2     |PL_phase_axi_gpio_0_0_bbox           |     1|
|3     |PL_phase_blk_mem_gen_0_0_bbox        |     1|
|4     |PL_phase_blk_mem_gen_0_1_bbox        |     1|
|5     |PL_phase_c_addsub_0_0_bbox           |     1|
|6     |PL_phase_c_shift_ram_0_0_bbox        |     1|
|7     |PL_phase_c_shift_ram_0_1_bbox        |     1|
|8     |PL_phase_c_shift_ram_0_2_bbox        |     1|
|9     |PL_phase_processing_system7_0_0_bbox |     1|
|10    |PL_phase_rst_ps7_0_50M_0_bbox        |     1|
|11    |OBUF                                 |     8|
+------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.340 ; gain = 562.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1570.340 ; gain = 553.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1570.340 ; gain = 562.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1575.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1584.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 61bdbd93
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 12 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1584.586 ; gain = 1004.605
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1584.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/RCS/HW02/EbraahimianHW2codesign/EbraahimianHW2codesign.runs/synth_1/PL_phase_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PL_phase_wrapper_utilization_synth.rpt -pb PL_phase_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 18:04:47 2023...
