m255
K3
13
cModel Technology
Z0 dC:\Users\nourn\OneDrive\Skrivbord\VHDL\tenta2020\simulation\modelsim
Edata_sample
Z1 w1710287587
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\nourn\OneDrive\Skrivbord\VHDL\tenta2020\simulation\modelsim
Z5 8C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/data_sample.vhd
Z6 FC:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/data_sample.vhd
l0
L4
VA>OShmo]Q^;6;?9B^eK<]0
!s100 i9Y;J`T24WVXe?VWRM5<S1
Z7 OV;C;10.1d;51
32
!i10b 1
Z8 !s108 1710287600.571000
Z9 !s90 -reportprogress|300|-work|work|C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/data_sample.vhd|
Z10 !s107 C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/data_sample.vhd|
Z11 o-work work -O0
Z12 tExplicit 1
Artl
R2
R3
Z13 DEx4 work 11 data_sample 0 22 A>OShmo]Q^;6;?9B^eK<]0
l22
L18
VZG@?[ek4EBIVHQlDYfZQm0
!s100 ]PgY9da]d4OJ3oSC9jEh>1
R7
32
!i10b 1
R8
R9
R10
R11
R12
Etenta2020_top_level
Z14 w1710083808
R2
R3
R4
Z15 8C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd
Z16 FC:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd
l0
L4
VVmGOa27R@Jgg0W3[8^6JD2
R7
31
Z17 !s108 1710287452.846000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd|
Z19 !s107 C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd|
Z20 o-93 -work work -O0
R12
!s100 8Mhj[D^5c[HM^D^[D^<`E0
!i10b 1
Artl
R2
R3
DEx4 work 19 tenta2020_top_level 0 22 VmGOa27R@Jgg0W3[8^6JD2
l28
L22
VDH>09B^k_cdCF_2V7H12;2
R7
31
R17
R18
R19
R20
R12
!s100 C1;l[PEB`7cT5cYkSPUJY2
!i10b 1
