-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity writeBackCacheDataDR is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_outData_din : OUT STD_LOGIC_VECTOR (863 downto 0);
    p_outData_full_n : IN STD_LOGIC;
    p_outData_write : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_0_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_0_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_1_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_1_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_2_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_2_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_3_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_3_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_4_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_4_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_5_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_5_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_6_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_6_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_7_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_7_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_8_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_8_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_9_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_9_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_10_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_10_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_11_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_11_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_12_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_12_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_13_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_13_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_14_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_14_q0 : IN STD_LOGIC_VECTOR (53 downto 0);
    p_digitReseversedOutputBuff_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_digitReseversedOutputBuff_15_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_15_q0 : IN STD_LOGIC_VECTOR (53 downto 0) );
end;


architecture behav of writeBackCacheDataDR is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv8_30 : STD_LOGIC_VECTOR (7 downto 0) := "00110000";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv8_50 : STD_LOGIC_VECTOR (7 downto 0) := "01010000";
    constant ap_const_lv8_60 : STD_LOGIC_VECTOR (7 downto 0) := "01100000";
    constant ap_const_lv8_70 : STD_LOGIC_VECTOR (7 downto 0) := "01110000";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv8_B0 : STD_LOGIC_VECTOR (7 downto 0) := "10110000";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";
    constant ap_const_lv8_D0 : STD_LOGIC_VECTOR (7 downto 0) := "11010000";
    constant ap_const_lv8_E0 : STD_LOGIC_VECTOR (7 downto 0) := "11100000";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal icmp_ln180_reg_14590 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_reg_14590_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_outData_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal r_0201_reg_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_0200_reg_400 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_1_0199_reg_414 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_2_0198_reg_428 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_3_0197_reg_442 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_4_0196_reg_456 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_5_0195_reg_470 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_6_0194_reg_484 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_7_0193_reg_498 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_8_0192_reg_512 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_9_0191_reg_526 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_10_0190_reg_540 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_11_0189_reg_554 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_12_0188_reg_568 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_13_0187_reg_582 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_14_0186_reg_596 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_15_0185_reg_610 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln180_fu_13984_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln180_reg_14481 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal sub_ln150_fu_13998_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln150_reg_14500 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln150_reg_14500_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln150_reg_14500_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_fu_14017_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_14509 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal sub_ln201_fu_14023_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln201_reg_14514 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln201_reg_14514_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln201_reg_14514_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln201_reg_14514_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_reg_14520 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_reg_14525 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_reg_14530 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_reg_14535 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_reg_14540 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_reg_14545 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_reg_14550 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_reg_14555 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_reg_14560 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_reg_14565 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_14570 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_reg_14575 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_13_reg_14580 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_reg_14585 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln180_fu_14261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_reg_14590_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_reg_14590_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_reg_14590_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_reg_14669 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_2_36_reg_14709 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_3_37_reg_14729 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_4_38_reg_14749 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_5_39_reg_14769 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_6_40_reg_14789 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_7_41_reg_14809 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_8_42_reg_14829 : STD_LOGIC_VECTOR (53 downto 0);
    signal xor_ln203_fu_14438_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln203_reg_14849 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_0_9_43_reg_14853 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_10_44_reg_14873 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_11_45_reg_14893 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_12_46_reg_14913 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_13_47_reg_14933 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_14_48_reg_14953 : STD_LOGIC_VECTOR (53 downto 0);
    signal temp_0_15_49_reg_14973 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_s_fu_14443_p17 : STD_LOGIC_VECTOR (863 downto 0);
    signal tmp_s_reg_14993 : STD_LOGIC_VECTOR (863 downto 0);
    signal rewind_ap_ready : STD_LOGIC;
    signal rewind_ap_ready_reg : STD_LOGIC := '0';
    signal rewind_enable : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_phi_mux_r_0201_phi_fu_390_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_temp_0_16_phi_fu_13934_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_0200_phi_fu_404_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_16_phi_fu_13880_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_0199_phi_fu_418_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_16_phi_fu_13826_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_0198_phi_fu_432_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_16_phi_fu_13772_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_0197_phi_fu_446_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_16_phi_fu_13718_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_0196_phi_fu_460_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_16_phi_fu_13664_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_0195_phi_fu_474_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_16_phi_fu_13610_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_0194_phi_fu_488_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_16_phi_fu_13556_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_0193_phi_fu_502_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_16_phi_fu_13502_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_0192_phi_fu_516_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_16_phi_fu_13448_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_0191_phi_fu_530_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_16_phi_fu_13394_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_0190_phi_fu_544_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_16_phi_fu_13340_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_0189_phi_fu_558_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_16_phi_fu_13286_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_0188_phi_fu_572_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_16_phi_fu_13232_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_0187_phi_fu_586_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_16_phi_fu_13178_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_0186_phi_fu_600_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_16_phi_fu_13124_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_0185_phi_fu_614_p6 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_1_phi_fu_627_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_15_1_reg_624 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_1_phi_fu_680_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_14_1_reg_677 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_1_phi_fu_733_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_13_1_reg_730 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_1_phi_fu_786_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_12_1_reg_783 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_1_phi_fu_839_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_11_1_reg_836 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_1_phi_fu_892_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_10_1_reg_889 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_1_phi_fu_945_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_9_1_reg_942 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_1_phi_fu_998_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_8_1_reg_995 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_1_phi_fu_1051_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_7_1_reg_1048 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_1_phi_fu_1104_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_6_1_reg_1101 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_1_phi_fu_1157_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_5_1_reg_1154 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_1_phi_fu_1210_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_4_1_reg_1207 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_1_phi_fu_1263_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_3_1_reg_1260 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_1_phi_fu_1316_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_2_1_reg_1313 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_1_phi_fu_1369_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_1_1_reg_1366 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_1_phi_fu_1422_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_0_1_reg_1419 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_15_2_reg_1472 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_15_2_reg_1472 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_15_2_reg_1472 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_15_2_reg_1472 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_2_reg_1472 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_14_2_reg_1524 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_14_2_reg_1524 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_14_2_reg_1524 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_14_2_reg_1524 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_2_reg_1524 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_13_2_reg_1576 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_13_2_reg_1576 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_13_2_reg_1576 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_13_2_reg_1576 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_2_reg_1576 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_12_2_reg_1628 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_12_2_reg_1628 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_12_2_reg_1628 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_12_2_reg_1628 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_2_reg_1628 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_11_2_reg_1680 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_11_2_reg_1680 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_11_2_reg_1680 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_11_2_reg_1680 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_2_reg_1680 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_10_2_reg_1732 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_10_2_reg_1732 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_10_2_reg_1732 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_10_2_reg_1732 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_2_reg_1732 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_9_2_reg_1784 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_9_2_reg_1784 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_9_2_reg_1784 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_9_2_reg_1784 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_2_reg_1784 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_8_2_reg_1836 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_8_2_reg_1836 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_8_2_reg_1836 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_8_2_reg_1836 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_2_reg_1836 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_7_2_reg_1888 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_7_2_reg_1888 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_7_2_reg_1888 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_7_2_reg_1888 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_2_reg_1888 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_6_2_reg_1940 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_6_2_reg_1940 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_6_2_reg_1940 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_6_2_reg_1940 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_2_reg_1940 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_5_2_reg_1992 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_5_2_reg_1992 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_5_2_reg_1992 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_5_2_reg_1992 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_2_reg_1992 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_4_2_reg_2044 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_4_2_reg_2044 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_4_2_reg_2044 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_4_2_reg_2044 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_2_reg_2044 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_3_2_reg_2096 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_3_2_reg_2096 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_3_2_reg_2096 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_3_2_reg_2096 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_2_reg_2096 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_2_2_reg_2148 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_2_2_reg_2148 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_2_2_reg_2148 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_2_2_reg_2148 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_2_reg_2148 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_1_2_reg_2200 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_1_2_reg_2200 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_1_2_reg_2200 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_1_2_reg_2200 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_2_reg_2200 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_0_2_reg_2252 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_0_2_reg_2252 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_0_2_reg_2252 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter3_temp_0_2_reg_2252 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_2_reg_2252 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_3_phi_fu_2307_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_3_reg_2304 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_3_phi_fu_2359_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_3_reg_2356 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_3_phi_fu_2411_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_3_reg_2408 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_3_phi_fu_2463_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_3_reg_2460 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_3_phi_fu_2515_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_3_reg_2512 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_3_phi_fu_2567_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_3_reg_2564 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_3_phi_fu_2619_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_3_reg_2616 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_3_phi_fu_2671_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_3_reg_2668 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_3_phi_fu_2723_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_3_reg_2720 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_3_phi_fu_2775_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_3_reg_2772 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_3_phi_fu_2827_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_3_reg_2824 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_3_phi_fu_2879_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_3_reg_2876 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_3_phi_fu_2931_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_3_reg_2928 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_3_phi_fu_2983_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_3_reg_2980 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_3_phi_fu_3035_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_3_reg_3032 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_3_phi_fu_3087_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_3_reg_3084 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_4_phi_fu_3139_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_4_reg_3136 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_4_phi_fu_3191_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_4_reg_3188 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_4_phi_fu_3243_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_4_reg_3240 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_4_phi_fu_3295_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_4_reg_3292 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_4_phi_fu_3347_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_4_reg_3344 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_4_phi_fu_3399_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_4_reg_3396 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_4_phi_fu_3451_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_4_reg_3448 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_4_phi_fu_3503_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_4_reg_3500 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_4_phi_fu_3555_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_4_reg_3552 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_4_phi_fu_3607_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_4_reg_3604 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_4_phi_fu_3659_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_4_reg_3656 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_4_phi_fu_3711_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_4_reg_3708 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_4_phi_fu_3763_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_4_reg_3760 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_4_phi_fu_3815_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_4_reg_3812 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_4_phi_fu_3867_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_4_reg_3864 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_4_phi_fu_3919_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_4_reg_3916 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_5_phi_fu_3971_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_5_reg_3968 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_5_phi_fu_4023_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_5_reg_4020 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_5_phi_fu_4075_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_5_reg_4072 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_5_phi_fu_4127_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_5_reg_4124 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_5_phi_fu_4179_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_5_reg_4176 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_5_phi_fu_4231_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_5_reg_4228 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_5_phi_fu_4283_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_5_reg_4280 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_5_phi_fu_4335_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_5_reg_4332 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_5_phi_fu_4387_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_5_reg_4384 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_5_phi_fu_4439_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_5_reg_4436 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_5_phi_fu_4491_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_5_reg_4488 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_5_phi_fu_4543_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_5_reg_4540 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_5_phi_fu_4595_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_5_reg_4592 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_5_phi_fu_4647_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_5_reg_4644 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_5_phi_fu_4699_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_5_reg_4696 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_5_phi_fu_4751_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_5_reg_4748 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_6_phi_fu_4803_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_6_reg_4800 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_6_phi_fu_4855_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_6_reg_4852 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_6_phi_fu_4907_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_6_reg_4904 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_6_phi_fu_4959_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_6_reg_4956 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_6_phi_fu_5011_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_6_reg_5008 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_6_phi_fu_5063_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_6_reg_5060 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_6_phi_fu_5115_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_6_reg_5112 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_6_phi_fu_5167_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_6_reg_5164 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_6_phi_fu_5219_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_6_reg_5216 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_6_phi_fu_5271_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_6_reg_5268 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_6_phi_fu_5323_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_6_reg_5320 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_6_phi_fu_5375_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_6_reg_5372 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_6_phi_fu_5427_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_6_reg_5424 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_6_phi_fu_5479_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_6_reg_5476 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_6_phi_fu_5531_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_6_reg_5528 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_6_phi_fu_5583_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_6_reg_5580 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_7_phi_fu_5635_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_7_reg_5632 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_7_phi_fu_5687_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_7_reg_5684 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_7_phi_fu_5739_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_7_reg_5736 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_7_phi_fu_5791_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_7_reg_5788 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_7_phi_fu_5843_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_7_reg_5840 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_7_phi_fu_5895_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_7_reg_5892 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_7_phi_fu_5947_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_7_reg_5944 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_7_phi_fu_5999_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_7_reg_5996 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_7_phi_fu_6051_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_7_reg_6048 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_7_phi_fu_6103_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_7_reg_6100 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_7_phi_fu_6155_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_7_reg_6152 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_7_phi_fu_6207_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_7_reg_6204 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_7_phi_fu_6259_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_7_reg_6256 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_7_phi_fu_6311_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_7_reg_6308 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_7_phi_fu_6363_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_7_reg_6360 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_7_phi_fu_6415_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_7_reg_6412 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_8_phi_fu_6467_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_8_reg_6464 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_8_phi_fu_6519_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_8_reg_6516 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_8_phi_fu_6571_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_8_reg_6568 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_8_phi_fu_6623_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_8_reg_6620 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_8_phi_fu_6675_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_8_reg_6672 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_8_phi_fu_6727_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_8_reg_6724 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_8_phi_fu_6779_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_8_reg_6776 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_8_phi_fu_6831_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_8_reg_6828 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_8_phi_fu_6883_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_8_reg_6880 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_8_phi_fu_6935_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_8_reg_6932 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_8_phi_fu_6987_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_8_reg_6984 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_8_phi_fu_7039_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_8_reg_7036 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_8_phi_fu_7091_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_8_reg_7088 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_8_phi_fu_7143_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_8_reg_7140 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_8_phi_fu_7195_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_8_reg_7192 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_8_phi_fu_7247_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_8_reg_7244 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_9_phi_fu_7299_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_9_reg_7296 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_9_phi_fu_7351_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_9_reg_7348 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_9_phi_fu_7403_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_9_reg_7400 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_9_phi_fu_7455_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_9_reg_7452 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_9_phi_fu_7507_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_9_reg_7504 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_9_phi_fu_7559_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_9_reg_7556 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_9_phi_fu_7611_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_9_reg_7608 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_9_phi_fu_7663_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_9_reg_7660 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_9_phi_fu_7715_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_9_reg_7712 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_9_phi_fu_7767_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_9_reg_7764 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_9_phi_fu_7819_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_9_reg_7816 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_9_phi_fu_7871_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_9_reg_7868 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_9_phi_fu_7923_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_9_reg_7920 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_9_phi_fu_7975_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_9_reg_7972 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_9_phi_fu_8027_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_9_reg_8024 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_9_phi_fu_8079_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_9_reg_8076 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_10_phi_fu_8131_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_10_reg_8128 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_10_phi_fu_8183_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_10_reg_8180 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_10_phi_fu_8235_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_10_reg_8232 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_10_phi_fu_8287_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_10_reg_8284 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_10_phi_fu_8339_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_10_reg_8336 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_10_phi_fu_8391_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_10_reg_8388 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_10_phi_fu_8443_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_10_reg_8440 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_10_phi_fu_8495_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_10_reg_8492 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_10_phi_fu_8547_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_10_reg_8544 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_10_phi_fu_8599_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_10_reg_8596 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_10_phi_fu_8651_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_10_reg_8648 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_10_phi_fu_8703_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_10_reg_8700 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_10_phi_fu_8755_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_10_reg_8752 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_10_phi_fu_8807_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_10_reg_8804 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_10_phi_fu_8859_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_10_reg_8856 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_10_phi_fu_8911_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_10_reg_8908 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_11_phi_fu_8963_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_11_reg_8960 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_11_phi_fu_9015_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_11_reg_9012 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_11_phi_fu_9067_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_11_reg_9064 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_11_phi_fu_9119_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_11_reg_9116 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_11_phi_fu_9171_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_11_reg_9168 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_11_phi_fu_9223_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_11_reg_9220 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_11_phi_fu_9275_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_11_reg_9272 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_11_phi_fu_9327_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_11_reg_9324 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_11_phi_fu_9379_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_11_reg_9376 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_11_phi_fu_9431_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_11_reg_9428 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_11_phi_fu_9483_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_11_reg_9480 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_11_phi_fu_9535_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_11_reg_9532 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_11_phi_fu_9587_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_11_reg_9584 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_11_phi_fu_9639_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_11_reg_9636 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_11_phi_fu_9691_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_11_reg_9688 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_11_phi_fu_9743_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_11_reg_9740 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_12_phi_fu_9795_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_12_reg_9792 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_12_phi_fu_9847_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_12_reg_9844 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_12_phi_fu_9899_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_12_reg_9896 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_12_phi_fu_9951_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_12_reg_9948 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_12_phi_fu_10003_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_12_reg_10000 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_12_phi_fu_10055_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_12_reg_10052 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_12_phi_fu_10107_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_12_reg_10104 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_12_phi_fu_10159_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_12_reg_10156 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_12_phi_fu_10211_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_12_reg_10208 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_12_phi_fu_10263_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_12_reg_10260 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_12_phi_fu_10315_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_12_reg_10312 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_12_phi_fu_10367_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_12_reg_10364 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_12_phi_fu_10419_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_12_reg_10416 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_12_phi_fu_10471_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_12_reg_10468 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_12_phi_fu_10523_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_12_reg_10520 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_12_phi_fu_10575_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_12_reg_10572 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_13_phi_fu_10627_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_13_reg_10624 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_13_phi_fu_10679_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_13_reg_10676 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_13_phi_fu_10731_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_13_reg_10728 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_13_phi_fu_10783_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_13_reg_10780 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_13_phi_fu_10835_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_13_reg_10832 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_13_phi_fu_10887_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_13_reg_10884 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_13_phi_fu_10939_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_13_reg_10936 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_13_phi_fu_10991_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_13_reg_10988 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_13_phi_fu_11043_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_13_reg_11040 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_13_phi_fu_11095_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_13_reg_11092 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_13_phi_fu_11147_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_13_reg_11144 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_13_phi_fu_11199_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_13_reg_11196 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_13_phi_fu_11251_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_13_reg_11248 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_13_phi_fu_11303_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_13_reg_11300 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_13_phi_fu_11355_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_13_reg_11352 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_13_phi_fu_11407_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_13_reg_11404 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_14_phi_fu_11459_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_14_reg_11456 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_14_phi_fu_11511_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_14_reg_11508 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_14_phi_fu_11563_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_14_reg_11560 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_14_phi_fu_11615_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_14_reg_11612 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_14_phi_fu_11667_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_14_reg_11664 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_14_phi_fu_11719_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_14_reg_11716 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_14_phi_fu_11771_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_14_reg_11768 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_14_phi_fu_11823_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_14_reg_11820 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_14_phi_fu_11875_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_14_reg_11872 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_14_phi_fu_11927_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_14_reg_11924 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_14_phi_fu_11979_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_14_reg_11976 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_14_phi_fu_12031_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_14_reg_12028 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_14_phi_fu_12083_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_14_reg_12080 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_14_phi_fu_12135_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_14_reg_12132 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_14_phi_fu_12187_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_14_reg_12184 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_14_phi_fu_12239_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_14_reg_12236 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_15_15_phi_fu_12291_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_15_reg_12288 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_14_15_phi_fu_12343_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_15_reg_12340 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_13_15_phi_fu_12395_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_15_reg_12392 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_12_15_phi_fu_12447_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_15_reg_12444 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_11_15_phi_fu_12499_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_15_reg_12496 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_10_15_phi_fu_12551_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_15_reg_12548 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_9_15_phi_fu_12603_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_15_reg_12600 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_8_15_phi_fu_12655_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_15_reg_12652 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_7_15_phi_fu_12707_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_15_reg_12704 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_6_15_phi_fu_12759_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_15_reg_12756 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_5_15_phi_fu_12811_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_15_reg_12808 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_4_15_phi_fu_12863_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_15_reg_12860 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_3_15_phi_fu_12915_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_15_reg_12912 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_2_15_phi_fu_12967_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_15_reg_12964 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_1_15_phi_fu_13019_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_15_reg_13016 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_mux_temp_0_15_phi_fu_13071_p32 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_15_reg_13068 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_15_16_reg_13120 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_14_16_reg_13174 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_13_16_reg_13228 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_12_16_reg_13282 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_11_16_reg_13336 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_10_16_reg_13390 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_9_16_reg_13444 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_8_16_reg_13498 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_7_16_reg_13552 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_6_16_reg_13606 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_5_16_reg_13660 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_4_16_reg_13714 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_3_16_reg_13768 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_2_16_reg_13822 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_1_16_reg_13876 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_phi_reg_pp0_iter4_temp_0_16_reg_13930 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln205_fu_14012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_1_fu_14273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_2_fu_14284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_3_fu_14295_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_4_fu_14306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_5_fu_14317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_6_fu_14328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_7_fu_14339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_8_fu_14356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_9_fu_14367_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_10_fu_14378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_11_fu_14389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_12_fu_14400_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_13_fu_14411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_14_fu_14422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln205_15_fu_14433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_Result_2_fu_13988_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln_fu_14004_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_14029_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_fu_14037_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_1_fu_14053_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_2_fu_14069_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_3_fu_14085_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_4_fu_14101_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_5_fu_14117_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_6_fu_14133_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_7_fu_14149_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_8_fu_14165_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_9_fu_14181_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_10_fu_14197_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_11_fu_14213_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_12_fu_14229_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_13_fu_14245_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_1_fu_14267_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_2_fu_14278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_3_fu_14289_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_4_fu_14300_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_5_fu_14311_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_6_fu_14322_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_7_fu_14333_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_s_fu_14344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln150_fu_14350_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_9_fu_14361_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_8_fu_14372_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_10_fu_14383_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_11_fu_14394_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_12_fu_14405_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_13_fu_14416_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln150_14_fu_14427_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_879 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln180_reg_14590_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= rewind_enable;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    rewind_ap_ready_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                rewind_ap_ready_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (ap_start = ap_const_logic_1))) then 
                    rewind_ap_ready_reg <= rewind_ap_ready;
                else 
                    rewind_ap_ready_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter4_temp_0_2_reg_2252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_0_2_reg_2252 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_0_2_reg_2252 <= ap_phi_mux_temp_0_1_phi_fu_1422_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_0_2_reg_2252 <= ap_phi_reg_pp0_iter3_temp_0_2_reg_2252;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_10_2_reg_1732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_10_2_reg_1732 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_10_2_reg_1732 <= ap_phi_mux_temp_10_1_phi_fu_892_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_10_2_reg_1732 <= ap_phi_reg_pp0_iter3_temp_10_2_reg_1732;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_11_2_reg_1680_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_11_2_reg_1680 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_11_2_reg_1680 <= ap_phi_mux_temp_11_1_phi_fu_839_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_11_2_reg_1680 <= ap_phi_reg_pp0_iter3_temp_11_2_reg_1680;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_12_2_reg_1628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_12_2_reg_1628 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_12_2_reg_1628 <= ap_phi_mux_temp_12_1_phi_fu_786_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_12_2_reg_1628 <= ap_phi_reg_pp0_iter3_temp_12_2_reg_1628;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_13_2_reg_1576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_13_2_reg_1576 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_13_2_reg_1576 <= ap_phi_mux_temp_13_1_phi_fu_733_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_13_2_reg_1576 <= ap_phi_reg_pp0_iter3_temp_13_2_reg_1576;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_14_2_reg_1524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_14_2_reg_1524 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_14_2_reg_1524 <= ap_phi_mux_temp_14_1_phi_fu_680_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_14_2_reg_1524 <= ap_phi_reg_pp0_iter3_temp_14_2_reg_1524;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_15_2_reg_1472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_15_2_reg_1472 <= ap_phi_mux_temp_15_1_phi_fu_627_p32;
            elsif (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_15_2_reg_1472 <= p_digitReseversedOutputBuff_1_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_15_2_reg_1472 <= ap_phi_reg_pp0_iter3_temp_15_2_reg_1472;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_1_2_reg_2200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_1_2_reg_2200 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_1_2_reg_2200 <= ap_phi_mux_temp_1_1_phi_fu_1369_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_1_2_reg_2200 <= ap_phi_reg_pp0_iter3_temp_1_2_reg_2200;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_2_2_reg_2148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_2_2_reg_2148 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_2_2_reg_2148 <= ap_phi_mux_temp_2_1_phi_fu_1316_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_2_2_reg_2148 <= ap_phi_reg_pp0_iter3_temp_2_2_reg_2148;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_3_2_reg_2096_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_3_2_reg_2096 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_3_2_reg_2096 <= ap_phi_mux_temp_3_1_phi_fu_1263_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_3_2_reg_2096 <= ap_phi_reg_pp0_iter3_temp_3_2_reg_2096;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_4_2_reg_2044_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_4_2_reg_2044 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_4_2_reg_2044 <= ap_phi_mux_temp_4_1_phi_fu_1210_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_4_2_reg_2044 <= ap_phi_reg_pp0_iter3_temp_4_2_reg_2044;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_5_2_reg_1992_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_5_2_reg_1992 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_5_2_reg_1992 <= ap_phi_mux_temp_5_1_phi_fu_1157_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_5_2_reg_1992 <= ap_phi_reg_pp0_iter3_temp_5_2_reg_1992;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_6_2_reg_1940_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_6_2_reg_1940 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_6_2_reg_1940 <= ap_phi_mux_temp_6_1_phi_fu_1104_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_6_2_reg_1940 <= ap_phi_reg_pp0_iter3_temp_6_2_reg_1940;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_7_2_reg_1888_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_7_2_reg_1888 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_7_2_reg_1888 <= ap_phi_mux_temp_7_1_phi_fu_1051_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_7_2_reg_1888 <= ap_phi_reg_pp0_iter3_temp_7_2_reg_1888;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_8_2_reg_1836_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_8_2_reg_1836 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_8_2_reg_1836 <= ap_phi_mux_temp_8_1_phi_fu_998_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_8_2_reg_1836 <= ap_phi_reg_pp0_iter3_temp_8_2_reg_1836;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_temp_9_2_reg_1784_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_9_2_reg_1784 <= p_digitReseversedOutputBuff_1_q0;
            elsif ((((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((sub_ln201_reg_14514_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_temp_9_2_reg_1784 <= ap_phi_mux_temp_9_1_phi_fu_945_p32;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_temp_9_2_reg_1784 <= ap_phi_reg_pp0_iter3_temp_9_2_reg_1784;
            end if; 
        end if;
    end process;

    r_0201_reg_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln180_reg_14590 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                r_0201_reg_386 <= r_reg_14509;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln180_reg_14590 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                r_0201_reg_386 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_temp_0_2_reg_2252 <= ap_phi_reg_pp0_iter0_temp_0_2_reg_2252;
                ap_phi_reg_pp0_iter1_temp_10_2_reg_1732 <= ap_phi_reg_pp0_iter0_temp_10_2_reg_1732;
                ap_phi_reg_pp0_iter1_temp_11_2_reg_1680 <= ap_phi_reg_pp0_iter0_temp_11_2_reg_1680;
                ap_phi_reg_pp0_iter1_temp_12_2_reg_1628 <= ap_phi_reg_pp0_iter0_temp_12_2_reg_1628;
                ap_phi_reg_pp0_iter1_temp_13_2_reg_1576 <= ap_phi_reg_pp0_iter0_temp_13_2_reg_1576;
                ap_phi_reg_pp0_iter1_temp_14_2_reg_1524 <= ap_phi_reg_pp0_iter0_temp_14_2_reg_1524;
                ap_phi_reg_pp0_iter1_temp_15_2_reg_1472 <= ap_phi_reg_pp0_iter0_temp_15_2_reg_1472;
                ap_phi_reg_pp0_iter1_temp_1_2_reg_2200 <= ap_phi_reg_pp0_iter0_temp_1_2_reg_2200;
                ap_phi_reg_pp0_iter1_temp_2_2_reg_2148 <= ap_phi_reg_pp0_iter0_temp_2_2_reg_2148;
                ap_phi_reg_pp0_iter1_temp_3_2_reg_2096 <= ap_phi_reg_pp0_iter0_temp_3_2_reg_2096;
                ap_phi_reg_pp0_iter1_temp_4_2_reg_2044 <= ap_phi_reg_pp0_iter0_temp_4_2_reg_2044;
                ap_phi_reg_pp0_iter1_temp_5_2_reg_1992 <= ap_phi_reg_pp0_iter0_temp_5_2_reg_1992;
                ap_phi_reg_pp0_iter1_temp_6_2_reg_1940 <= ap_phi_reg_pp0_iter0_temp_6_2_reg_1940;
                ap_phi_reg_pp0_iter1_temp_7_2_reg_1888 <= ap_phi_reg_pp0_iter0_temp_7_2_reg_1888;
                ap_phi_reg_pp0_iter1_temp_8_2_reg_1836 <= ap_phi_reg_pp0_iter0_temp_8_2_reg_1836;
                ap_phi_reg_pp0_iter1_temp_9_2_reg_1784 <= ap_phi_reg_pp0_iter0_temp_9_2_reg_1784;
                r_reg_14509 <= r_fu_14017_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_temp_0_2_reg_2252 <= ap_phi_reg_pp0_iter1_temp_0_2_reg_2252;
                ap_phi_reg_pp0_iter2_temp_10_2_reg_1732 <= ap_phi_reg_pp0_iter1_temp_10_2_reg_1732;
                ap_phi_reg_pp0_iter2_temp_11_2_reg_1680 <= ap_phi_reg_pp0_iter1_temp_11_2_reg_1680;
                ap_phi_reg_pp0_iter2_temp_12_2_reg_1628 <= ap_phi_reg_pp0_iter1_temp_12_2_reg_1628;
                ap_phi_reg_pp0_iter2_temp_13_2_reg_1576 <= ap_phi_reg_pp0_iter1_temp_13_2_reg_1576;
                ap_phi_reg_pp0_iter2_temp_14_2_reg_1524 <= ap_phi_reg_pp0_iter1_temp_14_2_reg_1524;
                ap_phi_reg_pp0_iter2_temp_15_2_reg_1472 <= ap_phi_reg_pp0_iter1_temp_15_2_reg_1472;
                ap_phi_reg_pp0_iter2_temp_1_2_reg_2200 <= ap_phi_reg_pp0_iter1_temp_1_2_reg_2200;
                ap_phi_reg_pp0_iter2_temp_2_2_reg_2148 <= ap_phi_reg_pp0_iter1_temp_2_2_reg_2148;
                ap_phi_reg_pp0_iter2_temp_3_2_reg_2096 <= ap_phi_reg_pp0_iter1_temp_3_2_reg_2096;
                ap_phi_reg_pp0_iter2_temp_4_2_reg_2044 <= ap_phi_reg_pp0_iter1_temp_4_2_reg_2044;
                ap_phi_reg_pp0_iter2_temp_5_2_reg_1992 <= ap_phi_reg_pp0_iter1_temp_5_2_reg_1992;
                ap_phi_reg_pp0_iter2_temp_6_2_reg_1940 <= ap_phi_reg_pp0_iter1_temp_6_2_reg_1940;
                ap_phi_reg_pp0_iter2_temp_7_2_reg_1888 <= ap_phi_reg_pp0_iter1_temp_7_2_reg_1888;
                ap_phi_reg_pp0_iter2_temp_8_2_reg_1836 <= ap_phi_reg_pp0_iter1_temp_8_2_reg_1836;
                ap_phi_reg_pp0_iter2_temp_9_2_reg_1784 <= ap_phi_reg_pp0_iter1_temp_9_2_reg_1784;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_temp_0_2_reg_2252 <= ap_phi_reg_pp0_iter2_temp_0_2_reg_2252;
                ap_phi_reg_pp0_iter3_temp_10_2_reg_1732 <= ap_phi_reg_pp0_iter2_temp_10_2_reg_1732;
                ap_phi_reg_pp0_iter3_temp_11_2_reg_1680 <= ap_phi_reg_pp0_iter2_temp_11_2_reg_1680;
                ap_phi_reg_pp0_iter3_temp_12_2_reg_1628 <= ap_phi_reg_pp0_iter2_temp_12_2_reg_1628;
                ap_phi_reg_pp0_iter3_temp_13_2_reg_1576 <= ap_phi_reg_pp0_iter2_temp_13_2_reg_1576;
                ap_phi_reg_pp0_iter3_temp_14_2_reg_1524 <= ap_phi_reg_pp0_iter2_temp_14_2_reg_1524;
                ap_phi_reg_pp0_iter3_temp_15_2_reg_1472 <= ap_phi_reg_pp0_iter2_temp_15_2_reg_1472;
                ap_phi_reg_pp0_iter3_temp_1_2_reg_2200 <= ap_phi_reg_pp0_iter2_temp_1_2_reg_2200;
                ap_phi_reg_pp0_iter3_temp_2_2_reg_2148 <= ap_phi_reg_pp0_iter2_temp_2_2_reg_2148;
                ap_phi_reg_pp0_iter3_temp_3_2_reg_2096 <= ap_phi_reg_pp0_iter2_temp_3_2_reg_2096;
                ap_phi_reg_pp0_iter3_temp_4_2_reg_2044 <= ap_phi_reg_pp0_iter2_temp_4_2_reg_2044;
                ap_phi_reg_pp0_iter3_temp_5_2_reg_1992 <= ap_phi_reg_pp0_iter2_temp_5_2_reg_1992;
                ap_phi_reg_pp0_iter3_temp_6_2_reg_1940 <= ap_phi_reg_pp0_iter2_temp_6_2_reg_1940;
                ap_phi_reg_pp0_iter3_temp_7_2_reg_1888 <= ap_phi_reg_pp0_iter2_temp_7_2_reg_1888;
                ap_phi_reg_pp0_iter3_temp_8_2_reg_1836 <= ap_phi_reg_pp0_iter2_temp_8_2_reg_1836;
                ap_phi_reg_pp0_iter3_temp_9_2_reg_1784 <= ap_phi_reg_pp0_iter2_temp_9_2_reg_1784;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln180_reg_14590 <= icmp_ln180_fu_14261_p2;
                icmp_ln180_reg_14590_pp0_iter1_reg <= icmp_ln180_reg_14590;
                sub_ln150_reg_14500 <= sub_ln150_fu_13998_p2;
                sub_ln150_reg_14500_pp0_iter1_reg <= sub_ln150_reg_14500;
                sub_ln201_reg_14514 <= sub_ln201_fu_14023_p2;
                sub_ln201_reg_14514_pp0_iter1_reg <= sub_ln201_reg_14514;
                tmp_10_reg_14565 <= add_ln150_9_fu_14181_p2(7 downto 4);
                tmp_11_reg_14570 <= add_ln150_10_fu_14197_p2(7 downto 4);
                tmp_12_reg_14575 <= add_ln150_11_fu_14213_p2(7 downto 4);
                tmp_13_reg_14580 <= add_ln150_12_fu_14229_p2(7 downto 4);
                tmp_14_reg_14585 <= add_ln150_13_fu_14245_p2(7 downto 4);
                tmp_1_reg_14555 <= add_ln150_7_fu_14149_p2(7 downto 4);
                tmp_2_reg_14520 <= add_ln150_fu_14037_p2(7 downto 4);
                tmp_3_reg_14525 <= add_ln150_1_fu_14053_p2(7 downto 4);
                tmp_4_reg_14530 <= add_ln150_2_fu_14069_p2(7 downto 4);
                tmp_5_reg_14535 <= add_ln150_3_fu_14085_p2(7 downto 4);
                tmp_6_reg_14540 <= add_ln150_4_fu_14101_p2(7 downto 4);
                tmp_7_reg_14545 <= add_ln150_5_fu_14117_p2(7 downto 4);
                tmp_8_reg_14550 <= add_ln150_6_fu_14133_p2(7 downto 4);
                tmp_9_reg_14560 <= add_ln150_8_fu_14165_p2(7 downto 4);
                trunc_ln180_reg_14481 <= trunc_ln180_fu_13984_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln180_reg_14590_pp0_iter2_reg <= icmp_ln180_reg_14590_pp0_iter1_reg;
                icmp_ln180_reg_14590_pp0_iter3_reg <= icmp_ln180_reg_14590_pp0_iter2_reg;
                icmp_ln180_reg_14590_pp0_iter4_reg <= icmp_ln180_reg_14590_pp0_iter3_reg;
                sub_ln150_reg_14500_pp0_iter2_reg <= sub_ln150_reg_14500_pp0_iter1_reg;
                sub_ln201_reg_14514_pp0_iter2_reg <= sub_ln201_reg_14514_pp0_iter1_reg;
                sub_ln201_reg_14514_pp0_iter3_reg <= sub_ln201_reg_14514_pp0_iter2_reg;
                temp_0_10_44_reg_14873 <= p_digitReseversedOutputBuff_10_q0;
                temp_0_11_45_reg_14893 <= p_digitReseversedOutputBuff_11_q0;
                temp_0_12_46_reg_14913 <= p_digitReseversedOutputBuff_12_q0;
                temp_0_13_47_reg_14933 <= p_digitReseversedOutputBuff_13_q0;
                temp_0_14_48_reg_14953 <= p_digitReseversedOutputBuff_14_q0;
                temp_0_15_49_reg_14973 <= p_digitReseversedOutputBuff_15_q0;
                temp_0_2_36_reg_14709 <= p_digitReseversedOutputBuff_2_q0;
                temp_0_3_37_reg_14729 <= p_digitReseversedOutputBuff_3_q0;
                temp_0_4_38_reg_14749 <= p_digitReseversedOutputBuff_4_q0;
                temp_0_5_39_reg_14769 <= p_digitReseversedOutputBuff_5_q0;
                temp_0_6_40_reg_14789 <= p_digitReseversedOutputBuff_6_q0;
                temp_0_7_41_reg_14809 <= p_digitReseversedOutputBuff_7_q0;
                temp_0_8_42_reg_14829 <= p_digitReseversedOutputBuff_8_q0;
                temp_0_9_43_reg_14853 <= p_digitReseversedOutputBuff_9_q0;
                temp_0_reg_14669 <= p_digitReseversedOutputBuff_0_q0;
                tmp_s_reg_14993 <= tmp_s_fu_14443_p17;
                xor_ln203_reg_14849 <= xor_ln203_fu_14438_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                temp_0_0200_reg_400 <= ap_phi_mux_temp_0_16_phi_fu_13934_p32;
                temp_10_0190_reg_540 <= ap_phi_mux_temp_10_16_phi_fu_13394_p32;
                temp_11_0189_reg_554 <= ap_phi_mux_temp_11_16_phi_fu_13340_p32;
                temp_12_0188_reg_568 <= ap_phi_mux_temp_12_16_phi_fu_13286_p32;
                temp_13_0187_reg_582 <= ap_phi_mux_temp_13_16_phi_fu_13232_p32;
                temp_14_0186_reg_596 <= ap_phi_mux_temp_14_16_phi_fu_13178_p32;
                temp_15_0185_reg_610 <= ap_phi_mux_temp_15_16_phi_fu_13124_p32;
                temp_1_0199_reg_414 <= ap_phi_mux_temp_1_16_phi_fu_13880_p32;
                temp_2_0198_reg_428 <= ap_phi_mux_temp_2_16_phi_fu_13826_p32;
                temp_3_0197_reg_442 <= ap_phi_mux_temp_3_16_phi_fu_13772_p32;
                temp_4_0196_reg_456 <= ap_phi_mux_temp_4_16_phi_fu_13718_p32;
                temp_5_0195_reg_470 <= ap_phi_mux_temp_5_16_phi_fu_13664_p32;
                temp_6_0194_reg_484 <= ap_phi_mux_temp_6_16_phi_fu_13610_p32;
                temp_7_0193_reg_498 <= ap_phi_mux_temp_7_16_phi_fu_13556_p32;
                temp_8_0192_reg_512 <= ap_phi_mux_temp_8_16_phi_fu_13502_p32;
                temp_9_0191_reg_526 <= ap_phi_mux_temp_9_16_phi_fu_13448_p32;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln150_10_fu_14197_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_C0));
    add_ln150_11_fu_14213_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_D0));
    add_ln150_12_fu_14229_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_E0));
    add_ln150_13_fu_14245_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_F0));
    add_ln150_1_fu_14053_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_20));
    add_ln150_2_fu_14069_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_30));
    add_ln150_3_fu_14085_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_40));
    add_ln150_4_fu_14101_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_50));
    add_ln150_5_fu_14117_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_60));
    add_ln150_6_fu_14133_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_70));
    add_ln150_7_fu_14149_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_90));
    add_ln150_8_fu_14165_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_A0));
    add_ln150_9_fu_14181_p2 <= std_logic_vector(unsigned(shl_ln_fu_14029_p3) + unsigned(ap_const_lv8_B0));
    add_ln150_fu_14037_p2 <= std_logic_vector(unsigned(ap_const_lv8_10) + unsigned(shl_ln_fu_14029_p3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_done_reg, p_outData_full_n, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((p_outData_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, p_outData_full_n, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((p_outData_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, p_outData_full_n, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((p_outData_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter5_assign_proc : process(p_outData_full_n)
    begin
                ap_block_state7_pp0_stage0_iter5 <= (p_outData_full_n = ap_const_logic_0);
    end process;


    ap_condition_879_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_879 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, icmp_ln180_reg_14590_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln180_reg_14590_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= rewind_enable;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_r_0201_phi_fu_390_p6_assign_proc : process(icmp_ln180_reg_14590, r_0201_reg_386, r_reg_14509, ap_condition_879)
    begin
        if ((ap_const_boolean_1 = ap_condition_879)) then
            if ((icmp_ln180_reg_14590 = ap_const_lv1_1)) then 
                ap_phi_mux_r_0201_phi_fu_390_p6 <= ap_const_lv8_0;
            elsif ((icmp_ln180_reg_14590 = ap_const_lv1_0)) then 
                ap_phi_mux_r_0201_phi_fu_390_p6 <= r_reg_14509;
            else 
                ap_phi_mux_r_0201_phi_fu_390_p6 <= r_0201_reg_386;
            end if;
        else 
            ap_phi_mux_r_0201_phi_fu_390_p6 <= r_0201_reg_386;
        end if; 
    end process;


    ap_phi_mux_temp_0_0200_phi_fu_404_p6_assign_proc : process(ap_block_pp0_stage0, temp_0_0200_reg_400, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_0_16_phi_fu_13934_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_0_0200_phi_fu_404_p6 <= ap_phi_mux_temp_0_16_phi_fu_13934_p32;
        else 
            ap_phi_mux_temp_0_0200_phi_fu_404_p6 <= temp_0_0200_reg_400;
        end if; 
    end process;


    ap_phi_mux_temp_0_10_phi_fu_8911_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_0_9_phi_fu_8079_p32, ap_phi_reg_pp0_iter4_temp_0_10_reg_8908)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_0_10_phi_fu_8911_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_10_phi_fu_8911_p32 <= ap_phi_mux_temp_0_9_phi_fu_8079_p32;
        else 
            ap_phi_mux_temp_0_10_phi_fu_8911_p32 <= ap_phi_reg_pp0_iter4_temp_0_10_reg_8908;
        end if; 
    end process;


    ap_phi_mux_temp_0_11_phi_fu_9743_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_0_10_phi_fu_8911_p32, ap_phi_reg_pp0_iter4_temp_0_11_reg_9740)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_0_11_phi_fu_9743_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_11_phi_fu_9743_p32 <= ap_phi_mux_temp_0_10_phi_fu_8911_p32;
        else 
            ap_phi_mux_temp_0_11_phi_fu_9743_p32 <= ap_phi_reg_pp0_iter4_temp_0_11_reg_9740;
        end if; 
    end process;


    ap_phi_mux_temp_0_12_phi_fu_10575_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_0_11_phi_fu_9743_p32, ap_phi_reg_pp0_iter4_temp_0_12_reg_10572)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_0_12_phi_fu_10575_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_12_phi_fu_10575_p32 <= ap_phi_mux_temp_0_11_phi_fu_9743_p32;
        else 
            ap_phi_mux_temp_0_12_phi_fu_10575_p32 <= ap_phi_reg_pp0_iter4_temp_0_12_reg_10572;
        end if; 
    end process;


    ap_phi_mux_temp_0_13_phi_fu_11407_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_0_12_phi_fu_10575_p32, ap_phi_reg_pp0_iter4_temp_0_13_reg_11404)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_0_13_phi_fu_11407_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_13_phi_fu_11407_p32 <= ap_phi_mux_temp_0_12_phi_fu_10575_p32;
        else 
            ap_phi_mux_temp_0_13_phi_fu_11407_p32 <= ap_phi_reg_pp0_iter4_temp_0_13_reg_11404;
        end if; 
    end process;


    ap_phi_mux_temp_0_14_phi_fu_12239_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_0_13_phi_fu_11407_p32, ap_phi_reg_pp0_iter4_temp_0_14_reg_12236)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_0_14_phi_fu_12239_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_14_phi_fu_12239_p32 <= ap_phi_mux_temp_0_13_phi_fu_11407_p32;
        else 
            ap_phi_mux_temp_0_14_phi_fu_12239_p32 <= ap_phi_reg_pp0_iter4_temp_0_14_reg_12236;
        end if; 
    end process;


    ap_phi_mux_temp_0_15_phi_fu_13071_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_0_14_phi_fu_12239_p32, ap_phi_reg_pp0_iter4_temp_0_15_reg_13068)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_0_15_phi_fu_13071_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_15_phi_fu_13071_p32 <= ap_phi_mux_temp_0_14_phi_fu_12239_p32;
        else 
            ap_phi_mux_temp_0_15_phi_fu_13071_p32 <= ap_phi_reg_pp0_iter4_temp_0_15_reg_13068;
        end if; 
    end process;


    ap_phi_mux_temp_0_16_phi_fu_13934_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_0_15_phi_fu_13071_p32, ap_phi_reg_pp0_iter4_temp_0_16_reg_13930)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_0_16_phi_fu_13934_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_16_phi_fu_13934_p32 <= ap_phi_mux_temp_0_15_phi_fu_13071_p32;
        else 
            ap_phi_mux_temp_0_16_phi_fu_13934_p32 <= ap_phi_reg_pp0_iter4_temp_0_16_reg_13930;
        end if; 
    end process;


    ap_phi_mux_temp_0_1_phi_fu_1422_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_0_0200_phi_fu_404_p6, ap_phi_reg_pp0_iter3_temp_0_1_reg_1419)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_0_1_phi_fu_1422_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_1_phi_fu_1422_p32 <= ap_phi_mux_temp_0_0200_phi_fu_404_p6;
        else 
            ap_phi_mux_temp_0_1_phi_fu_1422_p32 <= ap_phi_reg_pp0_iter3_temp_0_1_reg_1419;
        end if; 
    end process;


    ap_phi_mux_temp_0_3_phi_fu_3087_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_0_2_reg_2252, ap_phi_reg_pp0_iter4_temp_0_3_reg_3084)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_0_3_phi_fu_3087_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_3_phi_fu_3087_p32 <= ap_phi_reg_pp0_iter4_temp_0_2_reg_2252;
        else 
            ap_phi_mux_temp_0_3_phi_fu_3087_p32 <= ap_phi_reg_pp0_iter4_temp_0_3_reg_3084;
        end if; 
    end process;


    ap_phi_mux_temp_0_4_phi_fu_3919_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_0_3_phi_fu_3087_p32, ap_phi_reg_pp0_iter4_temp_0_4_reg_3916)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_0_4_phi_fu_3919_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_4_phi_fu_3919_p32 <= ap_phi_mux_temp_0_3_phi_fu_3087_p32;
        else 
            ap_phi_mux_temp_0_4_phi_fu_3919_p32 <= ap_phi_reg_pp0_iter4_temp_0_4_reg_3916;
        end if; 
    end process;


    ap_phi_mux_temp_0_5_phi_fu_4751_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_0_4_phi_fu_3919_p32, ap_phi_reg_pp0_iter4_temp_0_5_reg_4748)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_0_5_phi_fu_4751_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_5_phi_fu_4751_p32 <= ap_phi_mux_temp_0_4_phi_fu_3919_p32;
        else 
            ap_phi_mux_temp_0_5_phi_fu_4751_p32 <= ap_phi_reg_pp0_iter4_temp_0_5_reg_4748;
        end if; 
    end process;


    ap_phi_mux_temp_0_6_phi_fu_5583_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_0_5_phi_fu_4751_p32, ap_phi_reg_pp0_iter4_temp_0_6_reg_5580)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_0_6_phi_fu_5583_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_6_phi_fu_5583_p32 <= ap_phi_mux_temp_0_5_phi_fu_4751_p32;
        else 
            ap_phi_mux_temp_0_6_phi_fu_5583_p32 <= ap_phi_reg_pp0_iter4_temp_0_6_reg_5580;
        end if; 
    end process;


    ap_phi_mux_temp_0_7_phi_fu_6415_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_0_6_phi_fu_5583_p32, ap_phi_reg_pp0_iter4_temp_0_7_reg_6412)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_0_7_phi_fu_6415_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_7_phi_fu_6415_p32 <= ap_phi_mux_temp_0_6_phi_fu_5583_p32;
        else 
            ap_phi_mux_temp_0_7_phi_fu_6415_p32 <= ap_phi_reg_pp0_iter4_temp_0_7_reg_6412;
        end if; 
    end process;


    ap_phi_mux_temp_0_8_phi_fu_7247_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_0_7_phi_fu_6415_p32, ap_phi_reg_pp0_iter4_temp_0_8_reg_7244)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_0_8_phi_fu_7247_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_8_phi_fu_7247_p32 <= ap_phi_mux_temp_0_7_phi_fu_6415_p32;
        else 
            ap_phi_mux_temp_0_8_phi_fu_7247_p32 <= ap_phi_reg_pp0_iter4_temp_0_8_reg_7244;
        end if; 
    end process;


    ap_phi_mux_temp_0_9_phi_fu_8079_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_0_8_phi_fu_7247_p32, ap_phi_reg_pp0_iter4_temp_0_9_reg_8076)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_0)) then 
            ap_phi_mux_temp_0_9_phi_fu_8079_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_0_9_phi_fu_8079_p32 <= ap_phi_mux_temp_0_8_phi_fu_7247_p32;
        else 
            ap_phi_mux_temp_0_9_phi_fu_8079_p32 <= ap_phi_reg_pp0_iter4_temp_0_9_reg_8076;
        end if; 
    end process;


    ap_phi_mux_temp_10_0190_phi_fu_544_p6_assign_proc : process(ap_block_pp0_stage0, temp_10_0190_reg_540, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_10_16_phi_fu_13394_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_10_0190_phi_fu_544_p6 <= ap_phi_mux_temp_10_16_phi_fu_13394_p32;
        else 
            ap_phi_mux_temp_10_0190_phi_fu_544_p6 <= temp_10_0190_reg_540;
        end if; 
    end process;


    ap_phi_mux_temp_10_10_phi_fu_8391_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_10_9_phi_fu_7559_p32, ap_phi_reg_pp0_iter4_temp_10_10_reg_8388)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_10_10_phi_fu_8391_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_10_phi_fu_8391_p32 <= ap_phi_mux_temp_10_9_phi_fu_7559_p32;
        else 
            ap_phi_mux_temp_10_10_phi_fu_8391_p32 <= ap_phi_reg_pp0_iter4_temp_10_10_reg_8388;
        end if; 
    end process;


    ap_phi_mux_temp_10_11_phi_fu_9223_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_10_10_phi_fu_8391_p32, ap_phi_reg_pp0_iter4_temp_10_11_reg_9220)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_10_11_phi_fu_9223_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_11_phi_fu_9223_p32 <= ap_phi_mux_temp_10_10_phi_fu_8391_p32;
        else 
            ap_phi_mux_temp_10_11_phi_fu_9223_p32 <= ap_phi_reg_pp0_iter4_temp_10_11_reg_9220;
        end if; 
    end process;


    ap_phi_mux_temp_10_12_phi_fu_10055_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_10_11_phi_fu_9223_p32, ap_phi_reg_pp0_iter4_temp_10_12_reg_10052)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_10_12_phi_fu_10055_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_10_12_phi_fu_10055_p32 <= ap_phi_mux_temp_10_11_phi_fu_9223_p32;
        else 
            ap_phi_mux_temp_10_12_phi_fu_10055_p32 <= ap_phi_reg_pp0_iter4_temp_10_12_reg_10052;
        end if; 
    end process;


    ap_phi_mux_temp_10_13_phi_fu_10887_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_10_12_phi_fu_10055_p32, ap_phi_reg_pp0_iter4_temp_10_13_reg_10884)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_10_13_phi_fu_10887_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_13_phi_fu_10887_p32 <= ap_phi_mux_temp_10_12_phi_fu_10055_p32;
        else 
            ap_phi_mux_temp_10_13_phi_fu_10887_p32 <= ap_phi_reg_pp0_iter4_temp_10_13_reg_10884;
        end if; 
    end process;


    ap_phi_mux_temp_10_14_phi_fu_11719_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_10_13_phi_fu_10887_p32, ap_phi_reg_pp0_iter4_temp_10_14_reg_11716)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_10_14_phi_fu_11719_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_14_phi_fu_11719_p32 <= ap_phi_mux_temp_10_13_phi_fu_10887_p32;
        else 
            ap_phi_mux_temp_10_14_phi_fu_11719_p32 <= ap_phi_reg_pp0_iter4_temp_10_14_reg_11716;
        end if; 
    end process;


    ap_phi_mux_temp_10_15_phi_fu_12551_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_10_14_phi_fu_11719_p32, ap_phi_reg_pp0_iter4_temp_10_15_reg_12548)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_10_15_phi_fu_12551_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_15_phi_fu_12551_p32 <= ap_phi_mux_temp_10_14_phi_fu_11719_p32;
        else 
            ap_phi_mux_temp_10_15_phi_fu_12551_p32 <= ap_phi_reg_pp0_iter4_temp_10_15_reg_12548;
        end if; 
    end process;


    ap_phi_mux_temp_10_16_phi_fu_13394_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_10_15_phi_fu_12551_p32, ap_phi_reg_pp0_iter4_temp_10_16_reg_13390)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_10_16_phi_fu_13394_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_16_phi_fu_13394_p32 <= ap_phi_mux_temp_10_15_phi_fu_12551_p32;
        else 
            ap_phi_mux_temp_10_16_phi_fu_13394_p32 <= ap_phi_reg_pp0_iter4_temp_10_16_reg_13390;
        end if; 
    end process;


    ap_phi_mux_temp_10_1_phi_fu_892_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_10_0190_phi_fu_544_p6, ap_phi_reg_pp0_iter3_temp_10_1_reg_889)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_10_1_phi_fu_892_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_1_phi_fu_892_p32 <= ap_phi_mux_temp_10_0190_phi_fu_544_p6;
        else 
            ap_phi_mux_temp_10_1_phi_fu_892_p32 <= ap_phi_reg_pp0_iter3_temp_10_1_reg_889;
        end if; 
    end process;


    ap_phi_mux_temp_10_3_phi_fu_2567_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_10_2_reg_1732, ap_phi_reg_pp0_iter4_temp_10_3_reg_2564)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_10_3_phi_fu_2567_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_3_phi_fu_2567_p32 <= ap_phi_reg_pp0_iter4_temp_10_2_reg_1732;
        else 
            ap_phi_mux_temp_10_3_phi_fu_2567_p32 <= ap_phi_reg_pp0_iter4_temp_10_3_reg_2564;
        end if; 
    end process;


    ap_phi_mux_temp_10_4_phi_fu_3399_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_10_3_phi_fu_2567_p32, ap_phi_reg_pp0_iter4_temp_10_4_reg_3396)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_10_4_phi_fu_3399_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_4_phi_fu_3399_p32 <= ap_phi_mux_temp_10_3_phi_fu_2567_p32;
        else 
            ap_phi_mux_temp_10_4_phi_fu_3399_p32 <= ap_phi_reg_pp0_iter4_temp_10_4_reg_3396;
        end if; 
    end process;


    ap_phi_mux_temp_10_5_phi_fu_4231_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_10_4_phi_fu_3399_p32, ap_phi_reg_pp0_iter4_temp_10_5_reg_4228)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_10_5_phi_fu_4231_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_5_phi_fu_4231_p32 <= ap_phi_mux_temp_10_4_phi_fu_3399_p32;
        else 
            ap_phi_mux_temp_10_5_phi_fu_4231_p32 <= ap_phi_reg_pp0_iter4_temp_10_5_reg_4228;
        end if; 
    end process;


    ap_phi_mux_temp_10_6_phi_fu_5063_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_10_5_phi_fu_4231_p32, ap_phi_reg_pp0_iter4_temp_10_6_reg_5060)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_10_6_phi_fu_5063_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_6_phi_fu_5063_p32 <= ap_phi_mux_temp_10_5_phi_fu_4231_p32;
        else 
            ap_phi_mux_temp_10_6_phi_fu_5063_p32 <= ap_phi_reg_pp0_iter4_temp_10_6_reg_5060;
        end if; 
    end process;


    ap_phi_mux_temp_10_7_phi_fu_5895_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_10_6_phi_fu_5063_p32, ap_phi_reg_pp0_iter4_temp_10_7_reg_5892)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_10_7_phi_fu_5895_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_7_phi_fu_5895_p32 <= ap_phi_mux_temp_10_6_phi_fu_5063_p32;
        else 
            ap_phi_mux_temp_10_7_phi_fu_5895_p32 <= ap_phi_reg_pp0_iter4_temp_10_7_reg_5892;
        end if; 
    end process;


    ap_phi_mux_temp_10_8_phi_fu_6727_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_10_7_phi_fu_5895_p32, ap_phi_reg_pp0_iter4_temp_10_8_reg_6724)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_10_8_phi_fu_6727_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_8_phi_fu_6727_p32 <= ap_phi_mux_temp_10_7_phi_fu_5895_p32;
        else 
            ap_phi_mux_temp_10_8_phi_fu_6727_p32 <= ap_phi_reg_pp0_iter4_temp_10_8_reg_6724;
        end if; 
    end process;


    ap_phi_mux_temp_10_9_phi_fu_7559_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_10_8_phi_fu_6727_p32, ap_phi_reg_pp0_iter4_temp_10_9_reg_7556)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_A)) then 
            ap_phi_mux_temp_10_9_phi_fu_7559_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_10_9_phi_fu_7559_p32 <= ap_phi_mux_temp_10_8_phi_fu_6727_p32;
        else 
            ap_phi_mux_temp_10_9_phi_fu_7559_p32 <= ap_phi_reg_pp0_iter4_temp_10_9_reg_7556;
        end if; 
    end process;


    ap_phi_mux_temp_11_0189_phi_fu_558_p6_assign_proc : process(ap_block_pp0_stage0, temp_11_0189_reg_554, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_11_16_phi_fu_13340_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_11_0189_phi_fu_558_p6 <= ap_phi_mux_temp_11_16_phi_fu_13340_p32;
        else 
            ap_phi_mux_temp_11_0189_phi_fu_558_p6 <= temp_11_0189_reg_554;
        end if; 
    end process;


    ap_phi_mux_temp_11_10_phi_fu_8339_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_11_9_phi_fu_7507_p32, ap_phi_reg_pp0_iter4_temp_11_10_reg_8336)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_11_10_phi_fu_8339_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_10_phi_fu_8339_p32 <= ap_phi_mux_temp_11_9_phi_fu_7507_p32;
        else 
            ap_phi_mux_temp_11_10_phi_fu_8339_p32 <= ap_phi_reg_pp0_iter4_temp_11_10_reg_8336;
        end if; 
    end process;


    ap_phi_mux_temp_11_11_phi_fu_9171_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_11_10_phi_fu_8339_p32, ap_phi_reg_pp0_iter4_temp_11_11_reg_9168)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_11_11_phi_fu_9171_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_11_phi_fu_9171_p32 <= ap_phi_mux_temp_11_10_phi_fu_8339_p32;
        else 
            ap_phi_mux_temp_11_11_phi_fu_9171_p32 <= ap_phi_reg_pp0_iter4_temp_11_11_reg_9168;
        end if; 
    end process;


    ap_phi_mux_temp_11_12_phi_fu_10003_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_11_11_phi_fu_9171_p32, ap_phi_reg_pp0_iter4_temp_11_12_reg_10000)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_11_12_phi_fu_10003_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_12_phi_fu_10003_p32 <= ap_phi_mux_temp_11_11_phi_fu_9171_p32;
        else 
            ap_phi_mux_temp_11_12_phi_fu_10003_p32 <= ap_phi_reg_pp0_iter4_temp_11_12_reg_10000;
        end if; 
    end process;


    ap_phi_mux_temp_11_13_phi_fu_10835_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_11_12_phi_fu_10003_p32, ap_phi_reg_pp0_iter4_temp_11_13_reg_10832)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_11_13_phi_fu_10835_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_11_13_phi_fu_10835_p32 <= ap_phi_mux_temp_11_12_phi_fu_10003_p32;
        else 
            ap_phi_mux_temp_11_13_phi_fu_10835_p32 <= ap_phi_reg_pp0_iter4_temp_11_13_reg_10832;
        end if; 
    end process;


    ap_phi_mux_temp_11_14_phi_fu_11667_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_11_13_phi_fu_10835_p32, ap_phi_reg_pp0_iter4_temp_11_14_reg_11664)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_11_14_phi_fu_11667_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_14_phi_fu_11667_p32 <= ap_phi_mux_temp_11_13_phi_fu_10835_p32;
        else 
            ap_phi_mux_temp_11_14_phi_fu_11667_p32 <= ap_phi_reg_pp0_iter4_temp_11_14_reg_11664;
        end if; 
    end process;


    ap_phi_mux_temp_11_15_phi_fu_12499_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_11_14_phi_fu_11667_p32, ap_phi_reg_pp0_iter4_temp_11_15_reg_12496)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_11_15_phi_fu_12499_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_15_phi_fu_12499_p32 <= ap_phi_mux_temp_11_14_phi_fu_11667_p32;
        else 
            ap_phi_mux_temp_11_15_phi_fu_12499_p32 <= ap_phi_reg_pp0_iter4_temp_11_15_reg_12496;
        end if; 
    end process;


    ap_phi_mux_temp_11_16_phi_fu_13340_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_11_15_phi_fu_12499_p32, ap_phi_reg_pp0_iter4_temp_11_16_reg_13336)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_11_16_phi_fu_13340_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_16_phi_fu_13340_p32 <= ap_phi_mux_temp_11_15_phi_fu_12499_p32;
        else 
            ap_phi_mux_temp_11_16_phi_fu_13340_p32 <= ap_phi_reg_pp0_iter4_temp_11_16_reg_13336;
        end if; 
    end process;


    ap_phi_mux_temp_11_1_phi_fu_839_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_11_0189_phi_fu_558_p6, ap_phi_reg_pp0_iter3_temp_11_1_reg_836)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_11_1_phi_fu_839_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_1_phi_fu_839_p32 <= ap_phi_mux_temp_11_0189_phi_fu_558_p6;
        else 
            ap_phi_mux_temp_11_1_phi_fu_839_p32 <= ap_phi_reg_pp0_iter3_temp_11_1_reg_836;
        end if; 
    end process;


    ap_phi_mux_temp_11_3_phi_fu_2515_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_11_2_reg_1680, ap_phi_reg_pp0_iter4_temp_11_3_reg_2512)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_11_3_phi_fu_2515_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_3_phi_fu_2515_p32 <= ap_phi_reg_pp0_iter4_temp_11_2_reg_1680;
        else 
            ap_phi_mux_temp_11_3_phi_fu_2515_p32 <= ap_phi_reg_pp0_iter4_temp_11_3_reg_2512;
        end if; 
    end process;


    ap_phi_mux_temp_11_4_phi_fu_3347_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_11_3_phi_fu_2515_p32, ap_phi_reg_pp0_iter4_temp_11_4_reg_3344)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_11_4_phi_fu_3347_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_4_phi_fu_3347_p32 <= ap_phi_mux_temp_11_3_phi_fu_2515_p32;
        else 
            ap_phi_mux_temp_11_4_phi_fu_3347_p32 <= ap_phi_reg_pp0_iter4_temp_11_4_reg_3344;
        end if; 
    end process;


    ap_phi_mux_temp_11_5_phi_fu_4179_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_11_4_phi_fu_3347_p32, ap_phi_reg_pp0_iter4_temp_11_5_reg_4176)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_11_5_phi_fu_4179_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_5_phi_fu_4179_p32 <= ap_phi_mux_temp_11_4_phi_fu_3347_p32;
        else 
            ap_phi_mux_temp_11_5_phi_fu_4179_p32 <= ap_phi_reg_pp0_iter4_temp_11_5_reg_4176;
        end if; 
    end process;


    ap_phi_mux_temp_11_6_phi_fu_5011_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_11_5_phi_fu_4179_p32, ap_phi_reg_pp0_iter4_temp_11_6_reg_5008)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_11_6_phi_fu_5011_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_6_phi_fu_5011_p32 <= ap_phi_mux_temp_11_5_phi_fu_4179_p32;
        else 
            ap_phi_mux_temp_11_6_phi_fu_5011_p32 <= ap_phi_reg_pp0_iter4_temp_11_6_reg_5008;
        end if; 
    end process;


    ap_phi_mux_temp_11_7_phi_fu_5843_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_11_6_phi_fu_5011_p32, ap_phi_reg_pp0_iter4_temp_11_7_reg_5840)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_11_7_phi_fu_5843_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_7_phi_fu_5843_p32 <= ap_phi_mux_temp_11_6_phi_fu_5011_p32;
        else 
            ap_phi_mux_temp_11_7_phi_fu_5843_p32 <= ap_phi_reg_pp0_iter4_temp_11_7_reg_5840;
        end if; 
    end process;


    ap_phi_mux_temp_11_8_phi_fu_6675_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_11_7_phi_fu_5843_p32, ap_phi_reg_pp0_iter4_temp_11_8_reg_6672)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_11_8_phi_fu_6675_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_8_phi_fu_6675_p32 <= ap_phi_mux_temp_11_7_phi_fu_5843_p32;
        else 
            ap_phi_mux_temp_11_8_phi_fu_6675_p32 <= ap_phi_reg_pp0_iter4_temp_11_8_reg_6672;
        end if; 
    end process;


    ap_phi_mux_temp_11_9_phi_fu_7507_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_11_8_phi_fu_6675_p32, ap_phi_reg_pp0_iter4_temp_11_9_reg_7504)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_B)) then 
            ap_phi_mux_temp_11_9_phi_fu_7507_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_11_9_phi_fu_7507_p32 <= ap_phi_mux_temp_11_8_phi_fu_6675_p32;
        else 
            ap_phi_mux_temp_11_9_phi_fu_7507_p32 <= ap_phi_reg_pp0_iter4_temp_11_9_reg_7504;
        end if; 
    end process;


    ap_phi_mux_temp_12_0188_phi_fu_572_p6_assign_proc : process(ap_block_pp0_stage0, temp_12_0188_reg_568, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_12_16_phi_fu_13286_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_12_0188_phi_fu_572_p6 <= ap_phi_mux_temp_12_16_phi_fu_13286_p32;
        else 
            ap_phi_mux_temp_12_0188_phi_fu_572_p6 <= temp_12_0188_reg_568;
        end if; 
    end process;


    ap_phi_mux_temp_12_10_phi_fu_8287_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_12_9_phi_fu_7455_p32, ap_phi_reg_pp0_iter4_temp_12_10_reg_8284)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_12_10_phi_fu_8287_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_10_phi_fu_8287_p32 <= ap_phi_mux_temp_12_9_phi_fu_7455_p32;
        else 
            ap_phi_mux_temp_12_10_phi_fu_8287_p32 <= ap_phi_reg_pp0_iter4_temp_12_10_reg_8284;
        end if; 
    end process;


    ap_phi_mux_temp_12_11_phi_fu_9119_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_12_10_phi_fu_8287_p32, ap_phi_reg_pp0_iter4_temp_12_11_reg_9116)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_12_11_phi_fu_9119_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_11_phi_fu_9119_p32 <= ap_phi_mux_temp_12_10_phi_fu_8287_p32;
        else 
            ap_phi_mux_temp_12_11_phi_fu_9119_p32 <= ap_phi_reg_pp0_iter4_temp_12_11_reg_9116;
        end if; 
    end process;


    ap_phi_mux_temp_12_12_phi_fu_9951_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_12_11_phi_fu_9119_p32, ap_phi_reg_pp0_iter4_temp_12_12_reg_9948)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_12_12_phi_fu_9951_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_12_phi_fu_9951_p32 <= ap_phi_mux_temp_12_11_phi_fu_9119_p32;
        else 
            ap_phi_mux_temp_12_12_phi_fu_9951_p32 <= ap_phi_reg_pp0_iter4_temp_12_12_reg_9948;
        end if; 
    end process;


    ap_phi_mux_temp_12_13_phi_fu_10783_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_12_12_phi_fu_9951_p32, ap_phi_reg_pp0_iter4_temp_12_13_reg_10780)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_12_13_phi_fu_10783_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_13_phi_fu_10783_p32 <= ap_phi_mux_temp_12_12_phi_fu_9951_p32;
        else 
            ap_phi_mux_temp_12_13_phi_fu_10783_p32 <= ap_phi_reg_pp0_iter4_temp_12_13_reg_10780;
        end if; 
    end process;


    ap_phi_mux_temp_12_14_phi_fu_11615_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_12_13_phi_fu_10783_p32, ap_phi_reg_pp0_iter4_temp_12_14_reg_11612)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_12_14_phi_fu_11615_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_12_14_phi_fu_11615_p32 <= ap_phi_mux_temp_12_13_phi_fu_10783_p32;
        else 
            ap_phi_mux_temp_12_14_phi_fu_11615_p32 <= ap_phi_reg_pp0_iter4_temp_12_14_reg_11612;
        end if; 
    end process;


    ap_phi_mux_temp_12_15_phi_fu_12447_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_12_14_phi_fu_11615_p32, ap_phi_reg_pp0_iter4_temp_12_15_reg_12444)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_12_15_phi_fu_12447_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_15_phi_fu_12447_p32 <= ap_phi_mux_temp_12_14_phi_fu_11615_p32;
        else 
            ap_phi_mux_temp_12_15_phi_fu_12447_p32 <= ap_phi_reg_pp0_iter4_temp_12_15_reg_12444;
        end if; 
    end process;


    ap_phi_mux_temp_12_16_phi_fu_13286_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_12_15_phi_fu_12447_p32, ap_phi_reg_pp0_iter4_temp_12_16_reg_13282)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_12_16_phi_fu_13286_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_16_phi_fu_13286_p32 <= ap_phi_mux_temp_12_15_phi_fu_12447_p32;
        else 
            ap_phi_mux_temp_12_16_phi_fu_13286_p32 <= ap_phi_reg_pp0_iter4_temp_12_16_reg_13282;
        end if; 
    end process;


    ap_phi_mux_temp_12_1_phi_fu_786_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_12_0188_phi_fu_572_p6, ap_phi_reg_pp0_iter3_temp_12_1_reg_783)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_12_1_phi_fu_786_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_1_phi_fu_786_p32 <= ap_phi_mux_temp_12_0188_phi_fu_572_p6;
        else 
            ap_phi_mux_temp_12_1_phi_fu_786_p32 <= ap_phi_reg_pp0_iter3_temp_12_1_reg_783;
        end if; 
    end process;


    ap_phi_mux_temp_12_3_phi_fu_2463_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_12_2_reg_1628, ap_phi_reg_pp0_iter4_temp_12_3_reg_2460)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_12_3_phi_fu_2463_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_3_phi_fu_2463_p32 <= ap_phi_reg_pp0_iter4_temp_12_2_reg_1628;
        else 
            ap_phi_mux_temp_12_3_phi_fu_2463_p32 <= ap_phi_reg_pp0_iter4_temp_12_3_reg_2460;
        end if; 
    end process;


    ap_phi_mux_temp_12_4_phi_fu_3295_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_12_3_phi_fu_2463_p32, ap_phi_reg_pp0_iter4_temp_12_4_reg_3292)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_12_4_phi_fu_3295_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_4_phi_fu_3295_p32 <= ap_phi_mux_temp_12_3_phi_fu_2463_p32;
        else 
            ap_phi_mux_temp_12_4_phi_fu_3295_p32 <= ap_phi_reg_pp0_iter4_temp_12_4_reg_3292;
        end if; 
    end process;


    ap_phi_mux_temp_12_5_phi_fu_4127_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_12_4_phi_fu_3295_p32, ap_phi_reg_pp0_iter4_temp_12_5_reg_4124)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_12_5_phi_fu_4127_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_5_phi_fu_4127_p32 <= ap_phi_mux_temp_12_4_phi_fu_3295_p32;
        else 
            ap_phi_mux_temp_12_5_phi_fu_4127_p32 <= ap_phi_reg_pp0_iter4_temp_12_5_reg_4124;
        end if; 
    end process;


    ap_phi_mux_temp_12_6_phi_fu_4959_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_12_5_phi_fu_4127_p32, ap_phi_reg_pp0_iter4_temp_12_6_reg_4956)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_12_6_phi_fu_4959_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_6_phi_fu_4959_p32 <= ap_phi_mux_temp_12_5_phi_fu_4127_p32;
        else 
            ap_phi_mux_temp_12_6_phi_fu_4959_p32 <= ap_phi_reg_pp0_iter4_temp_12_6_reg_4956;
        end if; 
    end process;


    ap_phi_mux_temp_12_7_phi_fu_5791_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_12_6_phi_fu_4959_p32, ap_phi_reg_pp0_iter4_temp_12_7_reg_5788)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_12_7_phi_fu_5791_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_7_phi_fu_5791_p32 <= ap_phi_mux_temp_12_6_phi_fu_4959_p32;
        else 
            ap_phi_mux_temp_12_7_phi_fu_5791_p32 <= ap_phi_reg_pp0_iter4_temp_12_7_reg_5788;
        end if; 
    end process;


    ap_phi_mux_temp_12_8_phi_fu_6623_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_12_7_phi_fu_5791_p32, ap_phi_reg_pp0_iter4_temp_12_8_reg_6620)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_12_8_phi_fu_6623_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_8_phi_fu_6623_p32 <= ap_phi_mux_temp_12_7_phi_fu_5791_p32;
        else 
            ap_phi_mux_temp_12_8_phi_fu_6623_p32 <= ap_phi_reg_pp0_iter4_temp_12_8_reg_6620;
        end if; 
    end process;


    ap_phi_mux_temp_12_9_phi_fu_7455_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_12_8_phi_fu_6623_p32, ap_phi_reg_pp0_iter4_temp_12_9_reg_7452)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_C)) then 
            ap_phi_mux_temp_12_9_phi_fu_7455_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_12_9_phi_fu_7455_p32 <= ap_phi_mux_temp_12_8_phi_fu_6623_p32;
        else 
            ap_phi_mux_temp_12_9_phi_fu_7455_p32 <= ap_phi_reg_pp0_iter4_temp_12_9_reg_7452;
        end if; 
    end process;


    ap_phi_mux_temp_13_0187_phi_fu_586_p6_assign_proc : process(ap_block_pp0_stage0, temp_13_0187_reg_582, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_13_16_phi_fu_13232_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_13_0187_phi_fu_586_p6 <= ap_phi_mux_temp_13_16_phi_fu_13232_p32;
        else 
            ap_phi_mux_temp_13_0187_phi_fu_586_p6 <= temp_13_0187_reg_582;
        end if; 
    end process;


    ap_phi_mux_temp_13_10_phi_fu_8235_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_13_9_phi_fu_7403_p32, ap_phi_reg_pp0_iter4_temp_13_10_reg_8232)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_13_10_phi_fu_8235_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_10_phi_fu_8235_p32 <= ap_phi_mux_temp_13_9_phi_fu_7403_p32;
        else 
            ap_phi_mux_temp_13_10_phi_fu_8235_p32 <= ap_phi_reg_pp0_iter4_temp_13_10_reg_8232;
        end if; 
    end process;


    ap_phi_mux_temp_13_11_phi_fu_9067_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_13_10_phi_fu_8235_p32, ap_phi_reg_pp0_iter4_temp_13_11_reg_9064)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_13_11_phi_fu_9067_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_11_phi_fu_9067_p32 <= ap_phi_mux_temp_13_10_phi_fu_8235_p32;
        else 
            ap_phi_mux_temp_13_11_phi_fu_9067_p32 <= ap_phi_reg_pp0_iter4_temp_13_11_reg_9064;
        end if; 
    end process;


    ap_phi_mux_temp_13_12_phi_fu_9899_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_13_11_phi_fu_9067_p32, ap_phi_reg_pp0_iter4_temp_13_12_reg_9896)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_13_12_phi_fu_9899_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_12_phi_fu_9899_p32 <= ap_phi_mux_temp_13_11_phi_fu_9067_p32;
        else 
            ap_phi_mux_temp_13_12_phi_fu_9899_p32 <= ap_phi_reg_pp0_iter4_temp_13_12_reg_9896;
        end if; 
    end process;


    ap_phi_mux_temp_13_13_phi_fu_10731_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_13_12_phi_fu_9899_p32, ap_phi_reg_pp0_iter4_temp_13_13_reg_10728)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_13_13_phi_fu_10731_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_13_phi_fu_10731_p32 <= ap_phi_mux_temp_13_12_phi_fu_9899_p32;
        else 
            ap_phi_mux_temp_13_13_phi_fu_10731_p32 <= ap_phi_reg_pp0_iter4_temp_13_13_reg_10728;
        end if; 
    end process;


    ap_phi_mux_temp_13_14_phi_fu_11563_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_13_13_phi_fu_10731_p32, ap_phi_reg_pp0_iter4_temp_13_14_reg_11560)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_13_14_phi_fu_11563_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_14_phi_fu_11563_p32 <= ap_phi_mux_temp_13_13_phi_fu_10731_p32;
        else 
            ap_phi_mux_temp_13_14_phi_fu_11563_p32 <= ap_phi_reg_pp0_iter4_temp_13_14_reg_11560;
        end if; 
    end process;


    ap_phi_mux_temp_13_15_phi_fu_12395_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_13_14_phi_fu_11563_p32, ap_phi_reg_pp0_iter4_temp_13_15_reg_12392)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_13_15_phi_fu_12395_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_13_15_phi_fu_12395_p32 <= ap_phi_mux_temp_13_14_phi_fu_11563_p32;
        else 
            ap_phi_mux_temp_13_15_phi_fu_12395_p32 <= ap_phi_reg_pp0_iter4_temp_13_15_reg_12392;
        end if; 
    end process;


    ap_phi_mux_temp_13_16_phi_fu_13232_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_13_15_phi_fu_12395_p32, ap_phi_reg_pp0_iter4_temp_13_16_reg_13228)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_13_16_phi_fu_13232_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_16_phi_fu_13232_p32 <= ap_phi_mux_temp_13_15_phi_fu_12395_p32;
        else 
            ap_phi_mux_temp_13_16_phi_fu_13232_p32 <= ap_phi_reg_pp0_iter4_temp_13_16_reg_13228;
        end if; 
    end process;


    ap_phi_mux_temp_13_1_phi_fu_733_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_13_0187_phi_fu_586_p6, ap_phi_reg_pp0_iter3_temp_13_1_reg_730)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_13_1_phi_fu_733_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_1_phi_fu_733_p32 <= ap_phi_mux_temp_13_0187_phi_fu_586_p6;
        else 
            ap_phi_mux_temp_13_1_phi_fu_733_p32 <= ap_phi_reg_pp0_iter3_temp_13_1_reg_730;
        end if; 
    end process;


    ap_phi_mux_temp_13_3_phi_fu_2411_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_13_2_reg_1576, ap_phi_reg_pp0_iter4_temp_13_3_reg_2408)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_13_3_phi_fu_2411_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_3_phi_fu_2411_p32 <= ap_phi_reg_pp0_iter4_temp_13_2_reg_1576;
        else 
            ap_phi_mux_temp_13_3_phi_fu_2411_p32 <= ap_phi_reg_pp0_iter4_temp_13_3_reg_2408;
        end if; 
    end process;


    ap_phi_mux_temp_13_4_phi_fu_3243_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_13_3_phi_fu_2411_p32, ap_phi_reg_pp0_iter4_temp_13_4_reg_3240)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_13_4_phi_fu_3243_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_4_phi_fu_3243_p32 <= ap_phi_mux_temp_13_3_phi_fu_2411_p32;
        else 
            ap_phi_mux_temp_13_4_phi_fu_3243_p32 <= ap_phi_reg_pp0_iter4_temp_13_4_reg_3240;
        end if; 
    end process;


    ap_phi_mux_temp_13_5_phi_fu_4075_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_13_4_phi_fu_3243_p32, ap_phi_reg_pp0_iter4_temp_13_5_reg_4072)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_13_5_phi_fu_4075_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_5_phi_fu_4075_p32 <= ap_phi_mux_temp_13_4_phi_fu_3243_p32;
        else 
            ap_phi_mux_temp_13_5_phi_fu_4075_p32 <= ap_phi_reg_pp0_iter4_temp_13_5_reg_4072;
        end if; 
    end process;


    ap_phi_mux_temp_13_6_phi_fu_4907_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_13_5_phi_fu_4075_p32, ap_phi_reg_pp0_iter4_temp_13_6_reg_4904)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_13_6_phi_fu_4907_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_6_phi_fu_4907_p32 <= ap_phi_mux_temp_13_5_phi_fu_4075_p32;
        else 
            ap_phi_mux_temp_13_6_phi_fu_4907_p32 <= ap_phi_reg_pp0_iter4_temp_13_6_reg_4904;
        end if; 
    end process;


    ap_phi_mux_temp_13_7_phi_fu_5739_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_13_6_phi_fu_4907_p32, ap_phi_reg_pp0_iter4_temp_13_7_reg_5736)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_13_7_phi_fu_5739_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_7_phi_fu_5739_p32 <= ap_phi_mux_temp_13_6_phi_fu_4907_p32;
        else 
            ap_phi_mux_temp_13_7_phi_fu_5739_p32 <= ap_phi_reg_pp0_iter4_temp_13_7_reg_5736;
        end if; 
    end process;


    ap_phi_mux_temp_13_8_phi_fu_6571_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_13_7_phi_fu_5739_p32, ap_phi_reg_pp0_iter4_temp_13_8_reg_6568)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_13_8_phi_fu_6571_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_8_phi_fu_6571_p32 <= ap_phi_mux_temp_13_7_phi_fu_5739_p32;
        else 
            ap_phi_mux_temp_13_8_phi_fu_6571_p32 <= ap_phi_reg_pp0_iter4_temp_13_8_reg_6568;
        end if; 
    end process;


    ap_phi_mux_temp_13_9_phi_fu_7403_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_13_8_phi_fu_6571_p32, ap_phi_reg_pp0_iter4_temp_13_9_reg_7400)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_D)) then 
            ap_phi_mux_temp_13_9_phi_fu_7403_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_13_9_phi_fu_7403_p32 <= ap_phi_mux_temp_13_8_phi_fu_6571_p32;
        else 
            ap_phi_mux_temp_13_9_phi_fu_7403_p32 <= ap_phi_reg_pp0_iter4_temp_13_9_reg_7400;
        end if; 
    end process;


    ap_phi_mux_temp_14_0186_phi_fu_600_p6_assign_proc : process(ap_block_pp0_stage0, temp_14_0186_reg_596, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_14_16_phi_fu_13178_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_14_0186_phi_fu_600_p6 <= ap_phi_mux_temp_14_16_phi_fu_13178_p32;
        else 
            ap_phi_mux_temp_14_0186_phi_fu_600_p6 <= temp_14_0186_reg_596;
        end if; 
    end process;


    ap_phi_mux_temp_14_10_phi_fu_8183_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_14_9_phi_fu_7351_p32, ap_phi_reg_pp0_iter4_temp_14_10_reg_8180)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_14_10_phi_fu_8183_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_10_phi_fu_8183_p32 <= ap_phi_mux_temp_14_9_phi_fu_7351_p32;
        else 
            ap_phi_mux_temp_14_10_phi_fu_8183_p32 <= ap_phi_reg_pp0_iter4_temp_14_10_reg_8180;
        end if; 
    end process;


    ap_phi_mux_temp_14_11_phi_fu_9015_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_14_10_phi_fu_8183_p32, ap_phi_reg_pp0_iter4_temp_14_11_reg_9012)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_14_11_phi_fu_9015_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_11_phi_fu_9015_p32 <= ap_phi_mux_temp_14_10_phi_fu_8183_p32;
        else 
            ap_phi_mux_temp_14_11_phi_fu_9015_p32 <= ap_phi_reg_pp0_iter4_temp_14_11_reg_9012;
        end if; 
    end process;


    ap_phi_mux_temp_14_12_phi_fu_9847_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_14_11_phi_fu_9015_p32, ap_phi_reg_pp0_iter4_temp_14_12_reg_9844)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_14_12_phi_fu_9847_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_12_phi_fu_9847_p32 <= ap_phi_mux_temp_14_11_phi_fu_9015_p32;
        else 
            ap_phi_mux_temp_14_12_phi_fu_9847_p32 <= ap_phi_reg_pp0_iter4_temp_14_12_reg_9844;
        end if; 
    end process;


    ap_phi_mux_temp_14_13_phi_fu_10679_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_14_12_phi_fu_9847_p32, ap_phi_reg_pp0_iter4_temp_14_13_reg_10676)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_14_13_phi_fu_10679_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_13_phi_fu_10679_p32 <= ap_phi_mux_temp_14_12_phi_fu_9847_p32;
        else 
            ap_phi_mux_temp_14_13_phi_fu_10679_p32 <= ap_phi_reg_pp0_iter4_temp_14_13_reg_10676;
        end if; 
    end process;


    ap_phi_mux_temp_14_14_phi_fu_11511_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_14_13_phi_fu_10679_p32, ap_phi_reg_pp0_iter4_temp_14_14_reg_11508)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_14_14_phi_fu_11511_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_14_phi_fu_11511_p32 <= ap_phi_mux_temp_14_13_phi_fu_10679_p32;
        else 
            ap_phi_mux_temp_14_14_phi_fu_11511_p32 <= ap_phi_reg_pp0_iter4_temp_14_14_reg_11508;
        end if; 
    end process;


    ap_phi_mux_temp_14_15_phi_fu_12343_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_14_14_phi_fu_11511_p32, ap_phi_reg_pp0_iter4_temp_14_15_reg_12340)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_14_15_phi_fu_12343_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_15_phi_fu_12343_p32 <= ap_phi_mux_temp_14_14_phi_fu_11511_p32;
        else 
            ap_phi_mux_temp_14_15_phi_fu_12343_p32 <= ap_phi_reg_pp0_iter4_temp_14_15_reg_12340;
        end if; 
    end process;


    ap_phi_mux_temp_14_16_phi_fu_13178_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_14_15_phi_fu_12343_p32, ap_phi_reg_pp0_iter4_temp_14_16_reg_13174)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_14_16_phi_fu_13178_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_14_16_phi_fu_13178_p32 <= ap_phi_mux_temp_14_15_phi_fu_12343_p32;
        else 
            ap_phi_mux_temp_14_16_phi_fu_13178_p32 <= ap_phi_reg_pp0_iter4_temp_14_16_reg_13174;
        end if; 
    end process;


    ap_phi_mux_temp_14_1_phi_fu_680_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_14_0186_phi_fu_600_p6, ap_phi_reg_pp0_iter3_temp_14_1_reg_677)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_14_1_phi_fu_680_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_1_phi_fu_680_p32 <= ap_phi_mux_temp_14_0186_phi_fu_600_p6;
        else 
            ap_phi_mux_temp_14_1_phi_fu_680_p32 <= ap_phi_reg_pp0_iter3_temp_14_1_reg_677;
        end if; 
    end process;


    ap_phi_mux_temp_14_3_phi_fu_2359_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_14_2_reg_1524, ap_phi_reg_pp0_iter4_temp_14_3_reg_2356)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_14_3_phi_fu_2359_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_3_phi_fu_2359_p32 <= ap_phi_reg_pp0_iter4_temp_14_2_reg_1524;
        else 
            ap_phi_mux_temp_14_3_phi_fu_2359_p32 <= ap_phi_reg_pp0_iter4_temp_14_3_reg_2356;
        end if; 
    end process;


    ap_phi_mux_temp_14_4_phi_fu_3191_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_14_3_phi_fu_2359_p32, ap_phi_reg_pp0_iter4_temp_14_4_reg_3188)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_14_4_phi_fu_3191_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_4_phi_fu_3191_p32 <= ap_phi_mux_temp_14_3_phi_fu_2359_p32;
        else 
            ap_phi_mux_temp_14_4_phi_fu_3191_p32 <= ap_phi_reg_pp0_iter4_temp_14_4_reg_3188;
        end if; 
    end process;


    ap_phi_mux_temp_14_5_phi_fu_4023_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_14_4_phi_fu_3191_p32, ap_phi_reg_pp0_iter4_temp_14_5_reg_4020)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_14_5_phi_fu_4023_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_5_phi_fu_4023_p32 <= ap_phi_mux_temp_14_4_phi_fu_3191_p32;
        else 
            ap_phi_mux_temp_14_5_phi_fu_4023_p32 <= ap_phi_reg_pp0_iter4_temp_14_5_reg_4020;
        end if; 
    end process;


    ap_phi_mux_temp_14_6_phi_fu_4855_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_14_5_phi_fu_4023_p32, ap_phi_reg_pp0_iter4_temp_14_6_reg_4852)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_14_6_phi_fu_4855_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_6_phi_fu_4855_p32 <= ap_phi_mux_temp_14_5_phi_fu_4023_p32;
        else 
            ap_phi_mux_temp_14_6_phi_fu_4855_p32 <= ap_phi_reg_pp0_iter4_temp_14_6_reg_4852;
        end if; 
    end process;


    ap_phi_mux_temp_14_7_phi_fu_5687_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_14_6_phi_fu_4855_p32, ap_phi_reg_pp0_iter4_temp_14_7_reg_5684)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_14_7_phi_fu_5687_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_7_phi_fu_5687_p32 <= ap_phi_mux_temp_14_6_phi_fu_4855_p32;
        else 
            ap_phi_mux_temp_14_7_phi_fu_5687_p32 <= ap_phi_reg_pp0_iter4_temp_14_7_reg_5684;
        end if; 
    end process;


    ap_phi_mux_temp_14_8_phi_fu_6519_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_14_7_phi_fu_5687_p32, ap_phi_reg_pp0_iter4_temp_14_8_reg_6516)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_14_8_phi_fu_6519_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_8_phi_fu_6519_p32 <= ap_phi_mux_temp_14_7_phi_fu_5687_p32;
        else 
            ap_phi_mux_temp_14_8_phi_fu_6519_p32 <= ap_phi_reg_pp0_iter4_temp_14_8_reg_6516;
        end if; 
    end process;


    ap_phi_mux_temp_14_9_phi_fu_7351_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_14_8_phi_fu_6519_p32, ap_phi_reg_pp0_iter4_temp_14_9_reg_7348)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_E)) then 
            ap_phi_mux_temp_14_9_phi_fu_7351_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_14_9_phi_fu_7351_p32 <= ap_phi_mux_temp_14_8_phi_fu_6519_p32;
        else 
            ap_phi_mux_temp_14_9_phi_fu_7351_p32 <= ap_phi_reg_pp0_iter4_temp_14_9_reg_7348;
        end if; 
    end process;


    ap_phi_mux_temp_15_0185_phi_fu_614_p6_assign_proc : process(ap_block_pp0_stage0, temp_15_0185_reg_610, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_15_16_phi_fu_13124_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_15_0185_phi_fu_614_p6 <= ap_phi_mux_temp_15_16_phi_fu_13124_p32;
        else 
            ap_phi_mux_temp_15_0185_phi_fu_614_p6 <= temp_15_0185_reg_610;
        end if; 
    end process;


    ap_phi_mux_temp_15_10_phi_fu_8131_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_15_9_phi_fu_7299_p32, ap_phi_reg_pp0_iter4_temp_15_10_reg_8128)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_10_phi_fu_8131_p32 <= ap_phi_mux_temp_15_9_phi_fu_7299_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_15_10_phi_fu_8131_p32 <= temp_0_9_43_reg_14853;
        else 
            ap_phi_mux_temp_15_10_phi_fu_8131_p32 <= ap_phi_reg_pp0_iter4_temp_15_10_reg_8128;
        end if; 
    end process;


    ap_phi_mux_temp_15_11_phi_fu_8963_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_15_10_phi_fu_8131_p32, ap_phi_reg_pp0_iter4_temp_15_11_reg_8960)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_11_phi_fu_8963_p32 <= ap_phi_mux_temp_15_10_phi_fu_8131_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_15_11_phi_fu_8963_p32 <= temp_0_10_44_reg_14873;
        else 
            ap_phi_mux_temp_15_11_phi_fu_8963_p32 <= ap_phi_reg_pp0_iter4_temp_15_11_reg_8960;
        end if; 
    end process;


    ap_phi_mux_temp_15_12_phi_fu_9795_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_15_11_phi_fu_8963_p32, ap_phi_reg_pp0_iter4_temp_15_12_reg_9792)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_12_phi_fu_9795_p32 <= ap_phi_mux_temp_15_11_phi_fu_8963_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_15_12_phi_fu_9795_p32 <= temp_0_11_45_reg_14893;
        else 
            ap_phi_mux_temp_15_12_phi_fu_9795_p32 <= ap_phi_reg_pp0_iter4_temp_15_12_reg_9792;
        end if; 
    end process;


    ap_phi_mux_temp_15_13_phi_fu_10627_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_15_12_phi_fu_9795_p32, ap_phi_reg_pp0_iter4_temp_15_13_reg_10624)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_13_phi_fu_10627_p32 <= ap_phi_mux_temp_15_12_phi_fu_9795_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_15_13_phi_fu_10627_p32 <= temp_0_12_46_reg_14913;
        else 
            ap_phi_mux_temp_15_13_phi_fu_10627_p32 <= ap_phi_reg_pp0_iter4_temp_15_13_reg_10624;
        end if; 
    end process;


    ap_phi_mux_temp_15_14_phi_fu_11459_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_15_13_phi_fu_10627_p32, ap_phi_reg_pp0_iter4_temp_15_14_reg_11456)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_14_phi_fu_11459_p32 <= ap_phi_mux_temp_15_13_phi_fu_10627_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_15_14_phi_fu_11459_p32 <= temp_0_13_47_reg_14933;
        else 
            ap_phi_mux_temp_15_14_phi_fu_11459_p32 <= ap_phi_reg_pp0_iter4_temp_15_14_reg_11456;
        end if; 
    end process;


    ap_phi_mux_temp_15_15_phi_fu_12291_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_15_14_phi_fu_11459_p32, ap_phi_reg_pp0_iter4_temp_15_15_reg_12288)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_15_phi_fu_12291_p32 <= ap_phi_mux_temp_15_14_phi_fu_11459_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_15_15_phi_fu_12291_p32 <= temp_0_14_48_reg_14953;
        else 
            ap_phi_mux_temp_15_15_phi_fu_12291_p32 <= ap_phi_reg_pp0_iter4_temp_15_15_reg_12288;
        end if; 
    end process;


    ap_phi_mux_temp_15_16_phi_fu_13124_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_15_15_phi_fu_12291_p32, ap_phi_reg_pp0_iter4_temp_15_16_reg_13120)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_16_phi_fu_13124_p32 <= ap_phi_mux_temp_15_15_phi_fu_12291_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_15_16_phi_fu_13124_p32 <= temp_0_15_49_reg_14973;
        else 
            ap_phi_mux_temp_15_16_phi_fu_13124_p32 <= ap_phi_reg_pp0_iter4_temp_15_16_reg_13120;
        end if; 
    end process;


    ap_phi_mux_temp_15_1_phi_fu_627_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_15_0185_phi_fu_614_p6, ap_phi_reg_pp0_iter3_temp_15_1_reg_624)
    begin
        if (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_15_1_phi_fu_627_p32 <= ap_phi_mux_temp_15_0185_phi_fu_614_p6;
        elsif ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_15_1_phi_fu_627_p32 <= temp_0_reg_14669;
        else 
            ap_phi_mux_temp_15_1_phi_fu_627_p32 <= ap_phi_reg_pp0_iter3_temp_15_1_reg_624;
        end if; 
    end process;


    ap_phi_mux_temp_15_3_phi_fu_2307_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_15_2_reg_1472, ap_phi_reg_pp0_iter4_temp_15_3_reg_2304)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_3_phi_fu_2307_p32 <= ap_phi_reg_pp0_iter4_temp_15_2_reg_1472;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_15_3_phi_fu_2307_p32 <= temp_0_2_36_reg_14709;
        else 
            ap_phi_mux_temp_15_3_phi_fu_2307_p32 <= ap_phi_reg_pp0_iter4_temp_15_3_reg_2304;
        end if; 
    end process;


    ap_phi_mux_temp_15_4_phi_fu_3139_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_15_3_phi_fu_2307_p32, ap_phi_reg_pp0_iter4_temp_15_4_reg_3136)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_4_phi_fu_3139_p32 <= ap_phi_mux_temp_15_3_phi_fu_2307_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_15_4_phi_fu_3139_p32 <= temp_0_3_37_reg_14729;
        else 
            ap_phi_mux_temp_15_4_phi_fu_3139_p32 <= ap_phi_reg_pp0_iter4_temp_15_4_reg_3136;
        end if; 
    end process;


    ap_phi_mux_temp_15_5_phi_fu_3971_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_15_4_phi_fu_3139_p32, ap_phi_reg_pp0_iter4_temp_15_5_reg_3968)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_5_phi_fu_3971_p32 <= ap_phi_mux_temp_15_4_phi_fu_3139_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_15_5_phi_fu_3971_p32 <= temp_0_4_38_reg_14749;
        else 
            ap_phi_mux_temp_15_5_phi_fu_3971_p32 <= ap_phi_reg_pp0_iter4_temp_15_5_reg_3968;
        end if; 
    end process;


    ap_phi_mux_temp_15_6_phi_fu_4803_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_15_5_phi_fu_3971_p32, ap_phi_reg_pp0_iter4_temp_15_6_reg_4800)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_6_phi_fu_4803_p32 <= ap_phi_mux_temp_15_5_phi_fu_3971_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_15_6_phi_fu_4803_p32 <= temp_0_5_39_reg_14769;
        else 
            ap_phi_mux_temp_15_6_phi_fu_4803_p32 <= ap_phi_reg_pp0_iter4_temp_15_6_reg_4800;
        end if; 
    end process;


    ap_phi_mux_temp_15_7_phi_fu_5635_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_15_6_phi_fu_4803_p32, ap_phi_reg_pp0_iter4_temp_15_7_reg_5632)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_7_phi_fu_5635_p32 <= ap_phi_mux_temp_15_6_phi_fu_4803_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_15_7_phi_fu_5635_p32 <= temp_0_6_40_reg_14789;
        else 
            ap_phi_mux_temp_15_7_phi_fu_5635_p32 <= ap_phi_reg_pp0_iter4_temp_15_7_reg_5632;
        end if; 
    end process;


    ap_phi_mux_temp_15_8_phi_fu_6467_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_15_7_phi_fu_5635_p32, ap_phi_reg_pp0_iter4_temp_15_8_reg_6464)
    begin
        if (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_15_8_phi_fu_6467_p32 <= ap_phi_mux_temp_15_7_phi_fu_5635_p32;
        elsif ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_15_8_phi_fu_6467_p32 <= temp_0_7_41_reg_14809;
        else 
            ap_phi_mux_temp_15_8_phi_fu_6467_p32 <= ap_phi_reg_pp0_iter4_temp_15_8_reg_6464;
        end if; 
    end process;


    ap_phi_mux_temp_15_9_phi_fu_7299_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_15_8_phi_fu_6467_p32, ap_phi_reg_pp0_iter4_temp_15_9_reg_7296)
    begin
        if (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E))) then 
            ap_phi_mux_temp_15_9_phi_fu_7299_p32 <= ap_phi_mux_temp_15_8_phi_fu_6467_p32;
        elsif ((xor_ln203_reg_14849 = ap_const_lv4_F)) then 
            ap_phi_mux_temp_15_9_phi_fu_7299_p32 <= temp_0_8_42_reg_14829;
        else 
            ap_phi_mux_temp_15_9_phi_fu_7299_p32 <= ap_phi_reg_pp0_iter4_temp_15_9_reg_7296;
        end if; 
    end process;


    ap_phi_mux_temp_1_0199_phi_fu_418_p6_assign_proc : process(ap_block_pp0_stage0, temp_1_0199_reg_414, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_1_16_phi_fu_13880_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_1_0199_phi_fu_418_p6 <= ap_phi_mux_temp_1_16_phi_fu_13880_p32;
        else 
            ap_phi_mux_temp_1_0199_phi_fu_418_p6 <= temp_1_0199_reg_414;
        end if; 
    end process;


    ap_phi_mux_temp_1_10_phi_fu_8859_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_1_9_phi_fu_8027_p32, ap_phi_reg_pp0_iter4_temp_1_10_reg_8856)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_1_10_phi_fu_8859_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_10_phi_fu_8859_p32 <= ap_phi_mux_temp_1_9_phi_fu_8027_p32;
        else 
            ap_phi_mux_temp_1_10_phi_fu_8859_p32 <= ap_phi_reg_pp0_iter4_temp_1_10_reg_8856;
        end if; 
    end process;


    ap_phi_mux_temp_1_11_phi_fu_9691_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_1_10_phi_fu_8859_p32, ap_phi_reg_pp0_iter4_temp_1_11_reg_9688)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_1_11_phi_fu_9691_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_11_phi_fu_9691_p32 <= ap_phi_mux_temp_1_10_phi_fu_8859_p32;
        else 
            ap_phi_mux_temp_1_11_phi_fu_9691_p32 <= ap_phi_reg_pp0_iter4_temp_1_11_reg_9688;
        end if; 
    end process;


    ap_phi_mux_temp_1_12_phi_fu_10523_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_1_11_phi_fu_9691_p32, ap_phi_reg_pp0_iter4_temp_1_12_reg_10520)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_1_12_phi_fu_10523_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_12_phi_fu_10523_p32 <= ap_phi_mux_temp_1_11_phi_fu_9691_p32;
        else 
            ap_phi_mux_temp_1_12_phi_fu_10523_p32 <= ap_phi_reg_pp0_iter4_temp_1_12_reg_10520;
        end if; 
    end process;


    ap_phi_mux_temp_1_13_phi_fu_11355_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_1_12_phi_fu_10523_p32, ap_phi_reg_pp0_iter4_temp_1_13_reg_11352)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_1_13_phi_fu_11355_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_13_phi_fu_11355_p32 <= ap_phi_mux_temp_1_12_phi_fu_10523_p32;
        else 
            ap_phi_mux_temp_1_13_phi_fu_11355_p32 <= ap_phi_reg_pp0_iter4_temp_1_13_reg_11352;
        end if; 
    end process;


    ap_phi_mux_temp_1_14_phi_fu_12187_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_1_13_phi_fu_11355_p32, ap_phi_reg_pp0_iter4_temp_1_14_reg_12184)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_1_14_phi_fu_12187_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_14_phi_fu_12187_p32 <= ap_phi_mux_temp_1_13_phi_fu_11355_p32;
        else 
            ap_phi_mux_temp_1_14_phi_fu_12187_p32 <= ap_phi_reg_pp0_iter4_temp_1_14_reg_12184;
        end if; 
    end process;


    ap_phi_mux_temp_1_15_phi_fu_13019_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_1_14_phi_fu_12187_p32, ap_phi_reg_pp0_iter4_temp_1_15_reg_13016)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_1_15_phi_fu_13019_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_15_phi_fu_13019_p32 <= ap_phi_mux_temp_1_14_phi_fu_12187_p32;
        else 
            ap_phi_mux_temp_1_15_phi_fu_13019_p32 <= ap_phi_reg_pp0_iter4_temp_1_15_reg_13016;
        end if; 
    end process;


    ap_phi_mux_temp_1_16_phi_fu_13880_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_1_15_phi_fu_13019_p32, ap_phi_reg_pp0_iter4_temp_1_16_reg_13876)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_1_16_phi_fu_13880_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_16_phi_fu_13880_p32 <= ap_phi_mux_temp_1_15_phi_fu_13019_p32;
        else 
            ap_phi_mux_temp_1_16_phi_fu_13880_p32 <= ap_phi_reg_pp0_iter4_temp_1_16_reg_13876;
        end if; 
    end process;


    ap_phi_mux_temp_1_1_phi_fu_1369_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_1_0199_phi_fu_418_p6, ap_phi_reg_pp0_iter3_temp_1_1_reg_1366)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_1_1_phi_fu_1369_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_1_phi_fu_1369_p32 <= ap_phi_mux_temp_1_0199_phi_fu_418_p6;
        else 
            ap_phi_mux_temp_1_1_phi_fu_1369_p32 <= ap_phi_reg_pp0_iter3_temp_1_1_reg_1366;
        end if; 
    end process;


    ap_phi_mux_temp_1_3_phi_fu_3035_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_1_2_reg_2200, ap_phi_reg_pp0_iter4_temp_1_3_reg_3032)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_1_3_phi_fu_3035_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_1_3_phi_fu_3035_p32 <= ap_phi_reg_pp0_iter4_temp_1_2_reg_2200;
        else 
            ap_phi_mux_temp_1_3_phi_fu_3035_p32 <= ap_phi_reg_pp0_iter4_temp_1_3_reg_3032;
        end if; 
    end process;


    ap_phi_mux_temp_1_4_phi_fu_3867_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_1_3_phi_fu_3035_p32, ap_phi_reg_pp0_iter4_temp_1_4_reg_3864)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_1_4_phi_fu_3867_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_4_phi_fu_3867_p32 <= ap_phi_mux_temp_1_3_phi_fu_3035_p32;
        else 
            ap_phi_mux_temp_1_4_phi_fu_3867_p32 <= ap_phi_reg_pp0_iter4_temp_1_4_reg_3864;
        end if; 
    end process;


    ap_phi_mux_temp_1_5_phi_fu_4699_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_1_4_phi_fu_3867_p32, ap_phi_reg_pp0_iter4_temp_1_5_reg_4696)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_1_5_phi_fu_4699_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_5_phi_fu_4699_p32 <= ap_phi_mux_temp_1_4_phi_fu_3867_p32;
        else 
            ap_phi_mux_temp_1_5_phi_fu_4699_p32 <= ap_phi_reg_pp0_iter4_temp_1_5_reg_4696;
        end if; 
    end process;


    ap_phi_mux_temp_1_6_phi_fu_5531_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_1_5_phi_fu_4699_p32, ap_phi_reg_pp0_iter4_temp_1_6_reg_5528)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_1_6_phi_fu_5531_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_6_phi_fu_5531_p32 <= ap_phi_mux_temp_1_5_phi_fu_4699_p32;
        else 
            ap_phi_mux_temp_1_6_phi_fu_5531_p32 <= ap_phi_reg_pp0_iter4_temp_1_6_reg_5528;
        end if; 
    end process;


    ap_phi_mux_temp_1_7_phi_fu_6363_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_1_6_phi_fu_5531_p32, ap_phi_reg_pp0_iter4_temp_1_7_reg_6360)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_1_7_phi_fu_6363_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_7_phi_fu_6363_p32 <= ap_phi_mux_temp_1_6_phi_fu_5531_p32;
        else 
            ap_phi_mux_temp_1_7_phi_fu_6363_p32 <= ap_phi_reg_pp0_iter4_temp_1_7_reg_6360;
        end if; 
    end process;


    ap_phi_mux_temp_1_8_phi_fu_7195_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_1_7_phi_fu_6363_p32, ap_phi_reg_pp0_iter4_temp_1_8_reg_7192)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_1_8_phi_fu_7195_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_8_phi_fu_7195_p32 <= ap_phi_mux_temp_1_7_phi_fu_6363_p32;
        else 
            ap_phi_mux_temp_1_8_phi_fu_7195_p32 <= ap_phi_reg_pp0_iter4_temp_1_8_reg_7192;
        end if; 
    end process;


    ap_phi_mux_temp_1_9_phi_fu_8027_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_1_8_phi_fu_7195_p32, ap_phi_reg_pp0_iter4_temp_1_9_reg_8024)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_1)) then 
            ap_phi_mux_temp_1_9_phi_fu_8027_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_1_9_phi_fu_8027_p32 <= ap_phi_mux_temp_1_8_phi_fu_7195_p32;
        else 
            ap_phi_mux_temp_1_9_phi_fu_8027_p32 <= ap_phi_reg_pp0_iter4_temp_1_9_reg_8024;
        end if; 
    end process;


    ap_phi_mux_temp_2_0198_phi_fu_432_p6_assign_proc : process(ap_block_pp0_stage0, temp_2_0198_reg_428, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_2_16_phi_fu_13826_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_2_0198_phi_fu_432_p6 <= ap_phi_mux_temp_2_16_phi_fu_13826_p32;
        else 
            ap_phi_mux_temp_2_0198_phi_fu_432_p6 <= temp_2_0198_reg_428;
        end if; 
    end process;


    ap_phi_mux_temp_2_10_phi_fu_8807_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_2_9_phi_fu_7975_p32, ap_phi_reg_pp0_iter4_temp_2_10_reg_8804)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_2_10_phi_fu_8807_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_10_phi_fu_8807_p32 <= ap_phi_mux_temp_2_9_phi_fu_7975_p32;
        else 
            ap_phi_mux_temp_2_10_phi_fu_8807_p32 <= ap_phi_reg_pp0_iter4_temp_2_10_reg_8804;
        end if; 
    end process;


    ap_phi_mux_temp_2_11_phi_fu_9639_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_2_10_phi_fu_8807_p32, ap_phi_reg_pp0_iter4_temp_2_11_reg_9636)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_2_11_phi_fu_9639_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_11_phi_fu_9639_p32 <= ap_phi_mux_temp_2_10_phi_fu_8807_p32;
        else 
            ap_phi_mux_temp_2_11_phi_fu_9639_p32 <= ap_phi_reg_pp0_iter4_temp_2_11_reg_9636;
        end if; 
    end process;


    ap_phi_mux_temp_2_12_phi_fu_10471_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_2_11_phi_fu_9639_p32, ap_phi_reg_pp0_iter4_temp_2_12_reg_10468)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_2_12_phi_fu_10471_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_12_phi_fu_10471_p32 <= ap_phi_mux_temp_2_11_phi_fu_9639_p32;
        else 
            ap_phi_mux_temp_2_12_phi_fu_10471_p32 <= ap_phi_reg_pp0_iter4_temp_2_12_reg_10468;
        end if; 
    end process;


    ap_phi_mux_temp_2_13_phi_fu_11303_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_2_12_phi_fu_10471_p32, ap_phi_reg_pp0_iter4_temp_2_13_reg_11300)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_2_13_phi_fu_11303_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_13_phi_fu_11303_p32 <= ap_phi_mux_temp_2_12_phi_fu_10471_p32;
        else 
            ap_phi_mux_temp_2_13_phi_fu_11303_p32 <= ap_phi_reg_pp0_iter4_temp_2_13_reg_11300;
        end if; 
    end process;


    ap_phi_mux_temp_2_14_phi_fu_12135_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_2_13_phi_fu_11303_p32, ap_phi_reg_pp0_iter4_temp_2_14_reg_12132)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_2_14_phi_fu_12135_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_14_phi_fu_12135_p32 <= ap_phi_mux_temp_2_13_phi_fu_11303_p32;
        else 
            ap_phi_mux_temp_2_14_phi_fu_12135_p32 <= ap_phi_reg_pp0_iter4_temp_2_14_reg_12132;
        end if; 
    end process;


    ap_phi_mux_temp_2_15_phi_fu_12967_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_2_14_phi_fu_12135_p32, ap_phi_reg_pp0_iter4_temp_2_15_reg_12964)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_2_15_phi_fu_12967_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_15_phi_fu_12967_p32 <= ap_phi_mux_temp_2_14_phi_fu_12135_p32;
        else 
            ap_phi_mux_temp_2_15_phi_fu_12967_p32 <= ap_phi_reg_pp0_iter4_temp_2_15_reg_12964;
        end if; 
    end process;


    ap_phi_mux_temp_2_16_phi_fu_13826_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_2_15_phi_fu_12967_p32, ap_phi_reg_pp0_iter4_temp_2_16_reg_13822)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_2_16_phi_fu_13826_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_16_phi_fu_13826_p32 <= ap_phi_mux_temp_2_15_phi_fu_12967_p32;
        else 
            ap_phi_mux_temp_2_16_phi_fu_13826_p32 <= ap_phi_reg_pp0_iter4_temp_2_16_reg_13822;
        end if; 
    end process;


    ap_phi_mux_temp_2_1_phi_fu_1316_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_2_0198_phi_fu_432_p6, ap_phi_reg_pp0_iter3_temp_2_1_reg_1313)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_2_1_phi_fu_1316_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_1_phi_fu_1316_p32 <= ap_phi_mux_temp_2_0198_phi_fu_432_p6;
        else 
            ap_phi_mux_temp_2_1_phi_fu_1316_p32 <= ap_phi_reg_pp0_iter3_temp_2_1_reg_1313;
        end if; 
    end process;


    ap_phi_mux_temp_2_3_phi_fu_2983_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_2_2_reg_2148, ap_phi_reg_pp0_iter4_temp_2_3_reg_2980)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_2_3_phi_fu_2983_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_3_phi_fu_2983_p32 <= ap_phi_reg_pp0_iter4_temp_2_2_reg_2148;
        else 
            ap_phi_mux_temp_2_3_phi_fu_2983_p32 <= ap_phi_reg_pp0_iter4_temp_2_3_reg_2980;
        end if; 
    end process;


    ap_phi_mux_temp_2_4_phi_fu_3815_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_2_3_phi_fu_2983_p32, ap_phi_reg_pp0_iter4_temp_2_4_reg_3812)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_2_4_phi_fu_3815_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_2_4_phi_fu_3815_p32 <= ap_phi_mux_temp_2_3_phi_fu_2983_p32;
        else 
            ap_phi_mux_temp_2_4_phi_fu_3815_p32 <= ap_phi_reg_pp0_iter4_temp_2_4_reg_3812;
        end if; 
    end process;


    ap_phi_mux_temp_2_5_phi_fu_4647_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_2_4_phi_fu_3815_p32, ap_phi_reg_pp0_iter4_temp_2_5_reg_4644)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_2_5_phi_fu_4647_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_5_phi_fu_4647_p32 <= ap_phi_mux_temp_2_4_phi_fu_3815_p32;
        else 
            ap_phi_mux_temp_2_5_phi_fu_4647_p32 <= ap_phi_reg_pp0_iter4_temp_2_5_reg_4644;
        end if; 
    end process;


    ap_phi_mux_temp_2_6_phi_fu_5479_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_2_5_phi_fu_4647_p32, ap_phi_reg_pp0_iter4_temp_2_6_reg_5476)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_2_6_phi_fu_5479_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_6_phi_fu_5479_p32 <= ap_phi_mux_temp_2_5_phi_fu_4647_p32;
        else 
            ap_phi_mux_temp_2_6_phi_fu_5479_p32 <= ap_phi_reg_pp0_iter4_temp_2_6_reg_5476;
        end if; 
    end process;


    ap_phi_mux_temp_2_7_phi_fu_6311_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_2_6_phi_fu_5479_p32, ap_phi_reg_pp0_iter4_temp_2_7_reg_6308)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_2_7_phi_fu_6311_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_7_phi_fu_6311_p32 <= ap_phi_mux_temp_2_6_phi_fu_5479_p32;
        else 
            ap_phi_mux_temp_2_7_phi_fu_6311_p32 <= ap_phi_reg_pp0_iter4_temp_2_7_reg_6308;
        end if; 
    end process;


    ap_phi_mux_temp_2_8_phi_fu_7143_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_2_7_phi_fu_6311_p32, ap_phi_reg_pp0_iter4_temp_2_8_reg_7140)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_2_8_phi_fu_7143_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_8_phi_fu_7143_p32 <= ap_phi_mux_temp_2_7_phi_fu_6311_p32;
        else 
            ap_phi_mux_temp_2_8_phi_fu_7143_p32 <= ap_phi_reg_pp0_iter4_temp_2_8_reg_7140;
        end if; 
    end process;


    ap_phi_mux_temp_2_9_phi_fu_7975_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_2_8_phi_fu_7143_p32, ap_phi_reg_pp0_iter4_temp_2_9_reg_7972)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_2)) then 
            ap_phi_mux_temp_2_9_phi_fu_7975_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_2_9_phi_fu_7975_p32 <= ap_phi_mux_temp_2_8_phi_fu_7143_p32;
        else 
            ap_phi_mux_temp_2_9_phi_fu_7975_p32 <= ap_phi_reg_pp0_iter4_temp_2_9_reg_7972;
        end if; 
    end process;


    ap_phi_mux_temp_3_0197_phi_fu_446_p6_assign_proc : process(ap_block_pp0_stage0, temp_3_0197_reg_442, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_3_16_phi_fu_13772_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_3_0197_phi_fu_446_p6 <= ap_phi_mux_temp_3_16_phi_fu_13772_p32;
        else 
            ap_phi_mux_temp_3_0197_phi_fu_446_p6 <= temp_3_0197_reg_442;
        end if; 
    end process;


    ap_phi_mux_temp_3_10_phi_fu_8755_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_3_9_phi_fu_7923_p32, ap_phi_reg_pp0_iter4_temp_3_10_reg_8752)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_3_10_phi_fu_8755_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_10_phi_fu_8755_p32 <= ap_phi_mux_temp_3_9_phi_fu_7923_p32;
        else 
            ap_phi_mux_temp_3_10_phi_fu_8755_p32 <= ap_phi_reg_pp0_iter4_temp_3_10_reg_8752;
        end if; 
    end process;


    ap_phi_mux_temp_3_11_phi_fu_9587_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_3_10_phi_fu_8755_p32, ap_phi_reg_pp0_iter4_temp_3_11_reg_9584)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_3_11_phi_fu_9587_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_11_phi_fu_9587_p32 <= ap_phi_mux_temp_3_10_phi_fu_8755_p32;
        else 
            ap_phi_mux_temp_3_11_phi_fu_9587_p32 <= ap_phi_reg_pp0_iter4_temp_3_11_reg_9584;
        end if; 
    end process;


    ap_phi_mux_temp_3_12_phi_fu_10419_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_3_11_phi_fu_9587_p32, ap_phi_reg_pp0_iter4_temp_3_12_reg_10416)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_3_12_phi_fu_10419_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_12_phi_fu_10419_p32 <= ap_phi_mux_temp_3_11_phi_fu_9587_p32;
        else 
            ap_phi_mux_temp_3_12_phi_fu_10419_p32 <= ap_phi_reg_pp0_iter4_temp_3_12_reg_10416;
        end if; 
    end process;


    ap_phi_mux_temp_3_13_phi_fu_11251_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_3_12_phi_fu_10419_p32, ap_phi_reg_pp0_iter4_temp_3_13_reg_11248)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_3_13_phi_fu_11251_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_13_phi_fu_11251_p32 <= ap_phi_mux_temp_3_12_phi_fu_10419_p32;
        else 
            ap_phi_mux_temp_3_13_phi_fu_11251_p32 <= ap_phi_reg_pp0_iter4_temp_3_13_reg_11248;
        end if; 
    end process;


    ap_phi_mux_temp_3_14_phi_fu_12083_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_3_13_phi_fu_11251_p32, ap_phi_reg_pp0_iter4_temp_3_14_reg_12080)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_3_14_phi_fu_12083_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_14_phi_fu_12083_p32 <= ap_phi_mux_temp_3_13_phi_fu_11251_p32;
        else 
            ap_phi_mux_temp_3_14_phi_fu_12083_p32 <= ap_phi_reg_pp0_iter4_temp_3_14_reg_12080;
        end if; 
    end process;


    ap_phi_mux_temp_3_15_phi_fu_12915_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_3_14_phi_fu_12083_p32, ap_phi_reg_pp0_iter4_temp_3_15_reg_12912)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_3_15_phi_fu_12915_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_15_phi_fu_12915_p32 <= ap_phi_mux_temp_3_14_phi_fu_12083_p32;
        else 
            ap_phi_mux_temp_3_15_phi_fu_12915_p32 <= ap_phi_reg_pp0_iter4_temp_3_15_reg_12912;
        end if; 
    end process;


    ap_phi_mux_temp_3_16_phi_fu_13772_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_3_15_phi_fu_12915_p32, ap_phi_reg_pp0_iter4_temp_3_16_reg_13768)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_3_16_phi_fu_13772_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_16_phi_fu_13772_p32 <= ap_phi_mux_temp_3_15_phi_fu_12915_p32;
        else 
            ap_phi_mux_temp_3_16_phi_fu_13772_p32 <= ap_phi_reg_pp0_iter4_temp_3_16_reg_13768;
        end if; 
    end process;


    ap_phi_mux_temp_3_1_phi_fu_1263_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_3_0197_phi_fu_446_p6, ap_phi_reg_pp0_iter3_temp_3_1_reg_1260)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_3_1_phi_fu_1263_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_1_phi_fu_1263_p32 <= ap_phi_mux_temp_3_0197_phi_fu_446_p6;
        else 
            ap_phi_mux_temp_3_1_phi_fu_1263_p32 <= ap_phi_reg_pp0_iter3_temp_3_1_reg_1260;
        end if; 
    end process;


    ap_phi_mux_temp_3_3_phi_fu_2931_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_3_2_reg_2096, ap_phi_reg_pp0_iter4_temp_3_3_reg_2928)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_3_3_phi_fu_2931_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_3_phi_fu_2931_p32 <= ap_phi_reg_pp0_iter4_temp_3_2_reg_2096;
        else 
            ap_phi_mux_temp_3_3_phi_fu_2931_p32 <= ap_phi_reg_pp0_iter4_temp_3_3_reg_2928;
        end if; 
    end process;


    ap_phi_mux_temp_3_4_phi_fu_3763_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_3_3_phi_fu_2931_p32, ap_phi_reg_pp0_iter4_temp_3_4_reg_3760)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_3_4_phi_fu_3763_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_4_phi_fu_3763_p32 <= ap_phi_mux_temp_3_3_phi_fu_2931_p32;
        else 
            ap_phi_mux_temp_3_4_phi_fu_3763_p32 <= ap_phi_reg_pp0_iter4_temp_3_4_reg_3760;
        end if; 
    end process;


    ap_phi_mux_temp_3_5_phi_fu_4595_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_3_4_phi_fu_3763_p32, ap_phi_reg_pp0_iter4_temp_3_5_reg_4592)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_3_5_phi_fu_4595_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_3_5_phi_fu_4595_p32 <= ap_phi_mux_temp_3_4_phi_fu_3763_p32;
        else 
            ap_phi_mux_temp_3_5_phi_fu_4595_p32 <= ap_phi_reg_pp0_iter4_temp_3_5_reg_4592;
        end if; 
    end process;


    ap_phi_mux_temp_3_6_phi_fu_5427_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_3_5_phi_fu_4595_p32, ap_phi_reg_pp0_iter4_temp_3_6_reg_5424)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_3_6_phi_fu_5427_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_6_phi_fu_5427_p32 <= ap_phi_mux_temp_3_5_phi_fu_4595_p32;
        else 
            ap_phi_mux_temp_3_6_phi_fu_5427_p32 <= ap_phi_reg_pp0_iter4_temp_3_6_reg_5424;
        end if; 
    end process;


    ap_phi_mux_temp_3_7_phi_fu_6259_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_3_6_phi_fu_5427_p32, ap_phi_reg_pp0_iter4_temp_3_7_reg_6256)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_3_7_phi_fu_6259_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_7_phi_fu_6259_p32 <= ap_phi_mux_temp_3_6_phi_fu_5427_p32;
        else 
            ap_phi_mux_temp_3_7_phi_fu_6259_p32 <= ap_phi_reg_pp0_iter4_temp_3_7_reg_6256;
        end if; 
    end process;


    ap_phi_mux_temp_3_8_phi_fu_7091_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_3_7_phi_fu_6259_p32, ap_phi_reg_pp0_iter4_temp_3_8_reg_7088)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_3_8_phi_fu_7091_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_8_phi_fu_7091_p32 <= ap_phi_mux_temp_3_7_phi_fu_6259_p32;
        else 
            ap_phi_mux_temp_3_8_phi_fu_7091_p32 <= ap_phi_reg_pp0_iter4_temp_3_8_reg_7088;
        end if; 
    end process;


    ap_phi_mux_temp_3_9_phi_fu_7923_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_3_8_phi_fu_7091_p32, ap_phi_reg_pp0_iter4_temp_3_9_reg_7920)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_3)) then 
            ap_phi_mux_temp_3_9_phi_fu_7923_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_3_9_phi_fu_7923_p32 <= ap_phi_mux_temp_3_8_phi_fu_7091_p32;
        else 
            ap_phi_mux_temp_3_9_phi_fu_7923_p32 <= ap_phi_reg_pp0_iter4_temp_3_9_reg_7920;
        end if; 
    end process;


    ap_phi_mux_temp_4_0196_phi_fu_460_p6_assign_proc : process(ap_block_pp0_stage0, temp_4_0196_reg_456, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_4_16_phi_fu_13718_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_4_0196_phi_fu_460_p6 <= ap_phi_mux_temp_4_16_phi_fu_13718_p32;
        else 
            ap_phi_mux_temp_4_0196_phi_fu_460_p6 <= temp_4_0196_reg_456;
        end if; 
    end process;


    ap_phi_mux_temp_4_10_phi_fu_8703_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_4_9_phi_fu_7871_p32, ap_phi_reg_pp0_iter4_temp_4_10_reg_8700)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_4_10_phi_fu_8703_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_10_phi_fu_8703_p32 <= ap_phi_mux_temp_4_9_phi_fu_7871_p32;
        else 
            ap_phi_mux_temp_4_10_phi_fu_8703_p32 <= ap_phi_reg_pp0_iter4_temp_4_10_reg_8700;
        end if; 
    end process;


    ap_phi_mux_temp_4_11_phi_fu_9535_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_4_10_phi_fu_8703_p32, ap_phi_reg_pp0_iter4_temp_4_11_reg_9532)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_4_11_phi_fu_9535_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_11_phi_fu_9535_p32 <= ap_phi_mux_temp_4_10_phi_fu_8703_p32;
        else 
            ap_phi_mux_temp_4_11_phi_fu_9535_p32 <= ap_phi_reg_pp0_iter4_temp_4_11_reg_9532;
        end if; 
    end process;


    ap_phi_mux_temp_4_12_phi_fu_10367_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_4_11_phi_fu_9535_p32, ap_phi_reg_pp0_iter4_temp_4_12_reg_10364)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_4_12_phi_fu_10367_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_12_phi_fu_10367_p32 <= ap_phi_mux_temp_4_11_phi_fu_9535_p32;
        else 
            ap_phi_mux_temp_4_12_phi_fu_10367_p32 <= ap_phi_reg_pp0_iter4_temp_4_12_reg_10364;
        end if; 
    end process;


    ap_phi_mux_temp_4_13_phi_fu_11199_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_4_12_phi_fu_10367_p32, ap_phi_reg_pp0_iter4_temp_4_13_reg_11196)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_4_13_phi_fu_11199_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_13_phi_fu_11199_p32 <= ap_phi_mux_temp_4_12_phi_fu_10367_p32;
        else 
            ap_phi_mux_temp_4_13_phi_fu_11199_p32 <= ap_phi_reg_pp0_iter4_temp_4_13_reg_11196;
        end if; 
    end process;


    ap_phi_mux_temp_4_14_phi_fu_12031_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_4_13_phi_fu_11199_p32, ap_phi_reg_pp0_iter4_temp_4_14_reg_12028)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_4_14_phi_fu_12031_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_14_phi_fu_12031_p32 <= ap_phi_mux_temp_4_13_phi_fu_11199_p32;
        else 
            ap_phi_mux_temp_4_14_phi_fu_12031_p32 <= ap_phi_reg_pp0_iter4_temp_4_14_reg_12028;
        end if; 
    end process;


    ap_phi_mux_temp_4_15_phi_fu_12863_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_4_14_phi_fu_12031_p32, ap_phi_reg_pp0_iter4_temp_4_15_reg_12860)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_4_15_phi_fu_12863_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_15_phi_fu_12863_p32 <= ap_phi_mux_temp_4_14_phi_fu_12031_p32;
        else 
            ap_phi_mux_temp_4_15_phi_fu_12863_p32 <= ap_phi_reg_pp0_iter4_temp_4_15_reg_12860;
        end if; 
    end process;


    ap_phi_mux_temp_4_16_phi_fu_13718_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_4_15_phi_fu_12863_p32, ap_phi_reg_pp0_iter4_temp_4_16_reg_13714)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_4_16_phi_fu_13718_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_16_phi_fu_13718_p32 <= ap_phi_mux_temp_4_15_phi_fu_12863_p32;
        else 
            ap_phi_mux_temp_4_16_phi_fu_13718_p32 <= ap_phi_reg_pp0_iter4_temp_4_16_reg_13714;
        end if; 
    end process;


    ap_phi_mux_temp_4_1_phi_fu_1210_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_4_0196_phi_fu_460_p6, ap_phi_reg_pp0_iter3_temp_4_1_reg_1207)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_4_1_phi_fu_1210_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_1_phi_fu_1210_p32 <= ap_phi_mux_temp_4_0196_phi_fu_460_p6;
        else 
            ap_phi_mux_temp_4_1_phi_fu_1210_p32 <= ap_phi_reg_pp0_iter3_temp_4_1_reg_1207;
        end if; 
    end process;


    ap_phi_mux_temp_4_3_phi_fu_2879_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_4_2_reg_2044, ap_phi_reg_pp0_iter4_temp_4_3_reg_2876)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_4_3_phi_fu_2879_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_3_phi_fu_2879_p32 <= ap_phi_reg_pp0_iter4_temp_4_2_reg_2044;
        else 
            ap_phi_mux_temp_4_3_phi_fu_2879_p32 <= ap_phi_reg_pp0_iter4_temp_4_3_reg_2876;
        end if; 
    end process;


    ap_phi_mux_temp_4_4_phi_fu_3711_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_4_3_phi_fu_2879_p32, ap_phi_reg_pp0_iter4_temp_4_4_reg_3708)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_4_4_phi_fu_3711_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_4_phi_fu_3711_p32 <= ap_phi_mux_temp_4_3_phi_fu_2879_p32;
        else 
            ap_phi_mux_temp_4_4_phi_fu_3711_p32 <= ap_phi_reg_pp0_iter4_temp_4_4_reg_3708;
        end if; 
    end process;


    ap_phi_mux_temp_4_5_phi_fu_4543_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_4_4_phi_fu_3711_p32, ap_phi_reg_pp0_iter4_temp_4_5_reg_4540)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_4_5_phi_fu_4543_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_5_phi_fu_4543_p32 <= ap_phi_mux_temp_4_4_phi_fu_3711_p32;
        else 
            ap_phi_mux_temp_4_5_phi_fu_4543_p32 <= ap_phi_reg_pp0_iter4_temp_4_5_reg_4540;
        end if; 
    end process;


    ap_phi_mux_temp_4_6_phi_fu_5375_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_4_5_phi_fu_4543_p32, ap_phi_reg_pp0_iter4_temp_4_6_reg_5372)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_4_6_phi_fu_5375_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_4_6_phi_fu_5375_p32 <= ap_phi_mux_temp_4_5_phi_fu_4543_p32;
        else 
            ap_phi_mux_temp_4_6_phi_fu_5375_p32 <= ap_phi_reg_pp0_iter4_temp_4_6_reg_5372;
        end if; 
    end process;


    ap_phi_mux_temp_4_7_phi_fu_6207_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_4_6_phi_fu_5375_p32, ap_phi_reg_pp0_iter4_temp_4_7_reg_6204)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_4_7_phi_fu_6207_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_7_phi_fu_6207_p32 <= ap_phi_mux_temp_4_6_phi_fu_5375_p32;
        else 
            ap_phi_mux_temp_4_7_phi_fu_6207_p32 <= ap_phi_reg_pp0_iter4_temp_4_7_reg_6204;
        end if; 
    end process;


    ap_phi_mux_temp_4_8_phi_fu_7039_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_4_7_phi_fu_6207_p32, ap_phi_reg_pp0_iter4_temp_4_8_reg_7036)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_4_8_phi_fu_7039_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_8_phi_fu_7039_p32 <= ap_phi_mux_temp_4_7_phi_fu_6207_p32;
        else 
            ap_phi_mux_temp_4_8_phi_fu_7039_p32 <= ap_phi_reg_pp0_iter4_temp_4_8_reg_7036;
        end if; 
    end process;


    ap_phi_mux_temp_4_9_phi_fu_7871_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_4_8_phi_fu_7039_p32, ap_phi_reg_pp0_iter4_temp_4_9_reg_7868)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_4)) then 
            ap_phi_mux_temp_4_9_phi_fu_7871_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_4_9_phi_fu_7871_p32 <= ap_phi_mux_temp_4_8_phi_fu_7039_p32;
        else 
            ap_phi_mux_temp_4_9_phi_fu_7871_p32 <= ap_phi_reg_pp0_iter4_temp_4_9_reg_7868;
        end if; 
    end process;


    ap_phi_mux_temp_5_0195_phi_fu_474_p6_assign_proc : process(ap_block_pp0_stage0, temp_5_0195_reg_470, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_5_16_phi_fu_13664_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_5_0195_phi_fu_474_p6 <= ap_phi_mux_temp_5_16_phi_fu_13664_p32;
        else 
            ap_phi_mux_temp_5_0195_phi_fu_474_p6 <= temp_5_0195_reg_470;
        end if; 
    end process;


    ap_phi_mux_temp_5_10_phi_fu_8651_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_5_9_phi_fu_7819_p32, ap_phi_reg_pp0_iter4_temp_5_10_reg_8648)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_5_10_phi_fu_8651_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_10_phi_fu_8651_p32 <= ap_phi_mux_temp_5_9_phi_fu_7819_p32;
        else 
            ap_phi_mux_temp_5_10_phi_fu_8651_p32 <= ap_phi_reg_pp0_iter4_temp_5_10_reg_8648;
        end if; 
    end process;


    ap_phi_mux_temp_5_11_phi_fu_9483_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_5_10_phi_fu_8651_p32, ap_phi_reg_pp0_iter4_temp_5_11_reg_9480)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_5_11_phi_fu_9483_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_11_phi_fu_9483_p32 <= ap_phi_mux_temp_5_10_phi_fu_8651_p32;
        else 
            ap_phi_mux_temp_5_11_phi_fu_9483_p32 <= ap_phi_reg_pp0_iter4_temp_5_11_reg_9480;
        end if; 
    end process;


    ap_phi_mux_temp_5_12_phi_fu_10315_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_5_11_phi_fu_9483_p32, ap_phi_reg_pp0_iter4_temp_5_12_reg_10312)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_5_12_phi_fu_10315_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_12_phi_fu_10315_p32 <= ap_phi_mux_temp_5_11_phi_fu_9483_p32;
        else 
            ap_phi_mux_temp_5_12_phi_fu_10315_p32 <= ap_phi_reg_pp0_iter4_temp_5_12_reg_10312;
        end if; 
    end process;


    ap_phi_mux_temp_5_13_phi_fu_11147_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_5_12_phi_fu_10315_p32, ap_phi_reg_pp0_iter4_temp_5_13_reg_11144)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_5_13_phi_fu_11147_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_13_phi_fu_11147_p32 <= ap_phi_mux_temp_5_12_phi_fu_10315_p32;
        else 
            ap_phi_mux_temp_5_13_phi_fu_11147_p32 <= ap_phi_reg_pp0_iter4_temp_5_13_reg_11144;
        end if; 
    end process;


    ap_phi_mux_temp_5_14_phi_fu_11979_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_5_13_phi_fu_11147_p32, ap_phi_reg_pp0_iter4_temp_5_14_reg_11976)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_5_14_phi_fu_11979_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_14_phi_fu_11979_p32 <= ap_phi_mux_temp_5_13_phi_fu_11147_p32;
        else 
            ap_phi_mux_temp_5_14_phi_fu_11979_p32 <= ap_phi_reg_pp0_iter4_temp_5_14_reg_11976;
        end if; 
    end process;


    ap_phi_mux_temp_5_15_phi_fu_12811_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_5_14_phi_fu_11979_p32, ap_phi_reg_pp0_iter4_temp_5_15_reg_12808)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_5_15_phi_fu_12811_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_15_phi_fu_12811_p32 <= ap_phi_mux_temp_5_14_phi_fu_11979_p32;
        else 
            ap_phi_mux_temp_5_15_phi_fu_12811_p32 <= ap_phi_reg_pp0_iter4_temp_5_15_reg_12808;
        end if; 
    end process;


    ap_phi_mux_temp_5_16_phi_fu_13664_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_5_15_phi_fu_12811_p32, ap_phi_reg_pp0_iter4_temp_5_16_reg_13660)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_5_16_phi_fu_13664_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_16_phi_fu_13664_p32 <= ap_phi_mux_temp_5_15_phi_fu_12811_p32;
        else 
            ap_phi_mux_temp_5_16_phi_fu_13664_p32 <= ap_phi_reg_pp0_iter4_temp_5_16_reg_13660;
        end if; 
    end process;


    ap_phi_mux_temp_5_1_phi_fu_1157_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_5_0195_phi_fu_474_p6, ap_phi_reg_pp0_iter3_temp_5_1_reg_1154)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_5_1_phi_fu_1157_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_1_phi_fu_1157_p32 <= ap_phi_mux_temp_5_0195_phi_fu_474_p6;
        else 
            ap_phi_mux_temp_5_1_phi_fu_1157_p32 <= ap_phi_reg_pp0_iter3_temp_5_1_reg_1154;
        end if; 
    end process;


    ap_phi_mux_temp_5_3_phi_fu_2827_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_5_2_reg_1992, ap_phi_reg_pp0_iter4_temp_5_3_reg_2824)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_5_3_phi_fu_2827_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_3_phi_fu_2827_p32 <= ap_phi_reg_pp0_iter4_temp_5_2_reg_1992;
        else 
            ap_phi_mux_temp_5_3_phi_fu_2827_p32 <= ap_phi_reg_pp0_iter4_temp_5_3_reg_2824;
        end if; 
    end process;


    ap_phi_mux_temp_5_4_phi_fu_3659_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_5_3_phi_fu_2827_p32, ap_phi_reg_pp0_iter4_temp_5_4_reg_3656)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_5_4_phi_fu_3659_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_4_phi_fu_3659_p32 <= ap_phi_mux_temp_5_3_phi_fu_2827_p32;
        else 
            ap_phi_mux_temp_5_4_phi_fu_3659_p32 <= ap_phi_reg_pp0_iter4_temp_5_4_reg_3656;
        end if; 
    end process;


    ap_phi_mux_temp_5_5_phi_fu_4491_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_5_4_phi_fu_3659_p32, ap_phi_reg_pp0_iter4_temp_5_5_reg_4488)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_5_5_phi_fu_4491_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_5_phi_fu_4491_p32 <= ap_phi_mux_temp_5_4_phi_fu_3659_p32;
        else 
            ap_phi_mux_temp_5_5_phi_fu_4491_p32 <= ap_phi_reg_pp0_iter4_temp_5_5_reg_4488;
        end if; 
    end process;


    ap_phi_mux_temp_5_6_phi_fu_5323_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_5_5_phi_fu_4491_p32, ap_phi_reg_pp0_iter4_temp_5_6_reg_5320)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_5_6_phi_fu_5323_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_6_phi_fu_5323_p32 <= ap_phi_mux_temp_5_5_phi_fu_4491_p32;
        else 
            ap_phi_mux_temp_5_6_phi_fu_5323_p32 <= ap_phi_reg_pp0_iter4_temp_5_6_reg_5320;
        end if; 
    end process;


    ap_phi_mux_temp_5_7_phi_fu_6155_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_5_6_phi_fu_5323_p32, ap_phi_reg_pp0_iter4_temp_5_7_reg_6152)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_5_7_phi_fu_6155_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_5_7_phi_fu_6155_p32 <= ap_phi_mux_temp_5_6_phi_fu_5323_p32;
        else 
            ap_phi_mux_temp_5_7_phi_fu_6155_p32 <= ap_phi_reg_pp0_iter4_temp_5_7_reg_6152;
        end if; 
    end process;


    ap_phi_mux_temp_5_8_phi_fu_6987_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_5_7_phi_fu_6155_p32, ap_phi_reg_pp0_iter4_temp_5_8_reg_6984)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_5_8_phi_fu_6987_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_8_phi_fu_6987_p32 <= ap_phi_mux_temp_5_7_phi_fu_6155_p32;
        else 
            ap_phi_mux_temp_5_8_phi_fu_6987_p32 <= ap_phi_reg_pp0_iter4_temp_5_8_reg_6984;
        end if; 
    end process;


    ap_phi_mux_temp_5_9_phi_fu_7819_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_5_8_phi_fu_6987_p32, ap_phi_reg_pp0_iter4_temp_5_9_reg_7816)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_5)) then 
            ap_phi_mux_temp_5_9_phi_fu_7819_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_5_9_phi_fu_7819_p32 <= ap_phi_mux_temp_5_8_phi_fu_6987_p32;
        else 
            ap_phi_mux_temp_5_9_phi_fu_7819_p32 <= ap_phi_reg_pp0_iter4_temp_5_9_reg_7816;
        end if; 
    end process;


    ap_phi_mux_temp_6_0194_phi_fu_488_p6_assign_proc : process(ap_block_pp0_stage0, temp_6_0194_reg_484, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_6_16_phi_fu_13610_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_6_0194_phi_fu_488_p6 <= ap_phi_mux_temp_6_16_phi_fu_13610_p32;
        else 
            ap_phi_mux_temp_6_0194_phi_fu_488_p6 <= temp_6_0194_reg_484;
        end if; 
    end process;


    ap_phi_mux_temp_6_10_phi_fu_8599_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_6_9_phi_fu_7767_p32, ap_phi_reg_pp0_iter4_temp_6_10_reg_8596)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_6_10_phi_fu_8599_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_10_phi_fu_8599_p32 <= ap_phi_mux_temp_6_9_phi_fu_7767_p32;
        else 
            ap_phi_mux_temp_6_10_phi_fu_8599_p32 <= ap_phi_reg_pp0_iter4_temp_6_10_reg_8596;
        end if; 
    end process;


    ap_phi_mux_temp_6_11_phi_fu_9431_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_6_10_phi_fu_8599_p32, ap_phi_reg_pp0_iter4_temp_6_11_reg_9428)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_6_11_phi_fu_9431_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_11_phi_fu_9431_p32 <= ap_phi_mux_temp_6_10_phi_fu_8599_p32;
        else 
            ap_phi_mux_temp_6_11_phi_fu_9431_p32 <= ap_phi_reg_pp0_iter4_temp_6_11_reg_9428;
        end if; 
    end process;


    ap_phi_mux_temp_6_12_phi_fu_10263_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_6_11_phi_fu_9431_p32, ap_phi_reg_pp0_iter4_temp_6_12_reg_10260)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_6_12_phi_fu_10263_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_12_phi_fu_10263_p32 <= ap_phi_mux_temp_6_11_phi_fu_9431_p32;
        else 
            ap_phi_mux_temp_6_12_phi_fu_10263_p32 <= ap_phi_reg_pp0_iter4_temp_6_12_reg_10260;
        end if; 
    end process;


    ap_phi_mux_temp_6_13_phi_fu_11095_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_6_12_phi_fu_10263_p32, ap_phi_reg_pp0_iter4_temp_6_13_reg_11092)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_6_13_phi_fu_11095_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_13_phi_fu_11095_p32 <= ap_phi_mux_temp_6_12_phi_fu_10263_p32;
        else 
            ap_phi_mux_temp_6_13_phi_fu_11095_p32 <= ap_phi_reg_pp0_iter4_temp_6_13_reg_11092;
        end if; 
    end process;


    ap_phi_mux_temp_6_14_phi_fu_11927_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_6_13_phi_fu_11095_p32, ap_phi_reg_pp0_iter4_temp_6_14_reg_11924)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_6_14_phi_fu_11927_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_14_phi_fu_11927_p32 <= ap_phi_mux_temp_6_13_phi_fu_11095_p32;
        else 
            ap_phi_mux_temp_6_14_phi_fu_11927_p32 <= ap_phi_reg_pp0_iter4_temp_6_14_reg_11924;
        end if; 
    end process;


    ap_phi_mux_temp_6_15_phi_fu_12759_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_6_14_phi_fu_11927_p32, ap_phi_reg_pp0_iter4_temp_6_15_reg_12756)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_6_15_phi_fu_12759_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_15_phi_fu_12759_p32 <= ap_phi_mux_temp_6_14_phi_fu_11927_p32;
        else 
            ap_phi_mux_temp_6_15_phi_fu_12759_p32 <= ap_phi_reg_pp0_iter4_temp_6_15_reg_12756;
        end if; 
    end process;


    ap_phi_mux_temp_6_16_phi_fu_13610_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_6_15_phi_fu_12759_p32, ap_phi_reg_pp0_iter4_temp_6_16_reg_13606)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_6_16_phi_fu_13610_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_16_phi_fu_13610_p32 <= ap_phi_mux_temp_6_15_phi_fu_12759_p32;
        else 
            ap_phi_mux_temp_6_16_phi_fu_13610_p32 <= ap_phi_reg_pp0_iter4_temp_6_16_reg_13606;
        end if; 
    end process;


    ap_phi_mux_temp_6_1_phi_fu_1104_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_6_0194_phi_fu_488_p6, ap_phi_reg_pp0_iter3_temp_6_1_reg_1101)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_6_1_phi_fu_1104_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_1_phi_fu_1104_p32 <= ap_phi_mux_temp_6_0194_phi_fu_488_p6;
        else 
            ap_phi_mux_temp_6_1_phi_fu_1104_p32 <= ap_phi_reg_pp0_iter3_temp_6_1_reg_1101;
        end if; 
    end process;


    ap_phi_mux_temp_6_3_phi_fu_2775_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_6_2_reg_1940, ap_phi_reg_pp0_iter4_temp_6_3_reg_2772)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_6_3_phi_fu_2775_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_3_phi_fu_2775_p32 <= ap_phi_reg_pp0_iter4_temp_6_2_reg_1940;
        else 
            ap_phi_mux_temp_6_3_phi_fu_2775_p32 <= ap_phi_reg_pp0_iter4_temp_6_3_reg_2772;
        end if; 
    end process;


    ap_phi_mux_temp_6_4_phi_fu_3607_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_6_3_phi_fu_2775_p32, ap_phi_reg_pp0_iter4_temp_6_4_reg_3604)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_6_4_phi_fu_3607_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_4_phi_fu_3607_p32 <= ap_phi_mux_temp_6_3_phi_fu_2775_p32;
        else 
            ap_phi_mux_temp_6_4_phi_fu_3607_p32 <= ap_phi_reg_pp0_iter4_temp_6_4_reg_3604;
        end if; 
    end process;


    ap_phi_mux_temp_6_5_phi_fu_4439_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_6_4_phi_fu_3607_p32, ap_phi_reg_pp0_iter4_temp_6_5_reg_4436)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_6_5_phi_fu_4439_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_5_phi_fu_4439_p32 <= ap_phi_mux_temp_6_4_phi_fu_3607_p32;
        else 
            ap_phi_mux_temp_6_5_phi_fu_4439_p32 <= ap_phi_reg_pp0_iter4_temp_6_5_reg_4436;
        end if; 
    end process;


    ap_phi_mux_temp_6_6_phi_fu_5271_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_6_5_phi_fu_4439_p32, ap_phi_reg_pp0_iter4_temp_6_6_reg_5268)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_6_6_phi_fu_5271_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_6_phi_fu_5271_p32 <= ap_phi_mux_temp_6_5_phi_fu_4439_p32;
        else 
            ap_phi_mux_temp_6_6_phi_fu_5271_p32 <= ap_phi_reg_pp0_iter4_temp_6_6_reg_5268;
        end if; 
    end process;


    ap_phi_mux_temp_6_7_phi_fu_6103_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_6_6_phi_fu_5271_p32, ap_phi_reg_pp0_iter4_temp_6_7_reg_6100)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_6_7_phi_fu_6103_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_7_phi_fu_6103_p32 <= ap_phi_mux_temp_6_6_phi_fu_5271_p32;
        else 
            ap_phi_mux_temp_6_7_phi_fu_6103_p32 <= ap_phi_reg_pp0_iter4_temp_6_7_reg_6100;
        end if; 
    end process;


    ap_phi_mux_temp_6_8_phi_fu_6935_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_6_7_phi_fu_6103_p32, ap_phi_reg_pp0_iter4_temp_6_8_reg_6932)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_6_8_phi_fu_6935_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_6_8_phi_fu_6935_p32 <= ap_phi_mux_temp_6_7_phi_fu_6103_p32;
        else 
            ap_phi_mux_temp_6_8_phi_fu_6935_p32 <= ap_phi_reg_pp0_iter4_temp_6_8_reg_6932;
        end if; 
    end process;


    ap_phi_mux_temp_6_9_phi_fu_7767_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_6_8_phi_fu_6935_p32, ap_phi_reg_pp0_iter4_temp_6_9_reg_7764)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_6)) then 
            ap_phi_mux_temp_6_9_phi_fu_7767_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_6_9_phi_fu_7767_p32 <= ap_phi_mux_temp_6_8_phi_fu_6935_p32;
        else 
            ap_phi_mux_temp_6_9_phi_fu_7767_p32 <= ap_phi_reg_pp0_iter4_temp_6_9_reg_7764;
        end if; 
    end process;


    ap_phi_mux_temp_7_0193_phi_fu_502_p6_assign_proc : process(ap_block_pp0_stage0, temp_7_0193_reg_498, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_7_16_phi_fu_13556_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_7_0193_phi_fu_502_p6 <= ap_phi_mux_temp_7_16_phi_fu_13556_p32;
        else 
            ap_phi_mux_temp_7_0193_phi_fu_502_p6 <= temp_7_0193_reg_498;
        end if; 
    end process;


    ap_phi_mux_temp_7_10_phi_fu_8547_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_7_9_phi_fu_7715_p32, ap_phi_reg_pp0_iter4_temp_7_10_reg_8544)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_7_10_phi_fu_8547_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_10_phi_fu_8547_p32 <= ap_phi_mux_temp_7_9_phi_fu_7715_p32;
        else 
            ap_phi_mux_temp_7_10_phi_fu_8547_p32 <= ap_phi_reg_pp0_iter4_temp_7_10_reg_8544;
        end if; 
    end process;


    ap_phi_mux_temp_7_11_phi_fu_9379_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_7_10_phi_fu_8547_p32, ap_phi_reg_pp0_iter4_temp_7_11_reg_9376)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_7_11_phi_fu_9379_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_11_phi_fu_9379_p32 <= ap_phi_mux_temp_7_10_phi_fu_8547_p32;
        else 
            ap_phi_mux_temp_7_11_phi_fu_9379_p32 <= ap_phi_reg_pp0_iter4_temp_7_11_reg_9376;
        end if; 
    end process;


    ap_phi_mux_temp_7_12_phi_fu_10211_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_7_11_phi_fu_9379_p32, ap_phi_reg_pp0_iter4_temp_7_12_reg_10208)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_7_12_phi_fu_10211_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_12_phi_fu_10211_p32 <= ap_phi_mux_temp_7_11_phi_fu_9379_p32;
        else 
            ap_phi_mux_temp_7_12_phi_fu_10211_p32 <= ap_phi_reg_pp0_iter4_temp_7_12_reg_10208;
        end if; 
    end process;


    ap_phi_mux_temp_7_13_phi_fu_11043_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_7_12_phi_fu_10211_p32, ap_phi_reg_pp0_iter4_temp_7_13_reg_11040)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_7_13_phi_fu_11043_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_13_phi_fu_11043_p32 <= ap_phi_mux_temp_7_12_phi_fu_10211_p32;
        else 
            ap_phi_mux_temp_7_13_phi_fu_11043_p32 <= ap_phi_reg_pp0_iter4_temp_7_13_reg_11040;
        end if; 
    end process;


    ap_phi_mux_temp_7_14_phi_fu_11875_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_7_13_phi_fu_11043_p32, ap_phi_reg_pp0_iter4_temp_7_14_reg_11872)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_7_14_phi_fu_11875_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_14_phi_fu_11875_p32 <= ap_phi_mux_temp_7_13_phi_fu_11043_p32;
        else 
            ap_phi_mux_temp_7_14_phi_fu_11875_p32 <= ap_phi_reg_pp0_iter4_temp_7_14_reg_11872;
        end if; 
    end process;


    ap_phi_mux_temp_7_15_phi_fu_12707_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_7_14_phi_fu_11875_p32, ap_phi_reg_pp0_iter4_temp_7_15_reg_12704)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_7_15_phi_fu_12707_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_15_phi_fu_12707_p32 <= ap_phi_mux_temp_7_14_phi_fu_11875_p32;
        else 
            ap_phi_mux_temp_7_15_phi_fu_12707_p32 <= ap_phi_reg_pp0_iter4_temp_7_15_reg_12704;
        end if; 
    end process;


    ap_phi_mux_temp_7_16_phi_fu_13556_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_7_15_phi_fu_12707_p32, ap_phi_reg_pp0_iter4_temp_7_16_reg_13552)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_7_16_phi_fu_13556_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_16_phi_fu_13556_p32 <= ap_phi_mux_temp_7_15_phi_fu_12707_p32;
        else 
            ap_phi_mux_temp_7_16_phi_fu_13556_p32 <= ap_phi_reg_pp0_iter4_temp_7_16_reg_13552;
        end if; 
    end process;


    ap_phi_mux_temp_7_1_phi_fu_1051_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_7_0193_phi_fu_502_p6, ap_phi_reg_pp0_iter3_temp_7_1_reg_1048)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_7_1_phi_fu_1051_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_1_phi_fu_1051_p32 <= ap_phi_mux_temp_7_0193_phi_fu_502_p6;
        else 
            ap_phi_mux_temp_7_1_phi_fu_1051_p32 <= ap_phi_reg_pp0_iter3_temp_7_1_reg_1048;
        end if; 
    end process;


    ap_phi_mux_temp_7_3_phi_fu_2723_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_7_2_reg_1888, ap_phi_reg_pp0_iter4_temp_7_3_reg_2720)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_7_3_phi_fu_2723_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_3_phi_fu_2723_p32 <= ap_phi_reg_pp0_iter4_temp_7_2_reg_1888;
        else 
            ap_phi_mux_temp_7_3_phi_fu_2723_p32 <= ap_phi_reg_pp0_iter4_temp_7_3_reg_2720;
        end if; 
    end process;


    ap_phi_mux_temp_7_4_phi_fu_3555_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_7_3_phi_fu_2723_p32, ap_phi_reg_pp0_iter4_temp_7_4_reg_3552)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_7_4_phi_fu_3555_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_4_phi_fu_3555_p32 <= ap_phi_mux_temp_7_3_phi_fu_2723_p32;
        else 
            ap_phi_mux_temp_7_4_phi_fu_3555_p32 <= ap_phi_reg_pp0_iter4_temp_7_4_reg_3552;
        end if; 
    end process;


    ap_phi_mux_temp_7_5_phi_fu_4387_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_7_4_phi_fu_3555_p32, ap_phi_reg_pp0_iter4_temp_7_5_reg_4384)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_7_5_phi_fu_4387_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_5_phi_fu_4387_p32 <= ap_phi_mux_temp_7_4_phi_fu_3555_p32;
        else 
            ap_phi_mux_temp_7_5_phi_fu_4387_p32 <= ap_phi_reg_pp0_iter4_temp_7_5_reg_4384;
        end if; 
    end process;


    ap_phi_mux_temp_7_6_phi_fu_5219_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_7_5_phi_fu_4387_p32, ap_phi_reg_pp0_iter4_temp_7_6_reg_5216)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_7_6_phi_fu_5219_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_6_phi_fu_5219_p32 <= ap_phi_mux_temp_7_5_phi_fu_4387_p32;
        else 
            ap_phi_mux_temp_7_6_phi_fu_5219_p32 <= ap_phi_reg_pp0_iter4_temp_7_6_reg_5216;
        end if; 
    end process;


    ap_phi_mux_temp_7_7_phi_fu_6051_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_7_6_phi_fu_5219_p32, ap_phi_reg_pp0_iter4_temp_7_7_reg_6048)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_7_7_phi_fu_6051_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_7_phi_fu_6051_p32 <= ap_phi_mux_temp_7_6_phi_fu_5219_p32;
        else 
            ap_phi_mux_temp_7_7_phi_fu_6051_p32 <= ap_phi_reg_pp0_iter4_temp_7_7_reg_6048;
        end if; 
    end process;


    ap_phi_mux_temp_7_8_phi_fu_6883_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_7_7_phi_fu_6051_p32, ap_phi_reg_pp0_iter4_temp_7_8_reg_6880)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_7_8_phi_fu_6883_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_8_phi_fu_6883_p32 <= ap_phi_mux_temp_7_7_phi_fu_6051_p32;
        else 
            ap_phi_mux_temp_7_8_phi_fu_6883_p32 <= ap_phi_reg_pp0_iter4_temp_7_8_reg_6880;
        end if; 
    end process;


    ap_phi_mux_temp_7_9_phi_fu_7715_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_7_8_phi_fu_6883_p32, ap_phi_reg_pp0_iter4_temp_7_9_reg_7712)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_7)) then 
            ap_phi_mux_temp_7_9_phi_fu_7715_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_7_9_phi_fu_7715_p32 <= ap_phi_mux_temp_7_8_phi_fu_6883_p32;
        else 
            ap_phi_mux_temp_7_9_phi_fu_7715_p32 <= ap_phi_reg_pp0_iter4_temp_7_9_reg_7712;
        end if; 
    end process;


    ap_phi_mux_temp_8_0192_phi_fu_516_p6_assign_proc : process(ap_block_pp0_stage0, temp_8_0192_reg_512, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_8_16_phi_fu_13502_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_8_0192_phi_fu_516_p6 <= ap_phi_mux_temp_8_16_phi_fu_13502_p32;
        else 
            ap_phi_mux_temp_8_0192_phi_fu_516_p6 <= temp_8_0192_reg_512;
        end if; 
    end process;


    ap_phi_mux_temp_8_10_phi_fu_8495_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_8_9_phi_fu_7663_p32, ap_phi_reg_pp0_iter4_temp_8_10_reg_8492)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_8_10_phi_fu_8495_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_8_10_phi_fu_8495_p32 <= ap_phi_mux_temp_8_9_phi_fu_7663_p32;
        else 
            ap_phi_mux_temp_8_10_phi_fu_8495_p32 <= ap_phi_reg_pp0_iter4_temp_8_10_reg_8492;
        end if; 
    end process;


    ap_phi_mux_temp_8_11_phi_fu_9327_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_8_10_phi_fu_8495_p32, ap_phi_reg_pp0_iter4_temp_8_11_reg_9324)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_8_11_phi_fu_9327_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_11_phi_fu_9327_p32 <= ap_phi_mux_temp_8_10_phi_fu_8495_p32;
        else 
            ap_phi_mux_temp_8_11_phi_fu_9327_p32 <= ap_phi_reg_pp0_iter4_temp_8_11_reg_9324;
        end if; 
    end process;


    ap_phi_mux_temp_8_12_phi_fu_10159_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_8_11_phi_fu_9327_p32, ap_phi_reg_pp0_iter4_temp_8_12_reg_10156)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_8_12_phi_fu_10159_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_12_phi_fu_10159_p32 <= ap_phi_mux_temp_8_11_phi_fu_9327_p32;
        else 
            ap_phi_mux_temp_8_12_phi_fu_10159_p32 <= ap_phi_reg_pp0_iter4_temp_8_12_reg_10156;
        end if; 
    end process;


    ap_phi_mux_temp_8_13_phi_fu_10991_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_8_12_phi_fu_10159_p32, ap_phi_reg_pp0_iter4_temp_8_13_reg_10988)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_8_13_phi_fu_10991_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_13_phi_fu_10991_p32 <= ap_phi_mux_temp_8_12_phi_fu_10159_p32;
        else 
            ap_phi_mux_temp_8_13_phi_fu_10991_p32 <= ap_phi_reg_pp0_iter4_temp_8_13_reg_10988;
        end if; 
    end process;


    ap_phi_mux_temp_8_14_phi_fu_11823_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_8_13_phi_fu_10991_p32, ap_phi_reg_pp0_iter4_temp_8_14_reg_11820)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_8_14_phi_fu_11823_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_14_phi_fu_11823_p32 <= ap_phi_mux_temp_8_13_phi_fu_10991_p32;
        else 
            ap_phi_mux_temp_8_14_phi_fu_11823_p32 <= ap_phi_reg_pp0_iter4_temp_8_14_reg_11820;
        end if; 
    end process;


    ap_phi_mux_temp_8_15_phi_fu_12655_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_8_14_phi_fu_11823_p32, ap_phi_reg_pp0_iter4_temp_8_15_reg_12652)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_8_15_phi_fu_12655_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_15_phi_fu_12655_p32 <= ap_phi_mux_temp_8_14_phi_fu_11823_p32;
        else 
            ap_phi_mux_temp_8_15_phi_fu_12655_p32 <= ap_phi_reg_pp0_iter4_temp_8_15_reg_12652;
        end if; 
    end process;


    ap_phi_mux_temp_8_16_phi_fu_13502_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_8_15_phi_fu_12655_p32, ap_phi_reg_pp0_iter4_temp_8_16_reg_13498)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_8_16_phi_fu_13502_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_16_phi_fu_13502_p32 <= ap_phi_mux_temp_8_15_phi_fu_12655_p32;
        else 
            ap_phi_mux_temp_8_16_phi_fu_13502_p32 <= ap_phi_reg_pp0_iter4_temp_8_16_reg_13498;
        end if; 
    end process;


    ap_phi_mux_temp_8_1_phi_fu_998_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_8_0192_phi_fu_516_p6, ap_phi_reg_pp0_iter3_temp_8_1_reg_995)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8)) then 
            ap_phi_mux_temp_8_1_phi_fu_998_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_1_phi_fu_998_p32 <= ap_phi_mux_temp_8_0192_phi_fu_516_p6;
        else 
            ap_phi_mux_temp_8_1_phi_fu_998_p32 <= ap_phi_reg_pp0_iter3_temp_8_1_reg_995;
        end if; 
    end process;


    ap_phi_mux_temp_8_3_phi_fu_2671_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_8_2_reg_1836, ap_phi_reg_pp0_iter4_temp_8_3_reg_2668)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_8_3_phi_fu_2671_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_3_phi_fu_2671_p32 <= ap_phi_reg_pp0_iter4_temp_8_2_reg_1836;
        else 
            ap_phi_mux_temp_8_3_phi_fu_2671_p32 <= ap_phi_reg_pp0_iter4_temp_8_3_reg_2668;
        end if; 
    end process;


    ap_phi_mux_temp_8_4_phi_fu_3503_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_8_3_phi_fu_2671_p32, ap_phi_reg_pp0_iter4_temp_8_4_reg_3500)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_8_4_phi_fu_3503_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_4_phi_fu_3503_p32 <= ap_phi_mux_temp_8_3_phi_fu_2671_p32;
        else 
            ap_phi_mux_temp_8_4_phi_fu_3503_p32 <= ap_phi_reg_pp0_iter4_temp_8_4_reg_3500;
        end if; 
    end process;


    ap_phi_mux_temp_8_5_phi_fu_4335_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_8_4_phi_fu_3503_p32, ap_phi_reg_pp0_iter4_temp_8_5_reg_4332)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_8_5_phi_fu_4335_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_5_phi_fu_4335_p32 <= ap_phi_mux_temp_8_4_phi_fu_3503_p32;
        else 
            ap_phi_mux_temp_8_5_phi_fu_4335_p32 <= ap_phi_reg_pp0_iter4_temp_8_5_reg_4332;
        end if; 
    end process;


    ap_phi_mux_temp_8_6_phi_fu_5167_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_8_5_phi_fu_4335_p32, ap_phi_reg_pp0_iter4_temp_8_6_reg_5164)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_8_6_phi_fu_5167_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_6_phi_fu_5167_p32 <= ap_phi_mux_temp_8_5_phi_fu_4335_p32;
        else 
            ap_phi_mux_temp_8_6_phi_fu_5167_p32 <= ap_phi_reg_pp0_iter4_temp_8_6_reg_5164;
        end if; 
    end process;


    ap_phi_mux_temp_8_7_phi_fu_5999_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_8_6_phi_fu_5167_p32, ap_phi_reg_pp0_iter4_temp_8_7_reg_5996)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_8_7_phi_fu_5999_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_7_phi_fu_5999_p32 <= ap_phi_mux_temp_8_6_phi_fu_5167_p32;
        else 
            ap_phi_mux_temp_8_7_phi_fu_5999_p32 <= ap_phi_reg_pp0_iter4_temp_8_7_reg_5996;
        end if; 
    end process;


    ap_phi_mux_temp_8_8_phi_fu_6831_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_8_7_phi_fu_5999_p32, ap_phi_reg_pp0_iter4_temp_8_8_reg_6828)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1)) then 
            ap_phi_mux_temp_8_8_phi_fu_6831_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_8_phi_fu_6831_p32 <= ap_phi_mux_temp_8_7_phi_fu_5999_p32;
        else 
            ap_phi_mux_temp_8_8_phi_fu_6831_p32 <= ap_phi_reg_pp0_iter4_temp_8_8_reg_6828;
        end if; 
    end process;


    ap_phi_mux_temp_8_9_phi_fu_7663_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_8_8_phi_fu_6831_p32, ap_phi_reg_pp0_iter4_temp_8_9_reg_7660)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_8)) then 
            ap_phi_mux_temp_8_9_phi_fu_7663_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_9) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_8_9_phi_fu_7663_p32 <= ap_phi_mux_temp_8_8_phi_fu_6831_p32;
        else 
            ap_phi_mux_temp_8_9_phi_fu_7663_p32 <= ap_phi_reg_pp0_iter4_temp_8_9_reg_7660;
        end if; 
    end process;


    ap_phi_mux_temp_9_0191_phi_fu_530_p6_assign_proc : process(ap_block_pp0_stage0, temp_9_0191_reg_526, icmp_ln180_reg_14590_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_phi_mux_temp_9_16_phi_fu_13448_p32)
    begin
        if (((icmp_ln180_reg_14590_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_temp_9_0191_phi_fu_530_p6 <= ap_phi_mux_temp_9_16_phi_fu_13448_p32;
        else 
            ap_phi_mux_temp_9_0191_phi_fu_530_p6 <= temp_9_0191_reg_526;
        end if; 
    end process;


    ap_phi_mux_temp_9_10_phi_fu_8443_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_9_43_reg_14853, ap_phi_mux_temp_9_9_phi_fu_7611_p32, ap_phi_reg_pp0_iter4_temp_9_10_reg_8440)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0)) then 
            ap_phi_mux_temp_9_10_phi_fu_8443_p32 <= temp_0_9_43_reg_14853;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_10_phi_fu_8443_p32 <= ap_phi_mux_temp_9_9_phi_fu_7611_p32;
        else 
            ap_phi_mux_temp_9_10_phi_fu_8443_p32 <= ap_phi_reg_pp0_iter4_temp_9_10_reg_8440;
        end if; 
    end process;


    ap_phi_mux_temp_9_11_phi_fu_9275_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_10_44_reg_14873, ap_phi_mux_temp_9_10_phi_fu_8443_p32, ap_phi_reg_pp0_iter4_temp_9_11_reg_9272)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F)) then 
            ap_phi_mux_temp_9_11_phi_fu_9275_p32 <= temp_0_10_44_reg_14873;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E))) then 
            ap_phi_mux_temp_9_11_phi_fu_9275_p32 <= ap_phi_mux_temp_9_10_phi_fu_8443_p32;
        else 
            ap_phi_mux_temp_9_11_phi_fu_9275_p32 <= ap_phi_reg_pp0_iter4_temp_9_11_reg_9272;
        end if; 
    end process;


    ap_phi_mux_temp_9_12_phi_fu_10107_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_11_45_reg_14893, ap_phi_mux_temp_9_11_phi_fu_9275_p32, ap_phi_reg_pp0_iter4_temp_9_12_reg_10104)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E)) then 
            ap_phi_mux_temp_9_12_phi_fu_10107_p32 <= temp_0_11_45_reg_14893;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_12_phi_fu_10107_p32 <= ap_phi_mux_temp_9_11_phi_fu_9275_p32;
        else 
            ap_phi_mux_temp_9_12_phi_fu_10107_p32 <= ap_phi_reg_pp0_iter4_temp_9_12_reg_10104;
        end if; 
    end process;


    ap_phi_mux_temp_9_13_phi_fu_10939_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_12_46_reg_14913, ap_phi_mux_temp_9_12_phi_fu_10107_p32, ap_phi_reg_pp0_iter4_temp_9_13_reg_10936)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D)) then 
            ap_phi_mux_temp_9_13_phi_fu_10939_p32 <= temp_0_12_46_reg_14913;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_13_phi_fu_10939_p32 <= ap_phi_mux_temp_9_12_phi_fu_10107_p32;
        else 
            ap_phi_mux_temp_9_13_phi_fu_10939_p32 <= ap_phi_reg_pp0_iter4_temp_9_13_reg_10936;
        end if; 
    end process;


    ap_phi_mux_temp_9_14_phi_fu_11771_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_13_47_reg_14933, ap_phi_mux_temp_9_13_phi_fu_10939_p32, ap_phi_reg_pp0_iter4_temp_9_14_reg_11768)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C)) then 
            ap_phi_mux_temp_9_14_phi_fu_11771_p32 <= temp_0_13_47_reg_14933;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_14_phi_fu_11771_p32 <= ap_phi_mux_temp_9_13_phi_fu_10939_p32;
        else 
            ap_phi_mux_temp_9_14_phi_fu_11771_p32 <= ap_phi_reg_pp0_iter4_temp_9_14_reg_11768;
        end if; 
    end process;


    ap_phi_mux_temp_9_15_phi_fu_12603_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_14_48_reg_14953, ap_phi_mux_temp_9_14_phi_fu_11771_p32, ap_phi_reg_pp0_iter4_temp_9_15_reg_12600)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B)) then 
            ap_phi_mux_temp_9_15_phi_fu_12603_p32 <= temp_0_14_48_reg_14953;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_15_phi_fu_12603_p32 <= ap_phi_mux_temp_9_14_phi_fu_11771_p32;
        else 
            ap_phi_mux_temp_9_15_phi_fu_12603_p32 <= ap_phi_reg_pp0_iter4_temp_9_15_reg_12600;
        end if; 
    end process;


    ap_phi_mux_temp_9_16_phi_fu_13448_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_15_49_reg_14973, ap_phi_mux_temp_9_15_phi_fu_12603_p32, ap_phi_reg_pp0_iter4_temp_9_16_reg_13444)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A)) then 
            ap_phi_mux_temp_9_16_phi_fu_13448_p32 <= temp_0_15_49_reg_14973;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_16_phi_fu_13448_p32 <= ap_phi_mux_temp_9_15_phi_fu_12603_p32;
        else 
            ap_phi_mux_temp_9_16_phi_fu_13448_p32 <= ap_phi_reg_pp0_iter4_temp_9_16_reg_13444;
        end if; 
    end process;


    ap_phi_mux_temp_9_1_phi_fu_945_p32_assign_proc : process(sub_ln150_reg_14500_pp0_iter2_reg, temp_0_reg_14669, ap_phi_mux_temp_9_0191_phi_fu_530_p6, ap_phi_reg_pp0_iter3_temp_9_1_reg_942)
    begin
        if ((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_9)) then 
            ap_phi_mux_temp_9_1_phi_fu_945_p32 <= temp_0_reg_14669;
        elsif (((sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_0) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_1) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_2) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_3) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_4) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_5) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_6) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_7) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_8) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_A) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_B) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_C) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_D) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_E) or (sub_ln150_reg_14500_pp0_iter2_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_1_phi_fu_945_p32 <= ap_phi_mux_temp_9_0191_phi_fu_530_p6;
        else 
            ap_phi_mux_temp_9_1_phi_fu_945_p32 <= ap_phi_reg_pp0_iter3_temp_9_1_reg_942;
        end if; 
    end process;


    ap_phi_mux_temp_9_3_phi_fu_2619_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_2_36_reg_14709, ap_phi_reg_pp0_iter4_temp_9_2_reg_1784, ap_phi_reg_pp0_iter4_temp_9_3_reg_2616)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7)) then 
            ap_phi_mux_temp_9_3_phi_fu_2619_p32 <= temp_0_2_36_reg_14709;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_3_phi_fu_2619_p32 <= ap_phi_reg_pp0_iter4_temp_9_2_reg_1784;
        else 
            ap_phi_mux_temp_9_3_phi_fu_2619_p32 <= ap_phi_reg_pp0_iter4_temp_9_3_reg_2616;
        end if; 
    end process;


    ap_phi_mux_temp_9_4_phi_fu_3451_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_3_37_reg_14729, ap_phi_mux_temp_9_3_phi_fu_2619_p32, ap_phi_reg_pp0_iter4_temp_9_4_reg_3448)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6)) then 
            ap_phi_mux_temp_9_4_phi_fu_3451_p32 <= temp_0_3_37_reg_14729;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_4_phi_fu_3451_p32 <= ap_phi_mux_temp_9_3_phi_fu_2619_p32;
        else 
            ap_phi_mux_temp_9_4_phi_fu_3451_p32 <= ap_phi_reg_pp0_iter4_temp_9_4_reg_3448;
        end if; 
    end process;


    ap_phi_mux_temp_9_5_phi_fu_4283_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_4_38_reg_14749, ap_phi_mux_temp_9_4_phi_fu_3451_p32, ap_phi_reg_pp0_iter4_temp_9_5_reg_4280)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5)) then 
            ap_phi_mux_temp_9_5_phi_fu_4283_p32 <= temp_0_4_38_reg_14749;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_5_phi_fu_4283_p32 <= ap_phi_mux_temp_9_4_phi_fu_3451_p32;
        else 
            ap_phi_mux_temp_9_5_phi_fu_4283_p32 <= ap_phi_reg_pp0_iter4_temp_9_5_reg_4280;
        end if; 
    end process;


    ap_phi_mux_temp_9_6_phi_fu_5115_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_5_39_reg_14769, ap_phi_mux_temp_9_5_phi_fu_4283_p32, ap_phi_reg_pp0_iter4_temp_9_6_reg_5112)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4)) then 
            ap_phi_mux_temp_9_6_phi_fu_5115_p32 <= temp_0_5_39_reg_14769;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_6_phi_fu_5115_p32 <= ap_phi_mux_temp_9_5_phi_fu_4283_p32;
        else 
            ap_phi_mux_temp_9_6_phi_fu_5115_p32 <= ap_phi_reg_pp0_iter4_temp_9_6_reg_5112;
        end if; 
    end process;


    ap_phi_mux_temp_9_7_phi_fu_5947_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_6_40_reg_14789, ap_phi_mux_temp_9_6_phi_fu_5115_p32, ap_phi_reg_pp0_iter4_temp_9_7_reg_5944)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3)) then 
            ap_phi_mux_temp_9_7_phi_fu_5947_p32 <= temp_0_6_40_reg_14789;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_7_phi_fu_5947_p32 <= ap_phi_mux_temp_9_6_phi_fu_5115_p32;
        else 
            ap_phi_mux_temp_9_7_phi_fu_5947_p32 <= ap_phi_reg_pp0_iter4_temp_9_7_reg_5944;
        end if; 
    end process;


    ap_phi_mux_temp_9_8_phi_fu_6779_p32_assign_proc : process(sub_ln201_reg_14514_pp0_iter3_reg, temp_0_7_41_reg_14809, ap_phi_mux_temp_9_7_phi_fu_5947_p32, ap_phi_reg_pp0_iter4_temp_9_8_reg_6776)
    begin
        if ((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_2)) then 
            ap_phi_mux_temp_9_8_phi_fu_6779_p32 <= temp_0_7_41_reg_14809;
        elsif (((sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_0) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_1) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_3) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_4) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_5) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_6) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_7) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_8) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_9) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_A) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_B) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_C) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_D) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_E) or (sub_ln201_reg_14514_pp0_iter3_reg = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_8_phi_fu_6779_p32 <= ap_phi_mux_temp_9_7_phi_fu_5947_p32;
        else 
            ap_phi_mux_temp_9_8_phi_fu_6779_p32 <= ap_phi_reg_pp0_iter4_temp_9_8_reg_6776;
        end if; 
    end process;


    ap_phi_mux_temp_9_9_phi_fu_7611_p32_assign_proc : process(temp_0_8_42_reg_14829, xor_ln203_reg_14849, ap_phi_mux_temp_9_8_phi_fu_6779_p32, ap_phi_reg_pp0_iter4_temp_9_9_reg_7608)
    begin
        if ((xor_ln203_reg_14849 = ap_const_lv4_9)) then 
            ap_phi_mux_temp_9_9_phi_fu_7611_p32 <= temp_0_8_42_reg_14829;
        elsif (((xor_ln203_reg_14849 = ap_const_lv4_0) or (xor_ln203_reg_14849 = ap_const_lv4_1) or (xor_ln203_reg_14849 = ap_const_lv4_2) or (xor_ln203_reg_14849 = ap_const_lv4_3) or (xor_ln203_reg_14849 = ap_const_lv4_4) or (xor_ln203_reg_14849 = ap_const_lv4_5) or (xor_ln203_reg_14849 = ap_const_lv4_6) or (xor_ln203_reg_14849 = ap_const_lv4_7) or (xor_ln203_reg_14849 = ap_const_lv4_8) or (xor_ln203_reg_14849 = ap_const_lv4_A) or (xor_ln203_reg_14849 = ap_const_lv4_B) or (xor_ln203_reg_14849 = ap_const_lv4_C) or (xor_ln203_reg_14849 = ap_const_lv4_D) or (xor_ln203_reg_14849 = ap_const_lv4_E) or (xor_ln203_reg_14849 = ap_const_lv4_F))) then 
            ap_phi_mux_temp_9_9_phi_fu_7611_p32 <= ap_phi_mux_temp_9_8_phi_fu_6779_p32;
        else 
            ap_phi_mux_temp_9_9_phi_fu_7611_p32 <= ap_phi_reg_pp0_iter4_temp_9_9_reg_7608;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_temp_0_2_reg_2252 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_10_2_reg_1732 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_11_2_reg_1680 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_12_2_reg_1628 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_13_2_reg_1576 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_14_2_reg_1524 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_15_2_reg_1472 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_1_2_reg_2200 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_2_2_reg_2148 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_3_2_reg_2096 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_4_2_reg_2044 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_5_2_reg_1992 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_6_2_reg_1940 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_7_2_reg_1888 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_8_2_reg_1836 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_9_2_reg_1784 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_0_1_reg_1419 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_10_1_reg_889 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_11_1_reg_836 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_12_1_reg_783 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_13_1_reg_730 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_14_1_reg_677 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_15_1_reg_624 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_1_1_reg_1366 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_2_1_reg_1313 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_3_1_reg_1260 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_4_1_reg_1207 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_5_1_reg_1154 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_6_1_reg_1101 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_7_1_reg_1048 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_8_1_reg_995 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_temp_9_1_reg_942 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_10_reg_8908 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_11_reg_9740 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_12_reg_10572 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_13_reg_11404 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_14_reg_12236 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_15_reg_13068 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_16_reg_13930 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_3_reg_3084 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_4_reg_3916 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_5_reg_4748 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_6_reg_5580 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_7_reg_6412 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_8_reg_7244 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_0_9_reg_8076 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_10_reg_8388 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_11_reg_9220 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_12_reg_10052 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_13_reg_10884 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_14_reg_11716 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_15_reg_12548 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_16_reg_13390 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_3_reg_2564 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_4_reg_3396 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_5_reg_4228 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_6_reg_5060 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_7_reg_5892 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_8_reg_6724 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_10_9_reg_7556 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_10_reg_8336 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_11_reg_9168 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_12_reg_10000 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_13_reg_10832 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_14_reg_11664 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_15_reg_12496 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_16_reg_13336 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_3_reg_2512 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_4_reg_3344 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_5_reg_4176 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_6_reg_5008 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_7_reg_5840 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_8_reg_6672 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_11_9_reg_7504 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_10_reg_8284 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_11_reg_9116 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_12_reg_9948 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_13_reg_10780 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_14_reg_11612 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_15_reg_12444 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_16_reg_13282 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_3_reg_2460 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_4_reg_3292 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_5_reg_4124 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_6_reg_4956 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_7_reg_5788 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_8_reg_6620 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_12_9_reg_7452 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_10_reg_8232 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_11_reg_9064 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_12_reg_9896 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_13_reg_10728 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_14_reg_11560 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_15_reg_12392 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_16_reg_13228 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_3_reg_2408 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_4_reg_3240 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_5_reg_4072 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_6_reg_4904 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_7_reg_5736 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_8_reg_6568 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_13_9_reg_7400 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_10_reg_8180 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_11_reg_9012 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_12_reg_9844 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_13_reg_10676 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_14_reg_11508 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_15_reg_12340 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_16_reg_13174 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_3_reg_2356 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_4_reg_3188 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_5_reg_4020 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_6_reg_4852 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_7_reg_5684 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_8_reg_6516 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_14_9_reg_7348 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_10_reg_8128 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_11_reg_8960 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_12_reg_9792 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_13_reg_10624 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_14_reg_11456 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_15_reg_12288 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_16_reg_13120 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_3_reg_2304 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_4_reg_3136 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_5_reg_3968 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_6_reg_4800 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_7_reg_5632 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_8_reg_6464 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_15_9_reg_7296 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_10_reg_8856 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_11_reg_9688 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_12_reg_10520 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_13_reg_11352 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_14_reg_12184 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_15_reg_13016 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_16_reg_13876 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_3_reg_3032 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_4_reg_3864 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_5_reg_4696 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_6_reg_5528 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_7_reg_6360 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_8_reg_7192 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_1_9_reg_8024 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_10_reg_8804 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_11_reg_9636 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_12_reg_10468 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_13_reg_11300 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_14_reg_12132 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_15_reg_12964 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_16_reg_13822 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_3_reg_2980 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_4_reg_3812 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_5_reg_4644 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_6_reg_5476 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_7_reg_6308 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_8_reg_7140 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_2_9_reg_7972 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_10_reg_8752 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_11_reg_9584 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_12_reg_10416 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_13_reg_11248 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_14_reg_12080 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_15_reg_12912 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_16_reg_13768 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_3_reg_2928 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_4_reg_3760 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_5_reg_4592 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_6_reg_5424 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_7_reg_6256 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_8_reg_7088 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_3_9_reg_7920 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_10_reg_8700 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_11_reg_9532 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_12_reg_10364 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_13_reg_11196 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_14_reg_12028 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_15_reg_12860 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_16_reg_13714 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_3_reg_2876 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_4_reg_3708 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_5_reg_4540 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_6_reg_5372 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_7_reg_6204 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_8_reg_7036 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_4_9_reg_7868 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_10_reg_8648 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_11_reg_9480 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_12_reg_10312 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_13_reg_11144 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_14_reg_11976 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_15_reg_12808 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_16_reg_13660 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_3_reg_2824 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_4_reg_3656 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_5_reg_4488 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_6_reg_5320 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_7_reg_6152 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_8_reg_6984 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_5_9_reg_7816 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_10_reg_8596 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_11_reg_9428 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_12_reg_10260 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_13_reg_11092 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_14_reg_11924 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_15_reg_12756 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_16_reg_13606 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_3_reg_2772 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_4_reg_3604 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_5_reg_4436 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_6_reg_5268 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_7_reg_6100 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_8_reg_6932 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_6_9_reg_7764 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_10_reg_8544 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_11_reg_9376 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_12_reg_10208 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_13_reg_11040 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_14_reg_11872 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_15_reg_12704 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_16_reg_13552 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_3_reg_2720 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_4_reg_3552 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_5_reg_4384 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_6_reg_5216 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_7_reg_6048 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_8_reg_6880 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_7_9_reg_7712 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_10_reg_8492 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_11_reg_9324 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_12_reg_10156 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_13_reg_10988 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_14_reg_11820 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_15_reg_12652 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_16_reg_13498 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_3_reg_2668 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_4_reg_3500 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_5_reg_4332 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_6_reg_5164 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_7_reg_5996 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_8_reg_6828 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_8_9_reg_7660 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_10_reg_8440 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_11_reg_9272 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_12_reg_10104 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_13_reg_10936 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_14_reg_11768 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_15_reg_12600 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_16_reg_13444 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_3_reg_2616 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_4_reg_3448 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_5_reg_4280 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_6_reg_5112 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_7_reg_5944 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_8_reg_6776 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter4_temp_9_9_reg_7608 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= internal_ap_ready;

    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln180_fu_14261_p2 <= "1" when (ap_phi_mux_r_0201_phi_fu_390_p6 = ap_const_lv8_FF) else "0";

    internal_ap_ready_assign_proc : process(icmp_ln180_reg_14590_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln180_reg_14590_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    or_ln150_10_fu_14383_p3 <= (tmp_10_reg_14565 & trunc_ln180_reg_14481);
    or_ln150_11_fu_14394_p3 <= (tmp_11_reg_14570 & trunc_ln180_reg_14481);
    or_ln150_12_fu_14405_p3 <= (tmp_12_reg_14575 & trunc_ln180_reg_14481);
    or_ln150_13_fu_14416_p3 <= (tmp_13_reg_14580 & trunc_ln180_reg_14481);
    or_ln150_14_fu_14427_p3 <= (tmp_14_reg_14585 & trunc_ln180_reg_14481);
    or_ln150_1_fu_14267_p3 <= (tmp_2_reg_14520 & trunc_ln180_reg_14481);
    or_ln150_2_fu_14278_p3 <= (tmp_3_reg_14525 & trunc_ln180_reg_14481);
    or_ln150_3_fu_14289_p3 <= (tmp_4_reg_14530 & trunc_ln180_reg_14481);
    or_ln150_4_fu_14300_p3 <= (tmp_5_reg_14535 & trunc_ln180_reg_14481);
    or_ln150_5_fu_14311_p3 <= (tmp_6_reg_14540 & trunc_ln180_reg_14481);
    or_ln150_6_fu_14322_p3 <= (tmp_7_reg_14545 & trunc_ln180_reg_14481);
    or_ln150_7_fu_14333_p3 <= (tmp_8_reg_14550 & trunc_ln180_reg_14481);
    or_ln150_8_fu_14372_p3 <= (tmp_9_reg_14560 & trunc_ln180_reg_14481);
    or_ln150_9_fu_14361_p3 <= (tmp_1_reg_14555 & trunc_ln180_reg_14481);
    or_ln150_s_fu_14344_p3 <= (sub_ln201_reg_14514 & trunc_ln180_reg_14481);
    or_ln_fu_14004_p3 <= (sub_ln150_fu_13998_p2 & trunc_ln180_fu_13984_p1);
    p_Result_2_fu_13988_p4 <= ap_phi_mux_r_0201_phi_fu_390_p6(7 downto 4);
    p_digitReseversedOutputBuff_0_address0 <= zext_ln205_fu_14012_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_0_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_0_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_10_address0 <= zext_ln205_10_fu_14378_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_10_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_11_address0 <= zext_ln205_11_fu_14389_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_11_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_12_address0 <= zext_ln205_12_fu_14400_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_12_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_13_address0 <= zext_ln205_13_fu_14411_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_13_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_14_address0 <= zext_ln205_14_fu_14422_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_14_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_15_address0 <= zext_ln205_15_fu_14433_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_15_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_1_address0 <= zext_ln205_1_fu_14273_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_1_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_2_address0 <= zext_ln205_2_fu_14284_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_2_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_3_address0 <= zext_ln205_3_fu_14295_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_3_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_4_address0 <= zext_ln205_4_fu_14306_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_4_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_5_address0 <= zext_ln205_5_fu_14317_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_5_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_6_address0 <= zext_ln205_6_fu_14328_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_6_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_7_address0 <= zext_ln205_7_fu_14339_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_7_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_8_address0 <= zext_ln205_8_fu_14356_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_8_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_9_address0 <= zext_ln205_9_fu_14367_p1(8 - 1 downto 0);

    p_digitReseversedOutputBuff_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            p_digitReseversedOutputBuff_9_ce0 <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_blk_n_assign_proc : process(p_outData_full_n, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_outData_blk_n <= p_outData_full_n;
        else 
            p_outData_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_outData_din <= tmp_s_reg_14993;

    p_outData_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_outData_write <= ap_const_logic_1;
        else 
            p_outData_write <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_14017_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(ap_phi_mux_r_0201_phi_fu_390_p6));

    rewind_ap_ready_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln180_fu_14261_p2, rewind_ap_ready_reg)
    begin
        if (((rewind_ap_ready_reg = ap_const_logic_1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln180_fu_14261_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rewind_ap_ready <= ap_const_logic_1;
        else 
            rewind_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    rewind_enable_assign_proc : process(ap_start, rewind_ap_ready_reg)
    begin
        if (((rewind_ap_ready_reg = ap_const_logic_0) and (ap_start = ap_const_logic_1))) then 
            rewind_enable <= ap_const_logic_1;
        else 
            rewind_enable <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_14029_p3 <= (sub_ln201_fu_14023_p2 & ap_const_lv4_0);
    sub_ln150_fu_13998_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(p_Result_2_fu_13988_p4));
    sub_ln201_fu_14023_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(p_Result_2_fu_13988_p4));
    tmp_s_fu_14443_p17 <= (((((((((((((((ap_phi_mux_temp_15_16_phi_fu_13124_p32 & ap_phi_mux_temp_14_16_phi_fu_13178_p32) & ap_phi_mux_temp_13_16_phi_fu_13232_p32) & ap_phi_mux_temp_12_16_phi_fu_13286_p32) & ap_phi_mux_temp_11_16_phi_fu_13340_p32) & ap_phi_mux_temp_10_16_phi_fu_13394_p32) & ap_phi_mux_temp_9_16_phi_fu_13448_p32) & ap_phi_mux_temp_8_16_phi_fu_13502_p32) & ap_phi_mux_temp_7_16_phi_fu_13556_p32) & ap_phi_mux_temp_6_16_phi_fu_13610_p32) & ap_phi_mux_temp_5_16_phi_fu_13664_p32) & ap_phi_mux_temp_4_16_phi_fu_13718_p32) & ap_phi_mux_temp_3_16_phi_fu_13772_p32) & ap_phi_mux_temp_2_16_phi_fu_13826_p32) & ap_phi_mux_temp_1_16_phi_fu_13880_p32) & ap_phi_mux_temp_0_16_phi_fu_13934_p32);
    trunc_ln180_fu_13984_p1 <= ap_phi_mux_r_0201_phi_fu_390_p6(4 - 1 downto 0);
    xor_ln150_fu_14350_p2 <= (or_ln150_s_fu_14344_p3 xor ap_const_lv8_80);
    xor_ln203_fu_14438_p2 <= (sub_ln201_reg_14514_pp0_iter2_reg xor ap_const_lv4_8);
    zext_ln205_10_fu_14378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_8_fu_14372_p3),64));
    zext_ln205_11_fu_14389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_10_fu_14383_p3),64));
    zext_ln205_12_fu_14400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_11_fu_14394_p3),64));
    zext_ln205_13_fu_14411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_12_fu_14405_p3),64));
    zext_ln205_14_fu_14422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_13_fu_14416_p3),64));
    zext_ln205_15_fu_14433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_14_fu_14427_p3),64));
    zext_ln205_1_fu_14273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_1_fu_14267_p3),64));
    zext_ln205_2_fu_14284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_2_fu_14278_p3),64));
    zext_ln205_3_fu_14295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_3_fu_14289_p3),64));
    zext_ln205_4_fu_14306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_4_fu_14300_p3),64));
    zext_ln205_5_fu_14317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_5_fu_14311_p3),64));
    zext_ln205_6_fu_14328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_6_fu_14322_p3),64));
    zext_ln205_7_fu_14339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_7_fu_14333_p3),64));
    zext_ln205_8_fu_14356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln150_fu_14350_p2),64));
    zext_ln205_9_fu_14367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln150_9_fu_14361_p3),64));
    zext_ln205_fu_14012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_14004_p3),64));
end behav;
