

================================================================
== Vivado HLS Report for 'parta1_6'
================================================================
* Date:           Thu Oct  4 22:56:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ for_common  |    ?|    ?|        13|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    949|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    211|
|Register         |        -|      -|     689|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     689|   1160|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_267_p2        |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_302_p2        |     +    |      0|  0|  38|           1|          31|
    |j_1_fu_332_p2        |     +    |      0|  0|  38|           1|          31|
    |k_1_3_fu_578_p2      |     +    |      0|  0|  39|           3|          32|
    |nA_op_op_fu_359_p2   |     +    |      0|  0|  39|           2|          32|
    |next_mul2_fu_287_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_317_p2   |     +    |      0|  0|  45|           7|          38|
    |tmp_12_fu_436_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_13_fu_446_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_14_fu_477_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_15_fu_487_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_16_fu_518_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_17_fu_528_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_18_fu_558_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_19_fu_568_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_8_1_fu_497_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_8_2_fu_538_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_8_3_fu_584_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_8_fu_456_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_s_fu_342_p2      |     +    |      0|  0|  21|          15|          15|
    |p_neg_fu_372_p2      |     -    |      0|  0|  39|           3|          32|
    |p_neg_t_fu_387_p2    |     -    |      0|  0|  37|           1|          30|
    |tmp_23_fu_427_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_327_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_1_fu_468_p2    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_2_fu_509_p2    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_3_fu_549_p2    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_297_p2        |   icmp   |      0|  0|  18|          32|          32|
    |k_1_1_fu_503_p2      |    or    |      0|  0|  32|          32|           2|
    |k_1_2_fu_543_p2      |    or    |      0|  0|  32|          32|           2|
    |k_1_s_fu_462_p2      |    or    |      0|  0|  32|          32|           1|
    |tmp_20_fu_403_p3     |  select  |      0|  0|  30|           1|          30|
    |tmp_21_fu_411_p3     |  select  |      0|  0|  30|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 949|         610|         787|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_address0        |  27|          5|   14|         70|
    |B_address0        |  27|          5|   14|         70|
    |C_d0              |  27|          5|   32|        160|
    |ap_NS_fsm         |  85|         17|    1|         17|
    |i_reg_203         |   9|          2|   31|         62|
    |j_reg_225         |   9|          2|   31|         62|
    |k_reg_247         |   9|          2|   32|         64|
    |phi_mul1_reg_214  |   9|          2|   38|         76|
    |phi_mul_reg_236   |   9|          2|   38|         76|
    +------------------+----+-----------+-----+-----------+
    |Total             | 211|         42|  231|        657|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |C_addr_1_reg_657   |  14|   0|   14|          0|
    |C_load_reg_681     |  32|   0|   32|          0|
    |ap_CS_fsm          |  16|   0|   16|          0|
    |i_1_reg_627        |  31|   0|   31|          0|
    |i_reg_203          |  31|   0|   31|          0|
    |j_1_reg_652        |  31|   0|   31|          0|
    |j_reg_225          |  31|   0|   31|          0|
    |k_1_3_reg_747      |  32|   0|   32|          0|
    |k_reg_247          |  32|   0|   32|          0|
    |next_mul2_reg_619  |  38|   0|   38|          0|
    |next_mul_reg_644   |  38|   0|   38|          0|
    |phi_mul1_reg_214   |  38|   0|   38|          0|
    |phi_mul_reg_236    |  38|   0|   38|          0|
    |reg_259            |  32|   0|   32|          0|
    |reg_263            |  32|   0|   32|          0|
    |reg_273            |  32|   0|   32|          0|
    |tmp_1_reg_610      |  15|   0|   15|          0|
    |tmp_22_reg_662     |  30|   0|   32|          2|
    |tmp_23_reg_667     |   1|   0|    1|          0|
    |tmp_3_reg_636      |  15|   0|   15|          0|
    |tmp_5_1_reg_691    |   1|   0|    1|          0|
    |tmp_5_2_reg_710    |   1|   0|    1|          0|
    |tmp_7_2_reg_724    |  32|   0|   32|          0|
    |tmp_8_1_reg_705    |  32|   0|   32|          0|
    |tmp_8_2_reg_729    |  32|   0|   32|          0|
    |tmp_8_reg_686      |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 689|   0|  691|          2|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   parta1_6   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   parta1_6   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   parta1_6   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   parta1_6   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   parta1_6   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   parta1_6   | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

