
MCU_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003708  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08003844  08003844  00013844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800389c  0800389c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800389c  0800389c  0001389c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038a4  080038a4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038a4  080038a4  000138a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038a8  080038a8  000138a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080038ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000068  08003914  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08003914  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009aff  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001aef  00000000  00000000  00029bd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ae0  00000000  00000000  0002b6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000083a  00000000  00000000  0002c1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016e5d  00000000  00000000  0002c9e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b95b  00000000  00000000  0004383f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008cdbe  00000000  00000000  0004f19a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003494  00000000  00000000  000dbf58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000df3ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000068 	.word	0x20000068
 8000158:	00000000 	.word	0x00000000
 800015c:	0800382c 	.word	0x0800382c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000006c 	.word	0x2000006c
 8000178:	0800382c 	.word	0x0800382c

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b972 	b.w	8000478 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14c      	bne.n	8000256 <__udivmoddi4+0xaa>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d967      	bls.n	8000292 <__udivmoddi4+0xe6>
 80001c2:	fab2 f382 	clz	r3, r2
 80001c6:	b153      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001c8:	fa02 fc03 	lsl.w	ip, r2, r3
 80001cc:	f1c3 0220 	rsb	r2, r3, #32
 80001d0:	fa01 fe03 	lsl.w	lr, r1, r3
 80001d4:	fa20 f202 	lsr.w	r2, r0, r2
 80001d8:	ea42 0e0e 	orr.w	lr, r2, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001e2:	fbbe f1f7 	udiv	r1, lr, r7
 80001e6:	fa1f f58c 	uxth.w	r5, ip
 80001ea:	fb07 ee11 	mls	lr, r7, r1, lr
 80001ee:	fb01 f005 	mul.w	r0, r1, r5
 80001f2:	0c22      	lsrs	r2, r4, #16
 80001f4:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000200:	f101 3eff 	add.w	lr, r1, #4294967295
 8000204:	f080 8119 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000208:	4290      	cmp	r0, r2
 800020a:	f240 8116 	bls.w	800043a <__udivmoddi4+0x28e>
 800020e:	3902      	subs	r1, #2
 8000210:	4462      	add	r2, ip
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f7 	udiv	r0, r2, r7
 8000218:	fb07 2210 	mls	r2, r7, r0, r2
 800021c:	fb00 f505 	mul.w	r5, r0, r5
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a5      	cmp	r5, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000232:	f080 8104 	bcs.w	800043e <__udivmoddi4+0x292>
 8000236:	42a5      	cmp	r5, r4
 8000238:	f240 8101 	bls.w	800043e <__udivmoddi4+0x292>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000244:	2100      	movs	r1, #0
 8000246:	1b64      	subs	r4, r4, r5
 8000248:	b11e      	cbz	r6, 8000252 <__udivmoddi4+0xa6>
 800024a:	40dc      	lsrs	r4, r3
 800024c:	2300      	movs	r3, #0
 800024e:	e9c6 4300 	strd	r4, r3, [r6]
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	428b      	cmp	r3, r1
 8000258:	d908      	bls.n	800026c <__udivmoddi4+0xc0>
 800025a:	2e00      	cmp	r6, #0
 800025c:	f000 80ea 	beq.w	8000434 <__udivmoddi4+0x288>
 8000260:	2100      	movs	r1, #0
 8000262:	e9c6 0500 	strd	r0, r5, [r6]
 8000266:	4608      	mov	r0, r1
 8000268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026c:	fab3 f183 	clz	r1, r3
 8000270:	2900      	cmp	r1, #0
 8000272:	d148      	bne.n	8000306 <__udivmoddi4+0x15a>
 8000274:	42ab      	cmp	r3, r5
 8000276:	d302      	bcc.n	800027e <__udivmoddi4+0xd2>
 8000278:	4282      	cmp	r2, r0
 800027a:	f200 80f8 	bhi.w	800046e <__udivmoddi4+0x2c2>
 800027e:	1a84      	subs	r4, r0, r2
 8000280:	eb65 0203 	sbc.w	r2, r5, r3
 8000284:	2001      	movs	r0, #1
 8000286:	4696      	mov	lr, r2
 8000288:	2e00      	cmp	r6, #0
 800028a:	d0e2      	beq.n	8000252 <__udivmoddi4+0xa6>
 800028c:	e9c6 4e00 	strd	r4, lr, [r6]
 8000290:	e7df      	b.n	8000252 <__udivmoddi4+0xa6>
 8000292:	b902      	cbnz	r2, 8000296 <__udivmoddi4+0xea>
 8000294:	deff      	udf	#255	; 0xff
 8000296:	fab2 f382 	clz	r3, r2
 800029a:	2b00      	cmp	r3, #0
 800029c:	f040 808e 	bne.w	80003bc <__udivmoddi4+0x210>
 80002a0:	1a88      	subs	r0, r1, r2
 80002a2:	2101      	movs	r1, #1
 80002a4:	0c17      	lsrs	r7, r2, #16
 80002a6:	fa1f fe82 	uxth.w	lr, r2
 80002aa:	fbb0 f5f7 	udiv	r5, r0, r7
 80002ae:	fb07 0015 	mls	r0, r7, r5, r0
 80002b2:	0c22      	lsrs	r2, r4, #16
 80002b4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80002b8:	fb0e f005 	mul.w	r0, lr, r5
 80002bc:	4290      	cmp	r0, r2
 80002be:	d908      	bls.n	80002d2 <__udivmoddi4+0x126>
 80002c0:	eb1c 0202 	adds.w	r2, ip, r2
 80002c4:	f105 38ff 	add.w	r8, r5, #4294967295
 80002c8:	d202      	bcs.n	80002d0 <__udivmoddi4+0x124>
 80002ca:	4290      	cmp	r0, r2
 80002cc:	f200 80cc 	bhi.w	8000468 <__udivmoddi4+0x2bc>
 80002d0:	4645      	mov	r5, r8
 80002d2:	1a12      	subs	r2, r2, r0
 80002d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80002d8:	fb07 2210 	mls	r2, r7, r0, r2
 80002dc:	fb0e fe00 	mul.w	lr, lr, r0
 80002e0:	b2a4      	uxth	r4, r4
 80002e2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002e6:	45a6      	cmp	lr, r4
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0x150>
 80002ea:	eb1c 0404 	adds.w	r4, ip, r4
 80002ee:	f100 32ff 	add.w	r2, r0, #4294967295
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x14e>
 80002f4:	45a6      	cmp	lr, r4
 80002f6:	f200 80b4 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 80002fa:	4610      	mov	r0, r2
 80002fc:	eba4 040e 	sub.w	r4, r4, lr
 8000300:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000304:	e7a0      	b.n	8000248 <__udivmoddi4+0x9c>
 8000306:	f1c1 0720 	rsb	r7, r1, #32
 800030a:	408b      	lsls	r3, r1
 800030c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000310:	ea4c 0c03 	orr.w	ip, ip, r3
 8000314:	fa25 fa07 	lsr.w	sl, r5, r7
 8000318:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800031c:	fbba f8f9 	udiv	r8, sl, r9
 8000320:	408d      	lsls	r5, r1
 8000322:	fa20 f307 	lsr.w	r3, r0, r7
 8000326:	fb09 aa18 	mls	sl, r9, r8, sl
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	432b      	orrs	r3, r5
 8000330:	fa00 f501 	lsl.w	r5, r0, r1
 8000334:	fb08 f00e 	mul.w	r0, r8, lr
 8000338:	0c1c      	lsrs	r4, r3, #16
 800033a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800033e:	42a0      	cmp	r0, r4
 8000340:	fa02 f201 	lsl.w	r2, r2, r1
 8000344:	d90b      	bls.n	800035e <__udivmoddi4+0x1b2>
 8000346:	eb1c 0404 	adds.w	r4, ip, r4
 800034a:	f108 3aff 	add.w	sl, r8, #4294967295
 800034e:	f080 8086 	bcs.w	800045e <__udivmoddi4+0x2b2>
 8000352:	42a0      	cmp	r0, r4
 8000354:	f240 8083 	bls.w	800045e <__udivmoddi4+0x2b2>
 8000358:	f1a8 0802 	sub.w	r8, r8, #2
 800035c:	4464      	add	r4, ip
 800035e:	1a24      	subs	r4, r4, r0
 8000360:	b298      	uxth	r0, r3
 8000362:	fbb4 f3f9 	udiv	r3, r4, r9
 8000366:	fb09 4413 	mls	r4, r9, r3, r4
 800036a:	fb03 fe0e 	mul.w	lr, r3, lr
 800036e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000372:	45a6      	cmp	lr, r4
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x1dc>
 8000376:	eb1c 0404 	adds.w	r4, ip, r4
 800037a:	f103 30ff 	add.w	r0, r3, #4294967295
 800037e:	d26a      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 8000380:	45a6      	cmp	lr, r4
 8000382:	d968      	bls.n	8000456 <__udivmoddi4+0x2aa>
 8000384:	3b02      	subs	r3, #2
 8000386:	4464      	add	r4, ip
 8000388:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800038c:	fba0 9302 	umull	r9, r3, r0, r2
 8000390:	eba4 040e 	sub.w	r4, r4, lr
 8000394:	429c      	cmp	r4, r3
 8000396:	46c8      	mov	r8, r9
 8000398:	469e      	mov	lr, r3
 800039a:	d354      	bcc.n	8000446 <__udivmoddi4+0x29a>
 800039c:	d051      	beq.n	8000442 <__udivmoddi4+0x296>
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d067      	beq.n	8000472 <__udivmoddi4+0x2c6>
 80003a2:	ebb5 0308 	subs.w	r3, r5, r8
 80003a6:	eb64 040e 	sbc.w	r4, r4, lr
 80003aa:	40cb      	lsrs	r3, r1
 80003ac:	fa04 f707 	lsl.w	r7, r4, r7
 80003b0:	431f      	orrs	r7, r3
 80003b2:	40cc      	lsrs	r4, r1
 80003b4:	e9c6 7400 	strd	r7, r4, [r6]
 80003b8:	2100      	movs	r1, #0
 80003ba:	e74a      	b.n	8000252 <__udivmoddi4+0xa6>
 80003bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003c0:	f1c3 0020 	rsb	r0, r3, #32
 80003c4:	40c1      	lsrs	r1, r0
 80003c6:	409d      	lsls	r5, r3
 80003c8:	fa24 f000 	lsr.w	r0, r4, r0
 80003cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d0:	4328      	orrs	r0, r5
 80003d2:	fbb1 f5f7 	udiv	r5, r1, r7
 80003d6:	fb07 1115 	mls	r1, r7, r5, r1
 80003da:	fa1f fe8c 	uxth.w	lr, ip
 80003de:	0c02      	lsrs	r2, r0, #16
 80003e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003e4:	fb05 f10e 	mul.w	r1, r5, lr
 80003e8:	4291      	cmp	r1, r2
 80003ea:	fa04 f403 	lsl.w	r4, r4, r3
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x256>
 80003f0:	eb1c 0202 	adds.w	r2, ip, r2
 80003f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80003f8:	d22f      	bcs.n	800045a <__udivmoddi4+0x2ae>
 80003fa:	4291      	cmp	r1, r2
 80003fc:	d92d      	bls.n	800045a <__udivmoddi4+0x2ae>
 80003fe:	3d02      	subs	r5, #2
 8000400:	4462      	add	r2, ip
 8000402:	1a52      	subs	r2, r2, r1
 8000404:	fbb2 f1f7 	udiv	r1, r2, r7
 8000408:	fb07 2211 	mls	r2, r7, r1, r2
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000412:	fb01 f20e 	mul.w	r2, r1, lr
 8000416:	4282      	cmp	r2, r0
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x280>
 800041a:	eb1c 0000 	adds.w	r0, ip, r0
 800041e:	f101 38ff 	add.w	r8, r1, #4294967295
 8000422:	d216      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000424:	4282      	cmp	r2, r0
 8000426:	d914      	bls.n	8000452 <__udivmoddi4+0x2a6>
 8000428:	3902      	subs	r1, #2
 800042a:	4460      	add	r0, ip
 800042c:	1a80      	subs	r0, r0, r2
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	e73a      	b.n	80002aa <__udivmoddi4+0xfe>
 8000434:	4631      	mov	r1, r6
 8000436:	4630      	mov	r0, r6
 8000438:	e70b      	b.n	8000252 <__udivmoddi4+0xa6>
 800043a:	4671      	mov	r1, lr
 800043c:	e6e9      	b.n	8000212 <__udivmoddi4+0x66>
 800043e:	4610      	mov	r0, r2
 8000440:	e6fe      	b.n	8000240 <__udivmoddi4+0x94>
 8000442:	454d      	cmp	r5, r9
 8000444:	d2ab      	bcs.n	800039e <__udivmoddi4+0x1f2>
 8000446:	ebb9 0802 	subs.w	r8, r9, r2
 800044a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800044e:	3801      	subs	r0, #1
 8000450:	e7a5      	b.n	800039e <__udivmoddi4+0x1f2>
 8000452:	4641      	mov	r1, r8
 8000454:	e7ea      	b.n	800042c <__udivmoddi4+0x280>
 8000456:	4603      	mov	r3, r0
 8000458:	e796      	b.n	8000388 <__udivmoddi4+0x1dc>
 800045a:	4645      	mov	r5, r8
 800045c:	e7d1      	b.n	8000402 <__udivmoddi4+0x256>
 800045e:	46d0      	mov	r8, sl
 8000460:	e77d      	b.n	800035e <__udivmoddi4+0x1b2>
 8000462:	4464      	add	r4, ip
 8000464:	3802      	subs	r0, #2
 8000466:	e749      	b.n	80002fc <__udivmoddi4+0x150>
 8000468:	3d02      	subs	r5, #2
 800046a:	4462      	add	r2, ip
 800046c:	e731      	b.n	80002d2 <__udivmoddi4+0x126>
 800046e:	4608      	mov	r0, r1
 8000470:	e70a      	b.n	8000288 <__udivmoddi4+0xdc>
 8000472:	4631      	mov	r1, r6
 8000474:	e6ed      	b.n	8000252 <__udivmoddi4+0xa6>
 8000476:	bf00      	nop

08000478 <__aeabi_idiv0>:
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop

0800047c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800047c:	b480      	push	{r7}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000484:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000488:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800048c:	f003 0301 	and.w	r3, r3, #1
 8000490:	2b00      	cmp	r3, #0
 8000492:	d013      	beq.n	80004bc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000494:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000498:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800049c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d00b      	beq.n	80004bc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004a4:	e000      	b.n	80004a8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004a6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d0f9      	beq.n	80004a6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004b2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004b6:	687a      	ldr	r2, [r7, #4]
 80004b8:	b2d2      	uxtb	r2, r2
 80004ba:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80004bc:	687b      	ldr	r3, [r7, #4]
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004cc:	f000 fbb3 	bl	8000c36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d0:	f000 f80c 	bl	80004ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f000 f902 	bl	80006dc <MX_GPIO_Init>
  MX_TIM3_Init();
 80004d8:	f000 f88c 	bl	80005f4 <MX_TIM3_Init>
  MX_SPI1_Init();
 80004dc:	f000 f854 	bl	8000588 <MX_SPI1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("coucou");
 80004e0:	4801      	ldr	r0, [pc, #4]	; (80004e8 <main+0x20>)
 80004e2:	f002 fb25 	bl	8002b30 <iprintf>
 80004e6:	e7fb      	b.n	80004e0 <main+0x18>
 80004e8:	08003844 	.word	0x08003844

080004ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b092      	sub	sp, #72	; 0x48
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	f107 0314 	add.w	r3, r7, #20
 80004f6:	2234      	movs	r2, #52	; 0x34
 80004f8:	2100      	movs	r1, #0
 80004fa:	4618      	mov	r0, r3
 80004fc:	f002 fb6d 	bl	8002bda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000500:	463b      	mov	r3, r7
 8000502:	2200      	movs	r2, #0
 8000504:	601a      	str	r2, [r3, #0]
 8000506:	605a      	str	r2, [r3, #4]
 8000508:	609a      	str	r2, [r3, #8]
 800050a:	60da      	str	r2, [r3, #12]
 800050c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800050e:	4b1d      	ldr	r3, [pc, #116]	; (8000584 <SystemClock_Config+0x98>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000516:	4a1b      	ldr	r2, [pc, #108]	; (8000584 <SystemClock_Config+0x98>)
 8000518:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800051c:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800051e:	2302      	movs	r3, #2
 8000520:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000522:	2301      	movs	r3, #1
 8000524:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000526:	2310      	movs	r3, #16
 8000528:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800052a:	2302      	movs	r3, #2
 800052c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800052e:	2300      	movs	r3, #0
 8000530:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000532:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000536:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000538:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800053c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	4618      	mov	r0, r3
 8000544:	f000 feb4 	bl	80012b0 <HAL_RCC_OscConfig>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800054e:	f000 f980 	bl	8000852 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000552:	230f      	movs	r3, #15
 8000554:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000556:	2303      	movs	r3, #3
 8000558:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055a:	2300      	movs	r3, #0
 800055c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800055e:	2300      	movs	r3, #0
 8000560:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000562:	2300      	movs	r3, #0
 8000564:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000566:	463b      	mov	r3, r7
 8000568:	2101      	movs	r1, #1
 800056a:	4618      	mov	r0, r3
 800056c:	f001 f9d0 	bl	8001910 <HAL_RCC_ClockConfig>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000576:	f000 f96c 	bl	8000852 <Error_Handler>
  }
}
 800057a:	bf00      	nop
 800057c:	3748      	adds	r7, #72	; 0x48
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
 8000582:	bf00      	nop
 8000584:	40007000 	.word	0x40007000

08000588 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800058c:	4b17      	ldr	r3, [pc, #92]	; (80005ec <MX_SPI1_Init+0x64>)
 800058e:	4a18      	ldr	r2, [pc, #96]	; (80005f0 <MX_SPI1_Init+0x68>)
 8000590:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000592:	4b16      	ldr	r3, [pc, #88]	; (80005ec <MX_SPI1_Init+0x64>)
 8000594:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000598:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800059a:	4b14      	ldr	r3, [pc, #80]	; (80005ec <MX_SPI1_Init+0x64>)
 800059c:	2200      	movs	r2, #0
 800059e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80005a0:	4b12      	ldr	r3, [pc, #72]	; (80005ec <MX_SPI1_Init+0x64>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005a6:	4b11      	ldr	r3, [pc, #68]	; (80005ec <MX_SPI1_Init+0x64>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005ac:	4b0f      	ldr	r3, [pc, #60]	; (80005ec <MX_SPI1_Init+0x64>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80005b2:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <MX_SPI1_Init+0x64>)
 80005b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80005b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005ba:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <MX_SPI1_Init+0x64>)
 80005bc:	2200      	movs	r2, #0
 80005be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005c0:	4b0a      	ldr	r3, [pc, #40]	; (80005ec <MX_SPI1_Init+0x64>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <MX_SPI1_Init+0x64>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005cc:	4b07      	ldr	r3, [pc, #28]	; (80005ec <MX_SPI1_Init+0x64>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80005d2:	4b06      	ldr	r3, [pc, #24]	; (80005ec <MX_SPI1_Init+0x64>)
 80005d4:	220a      	movs	r2, #10
 80005d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80005d8:	4804      	ldr	r0, [pc, #16]	; (80005ec <MX_SPI1_Init+0x64>)
 80005da:	f001 fbeb 	bl	8001db4 <HAL_SPI_Init>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80005e4:	f000 f935 	bl	8000852 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000084 	.word	0x20000084
 80005f0:	40013000 	.word	0x40013000

080005f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	; 0x28
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005fa:	f107 0318 	add.w	r3, r7, #24
 80005fe:	2200      	movs	r2, #0
 8000600:	601a      	str	r2, [r3, #0]
 8000602:	605a      	str	r2, [r3, #4]
 8000604:	609a      	str	r2, [r3, #8]
 8000606:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000608:	f107 0310 	add.w	r3, r7, #16
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
 8000610:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000612:	463b      	mov	r3, r7
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800061e:	4b2d      	ldr	r3, [pc, #180]	; (80006d4 <MX_TIM3_Init+0xe0>)
 8000620:	4a2d      	ldr	r2, [pc, #180]	; (80006d8 <MX_TIM3_Init+0xe4>)
 8000622:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000;
 8000624:	4b2b      	ldr	r3, [pc, #172]	; (80006d4 <MX_TIM3_Init+0xe0>)
 8000626:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800062a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800062c:	4b29      	ldr	r3, [pc, #164]	; (80006d4 <MX_TIM3_Init+0xe0>)
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8000632:	4b28      	ldr	r3, [pc, #160]	; (80006d4 <MX_TIM3_Init+0xe0>)
 8000634:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000638:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800063a:	4b26      	ldr	r3, [pc, #152]	; (80006d4 <MX_TIM3_Init+0xe0>)
 800063c:	2200      	movs	r2, #0
 800063e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000640:	4b24      	ldr	r3, [pc, #144]	; (80006d4 <MX_TIM3_Init+0xe0>)
 8000642:	2200      	movs	r2, #0
 8000644:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000646:	4823      	ldr	r0, [pc, #140]	; (80006d4 <MX_TIM3_Init+0xe0>)
 8000648:	f001 fc3d 	bl	8001ec6 <HAL_TIM_Base_Init>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8000652:	f000 f8fe 	bl	8000852 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000656:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800065a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800065c:	f107 0318 	add.w	r3, r7, #24
 8000660:	4619      	mov	r1, r3
 8000662:	481c      	ldr	r0, [pc, #112]	; (80006d4 <MX_TIM3_Init+0xe0>)
 8000664:	f001 fe54 	bl	8002310 <HAL_TIM_ConfigClockSource>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800066e:	f000 f8f0 	bl	8000852 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000672:	4818      	ldr	r0, [pc, #96]	; (80006d4 <MX_TIM3_Init+0xe0>)
 8000674:	f001 fc66 	bl	8001f44 <HAL_TIM_PWM_Init>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800067e:	f000 f8e8 	bl	8000852 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800068a:	f107 0310 	add.w	r3, r7, #16
 800068e:	4619      	mov	r1, r3
 8000690:	4810      	ldr	r0, [pc, #64]	; (80006d4 <MX_TIM3_Init+0xe0>)
 8000692:	f002 f92d 	bl	80028f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 800069c:	f000 f8d9 	bl	8000852 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006a0:	2360      	movs	r3, #96	; 0x60
 80006a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006a8:	2300      	movs	r3, #0
 80006aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006ac:	2300      	movs	r3, #0
 80006ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006b0:	463b      	mov	r3, r7
 80006b2:	2200      	movs	r2, #0
 80006b4:	4619      	mov	r1, r3
 80006b6:	4807      	ldr	r0, [pc, #28]	; (80006d4 <MX_TIM3_Init+0xe0>)
 80006b8:	f001 fd68 	bl	800218c <HAL_TIM_PWM_ConfigChannel>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 80006c2:	f000 f8c6 	bl	8000852 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80006c6:	4803      	ldr	r0, [pc, #12]	; (80006d4 <MX_TIM3_Init+0xe0>)
 80006c8:	f000 f986 	bl	80009d8 <HAL_TIM_MspPostInit>

}
 80006cc:	bf00      	nop
 80006ce:	3728      	adds	r7, #40	; 0x28
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	200000dc 	.word	0x200000dc
 80006d8:	40000400 	.word	0x40000400

080006dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e2:	f107 030c 	add.w	r3, r7, #12
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
 80006ea:	605a      	str	r2, [r3, #4]
 80006ec:	609a      	str	r2, [r3, #8]
 80006ee:	60da      	str	r2, [r3, #12]
 80006f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f2:	4b34      	ldr	r3, [pc, #208]	; (80007c4 <MX_GPIO_Init+0xe8>)
 80006f4:	69db      	ldr	r3, [r3, #28]
 80006f6:	4a33      	ldr	r2, [pc, #204]	; (80007c4 <MX_GPIO_Init+0xe8>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	61d3      	str	r3, [r2, #28]
 80006fe:	4b31      	ldr	r3, [pc, #196]	; (80007c4 <MX_GPIO_Init+0xe8>)
 8000700:	69db      	ldr	r3, [r3, #28]
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	4b2e      	ldr	r3, [pc, #184]	; (80007c4 <MX_GPIO_Init+0xe8>)
 800070c:	69db      	ldr	r3, [r3, #28]
 800070e:	4a2d      	ldr	r2, [pc, #180]	; (80007c4 <MX_GPIO_Init+0xe8>)
 8000710:	f043 0304 	orr.w	r3, r3, #4
 8000714:	61d3      	str	r3, [r2, #28]
 8000716:	4b2b      	ldr	r3, [pc, #172]	; (80007c4 <MX_GPIO_Init+0xe8>)
 8000718:	69db      	ldr	r3, [r3, #28]
 800071a:	f003 0304 	and.w	r3, r3, #4
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000722:	4b28      	ldr	r3, [pc, #160]	; (80007c4 <MX_GPIO_Init+0xe8>)
 8000724:	69db      	ldr	r3, [r3, #28]
 8000726:	4a27      	ldr	r2, [pc, #156]	; (80007c4 <MX_GPIO_Init+0xe8>)
 8000728:	f043 0302 	orr.w	r3, r3, #2
 800072c:	61d3      	str	r3, [r2, #28]
 800072e:	4b25      	ldr	r3, [pc, #148]	; (80007c4 <MX_GPIO_Init+0xe8>)
 8000730:	69db      	ldr	r3, [r3, #28]
 8000732:	f003 0302 	and.w	r3, r3, #2
 8000736:	603b      	str	r3, [r7, #0]
 8000738:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000740:	4821      	ldr	r0, [pc, #132]	; (80007c8 <MX_GPIO_Init+0xec>)
 8000742:	f000 fd85 	bl	8001250 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BTN4_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN4_Pin|BTN3_Pin;
 8000746:	2360      	movs	r3, #96	; 0x60
 8000748:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800074a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800074e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	4619      	mov	r1, r3
 800075a:	481c      	ldr	r0, [pc, #112]	; (80007cc <MX_GPIO_Init+0xf0>)
 800075c:	f000 fbe8 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000760:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000764:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000766:	2301      	movs	r3, #1
 8000768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800076a:	2301      	movs	r3, #1
 800076c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	2300      	movs	r3, #0
 8000770:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000772:	f107 030c 	add.w	r3, r7, #12
 8000776:	4619      	mov	r1, r3
 8000778:	4813      	ldr	r0, [pc, #76]	; (80007c8 <MX_GPIO_Init+0xec>)
 800077a:	f000 fbd9 	bl	8000f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin;
 800077e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000782:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000784:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000788:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800078e:	f107 030c 	add.w	r3, r7, #12
 8000792:	4619      	mov	r1, r3
 8000794:	480c      	ldr	r0, [pc, #48]	; (80007c8 <MX_GPIO_Init+0xec>)
 8000796:	f000 fbcb 	bl	8000f30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	2100      	movs	r1, #0
 800079e:	2017      	movs	r0, #23
 80007a0:	f000 fb8f 	bl	8000ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80007a4:	2017      	movs	r0, #23
 80007a6:	f000 fba8 	bl	8000efa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2100      	movs	r1, #0
 80007ae:	2028      	movs	r0, #40	; 0x28
 80007b0:	f000 fb87 	bl	8000ec2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007b4:	2028      	movs	r0, #40	; 0x28
 80007b6:	f000 fba0 	bl	8000efa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007ba:	bf00      	nop
 80007bc:	3720      	adds	r7, #32
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800
 80007c8:	40020000 	.word	0x40020000
 80007cc:	40020800 	.word	0x40020800

080007d0 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
 80007e0:	e009      	b.n	80007f6 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80007e2:	68bb      	ldr	r3, [r7, #8]
 80007e4:	1c5a      	adds	r2, r3, #1
 80007e6:	60ba      	str	r2, [r7, #8]
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fe46 	bl	800047c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	3301      	adds	r3, #1
 80007f4:	617b      	str	r3, [r7, #20]
 80007f6:	697a      	ldr	r2, [r7, #20]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	429a      	cmp	r2, r3
 80007fc:	dbf1      	blt.n	80007e2 <_write+0x12>
	}
	return len;
 80007fe:	687b      	ldr	r3, [r7, #4]
}
 8000800:	4618      	mov	r0, r3
 8000802:	3718      	adds	r7, #24
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 8000812:	88fb      	ldrh	r3, [r7, #6]
 8000814:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000818:	d00d      	beq.n	8000836 <HAL_GPIO_EXTI_Callback+0x2e>
 800081a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800081e:	dc0c      	bgt.n	800083a <HAL_GPIO_EXTI_Callback+0x32>
 8000820:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000824:	d00b      	beq.n	800083e <HAL_GPIO_EXTI_Callback+0x36>
 8000826:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800082a:	dc06      	bgt.n	800083a <HAL_GPIO_EXTI_Callback+0x32>
 800082c:	2b20      	cmp	r3, #32
 800082e:	d008      	beq.n	8000842 <HAL_GPIO_EXTI_Callback+0x3a>
 8000830:	2b40      	cmp	r3, #64	; 0x40
 8000832:	d008      	beq.n	8000846 <HAL_GPIO_EXTI_Callback+0x3e>

	case BTN4_Pin:
		break;

	default :
		break;
 8000834:	e001      	b.n	800083a <HAL_GPIO_EXTI_Callback+0x32>
		break;
 8000836:	bf00      	nop
 8000838:	e006      	b.n	8000848 <HAL_GPIO_EXTI_Callback+0x40>
		break;
 800083a:	bf00      	nop
 800083c:	e004      	b.n	8000848 <HAL_GPIO_EXTI_Callback+0x40>
		break;
 800083e:	bf00      	nop
 8000840:	e002      	b.n	8000848 <HAL_GPIO_EXTI_Callback+0x40>
		break;
 8000842:	bf00      	nop
 8000844:	e000      	b.n	8000848 <HAL_GPIO_EXTI_Callback+0x40>
		break;
 8000846:	bf00      	nop
	}
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr

08000852 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000856:	b672      	cpsid	i
}
 8000858:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800085a:	e7fe      	b.n	800085a <Error_Handler+0x8>

0800085c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000862:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <HAL_MspInit+0x58>)
 8000864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000866:	4a13      	ldr	r2, [pc, #76]	; (80008b4 <HAL_MspInit+0x58>)
 8000868:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086c:	6253      	str	r3, [r2, #36]	; 0x24
 800086e:	4b11      	ldr	r3, [pc, #68]	; (80008b4 <HAL_MspInit+0x58>)
 8000870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000872:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800087a:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <HAL_MspInit+0x58>)
 800087c:	6a1b      	ldr	r3, [r3, #32]
 800087e:	4a0d      	ldr	r2, [pc, #52]	; (80008b4 <HAL_MspInit+0x58>)
 8000880:	f043 0301 	orr.w	r3, r3, #1
 8000884:	6213      	str	r3, [r2, #32]
 8000886:	4b0b      	ldr	r3, [pc, #44]	; (80008b4 <HAL_MspInit+0x58>)
 8000888:	6a1b      	ldr	r3, [r3, #32]
 800088a:	f003 0301 	and.w	r3, r3, #1
 800088e:	60bb      	str	r3, [r7, #8]
 8000890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000892:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <HAL_MspInit+0x58>)
 8000894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000896:	4a07      	ldr	r2, [pc, #28]	; (80008b4 <HAL_MspInit+0x58>)
 8000898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800089c:	6253      	str	r3, [r2, #36]	; 0x24
 800089e:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <HAL_MspInit+0x58>)
 80008a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008aa:	bf00      	nop
 80008ac:	3714      	adds	r7, #20
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	40023800 	.word	0x40023800

080008b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08a      	sub	sp, #40	; 0x28
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a17      	ldr	r2, [pc, #92]	; (8000934 <HAL_SPI_MspInit+0x7c>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d127      	bne.n	800092a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008da:	4b17      	ldr	r3, [pc, #92]	; (8000938 <HAL_SPI_MspInit+0x80>)
 80008dc:	6a1b      	ldr	r3, [r3, #32]
 80008de:	4a16      	ldr	r2, [pc, #88]	; (8000938 <HAL_SPI_MspInit+0x80>)
 80008e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008e4:	6213      	str	r3, [r2, #32]
 80008e6:	4b14      	ldr	r3, [pc, #80]	; (8000938 <HAL_SPI_MspInit+0x80>)
 80008e8:	6a1b      	ldr	r3, [r3, #32]
 80008ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80008ee:	613b      	str	r3, [r7, #16]
 80008f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	4b11      	ldr	r3, [pc, #68]	; (8000938 <HAL_SPI_MspInit+0x80>)
 80008f4:	69db      	ldr	r3, [r3, #28]
 80008f6:	4a10      	ldr	r2, [pc, #64]	; (8000938 <HAL_SPI_MspInit+0x80>)
 80008f8:	f043 0301 	orr.w	r3, r3, #1
 80008fc:	61d3      	str	r3, [r2, #28]
 80008fe:	4b0e      	ldr	r3, [pc, #56]	; (8000938 <HAL_SPI_MspInit+0x80>)
 8000900:	69db      	ldr	r3, [r3, #28]
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin;
 800090a:	23e0      	movs	r3, #224	; 0xe0
 800090c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090e:	2302      	movs	r3, #2
 8000910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000916:	2303      	movs	r3, #3
 8000918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800091a:	2305      	movs	r3, #5
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	4805      	ldr	r0, [pc, #20]	; (800093c <HAL_SPI_MspInit+0x84>)
 8000926:	f000 fb03 	bl	8000f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800092a:	bf00      	nop
 800092c:	3728      	adds	r7, #40	; 0x28
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40013000 	.word	0x40013000
 8000938:	40023800 	.word	0x40023800
 800093c:	40020000 	.word	0x40020000

08000940 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08a      	sub	sp, #40	; 0x28
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a1b      	ldr	r2, [pc, #108]	; (80009cc <HAL_TIM_Base_MspInit+0x8c>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d12f      	bne.n	80009c2 <HAL_TIM_Base_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000962:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <HAL_TIM_Base_MspInit+0x90>)
 8000964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000966:	4a1a      	ldr	r2, [pc, #104]	; (80009d0 <HAL_TIM_Base_MspInit+0x90>)
 8000968:	f043 0302 	orr.w	r3, r3, #2
 800096c:	6253      	str	r3, [r2, #36]	; 0x24
 800096e:	4b18      	ldr	r3, [pc, #96]	; (80009d0 <HAL_TIM_Base_MspInit+0x90>)
 8000970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000972:	f003 0302 	and.w	r3, r3, #2
 8000976:	613b      	str	r3, [r7, #16]
 8000978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	4b15      	ldr	r3, [pc, #84]	; (80009d0 <HAL_TIM_Base_MspInit+0x90>)
 800097c:	69db      	ldr	r3, [r3, #28]
 800097e:	4a14      	ldr	r2, [pc, #80]	; (80009d0 <HAL_TIM_Base_MspInit+0x90>)
 8000980:	f043 0304 	orr.w	r3, r3, #4
 8000984:	61d3      	str	r3, [r2, #28]
 8000986:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <HAL_TIM_Base_MspInit+0x90>)
 8000988:	69db      	ldr	r3, [r3, #28]
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 8000992:	2380      	movs	r3, #128	; 0x80
 8000994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000996:	2302      	movs	r3, #2
 8000998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	2300      	movs	r3, #0
 80009a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80009a2:	2302      	movs	r3, #2
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 0314 	add.w	r3, r7, #20
 80009aa:	4619      	mov	r1, r3
 80009ac:	4809      	ldr	r0, [pc, #36]	; (80009d4 <HAL_TIM_Base_MspInit+0x94>)
 80009ae:	f000 fabf 	bl	8000f30 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2100      	movs	r1, #0
 80009b6:	201d      	movs	r0, #29
 80009b8:	f000 fa83 	bl	8000ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80009bc:	201d      	movs	r0, #29
 80009be:	f000 fa9c 	bl	8000efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80009c2:	bf00      	nop
 80009c4:	3728      	adds	r7, #40	; 0x28
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40000400 	.word	0x40000400
 80009d0:	40023800 	.word	0x40023800
 80009d4:	40020800 	.word	0x40020800

080009d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b088      	sub	sp, #32
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	f107 030c 	add.w	r3, r7, #12
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a11      	ldr	r2, [pc, #68]	; (8000a3c <HAL_TIM_MspPostInit+0x64>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d11b      	bne.n	8000a32 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <HAL_TIM_MspPostInit+0x68>)
 80009fc:	69db      	ldr	r3, [r3, #28]
 80009fe:	4a10      	ldr	r2, [pc, #64]	; (8000a40 <HAL_TIM_MspPostInit+0x68>)
 8000a00:	f043 0302 	orr.w	r3, r3, #2
 8000a04:	61d3      	str	r3, [r2, #28]
 8000a06:	4b0e      	ldr	r3, [pc, #56]	; (8000a40 <HAL_TIM_MspPostInit+0x68>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = MOT_Pin;
 8000a12:	2310      	movs	r3, #16
 8000a14:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a16:	2302      	movs	r3, #2
 8000a18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000a22:	2302      	movs	r3, #2
 8000a24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOT_GPIO_Port, &GPIO_InitStruct);
 8000a26:	f107 030c 	add.w	r3, r7, #12
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4805      	ldr	r0, [pc, #20]	; (8000a44 <HAL_TIM_MspPostInit+0x6c>)
 8000a2e:	f000 fa7f 	bl	8000f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a32:	bf00      	nop
 8000a34:	3720      	adds	r7, #32
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40000400 	.word	0x40000400
 8000a40:	40023800 	.word	0x40023800
 8000a44:	40020400 	.word	0x40020400

08000a48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a4c:	e7fe      	b.n	8000a4c <NMI_Handler+0x4>

08000a4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a52:	e7fe      	b.n	8000a52 <HardFault_Handler+0x4>

08000a54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a58:	e7fe      	b.n	8000a58 <MemManage_Handler+0x4>

08000a5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a5e:	e7fe      	b.n	8000a5e <BusFault_Handler+0x4>

08000a60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a64:	e7fe      	b.n	8000a64 <UsageFault_Handler+0x4>

08000a66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a66:	b480      	push	{r7}
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bc80      	pop	{r7}
 8000a70:	4770      	bx	lr

08000a72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr

08000a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a82:	bf00      	nop
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bc80      	pop	{r7}
 8000a88:	4770      	bx	lr

08000a8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a8e:	f000 f925 	bl	8000cdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN4_Pin);
 8000a9a:	2020      	movs	r0, #32
 8000a9c:	f000 fbf0 	bl	8001280 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN3_Pin);
 8000aa0:	2040      	movs	r0, #64	; 0x40
 8000aa2:	f000 fbed 	bl	8001280 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
	...

08000aac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ab0:	4802      	ldr	r0, [pc, #8]	; (8000abc <TIM3_IRQHandler+0x10>)
 8000ab2:	f001 fa8f 	bl	8001fd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	200000dc 	.word	0x200000dc

08000ac0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN1_Pin);
 8000ac4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000ac8:	f000 fbda 	bl	8001280 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN2_Pin);
 8000acc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000ad0:	f000 fbd6 	bl	8001280 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ad4:	bf00      	nop
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b086      	sub	sp, #24
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	617b      	str	r3, [r7, #20]
 8000ae8:	e00a      	b.n	8000b00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000aea:	f3af 8000 	nop.w
 8000aee:	4601      	mov	r1, r0
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	1c5a      	adds	r2, r3, #1
 8000af4:	60ba      	str	r2, [r7, #8]
 8000af6:	b2ca      	uxtb	r2, r1
 8000af8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	3301      	adds	r3, #1
 8000afe:	617b      	str	r3, [r7, #20]
 8000b00:	697a      	ldr	r2, [r7, #20]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	dbf0      	blt.n	8000aea <_read+0x12>
  }

  return len;
 8000b08:	687b      	ldr	r3, [r7, #4]
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3718      	adds	r7, #24
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b12:	b480      	push	{r7}
 8000b14:	b083      	sub	sp, #12
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b38:	605a      	str	r2, [r3, #4]
  return 0;
 8000b3a:	2300      	movs	r3, #0
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bc80      	pop	{r7}
 8000b44:	4770      	bx	lr

08000b46 <_isatty>:

int _isatty(int file)
{
 8000b46:	b480      	push	{r7}
 8000b48:	b083      	sub	sp, #12
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b4e:	2301      	movs	r3, #1
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bc80      	pop	{r7}
 8000b58:	4770      	bx	lr

08000b5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	b085      	sub	sp, #20
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	60f8      	str	r0, [r7, #12]
 8000b62:	60b9      	str	r1, [r7, #8]
 8000b64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b66:	2300      	movs	r3, #0
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr
	...

08000b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b7c:	4a14      	ldr	r2, [pc, #80]	; (8000bd0 <_sbrk+0x5c>)
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <_sbrk+0x60>)
 8000b80:	1ad3      	subs	r3, r2, r3
 8000b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b88:	4b13      	ldr	r3, [pc, #76]	; (8000bd8 <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d102      	bne.n	8000b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b90:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <_sbrk+0x64>)
 8000b92:	4a12      	ldr	r2, [pc, #72]	; (8000bdc <_sbrk+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <_sbrk+0x64>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d207      	bcs.n	8000bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba4:	f002 f868 	bl	8002c78 <__errno>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	220c      	movs	r2, #12
 8000bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb2:	e009      	b.n	8000bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb4:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <_sbrk+0x64>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	4a05      	ldr	r2, [pc, #20]	; (8000bd8 <_sbrk+0x64>)
 8000bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20014000 	.word	0x20014000
 8000bd4:	00000400 	.word	0x00000400
 8000bd8:	2000011c 	.word	0x2000011c
 8000bdc:	20000270 	.word	0x20000270

08000be0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr

08000bec <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bec:	f7ff fff8 	bl	8000be0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf0:	480b      	ldr	r0, [pc, #44]	; (8000c20 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000bf2:	490c      	ldr	r1, [pc, #48]	; (8000c24 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000bf4:	4a0c      	ldr	r2, [pc, #48]	; (8000c28 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf8:	e002      	b.n	8000c00 <LoopCopyDataInit>

08000bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bfe:	3304      	adds	r3, #4

08000c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c04:	d3f9      	bcc.n	8000bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c06:	4a09      	ldr	r2, [pc, #36]	; (8000c2c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c08:	4c09      	ldr	r4, [pc, #36]	; (8000c30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c0c:	e001      	b.n	8000c12 <LoopFillZerobss>

08000c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c10:	3204      	adds	r2, #4

08000c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c14:	d3fb      	bcc.n	8000c0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c16:	f002 f835 	bl	8002c84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c1a:	f7ff fc55 	bl	80004c8 <main>
  bx lr
 8000c1e:	4770      	bx	lr
  ldr r0, =_sdata
 8000c20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c24:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c28:	080038ac 	.word	0x080038ac
  ldr r2, =_sbss
 8000c2c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c30:	20000270 	.word	0x20000270

08000c34 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c34:	e7fe      	b.n	8000c34 <ADC1_IRQHandler>

08000c36 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c36:	b580      	push	{r7, lr}
 8000c38:	b082      	sub	sp, #8
 8000c3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c40:	2003      	movs	r0, #3
 8000c42:	f000 f933 	bl	8000eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c46:	200f      	movs	r0, #15
 8000c48:	f000 f80e 	bl	8000c68 <HAL_InitTick>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d002      	beq.n	8000c58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	71fb      	strb	r3, [r7, #7]
 8000c56:	e001      	b.n	8000c5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c58:	f7ff fe00 	bl	800085c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
	...

08000c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c70:	2300      	movs	r3, #0
 8000c72:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000c74:	4b16      	ldr	r3, [pc, #88]	; (8000cd0 <HAL_InitTick+0x68>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d022      	beq.n	8000cc2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000c7c:	4b15      	ldr	r3, [pc, #84]	; (8000cd4 <HAL_InitTick+0x6c>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	4b13      	ldr	r3, [pc, #76]	; (8000cd0 <HAL_InitTick+0x68>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000c88:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c90:	4618      	mov	r0, r3
 8000c92:	f000 f940 	bl	8000f16 <HAL_SYSTICK_Config>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d10f      	bne.n	8000cbc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b0f      	cmp	r3, #15
 8000ca0:	d809      	bhi.n	8000cb6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	6879      	ldr	r1, [r7, #4]
 8000ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8000caa:	f000 f90a 	bl	8000ec2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cae:	4a0a      	ldr	r2, [pc, #40]	; (8000cd8 <HAL_InitTick+0x70>)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6013      	str	r3, [r2, #0]
 8000cb4:	e007      	b.n	8000cc6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	73fb      	strb	r3, [r7, #15]
 8000cba:	e004      	b.n	8000cc6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	73fb      	strb	r3, [r7, #15]
 8000cc0:	e001      	b.n	8000cc6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20000008 	.word	0x20000008
 8000cd4:	20000000 	.word	0x20000000
 8000cd8:	20000004 	.word	0x20000004

08000cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce0:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <HAL_IncTick+0x1c>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	4b05      	ldr	r3, [pc, #20]	; (8000cfc <HAL_IncTick+0x20>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4413      	add	r3, r2
 8000cea:	4a03      	ldr	r2, [pc, #12]	; (8000cf8 <HAL_IncTick+0x1c>)
 8000cec:	6013      	str	r3, [r2, #0]
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bc80      	pop	{r7}
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	20000120 	.word	0x20000120
 8000cfc:	20000008 	.word	0x20000008

08000d00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  return uwTick;
 8000d04:	4b02      	ldr	r3, [pc, #8]	; (8000d10 <HAL_GetTick+0x10>)
 8000d06:	681b      	ldr	r3, [r3, #0]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	20000120 	.word	0x20000120

08000d14 <__NVIC_SetPriorityGrouping>:
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	f003 0307 	and.w	r3, r3, #7
 8000d22:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d24:	4b0c      	ldr	r3, [pc, #48]	; (8000d58 <__NVIC_SetPriorityGrouping+0x44>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d2a:	68ba      	ldr	r2, [r7, #8]
 8000d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d30:	4013      	ands	r3, r2
 8000d32:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d46:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <__NVIC_SetPriorityGrouping+0x44>)
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	60d3      	str	r3, [r2, #12]
}
 8000d4c:	bf00      	nop
 8000d4e:	3714      	adds	r7, #20
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bc80      	pop	{r7}
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <__NVIC_GetPriorityGrouping>:
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d60:	4b04      	ldr	r3, [pc, #16]	; (8000d74 <__NVIC_GetPriorityGrouping+0x18>)
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	0a1b      	lsrs	r3, r3, #8
 8000d66:	f003 0307 	and.w	r3, r3, #7
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bc80      	pop	{r7}
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <__NVIC_EnableIRQ>:
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	db0b      	blt.n	8000da2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	f003 021f 	and.w	r2, r3, #31
 8000d90:	4906      	ldr	r1, [pc, #24]	; (8000dac <__NVIC_EnableIRQ+0x34>)
 8000d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d96:	095b      	lsrs	r3, r3, #5
 8000d98:	2001      	movs	r0, #1
 8000d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000da2:	bf00      	nop
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr
 8000dac:	e000e100 	.word	0xe000e100

08000db0 <__NVIC_SetPriority>:
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	6039      	str	r1, [r7, #0]
 8000dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	db0a      	blt.n	8000dda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	490c      	ldr	r1, [pc, #48]	; (8000dfc <__NVIC_SetPriority+0x4c>)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	0112      	lsls	r2, r2, #4
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	440b      	add	r3, r1
 8000dd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000dd8:	e00a      	b.n	8000df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4908      	ldr	r1, [pc, #32]	; (8000e00 <__NVIC_SetPriority+0x50>)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	f003 030f 	and.w	r3, r3, #15
 8000de6:	3b04      	subs	r3, #4
 8000de8:	0112      	lsls	r2, r2, #4
 8000dea:	b2d2      	uxtb	r2, r2
 8000dec:	440b      	add	r3, r1
 8000dee:	761a      	strb	r2, [r3, #24]
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	e000e100 	.word	0xe000e100
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <NVIC_EncodePriority>:
{
 8000e04:	b480      	push	{r7}
 8000e06:	b089      	sub	sp, #36	; 0x24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f003 0307 	and.w	r3, r3, #7
 8000e16:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	f1c3 0307 	rsb	r3, r3, #7
 8000e1e:	2b04      	cmp	r3, #4
 8000e20:	bf28      	it	cs
 8000e22:	2304      	movcs	r3, #4
 8000e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3304      	adds	r3, #4
 8000e2a:	2b06      	cmp	r3, #6
 8000e2c:	d902      	bls.n	8000e34 <NVIC_EncodePriority+0x30>
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	3b03      	subs	r3, #3
 8000e32:	e000      	b.n	8000e36 <NVIC_EncodePriority+0x32>
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	f04f 32ff 	mov.w	r2, #4294967295
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43da      	mvns	r2, r3
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	401a      	ands	r2, r3
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	43d9      	mvns	r1, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e5c:	4313      	orrs	r3, r2
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3724      	adds	r7, #36	; 0x24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr

08000e68 <SysTick_Config>:
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e78:	d301      	bcc.n	8000e7e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e00f      	b.n	8000e9e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ea8 <SysTick_Config+0x40>)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e86:	210f      	movs	r1, #15
 8000e88:	f04f 30ff 	mov.w	r0, #4294967295
 8000e8c:	f7ff ff90 	bl	8000db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <SysTick_Config+0x40>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e96:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <SysTick_Config+0x40>)
 8000e98:	2207      	movs	r2, #7
 8000e9a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	e000e010 	.word	0xe000e010

08000eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f7ff ff2d 	bl	8000d14 <__NVIC_SetPriorityGrouping>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b086      	sub	sp, #24
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	4603      	mov	r3, r0
 8000eca:	60b9      	str	r1, [r7, #8]
 8000ecc:	607a      	str	r2, [r7, #4]
 8000ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ed4:	f7ff ff42 	bl	8000d5c <__NVIC_GetPriorityGrouping>
 8000ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	68b9      	ldr	r1, [r7, #8]
 8000ede:	6978      	ldr	r0, [r7, #20]
 8000ee0:	f7ff ff90 	bl	8000e04 <NVIC_EncodePriority>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eea:	4611      	mov	r1, r2
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ff5f 	bl	8000db0 <__NVIC_SetPriority>
}
 8000ef2:	bf00      	nop
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4603      	mov	r3, r0
 8000f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff ff35 	bl	8000d78 <__NVIC_EnableIRQ>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ffa2 	bl	8000e68 <SysTick_Config>
 8000f24:	4603      	mov	r3, r0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b087      	sub	sp, #28
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f46:	e160      	b.n	800120a <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	fa01 f303 	lsl.w	r3, r1, r3
 8000f54:	4013      	ands	r3, r2
 8000f56:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	f000 8152 	beq.w	8001204 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 0303 	and.w	r3, r3, #3
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d005      	beq.n	8000f78 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d130      	bne.n	8000fda <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	2203      	movs	r2, #3
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	693a      	ldr	r2, [r7, #16]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	68da      	ldr	r2, [r3, #12]
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000fae:	2201      	movs	r2, #1
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	091b      	lsrs	r3, r3, #4
 8000fc4:	f003 0201 	and.w	r2, r3, #1
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f003 0303 	and.w	r3, r3, #3
 8000fe2:	2b03      	cmp	r3, #3
 8000fe4:	d017      	beq.n	8001016 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	43db      	mvns	r3, r3
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f003 0303 	and.w	r3, r3, #3
 800101e:	2b02      	cmp	r3, #2
 8001020:	d123      	bne.n	800106a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	08da      	lsrs	r2, r3, #3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3208      	adds	r2, #8
 800102a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800102e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	220f      	movs	r2, #15
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	691a      	ldr	r2, [r3, #16]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	08da      	lsrs	r2, r3, #3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3208      	adds	r2, #8
 8001064:	6939      	ldr	r1, [r7, #16]
 8001066:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	2203      	movs	r2, #3
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	43db      	mvns	r3, r3
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f003 0203 	and.w	r2, r3, #3
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	4313      	orrs	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f000 80ac 	beq.w	8001204 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ac:	4b5e      	ldr	r3, [pc, #376]	; (8001228 <HAL_GPIO_Init+0x2f8>)
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	4a5d      	ldr	r2, [pc, #372]	; (8001228 <HAL_GPIO_Init+0x2f8>)
 80010b2:	f043 0301 	orr.w	r3, r3, #1
 80010b6:	6213      	str	r3, [r2, #32]
 80010b8:	4b5b      	ldr	r3, [pc, #364]	; (8001228 <HAL_GPIO_Init+0x2f8>)
 80010ba:	6a1b      	ldr	r3, [r3, #32]
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80010c4:	4a59      	ldr	r2, [pc, #356]	; (800122c <HAL_GPIO_Init+0x2fc>)
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	089b      	lsrs	r3, r3, #2
 80010ca:	3302      	adds	r3, #2
 80010cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	f003 0303 	and.w	r3, r3, #3
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	220f      	movs	r2, #15
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4013      	ands	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a51      	ldr	r2, [pc, #324]	; (8001230 <HAL_GPIO_Init+0x300>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d025      	beq.n	800113c <HAL_GPIO_Init+0x20c>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a50      	ldr	r2, [pc, #320]	; (8001234 <HAL_GPIO_Init+0x304>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d01f      	beq.n	8001138 <HAL_GPIO_Init+0x208>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a4f      	ldr	r2, [pc, #316]	; (8001238 <HAL_GPIO_Init+0x308>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d019      	beq.n	8001134 <HAL_GPIO_Init+0x204>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a4e      	ldr	r2, [pc, #312]	; (800123c <HAL_GPIO_Init+0x30c>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d013      	beq.n	8001130 <HAL_GPIO_Init+0x200>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a4d      	ldr	r2, [pc, #308]	; (8001240 <HAL_GPIO_Init+0x310>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d00d      	beq.n	800112c <HAL_GPIO_Init+0x1fc>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a4c      	ldr	r2, [pc, #304]	; (8001244 <HAL_GPIO_Init+0x314>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d007      	beq.n	8001128 <HAL_GPIO_Init+0x1f8>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a4b      	ldr	r2, [pc, #300]	; (8001248 <HAL_GPIO_Init+0x318>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d101      	bne.n	8001124 <HAL_GPIO_Init+0x1f4>
 8001120:	2306      	movs	r3, #6
 8001122:	e00c      	b.n	800113e <HAL_GPIO_Init+0x20e>
 8001124:	2307      	movs	r3, #7
 8001126:	e00a      	b.n	800113e <HAL_GPIO_Init+0x20e>
 8001128:	2305      	movs	r3, #5
 800112a:	e008      	b.n	800113e <HAL_GPIO_Init+0x20e>
 800112c:	2304      	movs	r3, #4
 800112e:	e006      	b.n	800113e <HAL_GPIO_Init+0x20e>
 8001130:	2303      	movs	r3, #3
 8001132:	e004      	b.n	800113e <HAL_GPIO_Init+0x20e>
 8001134:	2302      	movs	r3, #2
 8001136:	e002      	b.n	800113e <HAL_GPIO_Init+0x20e>
 8001138:	2301      	movs	r3, #1
 800113a:	e000      	b.n	800113e <HAL_GPIO_Init+0x20e>
 800113c:	2300      	movs	r3, #0
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	f002 0203 	and.w	r2, r2, #3
 8001144:	0092      	lsls	r2, r2, #2
 8001146:	4093      	lsls	r3, r2
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800114e:	4937      	ldr	r1, [pc, #220]	; (800122c <HAL_GPIO_Init+0x2fc>)
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	3302      	adds	r3, #2
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800115c:	4b3b      	ldr	r3, [pc, #236]	; (800124c <HAL_GPIO_Init+0x31c>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	43db      	mvns	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001180:	4a32      	ldr	r2, [pc, #200]	; (800124c <HAL_GPIO_Init+0x31c>)
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001186:	4b31      	ldr	r3, [pc, #196]	; (800124c <HAL_GPIO_Init+0x31c>)
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011aa:	4a28      	ldr	r2, [pc, #160]	; (800124c <HAL_GPIO_Init+0x31c>)
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011b0:	4b26      	ldr	r3, [pc, #152]	; (800124c <HAL_GPIO_Init+0x31c>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80011d4:	4a1d      	ldr	r2, [pc, #116]	; (800124c <HAL_GPIO_Init+0x31c>)
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011da:	4b1c      	ldr	r3, [pc, #112]	; (800124c <HAL_GPIO_Init+0x31c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	43db      	mvns	r3, r3
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	4013      	ands	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80011fe:	4a13      	ldr	r2, [pc, #76]	; (800124c <HAL_GPIO_Init+0x31c>)
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	3301      	adds	r3, #1
 8001208:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	fa22 f303 	lsr.w	r3, r2, r3
 8001214:	2b00      	cmp	r3, #0
 8001216:	f47f ae97 	bne.w	8000f48 <HAL_GPIO_Init+0x18>
  }
}
 800121a:	bf00      	nop
 800121c:	bf00      	nop
 800121e:	371c      	adds	r7, #28
 8001220:	46bd      	mov	sp, r7
 8001222:	bc80      	pop	{r7}
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	40023800 	.word	0x40023800
 800122c:	40010000 	.word	0x40010000
 8001230:	40020000 	.word	0x40020000
 8001234:	40020400 	.word	0x40020400
 8001238:	40020800 	.word	0x40020800
 800123c:	40020c00 	.word	0x40020c00
 8001240:	40021000 	.word	0x40021000
 8001244:	40021400 	.word	0x40021400
 8001248:	40021800 	.word	0x40021800
 800124c:	40010400 	.word	0x40010400

08001250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	460b      	mov	r3, r1
 800125a:	807b      	strh	r3, [r7, #2]
 800125c:	4613      	mov	r3, r2
 800125e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001260:	787b      	ldrb	r3, [r7, #1]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d003      	beq.n	800126e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001266:	887a      	ldrh	r2, [r7, #2]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 800126c:	e003      	b.n	8001276 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800126e:	887b      	ldrh	r3, [r7, #2]
 8001270:	041a      	lsls	r2, r3, #16
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	619a      	str	r2, [r3, #24]
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr

08001280 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800128a:	4b08      	ldr	r3, [pc, #32]	; (80012ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800128c:	695a      	ldr	r2, [r3, #20]
 800128e:	88fb      	ldrh	r3, [r7, #6]
 8001290:	4013      	ands	r3, r2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d006      	beq.n	80012a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001296:	4a05      	ldr	r2, [pc, #20]	; (80012ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001298:	88fb      	ldrh	r3, [r7, #6]
 800129a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff fab2 	bl	8000808 <HAL_GPIO_EXTI_Callback>
  }
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40010400 	.word	0x40010400

080012b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b088      	sub	sp, #32
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e31d      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012c2:	4b94      	ldr	r3, [pc, #592]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	f003 030c 	and.w	r3, r3, #12
 80012ca:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012cc:	4b91      	ldr	r3, [pc, #580]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d4:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d07b      	beq.n	80013da <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	2b08      	cmp	r3, #8
 80012e6:	d006      	beq.n	80012f6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	2b0c      	cmp	r3, #12
 80012ec:	d10f      	bne.n	800130e <HAL_RCC_OscConfig+0x5e>
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012f4:	d10b      	bne.n	800130e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012f6:	4b87      	ldr	r3, [pc, #540]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d06a      	beq.n	80013d8 <HAL_RCC_OscConfig+0x128>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d166      	bne.n	80013d8 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e2f7      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d106      	bne.n	8001324 <HAL_RCC_OscConfig+0x74>
 8001316:	4b7f      	ldr	r3, [pc, #508]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a7e      	ldr	r2, [pc, #504]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800131c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001320:	6013      	str	r3, [r2, #0]
 8001322:	e02d      	b.n	8001380 <HAL_RCC_OscConfig+0xd0>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d10c      	bne.n	8001346 <HAL_RCC_OscConfig+0x96>
 800132c:	4b79      	ldr	r3, [pc, #484]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a78      	ldr	r2, [pc, #480]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001336:	6013      	str	r3, [r2, #0]
 8001338:	4b76      	ldr	r3, [pc, #472]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a75      	ldr	r2, [pc, #468]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800133e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001342:	6013      	str	r3, [r2, #0]
 8001344:	e01c      	b.n	8001380 <HAL_RCC_OscConfig+0xd0>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	2b05      	cmp	r3, #5
 800134c:	d10c      	bne.n	8001368 <HAL_RCC_OscConfig+0xb8>
 800134e:	4b71      	ldr	r3, [pc, #452]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a70      	ldr	r2, [pc, #448]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001354:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001358:	6013      	str	r3, [r2, #0]
 800135a:	4b6e      	ldr	r3, [pc, #440]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a6d      	ldr	r2, [pc, #436]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001360:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001364:	6013      	str	r3, [r2, #0]
 8001366:	e00b      	b.n	8001380 <HAL_RCC_OscConfig+0xd0>
 8001368:	4b6a      	ldr	r3, [pc, #424]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a69      	ldr	r2, [pc, #420]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800136e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	4b67      	ldr	r3, [pc, #412]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a66      	ldr	r2, [pc, #408]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800137a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800137e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d013      	beq.n	80013b0 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001388:	f7ff fcba 	bl	8000d00 <HAL_GetTick>
 800138c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800138e:	e008      	b.n	80013a2 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001390:	f7ff fcb6 	bl	8000d00 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b64      	cmp	r3, #100	; 0x64
 800139c:	d901      	bls.n	80013a2 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	e2ad      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80013a2:	4b5c      	ldr	r3, [pc, #368]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0f0      	beq.n	8001390 <HAL_RCC_OscConfig+0xe0>
 80013ae:	e014      	b.n	80013da <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b0:	f7ff fca6 	bl	8000d00 <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80013b6:	e008      	b.n	80013ca <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013b8:	f7ff fca2 	bl	8000d00 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	2b64      	cmp	r3, #100	; 0x64
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e299      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80013ca:	4b52      	ldr	r3, [pc, #328]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d1f0      	bne.n	80013b8 <HAL_RCC_OscConfig+0x108>
 80013d6:	e000      	b.n	80013da <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d05a      	beq.n	800149c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	2b04      	cmp	r3, #4
 80013ea:	d005      	beq.n	80013f8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	2b0c      	cmp	r3, #12
 80013f0:	d119      	bne.n	8001426 <HAL_RCC_OscConfig+0x176>
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d116      	bne.n	8001426 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f8:	4b46      	ldr	r3, [pc, #280]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d005      	beq.n	8001410 <HAL_RCC_OscConfig+0x160>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d001      	beq.n	8001410 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e276      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001410:	4b40      	ldr	r3, [pc, #256]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	691b      	ldr	r3, [r3, #16]
 800141c:	021b      	lsls	r3, r3, #8
 800141e:	493d      	ldr	r1, [pc, #244]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001420:	4313      	orrs	r3, r2
 8001422:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001424:	e03a      	b.n	800149c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d020      	beq.n	8001470 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800142e:	4b3a      	ldr	r3, [pc, #232]	; (8001518 <HAL_RCC_OscConfig+0x268>)
 8001430:	2201      	movs	r2, #1
 8001432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001434:	f7ff fc64 	bl	8000d00 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800143c:	f7ff fc60 	bl	8000d00 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e257      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800144e:	4b31      	ldr	r3, [pc, #196]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d0f0      	beq.n	800143c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800145a:	4b2e      	ldr	r3, [pc, #184]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	492a      	ldr	r1, [pc, #168]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800146a:	4313      	orrs	r3, r2
 800146c:	604b      	str	r3, [r1, #4]
 800146e:	e015      	b.n	800149c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001470:	4b29      	ldr	r3, [pc, #164]	; (8001518 <HAL_RCC_OscConfig+0x268>)
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001476:	f7ff fc43 	bl	8000d00 <HAL_GetTick>
 800147a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800147c:	e008      	b.n	8001490 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800147e:	f7ff fc3f 	bl	8000d00 <HAL_GetTick>
 8001482:	4602      	mov	r2, r0
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d901      	bls.n	8001490 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	e236      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001490:	4b20      	ldr	r3, [pc, #128]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0302 	and.w	r3, r3, #2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1f0      	bne.n	800147e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0310 	and.w	r3, r3, #16
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f000 80b8 	beq.w	800161a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d170      	bne.n	8001592 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014b0:	4b18      	ldr	r3, [pc, #96]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <HAL_RCC_OscConfig+0x218>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d101      	bne.n	80014c8 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e21a      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6a1a      	ldr	r2, [r3, #32]
 80014cc:	4b11      	ldr	r3, [pc, #68]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d921      	bls.n	800151c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a1b      	ldr	r3, [r3, #32]
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 fc09 	bl	8001cf4 <RCC_SetFlashLatencyFromMSIRange>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e208      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6a1b      	ldr	r3, [r3, #32]
 80014f8:	4906      	ldr	r1, [pc, #24]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 80014fa:	4313      	orrs	r3, r2
 80014fc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	061b      	lsls	r3, r3, #24
 800150c:	4901      	ldr	r1, [pc, #4]	; (8001514 <HAL_RCC_OscConfig+0x264>)
 800150e:	4313      	orrs	r3, r2
 8001510:	604b      	str	r3, [r1, #4]
 8001512:	e020      	b.n	8001556 <HAL_RCC_OscConfig+0x2a6>
 8001514:	40023800 	.word	0x40023800
 8001518:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800151c:	4b99      	ldr	r3, [pc, #612]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a1b      	ldr	r3, [r3, #32]
 8001528:	4996      	ldr	r1, [pc, #600]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800152a:	4313      	orrs	r3, r2
 800152c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800152e:	4b95      	ldr	r3, [pc, #596]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	69db      	ldr	r3, [r3, #28]
 800153a:	061b      	lsls	r3, r3, #24
 800153c:	4991      	ldr	r1, [pc, #580]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800153e:	4313      	orrs	r3, r2
 8001540:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a1b      	ldr	r3, [r3, #32]
 8001546:	4618      	mov	r0, r3
 8001548:	f000 fbd4 	bl	8001cf4 <RCC_SetFlashLatencyFromMSIRange>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e1d3      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	0b5b      	lsrs	r3, r3, #13
 800155c:	3301      	adds	r3, #1
 800155e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001566:	4a87      	ldr	r2, [pc, #540]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001568:	6892      	ldr	r2, [r2, #8]
 800156a:	0912      	lsrs	r2, r2, #4
 800156c:	f002 020f 	and.w	r2, r2, #15
 8001570:	4985      	ldr	r1, [pc, #532]	; (8001788 <HAL_RCC_OscConfig+0x4d8>)
 8001572:	5c8a      	ldrb	r2, [r1, r2]
 8001574:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001576:	4a85      	ldr	r2, [pc, #532]	; (800178c <HAL_RCC_OscConfig+0x4dc>)
 8001578:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800157a:	4b85      	ldr	r3, [pc, #532]	; (8001790 <HAL_RCC_OscConfig+0x4e0>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff fb72 	bl	8000c68 <HAL_InitTick>
 8001584:	4603      	mov	r3, r0
 8001586:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d045      	beq.n	800161a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800158e:	7bfb      	ldrb	r3, [r7, #15]
 8001590:	e1b5      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d029      	beq.n	80015ee <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800159a:	4b7e      	ldr	r3, [pc, #504]	; (8001794 <HAL_RCC_OscConfig+0x4e4>)
 800159c:	2201      	movs	r2, #1
 800159e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a0:	f7ff fbae 	bl	8000d00 <HAL_GetTick>
 80015a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015a8:	f7ff fbaa 	bl	8000d00 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e1a1      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015ba:	4b72      	ldr	r3, [pc, #456]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d0f0      	beq.n	80015a8 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015c6:	4b6f      	ldr	r3, [pc, #444]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a1b      	ldr	r3, [r3, #32]
 80015d2:	496c      	ldr	r1, [pc, #432]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 80015d4:	4313      	orrs	r3, r2
 80015d6:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015d8:	4b6a      	ldr	r3, [pc, #424]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	69db      	ldr	r3, [r3, #28]
 80015e4:	061b      	lsls	r3, r3, #24
 80015e6:	4967      	ldr	r1, [pc, #412]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 80015e8:	4313      	orrs	r3, r2
 80015ea:	604b      	str	r3, [r1, #4]
 80015ec:	e015      	b.n	800161a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015ee:	4b69      	ldr	r3, [pc, #420]	; (8001794 <HAL_RCC_OscConfig+0x4e4>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff fb84 	bl	8000d00 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015fc:	f7ff fb80 	bl	8000d00 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e177      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800160e:	4b5d      	ldr	r3, [pc, #372]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0308 	and.w	r3, r3, #8
 8001622:	2b00      	cmp	r3, #0
 8001624:	d030      	beq.n	8001688 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	695b      	ldr	r3, [r3, #20]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d016      	beq.n	800165c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800162e:	4b5a      	ldr	r3, [pc, #360]	; (8001798 <HAL_RCC_OscConfig+0x4e8>)
 8001630:	2201      	movs	r2, #1
 8001632:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001634:	f7ff fb64 	bl	8000d00 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800163c:	f7ff fb60 	bl	8000d00 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e157      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800164e:	4b4d      	ldr	r3, [pc, #308]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0f0      	beq.n	800163c <HAL_RCC_OscConfig+0x38c>
 800165a:	e015      	b.n	8001688 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800165c:	4b4e      	ldr	r3, [pc, #312]	; (8001798 <HAL_RCC_OscConfig+0x4e8>)
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001662:	f7ff fb4d 	bl	8000d00 <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800166a:	f7ff fb49 	bl	8000d00 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e140      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800167c:	4b41      	ldr	r3, [pc, #260]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800167e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1f0      	bne.n	800166a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0304 	and.w	r3, r3, #4
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 80b5 	beq.w	8001800 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001696:	2300      	movs	r3, #0
 8001698:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800169a:	4b3a      	ldr	r3, [pc, #232]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800169c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800169e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d10d      	bne.n	80016c2 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016a6:	4b37      	ldr	r3, [pc, #220]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 80016a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016aa:	4a36      	ldr	r2, [pc, #216]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 80016ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b0:	6253      	str	r3, [r2, #36]	; 0x24
 80016b2:	4b34      	ldr	r3, [pc, #208]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 80016b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ba:	60bb      	str	r3, [r7, #8]
 80016bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016be:	2301      	movs	r3, #1
 80016c0:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c2:	4b36      	ldr	r3, [pc, #216]	; (800179c <HAL_RCC_OscConfig+0x4ec>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d118      	bne.n	8001700 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016ce:	4b33      	ldr	r3, [pc, #204]	; (800179c <HAL_RCC_OscConfig+0x4ec>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a32      	ldr	r2, [pc, #200]	; (800179c <HAL_RCC_OscConfig+0x4ec>)
 80016d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016da:	f7ff fb11 	bl	8000d00 <HAL_GetTick>
 80016de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016e0:	e008      	b.n	80016f4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016e2:	f7ff fb0d 	bl	8000d00 <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	2b64      	cmp	r3, #100	; 0x64
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e104      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f4:	4b29      	ldr	r3, [pc, #164]	; (800179c <HAL_RCC_OscConfig+0x4ec>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d0f0      	beq.n	80016e2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d106      	bne.n	8001716 <HAL_RCC_OscConfig+0x466>
 8001708:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800170a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800170c:	4a1d      	ldr	r2, [pc, #116]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800170e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001712:	6353      	str	r3, [r2, #52]	; 0x34
 8001714:	e02d      	b.n	8001772 <HAL_RCC_OscConfig+0x4c2>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d10c      	bne.n	8001738 <HAL_RCC_OscConfig+0x488>
 800171e:	4b19      	ldr	r3, [pc, #100]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001722:	4a18      	ldr	r2, [pc, #96]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001724:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001728:	6353      	str	r3, [r2, #52]	; 0x34
 800172a:	4b16      	ldr	r3, [pc, #88]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800172c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800172e:	4a15      	ldr	r2, [pc, #84]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001730:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001734:	6353      	str	r3, [r2, #52]	; 0x34
 8001736:	e01c      	b.n	8001772 <HAL_RCC_OscConfig+0x4c2>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	2b05      	cmp	r3, #5
 800173e:	d10c      	bne.n	800175a <HAL_RCC_OscConfig+0x4aa>
 8001740:	4b10      	ldr	r3, [pc, #64]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001744:	4a0f      	ldr	r2, [pc, #60]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001746:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800174a:	6353      	str	r3, [r2, #52]	; 0x34
 800174c:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800174e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001750:	4a0c      	ldr	r2, [pc, #48]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001752:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001756:	6353      	str	r3, [r2, #52]	; 0x34
 8001758:	e00b      	b.n	8001772 <HAL_RCC_OscConfig+0x4c2>
 800175a:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800175c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800175e:	4a09      	ldr	r2, [pc, #36]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001760:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001764:	6353      	str	r3, [r2, #52]	; 0x34
 8001766:	4b07      	ldr	r3, [pc, #28]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 8001768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800176a:	4a06      	ldr	r2, [pc, #24]	; (8001784 <HAL_RCC_OscConfig+0x4d4>)
 800176c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001770:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d024      	beq.n	80017c4 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800177a:	f7ff fac1 	bl	8000d00 <HAL_GetTick>
 800177e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001780:	e019      	b.n	80017b6 <HAL_RCC_OscConfig+0x506>
 8001782:	bf00      	nop
 8001784:	40023800 	.word	0x40023800
 8001788:	08003858 	.word	0x08003858
 800178c:	20000000 	.word	0x20000000
 8001790:	20000004 	.word	0x20000004
 8001794:	42470020 	.word	0x42470020
 8001798:	42470680 	.word	0x42470680
 800179c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017a0:	f7ff faae 	bl	8000d00 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e0a3      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80017b6:	4b54      	ldr	r3, [pc, #336]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 80017b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0ee      	beq.n	80017a0 <HAL_RCC_OscConfig+0x4f0>
 80017c2:	e014      	b.n	80017ee <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c4:	f7ff fa9c 	bl	8000d00 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017ca:	e00a      	b.n	80017e2 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017cc:	f7ff fa98 	bl	8000d00 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017da:	4293      	cmp	r3, r2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e08d      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017e2:	4b49      	ldr	r3, [pc, #292]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 80017e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1ee      	bne.n	80017cc <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017ee:	7ffb      	ldrb	r3, [r7, #31]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d105      	bne.n	8001800 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017f4:	4b44      	ldr	r3, [pc, #272]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 80017f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f8:	4a43      	ldr	r2, [pc, #268]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 80017fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017fe:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001804:	2b00      	cmp	r3, #0
 8001806:	d079      	beq.n	80018fc <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	2b0c      	cmp	r3, #12
 800180c:	d056      	beq.n	80018bc <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001812:	2b02      	cmp	r3, #2
 8001814:	d13b      	bne.n	800188e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001816:	4b3d      	ldr	r3, [pc, #244]	; (800190c <HAL_RCC_OscConfig+0x65c>)
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181c:	f7ff fa70 	bl	8000d00 <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001824:	f7ff fa6c 	bl	8000d00 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e063      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001836:	4b34      	ldr	r3, [pc, #208]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1f0      	bne.n	8001824 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001842:	4b31      	ldr	r3, [pc, #196]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001852:	4319      	orrs	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001858:	430b      	orrs	r3, r1
 800185a:	492b      	ldr	r1, [pc, #172]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 800185c:	4313      	orrs	r3, r2
 800185e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001860:	4b2a      	ldr	r3, [pc, #168]	; (800190c <HAL_RCC_OscConfig+0x65c>)
 8001862:	2201      	movs	r2, #1
 8001864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001866:	f7ff fa4b 	bl	8000d00 <HAL_GetTick>
 800186a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800186c:	e008      	b.n	8001880 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800186e:	f7ff fa47 	bl	8000d00 <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d901      	bls.n	8001880 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e03e      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001880:	4b21      	ldr	r3, [pc, #132]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d0f0      	beq.n	800186e <HAL_RCC_OscConfig+0x5be>
 800188c:	e036      	b.n	80018fc <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800188e:	4b1f      	ldr	r3, [pc, #124]	; (800190c <HAL_RCC_OscConfig+0x65c>)
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001894:	f7ff fa34 	bl	8000d00 <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800189c:	f7ff fa30 	bl	8000d00 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e027      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80018ae:	4b16      	ldr	r3, [pc, #88]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d1f0      	bne.n	800189c <HAL_RCC_OscConfig+0x5ec>
 80018ba:	e01f      	b.n	80018fc <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d101      	bne.n	80018c8 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e01a      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018c8:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <HAL_RCC_OscConfig+0x658>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d8:	429a      	cmp	r2, r3
 80018da:	d10d      	bne.n	80018f8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d106      	bne.n	80018f8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d001      	beq.n	80018fc <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e000      	b.n	80018fe <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3720      	adds	r7, #32
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40023800 	.word	0x40023800
 800190c:	42470060 	.word	0x42470060

08001910 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d101      	bne.n	8001924 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e11a      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001924:	4b8f      	ldr	r3, [pc, #572]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0301 	and.w	r3, r3, #1
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	429a      	cmp	r2, r3
 8001930:	d919      	bls.n	8001966 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d105      	bne.n	8001944 <HAL_RCC_ClockConfig+0x34>
 8001938:	4b8a      	ldr	r3, [pc, #552]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a89      	ldr	r2, [pc, #548]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 800193e:	f043 0304 	orr.w	r3, r3, #4
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	4b87      	ldr	r3, [pc, #540]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f023 0201 	bic.w	r2, r3, #1
 800194c:	4985      	ldr	r1, [pc, #532]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	4313      	orrs	r3, r2
 8001952:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001954:	4b83      	ldr	r3, [pc, #524]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	429a      	cmp	r2, r3
 8001960:	d001      	beq.n	8001966 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e0f9      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d008      	beq.n	8001984 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001972:	4b7d      	ldr	r3, [pc, #500]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	497a      	ldr	r1, [pc, #488]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001980:	4313      	orrs	r3, r2
 8001982:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	2b00      	cmp	r3, #0
 800198e:	f000 808e 	beq.w	8001aae <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	2b02      	cmp	r3, #2
 8001998:	d107      	bne.n	80019aa <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800199a:	4b73      	ldr	r3, [pc, #460]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d121      	bne.n	80019ea <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e0d7      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	2b03      	cmp	r3, #3
 80019b0:	d107      	bne.n	80019c2 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019b2:	4b6d      	ldr	r3, [pc, #436]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d115      	bne.n	80019ea <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e0cb      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d107      	bne.n	80019da <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019ca:	4b67      	ldr	r3, [pc, #412]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d109      	bne.n	80019ea <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e0bf      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019da:	4b63      	ldr	r3, [pc, #396]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d101      	bne.n	80019ea <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e0b7      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019ea:	4b5f      	ldr	r3, [pc, #380]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f023 0203 	bic.w	r2, r3, #3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	495c      	ldr	r1, [pc, #368]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 80019f8:	4313      	orrs	r3, r2
 80019fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019fc:	f7ff f980 	bl	8000d00 <HAL_GetTick>
 8001a00:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d112      	bne.n	8001a30 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a0a:	e00a      	b.n	8001a22 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a0c:	f7ff f978 	bl	8000d00 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e09b      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a22:	4b51      	ldr	r3, [pc, #324]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 030c 	and.w	r3, r3, #12
 8001a2a:	2b08      	cmp	r3, #8
 8001a2c:	d1ee      	bne.n	8001a0c <HAL_RCC_ClockConfig+0xfc>
 8001a2e:	e03e      	b.n	8001aae <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2b03      	cmp	r3, #3
 8001a36:	d112      	bne.n	8001a5e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a38:	e00a      	b.n	8001a50 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a3a:	f7ff f961 	bl	8000d00 <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d901      	bls.n	8001a50 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e084      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a50:	4b45      	ldr	r3, [pc, #276]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f003 030c 	and.w	r3, r3, #12
 8001a58:	2b0c      	cmp	r3, #12
 8001a5a:	d1ee      	bne.n	8001a3a <HAL_RCC_ClockConfig+0x12a>
 8001a5c:	e027      	b.n	8001aae <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d11d      	bne.n	8001aa2 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a66:	e00a      	b.n	8001a7e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a68:	f7ff f94a 	bl	8000d00 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e06d      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a7e:	4b3a      	ldr	r3, [pc, #232]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 030c 	and.w	r3, r3, #12
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	d1ee      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x158>
 8001a8a:	e010      	b.n	8001aae <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a8c:	f7ff f938 	bl	8000d00 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e05b      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001aa2:	4b31      	ldr	r3, [pc, #196]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f003 030c 	and.w	r3, r3, #12
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1ee      	bne.n	8001a8c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001aae:	4b2d      	ldr	r3, [pc, #180]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d219      	bcs.n	8001af0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d105      	bne.n	8001ace <HAL_RCC_ClockConfig+0x1be>
 8001ac2:	4b28      	ldr	r3, [pc, #160]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a27      	ldr	r2, [pc, #156]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 8001ac8:	f043 0304 	orr.w	r3, r3, #4
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	4b25      	ldr	r3, [pc, #148]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f023 0201 	bic.w	r2, r3, #1
 8001ad6:	4923      	ldr	r1, [pc, #140]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ade:	4b21      	ldr	r3, [pc, #132]	; (8001b64 <HAL_RCC_ClockConfig+0x254>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d001      	beq.n	8001af0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e034      	b.n	8001b5a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d008      	beq.n	8001b0e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001afc:	4b1a      	ldr	r3, [pc, #104]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	4917      	ldr	r1, [pc, #92]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0308 	and.w	r3, r3, #8
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d009      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b1a:	4b13      	ldr	r3, [pc, #76]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	490f      	ldr	r1, [pc, #60]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b2e:	f000 f823 	bl	8001b78 <HAL_RCC_GetSysClockFreq>
 8001b32:	4602      	mov	r2, r0
 8001b34:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <HAL_RCC_ClockConfig+0x258>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	091b      	lsrs	r3, r3, #4
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	490b      	ldr	r1, [pc, #44]	; (8001b6c <HAL_RCC_ClockConfig+0x25c>)
 8001b40:	5ccb      	ldrb	r3, [r1, r3]
 8001b42:	fa22 f303 	lsr.w	r3, r2, r3
 8001b46:	4a0a      	ldr	r2, [pc, #40]	; (8001b70 <HAL_RCC_ClockConfig+0x260>)
 8001b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	; (8001b74 <HAL_RCC_ClockConfig+0x264>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff f88a 	bl	8000c68 <HAL_InitTick>
 8001b54:	4603      	mov	r3, r0
 8001b56:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b58:	7afb      	ldrb	r3, [r7, #11]
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40023c00 	.word	0x40023c00
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	08003858 	.word	0x08003858
 8001b70:	20000000 	.word	0x20000000
 8001b74:	20000004 	.word	0x20000004

08001b78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b7c:	b08e      	sub	sp, #56	; 0x38
 8001b7e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001b80:	4b58      	ldr	r3, [pc, #352]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b88:	f003 030c 	and.w	r3, r3, #12
 8001b8c:	2b0c      	cmp	r3, #12
 8001b8e:	d00d      	beq.n	8001bac <HAL_RCC_GetSysClockFreq+0x34>
 8001b90:	2b0c      	cmp	r3, #12
 8001b92:	f200 8092 	bhi.w	8001cba <HAL_RCC_GetSysClockFreq+0x142>
 8001b96:	2b04      	cmp	r3, #4
 8001b98:	d002      	beq.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x28>
 8001b9a:	2b08      	cmp	r3, #8
 8001b9c:	d003      	beq.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x2e>
 8001b9e:	e08c      	b.n	8001cba <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ba0:	4b51      	ldr	r3, [pc, #324]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0x170>)
 8001ba2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ba4:	e097      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ba6:	4b51      	ldr	r3, [pc, #324]	; (8001cec <HAL_RCC_GetSysClockFreq+0x174>)
 8001ba8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001baa:	e094      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bae:	0c9b      	lsrs	r3, r3, #18
 8001bb0:	f003 020f 	and.w	r2, r3, #15
 8001bb4:	4b4e      	ldr	r3, [pc, #312]	; (8001cf0 <HAL_RCC_GetSysClockFreq+0x178>)
 8001bb6:	5c9b      	ldrb	r3, [r3, r2]
 8001bb8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bbc:	0d9b      	lsrs	r3, r3, #22
 8001bbe:	f003 0303 	and.w	r3, r3, #3
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bc6:	4b47      	ldr	r3, [pc, #284]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d021      	beq.n	8001c16 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	61bb      	str	r3, [r7, #24]
 8001bd8:	61fa      	str	r2, [r7, #28]
 8001bda:	4b44      	ldr	r3, [pc, #272]	; (8001cec <HAL_RCC_GetSysClockFreq+0x174>)
 8001bdc:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001be0:	464a      	mov	r2, r9
 8001be2:	fb03 f202 	mul.w	r2, r3, r2
 8001be6:	2300      	movs	r3, #0
 8001be8:	4644      	mov	r4, r8
 8001bea:	fb04 f303 	mul.w	r3, r4, r3
 8001bee:	4413      	add	r3, r2
 8001bf0:	4a3e      	ldr	r2, [pc, #248]	; (8001cec <HAL_RCC_GetSysClockFreq+0x174>)
 8001bf2:	4644      	mov	r4, r8
 8001bf4:	fba4 0102 	umull	r0, r1, r4, r2
 8001bf8:	440b      	add	r3, r1
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfe:	2200      	movs	r2, #0
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	617a      	str	r2, [r7, #20]
 8001c04:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c08:	f7fe fab8 	bl	800017c <__aeabi_uldivmod>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	460b      	mov	r3, r1
 8001c10:	4613      	mov	r3, r2
 8001c12:	637b      	str	r3, [r7, #52]	; 0x34
 8001c14:	e04e      	b.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c18:	2200      	movs	r2, #0
 8001c1a:	469a      	mov	sl, r3
 8001c1c:	4693      	mov	fp, r2
 8001c1e:	4652      	mov	r2, sl
 8001c20:	465b      	mov	r3, fp
 8001c22:	f04f 0000 	mov.w	r0, #0
 8001c26:	f04f 0100 	mov.w	r1, #0
 8001c2a:	0159      	lsls	r1, r3, #5
 8001c2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c30:	0150      	lsls	r0, r2, #5
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	ebb2 080a 	subs.w	r8, r2, sl
 8001c3a:	eb63 090b 	sbc.w	r9, r3, fp
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	f04f 0300 	mov.w	r3, #0
 8001c46:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001c4a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001c4e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c52:	ebb2 0408 	subs.w	r4, r2, r8
 8001c56:	eb63 0509 	sbc.w	r5, r3, r9
 8001c5a:	f04f 0200 	mov.w	r2, #0
 8001c5e:	f04f 0300 	mov.w	r3, #0
 8001c62:	00eb      	lsls	r3, r5, #3
 8001c64:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c68:	00e2      	lsls	r2, r4, #3
 8001c6a:	4614      	mov	r4, r2
 8001c6c:	461d      	mov	r5, r3
 8001c6e:	eb14 030a 	adds.w	r3, r4, sl
 8001c72:	603b      	str	r3, [r7, #0]
 8001c74:	eb45 030b 	adc.w	r3, r5, fp
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	f04f 0200 	mov.w	r2, #0
 8001c7e:	f04f 0300 	mov.w	r3, #0
 8001c82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c86:	4629      	mov	r1, r5
 8001c88:	028b      	lsls	r3, r1, #10
 8001c8a:	4620      	mov	r0, r4
 8001c8c:	4629      	mov	r1, r5
 8001c8e:	4604      	mov	r4, r0
 8001c90:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001c94:	4601      	mov	r1, r0
 8001c96:	028a      	lsls	r2, r1, #10
 8001c98:	4610      	mov	r0, r2
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	60fa      	str	r2, [r7, #12]
 8001ca4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ca8:	f7fe fa68 	bl	800017c <__aeabi_uldivmod>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllvco;
 8001cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cb6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cb8:	e00d      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001cba:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	0b5b      	lsrs	r3, r3, #13
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001cc6:	6a3b      	ldr	r3, [r7, #32]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3738      	adds	r7, #56	; 0x38
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	00f42400 	.word	0x00f42400
 8001cec:	016e3600 	.word	0x016e3600
 8001cf0:	0800384c 	.word	0x0800384c

08001cf4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b087      	sub	sp, #28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001d00:	4b29      	ldr	r3, [pc, #164]	; (8001da8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d12c      	bne.n	8001d66 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d0c:	4b26      	ldr	r3, [pc, #152]	; (8001da8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d005      	beq.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001d18:	4b24      	ldr	r3, [pc, #144]	; (8001dac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	e016      	b.n	8001d52 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d24:	4b20      	ldr	r3, [pc, #128]	; (8001da8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d28:	4a1f      	ldr	r2, [pc, #124]	; (8001da8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001d2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d2e:	6253      	str	r3, [r2, #36]	; 0x24
 8001d30:	4b1d      	ldr	r3, [pc, #116]	; (8001da8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	; (8001dac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001d44:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d46:	4b18      	ldr	r3, [pc, #96]	; (8001da8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4a:	4a17      	ldr	r2, [pc, #92]	; (8001da8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001d4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d50:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001d58:	d105      	bne.n	8001d66 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001d60:	d101      	bne.n	8001d66 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001d62:	2301      	movs	r3, #1
 8001d64:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d105      	bne.n	8001d78 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001d6c:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0f      	ldr	r2, [pc, #60]	; (8001db0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d72:	f043 0304 	orr.w	r3, r3, #4
 8001d76:	6013      	str	r3, [r2, #0]
 8001d78:	4b0d      	ldr	r3, [pc, #52]	; (8001db0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f023 0201 	bic.w	r2, r3, #1
 8001d80:	490b      	ldr	r1, [pc, #44]	; (8001db0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001d88:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0301 	and.w	r3, r3, #1
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d001      	beq.n	8001d9a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e000      	b.n	8001d9c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	371c      	adds	r7, #28
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40007000 	.word	0x40007000
 8001db0:	40023c00 	.word	0x40023c00

08001db4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e07b      	b.n	8001ebe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d108      	bne.n	8001de0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001dd6:	d009      	beq.n	8001dec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	61da      	str	r2, [r3, #28]
 8001dde:	e005      	b.n	8001dec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d106      	bne.n	8001e0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7fe fd56 	bl	80008b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e22:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001e34:	431a      	orrs	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	691b      	ldr	r3, [r3, #16]
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	431a      	orrs	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	695b      	ldr	r3, [r3, #20]
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	431a      	orrs	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	69db      	ldr	r3, [r3, #28]
 8001e62:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e66:	431a      	orrs	r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a1b      	ldr	r3, [r3, #32]
 8001e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e70:	ea42 0103 	orr.w	r1, r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e78:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	430a      	orrs	r2, r1
 8001e82:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	0c1b      	lsrs	r3, r3, #16
 8001e8a:	f003 0104 	and.w	r1, r3, #4
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e92:	f003 0210 	and.w	r2, r3, #16
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	69da      	ldr	r2, [r3, #28]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001eac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e031      	b.n	8001f3c <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d106      	bne.n	8001ef2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f7fe fd27 	bl	8000940 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3304      	adds	r3, #4
 8001f02:	4619      	mov	r1, r3
 8001f04:	4610      	mov	r0, r2
 8001f06:	f000 faf7 	bl	80024f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2201      	movs	r2, #1
 8001f16:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2201      	movs	r2, #1
 8001f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2201      	movs	r2, #1
 8001f36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e031      	b.n	8001fba <HAL_TIM_PWM_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d106      	bne.n	8001f70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f829 	bl	8001fc2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2202      	movs	r2, #2
 8001f74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3304      	adds	r3, #4
 8001f80:	4619      	mov	r1, r3
 8001f82:	4610      	mov	r0, r2
 8001f84:	f000 fab8 	bl	80024f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr

08001fd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d122      	bne.n	8002030 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d11b      	bne.n	8002030 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f06f 0202 	mvn.w	r2, #2
 8002000:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	699b      	ldr	r3, [r3, #24]
 800200e:	f003 0303 	and.w	r3, r3, #3
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 fa53 	bl	80024c2 <HAL_TIM_IC_CaptureCallback>
 800201c:	e005      	b.n	800202a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 fa46 	bl	80024b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f000 fa55 	bl	80024d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	f003 0304 	and.w	r3, r3, #4
 800203a:	2b04      	cmp	r3, #4
 800203c:	d122      	bne.n	8002084 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b04      	cmp	r3, #4
 800204a:	d11b      	bne.n	8002084 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f06f 0204 	mvn.w	r2, #4
 8002054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2202      	movs	r2, #2
 800205a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 fa29 	bl	80024c2 <HAL_TIM_IC_CaptureCallback>
 8002070:	e005      	b.n	800207e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 fa1c 	bl	80024b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 fa2b 	bl	80024d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	f003 0308 	and.w	r3, r3, #8
 800208e:	2b08      	cmp	r3, #8
 8002090:	d122      	bne.n	80020d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	f003 0308 	and.w	r3, r3, #8
 800209c:	2b08      	cmp	r3, #8
 800209e:	d11b      	bne.n	80020d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f06f 0208 	mvn.w	r2, #8
 80020a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2204      	movs	r2, #4
 80020ae:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	f003 0303 	and.w	r3, r3, #3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 f9ff 	bl	80024c2 <HAL_TIM_IC_CaptureCallback>
 80020c4:	e005      	b.n	80020d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f9f2 	bl	80024b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 fa01 	bl	80024d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	2b10      	cmp	r3, #16
 80020e4:	d122      	bne.n	800212c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	f003 0310 	and.w	r3, r3, #16
 80020f0:	2b10      	cmp	r3, #16
 80020f2:	d11b      	bne.n	800212c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f06f 0210 	mvn.w	r2, #16
 80020fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2208      	movs	r2, #8
 8002102:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f9d5 	bl	80024c2 <HAL_TIM_IC_CaptureCallback>
 8002118:	e005      	b.n	8002126 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f9c8 	bl	80024b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f000 f9d7 	bl	80024d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b01      	cmp	r3, #1
 8002138:	d10e      	bne.n	8002158 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b01      	cmp	r3, #1
 8002146:	d107      	bne.n	8002158 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f06f 0201 	mvn.w	r2, #1
 8002150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f9a3 	bl	800249e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002162:	2b40      	cmp	r3, #64	; 0x40
 8002164:	d10e      	bne.n	8002184 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002170:	2b40      	cmp	r3, #64	; 0x40
 8002172:	d107      	bne.n	8002184 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800217c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f9b1 	bl	80024e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002184:	bf00      	nop
 8002186:	3708      	adds	r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002198:	2300      	movs	r3, #0
 800219a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e0ae      	b.n	8002308 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  switch (Channel)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b0c      	cmp	r3, #12
 80021b6:	f200 809f 	bhi.w	80022f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80021ba:	a201      	add	r2, pc, #4	; (adr r2, 80021c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80021bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c0:	080021f5 	.word	0x080021f5
 80021c4:	080022f9 	.word	0x080022f9
 80021c8:	080022f9 	.word	0x080022f9
 80021cc:	080022f9 	.word	0x080022f9
 80021d0:	08002235 	.word	0x08002235
 80021d4:	080022f9 	.word	0x080022f9
 80021d8:	080022f9 	.word	0x080022f9
 80021dc:	080022f9 	.word	0x080022f9
 80021e0:	08002277 	.word	0x08002277
 80021e4:	080022f9 	.word	0x080022f9
 80021e8:	080022f9 	.word	0x080022f9
 80021ec:	080022f9 	.word	0x080022f9
 80021f0:	080022b7 	.word	0x080022b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68b9      	ldr	r1, [r7, #8]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f000 f9ec 	bl	80025d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	699a      	ldr	r2, [r3, #24]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f042 0208 	orr.w	r2, r2, #8
 800220e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	699a      	ldr	r2, [r3, #24]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 0204 	bic.w	r2, r2, #4
 800221e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6999      	ldr	r1, [r3, #24]
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	68da      	ldr	r2, [r3, #12]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	619a      	str	r2, [r3, #24]
      break;
 8002232:	e064      	b.n	80022fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68b9      	ldr	r1, [r7, #8]
 800223a:	4618      	mov	r0, r3
 800223c:	f000 fa08 	bl	8002650 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	699a      	ldr	r2, [r3, #24]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800224e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	699a      	ldr	r2, [r3, #24]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800225e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6999      	ldr	r1, [r3, #24]
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	021a      	lsls	r2, r3, #8
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	619a      	str	r2, [r3, #24]
      break;
 8002274:	e043      	b.n	80022fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68b9      	ldr	r1, [r7, #8]
 800227c:	4618      	mov	r0, r3
 800227e:	f000 fa25 	bl	80026cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	69da      	ldr	r2, [r3, #28]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f042 0208 	orr.w	r2, r2, #8
 8002290:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	69da      	ldr	r2, [r3, #28]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f022 0204 	bic.w	r2, r2, #4
 80022a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	69d9      	ldr	r1, [r3, #28]
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	68da      	ldr	r2, [r3, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	61da      	str	r2, [r3, #28]
      break;
 80022b4:	e023      	b.n	80022fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68b9      	ldr	r1, [r7, #8]
 80022bc:	4618      	mov	r0, r3
 80022be:	f000 fa42 	bl	8002746 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	69da      	ldr	r2, [r3, #28]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	69da      	ldr	r2, [r3, #28]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	69d9      	ldr	r1, [r3, #28]
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	021a      	lsls	r2, r3, #8
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	61da      	str	r2, [r3, #28]
      break;
 80022f6:	e002      	b.n	80022fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	75fb      	strb	r3, [r7, #23]
      break;
 80022fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8002306:	7dfb      	ldrb	r3, [r7, #23]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3718      	adds	r7, #24
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800231a:	2300      	movs	r3, #0
 800231c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_TIM_ConfigClockSource+0x1c>
 8002328:	2302      	movs	r3, #2
 800232a:	e0b4      	b.n	8002496 <HAL_TIM_ConfigClockSource+0x186>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800234a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002352:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002364:	d03e      	beq.n	80023e4 <HAL_TIM_ConfigClockSource+0xd4>
 8002366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800236a:	f200 8087 	bhi.w	800247c <HAL_TIM_ConfigClockSource+0x16c>
 800236e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002372:	f000 8086 	beq.w	8002482 <HAL_TIM_ConfigClockSource+0x172>
 8002376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800237a:	d87f      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 800237c:	2b70      	cmp	r3, #112	; 0x70
 800237e:	d01a      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0xa6>
 8002380:	2b70      	cmp	r3, #112	; 0x70
 8002382:	d87b      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 8002384:	2b60      	cmp	r3, #96	; 0x60
 8002386:	d050      	beq.n	800242a <HAL_TIM_ConfigClockSource+0x11a>
 8002388:	2b60      	cmp	r3, #96	; 0x60
 800238a:	d877      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 800238c:	2b50      	cmp	r3, #80	; 0x50
 800238e:	d03c      	beq.n	800240a <HAL_TIM_ConfigClockSource+0xfa>
 8002390:	2b50      	cmp	r3, #80	; 0x50
 8002392:	d873      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 8002394:	2b40      	cmp	r3, #64	; 0x40
 8002396:	d058      	beq.n	800244a <HAL_TIM_ConfigClockSource+0x13a>
 8002398:	2b40      	cmp	r3, #64	; 0x40
 800239a:	d86f      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 800239c:	2b30      	cmp	r3, #48	; 0x30
 800239e:	d064      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x15a>
 80023a0:	2b30      	cmp	r3, #48	; 0x30
 80023a2:	d86b      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d060      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x15a>
 80023a8:	2b20      	cmp	r3, #32
 80023aa:	d867      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d05c      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x15a>
 80023b0:	2b10      	cmp	r3, #16
 80023b2:	d05a      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x15a>
 80023b4:	e062      	b.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023c6:	f000 fa73 	bl	80028b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80023d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	609a      	str	r2, [r3, #8]
      break;
 80023e2:	e04f      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023f4:	f000 fa5c 	bl	80028b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002406:	609a      	str	r2, [r3, #8]
      break;
 8002408:	e03c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002416:	461a      	mov	r2, r3
 8002418:	f000 f9d3 	bl	80027c2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2150      	movs	r1, #80	; 0x50
 8002422:	4618      	mov	r0, r3
 8002424:	f000 fa2a 	bl	800287c <TIM_ITRx_SetConfig>
      break;
 8002428:	e02c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002436:	461a      	mov	r2, r3
 8002438:	f000 f9f1 	bl	800281e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2160      	movs	r1, #96	; 0x60
 8002442:	4618      	mov	r0, r3
 8002444:	f000 fa1a 	bl	800287c <TIM_ITRx_SetConfig>
      break;
 8002448:	e01c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002456:	461a      	mov	r2, r3
 8002458:	f000 f9b3 	bl	80027c2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2140      	movs	r1, #64	; 0x40
 8002462:	4618      	mov	r0, r3
 8002464:	f000 fa0a 	bl	800287c <TIM_ITRx_SetConfig>
      break;
 8002468:	e00c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4619      	mov	r1, r3
 8002474:	4610      	mov	r0, r2
 8002476:	f000 fa01 	bl	800287c <TIM_ITRx_SetConfig>
      break;
 800247a:	e003      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	73fb      	strb	r3, [r7, #15]
      break;
 8002480:	e000      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002482:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8002494:	7bfb      	ldrb	r3, [r7, #15]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80024a6:	bf00      	nop
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	bc80      	pop	{r7}
 80024c0:	4770      	bx	lr

080024c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b083      	sub	sp, #12
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr

080024d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr

080024e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800250e:	d00f      	beq.n	8002530 <TIM_Base_SetConfig+0x38>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a2b      	ldr	r2, [pc, #172]	; (80025c0 <TIM_Base_SetConfig+0xc8>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d00b      	beq.n	8002530 <TIM_Base_SetConfig+0x38>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a2a      	ldr	r2, [pc, #168]	; (80025c4 <TIM_Base_SetConfig+0xcc>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d007      	beq.n	8002530 <TIM_Base_SetConfig+0x38>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a29      	ldr	r2, [pc, #164]	; (80025c8 <TIM_Base_SetConfig+0xd0>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d003      	beq.n	8002530 <TIM_Base_SetConfig+0x38>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a28      	ldr	r2, [pc, #160]	; (80025cc <TIM_Base_SetConfig+0xd4>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d108      	bne.n	8002542 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002536:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	4313      	orrs	r3, r2
 8002540:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002548:	d017      	beq.n	800257a <TIM_Base_SetConfig+0x82>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a1c      	ldr	r2, [pc, #112]	; (80025c0 <TIM_Base_SetConfig+0xc8>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d013      	beq.n	800257a <TIM_Base_SetConfig+0x82>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a1b      	ldr	r2, [pc, #108]	; (80025c4 <TIM_Base_SetConfig+0xcc>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d00f      	beq.n	800257a <TIM_Base_SetConfig+0x82>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a1a      	ldr	r2, [pc, #104]	; (80025c8 <TIM_Base_SetConfig+0xd0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d00b      	beq.n	800257a <TIM_Base_SetConfig+0x82>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a19      	ldr	r2, [pc, #100]	; (80025cc <TIM_Base_SetConfig+0xd4>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d007      	beq.n	800257a <TIM_Base_SetConfig+0x82>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a18      	ldr	r2, [pc, #96]	; (80025d0 <TIM_Base_SetConfig+0xd8>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d003      	beq.n	800257a <TIM_Base_SetConfig+0x82>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a17      	ldr	r2, [pc, #92]	; (80025d4 <TIM_Base_SetConfig+0xdc>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d108      	bne.n	800258c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	4313      	orrs	r3, r2
 800258a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	4313      	orrs	r3, r2
 8002598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	615a      	str	r2, [r3, #20]
}
 80025b6:	bf00      	nop
 80025b8:	3714      	adds	r7, #20
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr
 80025c0:	40000400 	.word	0x40000400
 80025c4:	40000800 	.word	0x40000800
 80025c8:	40000c00 	.word	0x40000c00
 80025cc:	40010800 	.word	0x40010800
 80025d0:	40010c00 	.word	0x40010c00
 80025d4:	40011000 	.word	0x40011000

080025d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025d8:	b480      	push	{r7}
 80025da:	b087      	sub	sp, #28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a1b      	ldr	r3, [r3, #32]
 80025ec:	f023 0201 	bic.w	r2, r3, #1
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f023 0303 	bic.w	r3, r3, #3
 800260e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	4313      	orrs	r3, r2
 8002618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	f023 0302 	bic.w	r3, r3, #2
 8002620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	4313      	orrs	r3, r2
 800262a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68fa      	ldr	r2, [r7, #12]
 8002636:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	621a      	str	r2, [r3, #32]
}
 8002646:	bf00      	nop
 8002648:	371c      	adds	r7, #28
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr

08002650 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002650:	b480      	push	{r7}
 8002652:	b087      	sub	sp, #28
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	f023 0210 	bic.w	r2, r3, #16
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800267e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002686:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	021b      	lsls	r3, r3, #8
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	4313      	orrs	r3, r2
 8002692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	f023 0320 	bic.w	r3, r3, #32
 800269a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	011b      	lsls	r3, r3, #4
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	697a      	ldr	r2, [r7, #20]
 80026c0:	621a      	str	r2, [r3, #32]
}
 80026c2:	bf00      	nop
 80026c4:	371c      	adds	r7, #28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr

080026cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b087      	sub	sp, #28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f023 0303 	bic.w	r3, r3, #3
 8002702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	4313      	orrs	r3, r2
 800270c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002714:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	021b      	lsls	r3, r3, #8
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	4313      	orrs	r3, r2
 8002720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685a      	ldr	r2, [r3, #4]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	697a      	ldr	r2, [r7, #20]
 800273a:	621a      	str	r2, [r3, #32]
}
 800273c:	bf00      	nop
 800273e:	371c      	adds	r7, #28
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr

08002746 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002746:	b480      	push	{r7}
 8002748:	b087      	sub	sp, #28
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
 800274e:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	69db      	ldr	r3, [r3, #28]
 800276c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002774:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800277c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	021b      	lsls	r3, r3, #8
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	4313      	orrs	r3, r2
 8002788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002790:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	031b      	lsls	r3, r3, #12
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	4313      	orrs	r3, r2
 800279c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	68fa      	ldr	r2, [r7, #12]
 80027a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	621a      	str	r2, [r3, #32]
}
 80027b8:	bf00      	nop
 80027ba:	371c      	adds	r7, #28
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr

080027c2 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b087      	sub	sp, #28
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	60f8      	str	r0, [r7, #12]
 80027ca:	60b9      	str	r1, [r7, #8]
 80027cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	f023 0201 	bic.w	r2, r3, #1
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	f023 030a 	bic.w	r3, r3, #10
 80027fe:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	4313      	orrs	r3, r2
 8002806:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	621a      	str	r2, [r3, #32]
}
 8002814:	bf00      	nop
 8002816:	371c      	adds	r7, #28
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr

0800281e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800281e:	b480      	push	{r7}
 8002820:	b087      	sub	sp, #28
 8002822:	af00      	add	r7, sp, #0
 8002824:	60f8      	str	r0, [r7, #12]
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	f023 0210 	bic.w	r2, r3, #16
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002848:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	031b      	lsls	r3, r3, #12
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	4313      	orrs	r3, r2
 8002852:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800285a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	4313      	orrs	r3, r2
 8002864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	621a      	str	r2, [r3, #32]
}
 8002872:	bf00      	nop
 8002874:	371c      	adds	r7, #28
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr

0800287c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002892:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	4313      	orrs	r3, r2
 800289a:	f043 0307 	orr.w	r3, r3, #7
 800289e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	609a      	str	r2, [r3, #8]
}
 80028a6:	bf00      	nop
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
 80028bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	021a      	lsls	r2, r3, #8
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	431a      	orrs	r2, r3
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	4313      	orrs	r3, r2
 80028dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	609a      	str	r2, [r3, #8]
}
 80028e4:	bf00      	nop
 80028e6:	371c      	adds	r7, #28
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr
	...

080028f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002904:	2302      	movs	r3, #2
 8002906:	e046      	b.n	8002996 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2202      	movs	r2, #2
 8002914:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800292e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	68fa      	ldr	r2, [r7, #12]
 8002936:	4313      	orrs	r3, r2
 8002938:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800294a:	d00e      	beq.n	800296a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a13      	ldr	r2, [pc, #76]	; (80029a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d009      	beq.n	800296a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a12      	ldr	r2, [pc, #72]	; (80029a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d004      	beq.n	800296a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a10      	ldr	r2, [pc, #64]	; (80029a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d10c      	bne.n	8002984 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002970:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	4313      	orrs	r3, r2
 800297a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68ba      	ldr	r2, [r7, #8]
 8002982:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3714      	adds	r7, #20
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr
 80029a0:	40000400 	.word	0x40000400
 80029a4:	40000800 	.word	0x40000800
 80029a8:	40010800 	.word	0x40010800

080029ac <std>:
 80029ac:	2300      	movs	r3, #0
 80029ae:	b510      	push	{r4, lr}
 80029b0:	4604      	mov	r4, r0
 80029b2:	e9c0 3300 	strd	r3, r3, [r0]
 80029b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80029ba:	6083      	str	r3, [r0, #8]
 80029bc:	8181      	strh	r1, [r0, #12]
 80029be:	6643      	str	r3, [r0, #100]	; 0x64
 80029c0:	81c2      	strh	r2, [r0, #14]
 80029c2:	6183      	str	r3, [r0, #24]
 80029c4:	4619      	mov	r1, r3
 80029c6:	2208      	movs	r2, #8
 80029c8:	305c      	adds	r0, #92	; 0x5c
 80029ca:	f000 f906 	bl	8002bda <memset>
 80029ce:	4b0d      	ldr	r3, [pc, #52]	; (8002a04 <std+0x58>)
 80029d0:	6224      	str	r4, [r4, #32]
 80029d2:	6263      	str	r3, [r4, #36]	; 0x24
 80029d4:	4b0c      	ldr	r3, [pc, #48]	; (8002a08 <std+0x5c>)
 80029d6:	62a3      	str	r3, [r4, #40]	; 0x28
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <std+0x60>)
 80029da:	62e3      	str	r3, [r4, #44]	; 0x2c
 80029dc:	4b0c      	ldr	r3, [pc, #48]	; (8002a10 <std+0x64>)
 80029de:	6323      	str	r3, [r4, #48]	; 0x30
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <std+0x68>)
 80029e2:	429c      	cmp	r4, r3
 80029e4:	d006      	beq.n	80029f4 <std+0x48>
 80029e6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80029ea:	4294      	cmp	r4, r2
 80029ec:	d002      	beq.n	80029f4 <std+0x48>
 80029ee:	33d0      	adds	r3, #208	; 0xd0
 80029f0:	429c      	cmp	r4, r3
 80029f2:	d105      	bne.n	8002a00 <std+0x54>
 80029f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80029f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029fc:	f000 b966 	b.w	8002ccc <__retarget_lock_init_recursive>
 8002a00:	bd10      	pop	{r4, pc}
 8002a02:	bf00      	nop
 8002a04:	08002b55 	.word	0x08002b55
 8002a08:	08002b77 	.word	0x08002b77
 8002a0c:	08002baf 	.word	0x08002baf
 8002a10:	08002bd3 	.word	0x08002bd3
 8002a14:	20000124 	.word	0x20000124

08002a18 <stdio_exit_handler>:
 8002a18:	4a02      	ldr	r2, [pc, #8]	; (8002a24 <stdio_exit_handler+0xc>)
 8002a1a:	4903      	ldr	r1, [pc, #12]	; (8002a28 <stdio_exit_handler+0x10>)
 8002a1c:	4803      	ldr	r0, [pc, #12]	; (8002a2c <stdio_exit_handler+0x14>)
 8002a1e:	f000 b869 	b.w	8002af4 <_fwalk_sglue>
 8002a22:	bf00      	nop
 8002a24:	2000000c 	.word	0x2000000c
 8002a28:	0800356d 	.word	0x0800356d
 8002a2c:	20000018 	.word	0x20000018

08002a30 <cleanup_stdio>:
 8002a30:	6841      	ldr	r1, [r0, #4]
 8002a32:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <cleanup_stdio+0x34>)
 8002a34:	b510      	push	{r4, lr}
 8002a36:	4299      	cmp	r1, r3
 8002a38:	4604      	mov	r4, r0
 8002a3a:	d001      	beq.n	8002a40 <cleanup_stdio+0x10>
 8002a3c:	f000 fd96 	bl	800356c <_fflush_r>
 8002a40:	68a1      	ldr	r1, [r4, #8]
 8002a42:	4b09      	ldr	r3, [pc, #36]	; (8002a68 <cleanup_stdio+0x38>)
 8002a44:	4299      	cmp	r1, r3
 8002a46:	d002      	beq.n	8002a4e <cleanup_stdio+0x1e>
 8002a48:	4620      	mov	r0, r4
 8002a4a:	f000 fd8f 	bl	800356c <_fflush_r>
 8002a4e:	68e1      	ldr	r1, [r4, #12]
 8002a50:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <cleanup_stdio+0x3c>)
 8002a52:	4299      	cmp	r1, r3
 8002a54:	d004      	beq.n	8002a60 <cleanup_stdio+0x30>
 8002a56:	4620      	mov	r0, r4
 8002a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a5c:	f000 bd86 	b.w	800356c <_fflush_r>
 8002a60:	bd10      	pop	{r4, pc}
 8002a62:	bf00      	nop
 8002a64:	20000124 	.word	0x20000124
 8002a68:	2000018c 	.word	0x2000018c
 8002a6c:	200001f4 	.word	0x200001f4

08002a70 <global_stdio_init.part.0>:
 8002a70:	b510      	push	{r4, lr}
 8002a72:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <global_stdio_init.part.0+0x30>)
 8002a74:	4c0b      	ldr	r4, [pc, #44]	; (8002aa4 <global_stdio_init.part.0+0x34>)
 8002a76:	4a0c      	ldr	r2, [pc, #48]	; (8002aa8 <global_stdio_init.part.0+0x38>)
 8002a78:	4620      	mov	r0, r4
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	2104      	movs	r1, #4
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f7ff ff94 	bl	80029ac <std>
 8002a84:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002a88:	2201      	movs	r2, #1
 8002a8a:	2109      	movs	r1, #9
 8002a8c:	f7ff ff8e 	bl	80029ac <std>
 8002a90:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002a94:	2202      	movs	r2, #2
 8002a96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a9a:	2112      	movs	r1, #18
 8002a9c:	f7ff bf86 	b.w	80029ac <std>
 8002aa0:	2000025c 	.word	0x2000025c
 8002aa4:	20000124 	.word	0x20000124
 8002aa8:	08002a19 	.word	0x08002a19

08002aac <__sfp_lock_acquire>:
 8002aac:	4801      	ldr	r0, [pc, #4]	; (8002ab4 <__sfp_lock_acquire+0x8>)
 8002aae:	f000 b90e 	b.w	8002cce <__retarget_lock_acquire_recursive>
 8002ab2:	bf00      	nop
 8002ab4:	20000265 	.word	0x20000265

08002ab8 <__sfp_lock_release>:
 8002ab8:	4801      	ldr	r0, [pc, #4]	; (8002ac0 <__sfp_lock_release+0x8>)
 8002aba:	f000 b909 	b.w	8002cd0 <__retarget_lock_release_recursive>
 8002abe:	bf00      	nop
 8002ac0:	20000265 	.word	0x20000265

08002ac4 <__sinit>:
 8002ac4:	b510      	push	{r4, lr}
 8002ac6:	4604      	mov	r4, r0
 8002ac8:	f7ff fff0 	bl	8002aac <__sfp_lock_acquire>
 8002acc:	6a23      	ldr	r3, [r4, #32]
 8002ace:	b11b      	cbz	r3, 8002ad8 <__sinit+0x14>
 8002ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ad4:	f7ff bff0 	b.w	8002ab8 <__sfp_lock_release>
 8002ad8:	4b04      	ldr	r3, [pc, #16]	; (8002aec <__sinit+0x28>)
 8002ada:	6223      	str	r3, [r4, #32]
 8002adc:	4b04      	ldr	r3, [pc, #16]	; (8002af0 <__sinit+0x2c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d1f5      	bne.n	8002ad0 <__sinit+0xc>
 8002ae4:	f7ff ffc4 	bl	8002a70 <global_stdio_init.part.0>
 8002ae8:	e7f2      	b.n	8002ad0 <__sinit+0xc>
 8002aea:	bf00      	nop
 8002aec:	08002a31 	.word	0x08002a31
 8002af0:	2000025c 	.word	0x2000025c

08002af4 <_fwalk_sglue>:
 8002af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002af8:	4607      	mov	r7, r0
 8002afa:	4688      	mov	r8, r1
 8002afc:	4614      	mov	r4, r2
 8002afe:	2600      	movs	r6, #0
 8002b00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002b04:	f1b9 0901 	subs.w	r9, r9, #1
 8002b08:	d505      	bpl.n	8002b16 <_fwalk_sglue+0x22>
 8002b0a:	6824      	ldr	r4, [r4, #0]
 8002b0c:	2c00      	cmp	r4, #0
 8002b0e:	d1f7      	bne.n	8002b00 <_fwalk_sglue+0xc>
 8002b10:	4630      	mov	r0, r6
 8002b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b16:	89ab      	ldrh	r3, [r5, #12]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d907      	bls.n	8002b2c <_fwalk_sglue+0x38>
 8002b1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b20:	3301      	adds	r3, #1
 8002b22:	d003      	beq.n	8002b2c <_fwalk_sglue+0x38>
 8002b24:	4629      	mov	r1, r5
 8002b26:	4638      	mov	r0, r7
 8002b28:	47c0      	blx	r8
 8002b2a:	4306      	orrs	r6, r0
 8002b2c:	3568      	adds	r5, #104	; 0x68
 8002b2e:	e7e9      	b.n	8002b04 <_fwalk_sglue+0x10>

08002b30 <iprintf>:
 8002b30:	b40f      	push	{r0, r1, r2, r3}
 8002b32:	b507      	push	{r0, r1, r2, lr}
 8002b34:	4906      	ldr	r1, [pc, #24]	; (8002b50 <iprintf+0x20>)
 8002b36:	ab04      	add	r3, sp, #16
 8002b38:	6808      	ldr	r0, [r1, #0]
 8002b3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b3e:	6881      	ldr	r1, [r0, #8]
 8002b40:	9301      	str	r3, [sp, #4]
 8002b42:	f000 f9e3 	bl	8002f0c <_vfiprintf_r>
 8002b46:	b003      	add	sp, #12
 8002b48:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b4c:	b004      	add	sp, #16
 8002b4e:	4770      	bx	lr
 8002b50:	20000064 	.word	0x20000064

08002b54 <__sread>:
 8002b54:	b510      	push	{r4, lr}
 8002b56:	460c      	mov	r4, r1
 8002b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b5c:	f000 f868 	bl	8002c30 <_read_r>
 8002b60:	2800      	cmp	r0, #0
 8002b62:	bfab      	itete	ge
 8002b64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002b66:	89a3      	ldrhlt	r3, [r4, #12]
 8002b68:	181b      	addge	r3, r3, r0
 8002b6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002b6e:	bfac      	ite	ge
 8002b70:	6563      	strge	r3, [r4, #84]	; 0x54
 8002b72:	81a3      	strhlt	r3, [r4, #12]
 8002b74:	bd10      	pop	{r4, pc}

08002b76 <__swrite>:
 8002b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b7a:	461f      	mov	r7, r3
 8002b7c:	898b      	ldrh	r3, [r1, #12]
 8002b7e:	4605      	mov	r5, r0
 8002b80:	05db      	lsls	r3, r3, #23
 8002b82:	460c      	mov	r4, r1
 8002b84:	4616      	mov	r6, r2
 8002b86:	d505      	bpl.n	8002b94 <__swrite+0x1e>
 8002b88:	2302      	movs	r3, #2
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b90:	f000 f83c 	bl	8002c0c <_lseek_r>
 8002b94:	89a3      	ldrh	r3, [r4, #12]
 8002b96:	4632      	mov	r2, r6
 8002b98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b9c:	81a3      	strh	r3, [r4, #12]
 8002b9e:	4628      	mov	r0, r5
 8002ba0:	463b      	mov	r3, r7
 8002ba2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002baa:	f000 b853 	b.w	8002c54 <_write_r>

08002bae <__sseek>:
 8002bae:	b510      	push	{r4, lr}
 8002bb0:	460c      	mov	r4, r1
 8002bb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bb6:	f000 f829 	bl	8002c0c <_lseek_r>
 8002bba:	1c43      	adds	r3, r0, #1
 8002bbc:	89a3      	ldrh	r3, [r4, #12]
 8002bbe:	bf15      	itete	ne
 8002bc0:	6560      	strne	r0, [r4, #84]	; 0x54
 8002bc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002bc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002bca:	81a3      	strheq	r3, [r4, #12]
 8002bcc:	bf18      	it	ne
 8002bce:	81a3      	strhne	r3, [r4, #12]
 8002bd0:	bd10      	pop	{r4, pc}

08002bd2 <__sclose>:
 8002bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bd6:	f000 b809 	b.w	8002bec <_close_r>

08002bda <memset>:
 8002bda:	4603      	mov	r3, r0
 8002bdc:	4402      	add	r2, r0
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d100      	bne.n	8002be4 <memset+0xa>
 8002be2:	4770      	bx	lr
 8002be4:	f803 1b01 	strb.w	r1, [r3], #1
 8002be8:	e7f9      	b.n	8002bde <memset+0x4>
	...

08002bec <_close_r>:
 8002bec:	b538      	push	{r3, r4, r5, lr}
 8002bee:	2300      	movs	r3, #0
 8002bf0:	4d05      	ldr	r5, [pc, #20]	; (8002c08 <_close_r+0x1c>)
 8002bf2:	4604      	mov	r4, r0
 8002bf4:	4608      	mov	r0, r1
 8002bf6:	602b      	str	r3, [r5, #0]
 8002bf8:	f7fd ff8b 	bl	8000b12 <_close>
 8002bfc:	1c43      	adds	r3, r0, #1
 8002bfe:	d102      	bne.n	8002c06 <_close_r+0x1a>
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	b103      	cbz	r3, 8002c06 <_close_r+0x1a>
 8002c04:	6023      	str	r3, [r4, #0]
 8002c06:	bd38      	pop	{r3, r4, r5, pc}
 8002c08:	20000260 	.word	0x20000260

08002c0c <_lseek_r>:
 8002c0c:	b538      	push	{r3, r4, r5, lr}
 8002c0e:	4604      	mov	r4, r0
 8002c10:	4608      	mov	r0, r1
 8002c12:	4611      	mov	r1, r2
 8002c14:	2200      	movs	r2, #0
 8002c16:	4d05      	ldr	r5, [pc, #20]	; (8002c2c <_lseek_r+0x20>)
 8002c18:	602a      	str	r2, [r5, #0]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	f7fd ff9d 	bl	8000b5a <_lseek>
 8002c20:	1c43      	adds	r3, r0, #1
 8002c22:	d102      	bne.n	8002c2a <_lseek_r+0x1e>
 8002c24:	682b      	ldr	r3, [r5, #0]
 8002c26:	b103      	cbz	r3, 8002c2a <_lseek_r+0x1e>
 8002c28:	6023      	str	r3, [r4, #0]
 8002c2a:	bd38      	pop	{r3, r4, r5, pc}
 8002c2c:	20000260 	.word	0x20000260

08002c30 <_read_r>:
 8002c30:	b538      	push	{r3, r4, r5, lr}
 8002c32:	4604      	mov	r4, r0
 8002c34:	4608      	mov	r0, r1
 8002c36:	4611      	mov	r1, r2
 8002c38:	2200      	movs	r2, #0
 8002c3a:	4d05      	ldr	r5, [pc, #20]	; (8002c50 <_read_r+0x20>)
 8002c3c:	602a      	str	r2, [r5, #0]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	f7fd ff4a 	bl	8000ad8 <_read>
 8002c44:	1c43      	adds	r3, r0, #1
 8002c46:	d102      	bne.n	8002c4e <_read_r+0x1e>
 8002c48:	682b      	ldr	r3, [r5, #0]
 8002c4a:	b103      	cbz	r3, 8002c4e <_read_r+0x1e>
 8002c4c:	6023      	str	r3, [r4, #0]
 8002c4e:	bd38      	pop	{r3, r4, r5, pc}
 8002c50:	20000260 	.word	0x20000260

08002c54 <_write_r>:
 8002c54:	b538      	push	{r3, r4, r5, lr}
 8002c56:	4604      	mov	r4, r0
 8002c58:	4608      	mov	r0, r1
 8002c5a:	4611      	mov	r1, r2
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	4d05      	ldr	r5, [pc, #20]	; (8002c74 <_write_r+0x20>)
 8002c60:	602a      	str	r2, [r5, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	f7fd fdb4 	bl	80007d0 <_write>
 8002c68:	1c43      	adds	r3, r0, #1
 8002c6a:	d102      	bne.n	8002c72 <_write_r+0x1e>
 8002c6c:	682b      	ldr	r3, [r5, #0]
 8002c6e:	b103      	cbz	r3, 8002c72 <_write_r+0x1e>
 8002c70:	6023      	str	r3, [r4, #0]
 8002c72:	bd38      	pop	{r3, r4, r5, pc}
 8002c74:	20000260 	.word	0x20000260

08002c78 <__errno>:
 8002c78:	4b01      	ldr	r3, [pc, #4]	; (8002c80 <__errno+0x8>)
 8002c7a:	6818      	ldr	r0, [r3, #0]
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	20000064 	.word	0x20000064

08002c84 <__libc_init_array>:
 8002c84:	b570      	push	{r4, r5, r6, lr}
 8002c86:	2600      	movs	r6, #0
 8002c88:	4d0c      	ldr	r5, [pc, #48]	; (8002cbc <__libc_init_array+0x38>)
 8002c8a:	4c0d      	ldr	r4, [pc, #52]	; (8002cc0 <__libc_init_array+0x3c>)
 8002c8c:	1b64      	subs	r4, r4, r5
 8002c8e:	10a4      	asrs	r4, r4, #2
 8002c90:	42a6      	cmp	r6, r4
 8002c92:	d109      	bne.n	8002ca8 <__libc_init_array+0x24>
 8002c94:	f000 fdca 	bl	800382c <_init>
 8002c98:	2600      	movs	r6, #0
 8002c9a:	4d0a      	ldr	r5, [pc, #40]	; (8002cc4 <__libc_init_array+0x40>)
 8002c9c:	4c0a      	ldr	r4, [pc, #40]	; (8002cc8 <__libc_init_array+0x44>)
 8002c9e:	1b64      	subs	r4, r4, r5
 8002ca0:	10a4      	asrs	r4, r4, #2
 8002ca2:	42a6      	cmp	r6, r4
 8002ca4:	d105      	bne.n	8002cb2 <__libc_init_array+0x2e>
 8002ca6:	bd70      	pop	{r4, r5, r6, pc}
 8002ca8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cac:	4798      	blx	r3
 8002cae:	3601      	adds	r6, #1
 8002cb0:	e7ee      	b.n	8002c90 <__libc_init_array+0xc>
 8002cb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cb6:	4798      	blx	r3
 8002cb8:	3601      	adds	r6, #1
 8002cba:	e7f2      	b.n	8002ca2 <__libc_init_array+0x1e>
 8002cbc:	080038a4 	.word	0x080038a4
 8002cc0:	080038a4 	.word	0x080038a4
 8002cc4:	080038a4 	.word	0x080038a4
 8002cc8:	080038a8 	.word	0x080038a8

08002ccc <__retarget_lock_init_recursive>:
 8002ccc:	4770      	bx	lr

08002cce <__retarget_lock_acquire_recursive>:
 8002cce:	4770      	bx	lr

08002cd0 <__retarget_lock_release_recursive>:
 8002cd0:	4770      	bx	lr
	...

08002cd4 <_free_r>:
 8002cd4:	b538      	push	{r3, r4, r5, lr}
 8002cd6:	4605      	mov	r5, r0
 8002cd8:	2900      	cmp	r1, #0
 8002cda:	d040      	beq.n	8002d5e <_free_r+0x8a>
 8002cdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ce0:	1f0c      	subs	r4, r1, #4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	bfb8      	it	lt
 8002ce6:	18e4      	addlt	r4, r4, r3
 8002ce8:	f000 f8dc 	bl	8002ea4 <__malloc_lock>
 8002cec:	4a1c      	ldr	r2, [pc, #112]	; (8002d60 <_free_r+0x8c>)
 8002cee:	6813      	ldr	r3, [r2, #0]
 8002cf0:	b933      	cbnz	r3, 8002d00 <_free_r+0x2c>
 8002cf2:	6063      	str	r3, [r4, #4]
 8002cf4:	6014      	str	r4, [r2, #0]
 8002cf6:	4628      	mov	r0, r5
 8002cf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002cfc:	f000 b8d8 	b.w	8002eb0 <__malloc_unlock>
 8002d00:	42a3      	cmp	r3, r4
 8002d02:	d908      	bls.n	8002d16 <_free_r+0x42>
 8002d04:	6820      	ldr	r0, [r4, #0]
 8002d06:	1821      	adds	r1, r4, r0
 8002d08:	428b      	cmp	r3, r1
 8002d0a:	bf01      	itttt	eq
 8002d0c:	6819      	ldreq	r1, [r3, #0]
 8002d0e:	685b      	ldreq	r3, [r3, #4]
 8002d10:	1809      	addeq	r1, r1, r0
 8002d12:	6021      	streq	r1, [r4, #0]
 8002d14:	e7ed      	b.n	8002cf2 <_free_r+0x1e>
 8002d16:	461a      	mov	r2, r3
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	b10b      	cbz	r3, 8002d20 <_free_r+0x4c>
 8002d1c:	42a3      	cmp	r3, r4
 8002d1e:	d9fa      	bls.n	8002d16 <_free_r+0x42>
 8002d20:	6811      	ldr	r1, [r2, #0]
 8002d22:	1850      	adds	r0, r2, r1
 8002d24:	42a0      	cmp	r0, r4
 8002d26:	d10b      	bne.n	8002d40 <_free_r+0x6c>
 8002d28:	6820      	ldr	r0, [r4, #0]
 8002d2a:	4401      	add	r1, r0
 8002d2c:	1850      	adds	r0, r2, r1
 8002d2e:	4283      	cmp	r3, r0
 8002d30:	6011      	str	r1, [r2, #0]
 8002d32:	d1e0      	bne.n	8002cf6 <_free_r+0x22>
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4408      	add	r0, r1
 8002d3a:	6010      	str	r0, [r2, #0]
 8002d3c:	6053      	str	r3, [r2, #4]
 8002d3e:	e7da      	b.n	8002cf6 <_free_r+0x22>
 8002d40:	d902      	bls.n	8002d48 <_free_r+0x74>
 8002d42:	230c      	movs	r3, #12
 8002d44:	602b      	str	r3, [r5, #0]
 8002d46:	e7d6      	b.n	8002cf6 <_free_r+0x22>
 8002d48:	6820      	ldr	r0, [r4, #0]
 8002d4a:	1821      	adds	r1, r4, r0
 8002d4c:	428b      	cmp	r3, r1
 8002d4e:	bf01      	itttt	eq
 8002d50:	6819      	ldreq	r1, [r3, #0]
 8002d52:	685b      	ldreq	r3, [r3, #4]
 8002d54:	1809      	addeq	r1, r1, r0
 8002d56:	6021      	streq	r1, [r4, #0]
 8002d58:	6063      	str	r3, [r4, #4]
 8002d5a:	6054      	str	r4, [r2, #4]
 8002d5c:	e7cb      	b.n	8002cf6 <_free_r+0x22>
 8002d5e:	bd38      	pop	{r3, r4, r5, pc}
 8002d60:	20000268 	.word	0x20000268

08002d64 <sbrk_aligned>:
 8002d64:	b570      	push	{r4, r5, r6, lr}
 8002d66:	4e0e      	ldr	r6, [pc, #56]	; (8002da0 <sbrk_aligned+0x3c>)
 8002d68:	460c      	mov	r4, r1
 8002d6a:	6831      	ldr	r1, [r6, #0]
 8002d6c:	4605      	mov	r5, r0
 8002d6e:	b911      	cbnz	r1, 8002d76 <sbrk_aligned+0x12>
 8002d70:	f000 fcba 	bl	80036e8 <_sbrk_r>
 8002d74:	6030      	str	r0, [r6, #0]
 8002d76:	4621      	mov	r1, r4
 8002d78:	4628      	mov	r0, r5
 8002d7a:	f000 fcb5 	bl	80036e8 <_sbrk_r>
 8002d7e:	1c43      	adds	r3, r0, #1
 8002d80:	d00a      	beq.n	8002d98 <sbrk_aligned+0x34>
 8002d82:	1cc4      	adds	r4, r0, #3
 8002d84:	f024 0403 	bic.w	r4, r4, #3
 8002d88:	42a0      	cmp	r0, r4
 8002d8a:	d007      	beq.n	8002d9c <sbrk_aligned+0x38>
 8002d8c:	1a21      	subs	r1, r4, r0
 8002d8e:	4628      	mov	r0, r5
 8002d90:	f000 fcaa 	bl	80036e8 <_sbrk_r>
 8002d94:	3001      	adds	r0, #1
 8002d96:	d101      	bne.n	8002d9c <sbrk_aligned+0x38>
 8002d98:	f04f 34ff 	mov.w	r4, #4294967295
 8002d9c:	4620      	mov	r0, r4
 8002d9e:	bd70      	pop	{r4, r5, r6, pc}
 8002da0:	2000026c 	.word	0x2000026c

08002da4 <_malloc_r>:
 8002da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002da8:	1ccd      	adds	r5, r1, #3
 8002daa:	f025 0503 	bic.w	r5, r5, #3
 8002dae:	3508      	adds	r5, #8
 8002db0:	2d0c      	cmp	r5, #12
 8002db2:	bf38      	it	cc
 8002db4:	250c      	movcc	r5, #12
 8002db6:	2d00      	cmp	r5, #0
 8002db8:	4607      	mov	r7, r0
 8002dba:	db01      	blt.n	8002dc0 <_malloc_r+0x1c>
 8002dbc:	42a9      	cmp	r1, r5
 8002dbe:	d905      	bls.n	8002dcc <_malloc_r+0x28>
 8002dc0:	230c      	movs	r3, #12
 8002dc2:	2600      	movs	r6, #0
 8002dc4:	603b      	str	r3, [r7, #0]
 8002dc6:	4630      	mov	r0, r6
 8002dc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dcc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002ea0 <_malloc_r+0xfc>
 8002dd0:	f000 f868 	bl	8002ea4 <__malloc_lock>
 8002dd4:	f8d8 3000 	ldr.w	r3, [r8]
 8002dd8:	461c      	mov	r4, r3
 8002dda:	bb5c      	cbnz	r4, 8002e34 <_malloc_r+0x90>
 8002ddc:	4629      	mov	r1, r5
 8002dde:	4638      	mov	r0, r7
 8002de0:	f7ff ffc0 	bl	8002d64 <sbrk_aligned>
 8002de4:	1c43      	adds	r3, r0, #1
 8002de6:	4604      	mov	r4, r0
 8002de8:	d155      	bne.n	8002e96 <_malloc_r+0xf2>
 8002dea:	f8d8 4000 	ldr.w	r4, [r8]
 8002dee:	4626      	mov	r6, r4
 8002df0:	2e00      	cmp	r6, #0
 8002df2:	d145      	bne.n	8002e80 <_malloc_r+0xdc>
 8002df4:	2c00      	cmp	r4, #0
 8002df6:	d048      	beq.n	8002e8a <_malloc_r+0xe6>
 8002df8:	6823      	ldr	r3, [r4, #0]
 8002dfa:	4631      	mov	r1, r6
 8002dfc:	4638      	mov	r0, r7
 8002dfe:	eb04 0903 	add.w	r9, r4, r3
 8002e02:	f000 fc71 	bl	80036e8 <_sbrk_r>
 8002e06:	4581      	cmp	r9, r0
 8002e08:	d13f      	bne.n	8002e8a <_malloc_r+0xe6>
 8002e0a:	6821      	ldr	r1, [r4, #0]
 8002e0c:	4638      	mov	r0, r7
 8002e0e:	1a6d      	subs	r5, r5, r1
 8002e10:	4629      	mov	r1, r5
 8002e12:	f7ff ffa7 	bl	8002d64 <sbrk_aligned>
 8002e16:	3001      	adds	r0, #1
 8002e18:	d037      	beq.n	8002e8a <_malloc_r+0xe6>
 8002e1a:	6823      	ldr	r3, [r4, #0]
 8002e1c:	442b      	add	r3, r5
 8002e1e:	6023      	str	r3, [r4, #0]
 8002e20:	f8d8 3000 	ldr.w	r3, [r8]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d038      	beq.n	8002e9a <_malloc_r+0xf6>
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	42a2      	cmp	r2, r4
 8002e2c:	d12b      	bne.n	8002e86 <_malloc_r+0xe2>
 8002e2e:	2200      	movs	r2, #0
 8002e30:	605a      	str	r2, [r3, #4]
 8002e32:	e00f      	b.n	8002e54 <_malloc_r+0xb0>
 8002e34:	6822      	ldr	r2, [r4, #0]
 8002e36:	1b52      	subs	r2, r2, r5
 8002e38:	d41f      	bmi.n	8002e7a <_malloc_r+0xd6>
 8002e3a:	2a0b      	cmp	r2, #11
 8002e3c:	d917      	bls.n	8002e6e <_malloc_r+0xca>
 8002e3e:	1961      	adds	r1, r4, r5
 8002e40:	42a3      	cmp	r3, r4
 8002e42:	6025      	str	r5, [r4, #0]
 8002e44:	bf18      	it	ne
 8002e46:	6059      	strne	r1, [r3, #4]
 8002e48:	6863      	ldr	r3, [r4, #4]
 8002e4a:	bf08      	it	eq
 8002e4c:	f8c8 1000 	streq.w	r1, [r8]
 8002e50:	5162      	str	r2, [r4, r5]
 8002e52:	604b      	str	r3, [r1, #4]
 8002e54:	4638      	mov	r0, r7
 8002e56:	f104 060b 	add.w	r6, r4, #11
 8002e5a:	f000 f829 	bl	8002eb0 <__malloc_unlock>
 8002e5e:	f026 0607 	bic.w	r6, r6, #7
 8002e62:	1d23      	adds	r3, r4, #4
 8002e64:	1af2      	subs	r2, r6, r3
 8002e66:	d0ae      	beq.n	8002dc6 <_malloc_r+0x22>
 8002e68:	1b9b      	subs	r3, r3, r6
 8002e6a:	50a3      	str	r3, [r4, r2]
 8002e6c:	e7ab      	b.n	8002dc6 <_malloc_r+0x22>
 8002e6e:	42a3      	cmp	r3, r4
 8002e70:	6862      	ldr	r2, [r4, #4]
 8002e72:	d1dd      	bne.n	8002e30 <_malloc_r+0x8c>
 8002e74:	f8c8 2000 	str.w	r2, [r8]
 8002e78:	e7ec      	b.n	8002e54 <_malloc_r+0xb0>
 8002e7a:	4623      	mov	r3, r4
 8002e7c:	6864      	ldr	r4, [r4, #4]
 8002e7e:	e7ac      	b.n	8002dda <_malloc_r+0x36>
 8002e80:	4634      	mov	r4, r6
 8002e82:	6876      	ldr	r6, [r6, #4]
 8002e84:	e7b4      	b.n	8002df0 <_malloc_r+0x4c>
 8002e86:	4613      	mov	r3, r2
 8002e88:	e7cc      	b.n	8002e24 <_malloc_r+0x80>
 8002e8a:	230c      	movs	r3, #12
 8002e8c:	4638      	mov	r0, r7
 8002e8e:	603b      	str	r3, [r7, #0]
 8002e90:	f000 f80e 	bl	8002eb0 <__malloc_unlock>
 8002e94:	e797      	b.n	8002dc6 <_malloc_r+0x22>
 8002e96:	6025      	str	r5, [r4, #0]
 8002e98:	e7dc      	b.n	8002e54 <_malloc_r+0xb0>
 8002e9a:	605b      	str	r3, [r3, #4]
 8002e9c:	deff      	udf	#255	; 0xff
 8002e9e:	bf00      	nop
 8002ea0:	20000268 	.word	0x20000268

08002ea4 <__malloc_lock>:
 8002ea4:	4801      	ldr	r0, [pc, #4]	; (8002eac <__malloc_lock+0x8>)
 8002ea6:	f7ff bf12 	b.w	8002cce <__retarget_lock_acquire_recursive>
 8002eaa:	bf00      	nop
 8002eac:	20000264 	.word	0x20000264

08002eb0 <__malloc_unlock>:
 8002eb0:	4801      	ldr	r0, [pc, #4]	; (8002eb8 <__malloc_unlock+0x8>)
 8002eb2:	f7ff bf0d 	b.w	8002cd0 <__retarget_lock_release_recursive>
 8002eb6:	bf00      	nop
 8002eb8:	20000264 	.word	0x20000264

08002ebc <__sfputc_r>:
 8002ebc:	6893      	ldr	r3, [r2, #8]
 8002ebe:	b410      	push	{r4}
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	6093      	str	r3, [r2, #8]
 8002ec6:	da07      	bge.n	8002ed8 <__sfputc_r+0x1c>
 8002ec8:	6994      	ldr	r4, [r2, #24]
 8002eca:	42a3      	cmp	r3, r4
 8002ecc:	db01      	blt.n	8002ed2 <__sfputc_r+0x16>
 8002ece:	290a      	cmp	r1, #10
 8002ed0:	d102      	bne.n	8002ed8 <__sfputc_r+0x1c>
 8002ed2:	bc10      	pop	{r4}
 8002ed4:	f000 bb72 	b.w	80035bc <__swbuf_r>
 8002ed8:	6813      	ldr	r3, [r2, #0]
 8002eda:	1c58      	adds	r0, r3, #1
 8002edc:	6010      	str	r0, [r2, #0]
 8002ede:	7019      	strb	r1, [r3, #0]
 8002ee0:	4608      	mov	r0, r1
 8002ee2:	bc10      	pop	{r4}
 8002ee4:	4770      	bx	lr

08002ee6 <__sfputs_r>:
 8002ee6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ee8:	4606      	mov	r6, r0
 8002eea:	460f      	mov	r7, r1
 8002eec:	4614      	mov	r4, r2
 8002eee:	18d5      	adds	r5, r2, r3
 8002ef0:	42ac      	cmp	r4, r5
 8002ef2:	d101      	bne.n	8002ef8 <__sfputs_r+0x12>
 8002ef4:	2000      	movs	r0, #0
 8002ef6:	e007      	b.n	8002f08 <__sfputs_r+0x22>
 8002ef8:	463a      	mov	r2, r7
 8002efa:	4630      	mov	r0, r6
 8002efc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f00:	f7ff ffdc 	bl	8002ebc <__sfputc_r>
 8002f04:	1c43      	adds	r3, r0, #1
 8002f06:	d1f3      	bne.n	8002ef0 <__sfputs_r+0xa>
 8002f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f0c <_vfiprintf_r>:
 8002f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f10:	460d      	mov	r5, r1
 8002f12:	4614      	mov	r4, r2
 8002f14:	4698      	mov	r8, r3
 8002f16:	4606      	mov	r6, r0
 8002f18:	b09d      	sub	sp, #116	; 0x74
 8002f1a:	b118      	cbz	r0, 8002f24 <_vfiprintf_r+0x18>
 8002f1c:	6a03      	ldr	r3, [r0, #32]
 8002f1e:	b90b      	cbnz	r3, 8002f24 <_vfiprintf_r+0x18>
 8002f20:	f7ff fdd0 	bl	8002ac4 <__sinit>
 8002f24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f26:	07d9      	lsls	r1, r3, #31
 8002f28:	d405      	bmi.n	8002f36 <_vfiprintf_r+0x2a>
 8002f2a:	89ab      	ldrh	r3, [r5, #12]
 8002f2c:	059a      	lsls	r2, r3, #22
 8002f2e:	d402      	bmi.n	8002f36 <_vfiprintf_r+0x2a>
 8002f30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f32:	f7ff fecc 	bl	8002cce <__retarget_lock_acquire_recursive>
 8002f36:	89ab      	ldrh	r3, [r5, #12]
 8002f38:	071b      	lsls	r3, r3, #28
 8002f3a:	d501      	bpl.n	8002f40 <_vfiprintf_r+0x34>
 8002f3c:	692b      	ldr	r3, [r5, #16]
 8002f3e:	b99b      	cbnz	r3, 8002f68 <_vfiprintf_r+0x5c>
 8002f40:	4629      	mov	r1, r5
 8002f42:	4630      	mov	r0, r6
 8002f44:	f000 fb78 	bl	8003638 <__swsetup_r>
 8002f48:	b170      	cbz	r0, 8002f68 <_vfiprintf_r+0x5c>
 8002f4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f4c:	07dc      	lsls	r4, r3, #31
 8002f4e:	d504      	bpl.n	8002f5a <_vfiprintf_r+0x4e>
 8002f50:	f04f 30ff 	mov.w	r0, #4294967295
 8002f54:	b01d      	add	sp, #116	; 0x74
 8002f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f5a:	89ab      	ldrh	r3, [r5, #12]
 8002f5c:	0598      	lsls	r0, r3, #22
 8002f5e:	d4f7      	bmi.n	8002f50 <_vfiprintf_r+0x44>
 8002f60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f62:	f7ff feb5 	bl	8002cd0 <__retarget_lock_release_recursive>
 8002f66:	e7f3      	b.n	8002f50 <_vfiprintf_r+0x44>
 8002f68:	2300      	movs	r3, #0
 8002f6a:	9309      	str	r3, [sp, #36]	; 0x24
 8002f6c:	2320      	movs	r3, #32
 8002f6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f72:	2330      	movs	r3, #48	; 0x30
 8002f74:	f04f 0901 	mov.w	r9, #1
 8002f78:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800312c <_vfiprintf_r+0x220>
 8002f80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f84:	4623      	mov	r3, r4
 8002f86:	469a      	mov	sl, r3
 8002f88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f8c:	b10a      	cbz	r2, 8002f92 <_vfiprintf_r+0x86>
 8002f8e:	2a25      	cmp	r2, #37	; 0x25
 8002f90:	d1f9      	bne.n	8002f86 <_vfiprintf_r+0x7a>
 8002f92:	ebba 0b04 	subs.w	fp, sl, r4
 8002f96:	d00b      	beq.n	8002fb0 <_vfiprintf_r+0xa4>
 8002f98:	465b      	mov	r3, fp
 8002f9a:	4622      	mov	r2, r4
 8002f9c:	4629      	mov	r1, r5
 8002f9e:	4630      	mov	r0, r6
 8002fa0:	f7ff ffa1 	bl	8002ee6 <__sfputs_r>
 8002fa4:	3001      	adds	r0, #1
 8002fa6:	f000 80a9 	beq.w	80030fc <_vfiprintf_r+0x1f0>
 8002faa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002fac:	445a      	add	r2, fp
 8002fae:	9209      	str	r2, [sp, #36]	; 0x24
 8002fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f000 80a1 	beq.w	80030fc <_vfiprintf_r+0x1f0>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002fc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fc4:	f10a 0a01 	add.w	sl, sl, #1
 8002fc8:	9304      	str	r3, [sp, #16]
 8002fca:	9307      	str	r3, [sp, #28]
 8002fcc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002fd0:	931a      	str	r3, [sp, #104]	; 0x68
 8002fd2:	4654      	mov	r4, sl
 8002fd4:	2205      	movs	r2, #5
 8002fd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fda:	4854      	ldr	r0, [pc, #336]	; (800312c <_vfiprintf_r+0x220>)
 8002fdc:	f000 fb94 	bl	8003708 <memchr>
 8002fe0:	9a04      	ldr	r2, [sp, #16]
 8002fe2:	b9d8      	cbnz	r0, 800301c <_vfiprintf_r+0x110>
 8002fe4:	06d1      	lsls	r1, r2, #27
 8002fe6:	bf44      	itt	mi
 8002fe8:	2320      	movmi	r3, #32
 8002fea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002fee:	0713      	lsls	r3, r2, #28
 8002ff0:	bf44      	itt	mi
 8002ff2:	232b      	movmi	r3, #43	; 0x2b
 8002ff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ff8:	f89a 3000 	ldrb.w	r3, [sl]
 8002ffc:	2b2a      	cmp	r3, #42	; 0x2a
 8002ffe:	d015      	beq.n	800302c <_vfiprintf_r+0x120>
 8003000:	4654      	mov	r4, sl
 8003002:	2000      	movs	r0, #0
 8003004:	f04f 0c0a 	mov.w	ip, #10
 8003008:	9a07      	ldr	r2, [sp, #28]
 800300a:	4621      	mov	r1, r4
 800300c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003010:	3b30      	subs	r3, #48	; 0x30
 8003012:	2b09      	cmp	r3, #9
 8003014:	d94d      	bls.n	80030b2 <_vfiprintf_r+0x1a6>
 8003016:	b1b0      	cbz	r0, 8003046 <_vfiprintf_r+0x13a>
 8003018:	9207      	str	r2, [sp, #28]
 800301a:	e014      	b.n	8003046 <_vfiprintf_r+0x13a>
 800301c:	eba0 0308 	sub.w	r3, r0, r8
 8003020:	fa09 f303 	lsl.w	r3, r9, r3
 8003024:	4313      	orrs	r3, r2
 8003026:	46a2      	mov	sl, r4
 8003028:	9304      	str	r3, [sp, #16]
 800302a:	e7d2      	b.n	8002fd2 <_vfiprintf_r+0xc6>
 800302c:	9b03      	ldr	r3, [sp, #12]
 800302e:	1d19      	adds	r1, r3, #4
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	9103      	str	r1, [sp, #12]
 8003034:	2b00      	cmp	r3, #0
 8003036:	bfbb      	ittet	lt
 8003038:	425b      	neglt	r3, r3
 800303a:	f042 0202 	orrlt.w	r2, r2, #2
 800303e:	9307      	strge	r3, [sp, #28]
 8003040:	9307      	strlt	r3, [sp, #28]
 8003042:	bfb8      	it	lt
 8003044:	9204      	strlt	r2, [sp, #16]
 8003046:	7823      	ldrb	r3, [r4, #0]
 8003048:	2b2e      	cmp	r3, #46	; 0x2e
 800304a:	d10c      	bne.n	8003066 <_vfiprintf_r+0x15a>
 800304c:	7863      	ldrb	r3, [r4, #1]
 800304e:	2b2a      	cmp	r3, #42	; 0x2a
 8003050:	d134      	bne.n	80030bc <_vfiprintf_r+0x1b0>
 8003052:	9b03      	ldr	r3, [sp, #12]
 8003054:	3402      	adds	r4, #2
 8003056:	1d1a      	adds	r2, r3, #4
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	9203      	str	r2, [sp, #12]
 800305c:	2b00      	cmp	r3, #0
 800305e:	bfb8      	it	lt
 8003060:	f04f 33ff 	movlt.w	r3, #4294967295
 8003064:	9305      	str	r3, [sp, #20]
 8003066:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003130 <_vfiprintf_r+0x224>
 800306a:	2203      	movs	r2, #3
 800306c:	4650      	mov	r0, sl
 800306e:	7821      	ldrb	r1, [r4, #0]
 8003070:	f000 fb4a 	bl	8003708 <memchr>
 8003074:	b138      	cbz	r0, 8003086 <_vfiprintf_r+0x17a>
 8003076:	2240      	movs	r2, #64	; 0x40
 8003078:	9b04      	ldr	r3, [sp, #16]
 800307a:	eba0 000a 	sub.w	r0, r0, sl
 800307e:	4082      	lsls	r2, r0
 8003080:	4313      	orrs	r3, r2
 8003082:	3401      	adds	r4, #1
 8003084:	9304      	str	r3, [sp, #16]
 8003086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800308a:	2206      	movs	r2, #6
 800308c:	4829      	ldr	r0, [pc, #164]	; (8003134 <_vfiprintf_r+0x228>)
 800308e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003092:	f000 fb39 	bl	8003708 <memchr>
 8003096:	2800      	cmp	r0, #0
 8003098:	d03f      	beq.n	800311a <_vfiprintf_r+0x20e>
 800309a:	4b27      	ldr	r3, [pc, #156]	; (8003138 <_vfiprintf_r+0x22c>)
 800309c:	bb1b      	cbnz	r3, 80030e6 <_vfiprintf_r+0x1da>
 800309e:	9b03      	ldr	r3, [sp, #12]
 80030a0:	3307      	adds	r3, #7
 80030a2:	f023 0307 	bic.w	r3, r3, #7
 80030a6:	3308      	adds	r3, #8
 80030a8:	9303      	str	r3, [sp, #12]
 80030aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030ac:	443b      	add	r3, r7
 80030ae:	9309      	str	r3, [sp, #36]	; 0x24
 80030b0:	e768      	b.n	8002f84 <_vfiprintf_r+0x78>
 80030b2:	460c      	mov	r4, r1
 80030b4:	2001      	movs	r0, #1
 80030b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80030ba:	e7a6      	b.n	800300a <_vfiprintf_r+0xfe>
 80030bc:	2300      	movs	r3, #0
 80030be:	f04f 0c0a 	mov.w	ip, #10
 80030c2:	4619      	mov	r1, r3
 80030c4:	3401      	adds	r4, #1
 80030c6:	9305      	str	r3, [sp, #20]
 80030c8:	4620      	mov	r0, r4
 80030ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030ce:	3a30      	subs	r2, #48	; 0x30
 80030d0:	2a09      	cmp	r2, #9
 80030d2:	d903      	bls.n	80030dc <_vfiprintf_r+0x1d0>
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0c6      	beq.n	8003066 <_vfiprintf_r+0x15a>
 80030d8:	9105      	str	r1, [sp, #20]
 80030da:	e7c4      	b.n	8003066 <_vfiprintf_r+0x15a>
 80030dc:	4604      	mov	r4, r0
 80030de:	2301      	movs	r3, #1
 80030e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80030e4:	e7f0      	b.n	80030c8 <_vfiprintf_r+0x1bc>
 80030e6:	ab03      	add	r3, sp, #12
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	462a      	mov	r2, r5
 80030ec:	4630      	mov	r0, r6
 80030ee:	4b13      	ldr	r3, [pc, #76]	; (800313c <_vfiprintf_r+0x230>)
 80030f0:	a904      	add	r1, sp, #16
 80030f2:	f3af 8000 	nop.w
 80030f6:	4607      	mov	r7, r0
 80030f8:	1c78      	adds	r0, r7, #1
 80030fa:	d1d6      	bne.n	80030aa <_vfiprintf_r+0x19e>
 80030fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80030fe:	07d9      	lsls	r1, r3, #31
 8003100:	d405      	bmi.n	800310e <_vfiprintf_r+0x202>
 8003102:	89ab      	ldrh	r3, [r5, #12]
 8003104:	059a      	lsls	r2, r3, #22
 8003106:	d402      	bmi.n	800310e <_vfiprintf_r+0x202>
 8003108:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800310a:	f7ff fde1 	bl	8002cd0 <__retarget_lock_release_recursive>
 800310e:	89ab      	ldrh	r3, [r5, #12]
 8003110:	065b      	lsls	r3, r3, #25
 8003112:	f53f af1d 	bmi.w	8002f50 <_vfiprintf_r+0x44>
 8003116:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003118:	e71c      	b.n	8002f54 <_vfiprintf_r+0x48>
 800311a:	ab03      	add	r3, sp, #12
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	462a      	mov	r2, r5
 8003120:	4630      	mov	r0, r6
 8003122:	4b06      	ldr	r3, [pc, #24]	; (800313c <_vfiprintf_r+0x230>)
 8003124:	a904      	add	r1, sp, #16
 8003126:	f000 f87d 	bl	8003224 <_printf_i>
 800312a:	e7e4      	b.n	80030f6 <_vfiprintf_r+0x1ea>
 800312c:	08003868 	.word	0x08003868
 8003130:	0800386e 	.word	0x0800386e
 8003134:	08003872 	.word	0x08003872
 8003138:	00000000 	.word	0x00000000
 800313c:	08002ee7 	.word	0x08002ee7

08003140 <_printf_common>:
 8003140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003144:	4616      	mov	r6, r2
 8003146:	4699      	mov	r9, r3
 8003148:	688a      	ldr	r2, [r1, #8]
 800314a:	690b      	ldr	r3, [r1, #16]
 800314c:	4607      	mov	r7, r0
 800314e:	4293      	cmp	r3, r2
 8003150:	bfb8      	it	lt
 8003152:	4613      	movlt	r3, r2
 8003154:	6033      	str	r3, [r6, #0]
 8003156:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800315a:	460c      	mov	r4, r1
 800315c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003160:	b10a      	cbz	r2, 8003166 <_printf_common+0x26>
 8003162:	3301      	adds	r3, #1
 8003164:	6033      	str	r3, [r6, #0]
 8003166:	6823      	ldr	r3, [r4, #0]
 8003168:	0699      	lsls	r1, r3, #26
 800316a:	bf42      	ittt	mi
 800316c:	6833      	ldrmi	r3, [r6, #0]
 800316e:	3302      	addmi	r3, #2
 8003170:	6033      	strmi	r3, [r6, #0]
 8003172:	6825      	ldr	r5, [r4, #0]
 8003174:	f015 0506 	ands.w	r5, r5, #6
 8003178:	d106      	bne.n	8003188 <_printf_common+0x48>
 800317a:	f104 0a19 	add.w	sl, r4, #25
 800317e:	68e3      	ldr	r3, [r4, #12]
 8003180:	6832      	ldr	r2, [r6, #0]
 8003182:	1a9b      	subs	r3, r3, r2
 8003184:	42ab      	cmp	r3, r5
 8003186:	dc2b      	bgt.n	80031e0 <_printf_common+0xa0>
 8003188:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800318c:	1e13      	subs	r3, r2, #0
 800318e:	6822      	ldr	r2, [r4, #0]
 8003190:	bf18      	it	ne
 8003192:	2301      	movne	r3, #1
 8003194:	0692      	lsls	r2, r2, #26
 8003196:	d430      	bmi.n	80031fa <_printf_common+0xba>
 8003198:	4649      	mov	r1, r9
 800319a:	4638      	mov	r0, r7
 800319c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031a0:	47c0      	blx	r8
 80031a2:	3001      	adds	r0, #1
 80031a4:	d023      	beq.n	80031ee <_printf_common+0xae>
 80031a6:	6823      	ldr	r3, [r4, #0]
 80031a8:	6922      	ldr	r2, [r4, #16]
 80031aa:	f003 0306 	and.w	r3, r3, #6
 80031ae:	2b04      	cmp	r3, #4
 80031b0:	bf14      	ite	ne
 80031b2:	2500      	movne	r5, #0
 80031b4:	6833      	ldreq	r3, [r6, #0]
 80031b6:	f04f 0600 	mov.w	r6, #0
 80031ba:	bf08      	it	eq
 80031bc:	68e5      	ldreq	r5, [r4, #12]
 80031be:	f104 041a 	add.w	r4, r4, #26
 80031c2:	bf08      	it	eq
 80031c4:	1aed      	subeq	r5, r5, r3
 80031c6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80031ca:	bf08      	it	eq
 80031cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031d0:	4293      	cmp	r3, r2
 80031d2:	bfc4      	itt	gt
 80031d4:	1a9b      	subgt	r3, r3, r2
 80031d6:	18ed      	addgt	r5, r5, r3
 80031d8:	42b5      	cmp	r5, r6
 80031da:	d11a      	bne.n	8003212 <_printf_common+0xd2>
 80031dc:	2000      	movs	r0, #0
 80031de:	e008      	b.n	80031f2 <_printf_common+0xb2>
 80031e0:	2301      	movs	r3, #1
 80031e2:	4652      	mov	r2, sl
 80031e4:	4649      	mov	r1, r9
 80031e6:	4638      	mov	r0, r7
 80031e8:	47c0      	blx	r8
 80031ea:	3001      	adds	r0, #1
 80031ec:	d103      	bne.n	80031f6 <_printf_common+0xb6>
 80031ee:	f04f 30ff 	mov.w	r0, #4294967295
 80031f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031f6:	3501      	adds	r5, #1
 80031f8:	e7c1      	b.n	800317e <_printf_common+0x3e>
 80031fa:	2030      	movs	r0, #48	; 0x30
 80031fc:	18e1      	adds	r1, r4, r3
 80031fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003202:	1c5a      	adds	r2, r3, #1
 8003204:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003208:	4422      	add	r2, r4
 800320a:	3302      	adds	r3, #2
 800320c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003210:	e7c2      	b.n	8003198 <_printf_common+0x58>
 8003212:	2301      	movs	r3, #1
 8003214:	4622      	mov	r2, r4
 8003216:	4649      	mov	r1, r9
 8003218:	4638      	mov	r0, r7
 800321a:	47c0      	blx	r8
 800321c:	3001      	adds	r0, #1
 800321e:	d0e6      	beq.n	80031ee <_printf_common+0xae>
 8003220:	3601      	adds	r6, #1
 8003222:	e7d9      	b.n	80031d8 <_printf_common+0x98>

08003224 <_printf_i>:
 8003224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003228:	7e0f      	ldrb	r7, [r1, #24]
 800322a:	4691      	mov	r9, r2
 800322c:	2f78      	cmp	r7, #120	; 0x78
 800322e:	4680      	mov	r8, r0
 8003230:	460c      	mov	r4, r1
 8003232:	469a      	mov	sl, r3
 8003234:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003236:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800323a:	d807      	bhi.n	800324c <_printf_i+0x28>
 800323c:	2f62      	cmp	r7, #98	; 0x62
 800323e:	d80a      	bhi.n	8003256 <_printf_i+0x32>
 8003240:	2f00      	cmp	r7, #0
 8003242:	f000 80d5 	beq.w	80033f0 <_printf_i+0x1cc>
 8003246:	2f58      	cmp	r7, #88	; 0x58
 8003248:	f000 80c1 	beq.w	80033ce <_printf_i+0x1aa>
 800324c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003250:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003254:	e03a      	b.n	80032cc <_printf_i+0xa8>
 8003256:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800325a:	2b15      	cmp	r3, #21
 800325c:	d8f6      	bhi.n	800324c <_printf_i+0x28>
 800325e:	a101      	add	r1, pc, #4	; (adr r1, 8003264 <_printf_i+0x40>)
 8003260:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003264:	080032bd 	.word	0x080032bd
 8003268:	080032d1 	.word	0x080032d1
 800326c:	0800324d 	.word	0x0800324d
 8003270:	0800324d 	.word	0x0800324d
 8003274:	0800324d 	.word	0x0800324d
 8003278:	0800324d 	.word	0x0800324d
 800327c:	080032d1 	.word	0x080032d1
 8003280:	0800324d 	.word	0x0800324d
 8003284:	0800324d 	.word	0x0800324d
 8003288:	0800324d 	.word	0x0800324d
 800328c:	0800324d 	.word	0x0800324d
 8003290:	080033d7 	.word	0x080033d7
 8003294:	080032fd 	.word	0x080032fd
 8003298:	08003391 	.word	0x08003391
 800329c:	0800324d 	.word	0x0800324d
 80032a0:	0800324d 	.word	0x0800324d
 80032a4:	080033f9 	.word	0x080033f9
 80032a8:	0800324d 	.word	0x0800324d
 80032ac:	080032fd 	.word	0x080032fd
 80032b0:	0800324d 	.word	0x0800324d
 80032b4:	0800324d 	.word	0x0800324d
 80032b8:	08003399 	.word	0x08003399
 80032bc:	682b      	ldr	r3, [r5, #0]
 80032be:	1d1a      	adds	r2, r3, #4
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	602a      	str	r2, [r5, #0]
 80032c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80032cc:	2301      	movs	r3, #1
 80032ce:	e0a0      	b.n	8003412 <_printf_i+0x1ee>
 80032d0:	6820      	ldr	r0, [r4, #0]
 80032d2:	682b      	ldr	r3, [r5, #0]
 80032d4:	0607      	lsls	r7, r0, #24
 80032d6:	f103 0104 	add.w	r1, r3, #4
 80032da:	6029      	str	r1, [r5, #0]
 80032dc:	d501      	bpl.n	80032e2 <_printf_i+0xbe>
 80032de:	681e      	ldr	r6, [r3, #0]
 80032e0:	e003      	b.n	80032ea <_printf_i+0xc6>
 80032e2:	0646      	lsls	r6, r0, #25
 80032e4:	d5fb      	bpl.n	80032de <_printf_i+0xba>
 80032e6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80032ea:	2e00      	cmp	r6, #0
 80032ec:	da03      	bge.n	80032f6 <_printf_i+0xd2>
 80032ee:	232d      	movs	r3, #45	; 0x2d
 80032f0:	4276      	negs	r6, r6
 80032f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032f6:	230a      	movs	r3, #10
 80032f8:	4859      	ldr	r0, [pc, #356]	; (8003460 <_printf_i+0x23c>)
 80032fa:	e012      	b.n	8003322 <_printf_i+0xfe>
 80032fc:	682b      	ldr	r3, [r5, #0]
 80032fe:	6820      	ldr	r0, [r4, #0]
 8003300:	1d19      	adds	r1, r3, #4
 8003302:	6029      	str	r1, [r5, #0]
 8003304:	0605      	lsls	r5, r0, #24
 8003306:	d501      	bpl.n	800330c <_printf_i+0xe8>
 8003308:	681e      	ldr	r6, [r3, #0]
 800330a:	e002      	b.n	8003312 <_printf_i+0xee>
 800330c:	0641      	lsls	r1, r0, #25
 800330e:	d5fb      	bpl.n	8003308 <_printf_i+0xe4>
 8003310:	881e      	ldrh	r6, [r3, #0]
 8003312:	2f6f      	cmp	r7, #111	; 0x6f
 8003314:	bf0c      	ite	eq
 8003316:	2308      	moveq	r3, #8
 8003318:	230a      	movne	r3, #10
 800331a:	4851      	ldr	r0, [pc, #324]	; (8003460 <_printf_i+0x23c>)
 800331c:	2100      	movs	r1, #0
 800331e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003322:	6865      	ldr	r5, [r4, #4]
 8003324:	2d00      	cmp	r5, #0
 8003326:	bfa8      	it	ge
 8003328:	6821      	ldrge	r1, [r4, #0]
 800332a:	60a5      	str	r5, [r4, #8]
 800332c:	bfa4      	itt	ge
 800332e:	f021 0104 	bicge.w	r1, r1, #4
 8003332:	6021      	strge	r1, [r4, #0]
 8003334:	b90e      	cbnz	r6, 800333a <_printf_i+0x116>
 8003336:	2d00      	cmp	r5, #0
 8003338:	d04b      	beq.n	80033d2 <_printf_i+0x1ae>
 800333a:	4615      	mov	r5, r2
 800333c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003340:	fb03 6711 	mls	r7, r3, r1, r6
 8003344:	5dc7      	ldrb	r7, [r0, r7]
 8003346:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800334a:	4637      	mov	r7, r6
 800334c:	42bb      	cmp	r3, r7
 800334e:	460e      	mov	r6, r1
 8003350:	d9f4      	bls.n	800333c <_printf_i+0x118>
 8003352:	2b08      	cmp	r3, #8
 8003354:	d10b      	bne.n	800336e <_printf_i+0x14a>
 8003356:	6823      	ldr	r3, [r4, #0]
 8003358:	07de      	lsls	r6, r3, #31
 800335a:	d508      	bpl.n	800336e <_printf_i+0x14a>
 800335c:	6923      	ldr	r3, [r4, #16]
 800335e:	6861      	ldr	r1, [r4, #4]
 8003360:	4299      	cmp	r1, r3
 8003362:	bfde      	ittt	le
 8003364:	2330      	movle	r3, #48	; 0x30
 8003366:	f805 3c01 	strble.w	r3, [r5, #-1]
 800336a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800336e:	1b52      	subs	r2, r2, r5
 8003370:	6122      	str	r2, [r4, #16]
 8003372:	464b      	mov	r3, r9
 8003374:	4621      	mov	r1, r4
 8003376:	4640      	mov	r0, r8
 8003378:	f8cd a000 	str.w	sl, [sp]
 800337c:	aa03      	add	r2, sp, #12
 800337e:	f7ff fedf 	bl	8003140 <_printf_common>
 8003382:	3001      	adds	r0, #1
 8003384:	d14a      	bne.n	800341c <_printf_i+0x1f8>
 8003386:	f04f 30ff 	mov.w	r0, #4294967295
 800338a:	b004      	add	sp, #16
 800338c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003390:	6823      	ldr	r3, [r4, #0]
 8003392:	f043 0320 	orr.w	r3, r3, #32
 8003396:	6023      	str	r3, [r4, #0]
 8003398:	2778      	movs	r7, #120	; 0x78
 800339a:	4832      	ldr	r0, [pc, #200]	; (8003464 <_printf_i+0x240>)
 800339c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80033a0:	6823      	ldr	r3, [r4, #0]
 80033a2:	6829      	ldr	r1, [r5, #0]
 80033a4:	061f      	lsls	r7, r3, #24
 80033a6:	f851 6b04 	ldr.w	r6, [r1], #4
 80033aa:	d402      	bmi.n	80033b2 <_printf_i+0x18e>
 80033ac:	065f      	lsls	r7, r3, #25
 80033ae:	bf48      	it	mi
 80033b0:	b2b6      	uxthmi	r6, r6
 80033b2:	07df      	lsls	r7, r3, #31
 80033b4:	bf48      	it	mi
 80033b6:	f043 0320 	orrmi.w	r3, r3, #32
 80033ba:	6029      	str	r1, [r5, #0]
 80033bc:	bf48      	it	mi
 80033be:	6023      	strmi	r3, [r4, #0]
 80033c0:	b91e      	cbnz	r6, 80033ca <_printf_i+0x1a6>
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	f023 0320 	bic.w	r3, r3, #32
 80033c8:	6023      	str	r3, [r4, #0]
 80033ca:	2310      	movs	r3, #16
 80033cc:	e7a6      	b.n	800331c <_printf_i+0xf8>
 80033ce:	4824      	ldr	r0, [pc, #144]	; (8003460 <_printf_i+0x23c>)
 80033d0:	e7e4      	b.n	800339c <_printf_i+0x178>
 80033d2:	4615      	mov	r5, r2
 80033d4:	e7bd      	b.n	8003352 <_printf_i+0x12e>
 80033d6:	682b      	ldr	r3, [r5, #0]
 80033d8:	6826      	ldr	r6, [r4, #0]
 80033da:	1d18      	adds	r0, r3, #4
 80033dc:	6961      	ldr	r1, [r4, #20]
 80033de:	6028      	str	r0, [r5, #0]
 80033e0:	0635      	lsls	r5, r6, #24
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	d501      	bpl.n	80033ea <_printf_i+0x1c6>
 80033e6:	6019      	str	r1, [r3, #0]
 80033e8:	e002      	b.n	80033f0 <_printf_i+0x1cc>
 80033ea:	0670      	lsls	r0, r6, #25
 80033ec:	d5fb      	bpl.n	80033e6 <_printf_i+0x1c2>
 80033ee:	8019      	strh	r1, [r3, #0]
 80033f0:	2300      	movs	r3, #0
 80033f2:	4615      	mov	r5, r2
 80033f4:	6123      	str	r3, [r4, #16]
 80033f6:	e7bc      	b.n	8003372 <_printf_i+0x14e>
 80033f8:	682b      	ldr	r3, [r5, #0]
 80033fa:	2100      	movs	r1, #0
 80033fc:	1d1a      	adds	r2, r3, #4
 80033fe:	602a      	str	r2, [r5, #0]
 8003400:	681d      	ldr	r5, [r3, #0]
 8003402:	6862      	ldr	r2, [r4, #4]
 8003404:	4628      	mov	r0, r5
 8003406:	f000 f97f 	bl	8003708 <memchr>
 800340a:	b108      	cbz	r0, 8003410 <_printf_i+0x1ec>
 800340c:	1b40      	subs	r0, r0, r5
 800340e:	6060      	str	r0, [r4, #4]
 8003410:	6863      	ldr	r3, [r4, #4]
 8003412:	6123      	str	r3, [r4, #16]
 8003414:	2300      	movs	r3, #0
 8003416:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800341a:	e7aa      	b.n	8003372 <_printf_i+0x14e>
 800341c:	462a      	mov	r2, r5
 800341e:	4649      	mov	r1, r9
 8003420:	4640      	mov	r0, r8
 8003422:	6923      	ldr	r3, [r4, #16]
 8003424:	47d0      	blx	sl
 8003426:	3001      	adds	r0, #1
 8003428:	d0ad      	beq.n	8003386 <_printf_i+0x162>
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	079b      	lsls	r3, r3, #30
 800342e:	d413      	bmi.n	8003458 <_printf_i+0x234>
 8003430:	68e0      	ldr	r0, [r4, #12]
 8003432:	9b03      	ldr	r3, [sp, #12]
 8003434:	4298      	cmp	r0, r3
 8003436:	bfb8      	it	lt
 8003438:	4618      	movlt	r0, r3
 800343a:	e7a6      	b.n	800338a <_printf_i+0x166>
 800343c:	2301      	movs	r3, #1
 800343e:	4632      	mov	r2, r6
 8003440:	4649      	mov	r1, r9
 8003442:	4640      	mov	r0, r8
 8003444:	47d0      	blx	sl
 8003446:	3001      	adds	r0, #1
 8003448:	d09d      	beq.n	8003386 <_printf_i+0x162>
 800344a:	3501      	adds	r5, #1
 800344c:	68e3      	ldr	r3, [r4, #12]
 800344e:	9903      	ldr	r1, [sp, #12]
 8003450:	1a5b      	subs	r3, r3, r1
 8003452:	42ab      	cmp	r3, r5
 8003454:	dcf2      	bgt.n	800343c <_printf_i+0x218>
 8003456:	e7eb      	b.n	8003430 <_printf_i+0x20c>
 8003458:	2500      	movs	r5, #0
 800345a:	f104 0619 	add.w	r6, r4, #25
 800345e:	e7f5      	b.n	800344c <_printf_i+0x228>
 8003460:	08003879 	.word	0x08003879
 8003464:	0800388a 	.word	0x0800388a

08003468 <__sflush_r>:
 8003468:	898a      	ldrh	r2, [r1, #12]
 800346a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346c:	4605      	mov	r5, r0
 800346e:	0710      	lsls	r0, r2, #28
 8003470:	460c      	mov	r4, r1
 8003472:	d457      	bmi.n	8003524 <__sflush_r+0xbc>
 8003474:	684b      	ldr	r3, [r1, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	dc04      	bgt.n	8003484 <__sflush_r+0x1c>
 800347a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800347c:	2b00      	cmp	r3, #0
 800347e:	dc01      	bgt.n	8003484 <__sflush_r+0x1c>
 8003480:	2000      	movs	r0, #0
 8003482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003484:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003486:	2e00      	cmp	r6, #0
 8003488:	d0fa      	beq.n	8003480 <__sflush_r+0x18>
 800348a:	2300      	movs	r3, #0
 800348c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003490:	682f      	ldr	r7, [r5, #0]
 8003492:	6a21      	ldr	r1, [r4, #32]
 8003494:	602b      	str	r3, [r5, #0]
 8003496:	d032      	beq.n	80034fe <__sflush_r+0x96>
 8003498:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800349a:	89a3      	ldrh	r3, [r4, #12]
 800349c:	075a      	lsls	r2, r3, #29
 800349e:	d505      	bpl.n	80034ac <__sflush_r+0x44>
 80034a0:	6863      	ldr	r3, [r4, #4]
 80034a2:	1ac0      	subs	r0, r0, r3
 80034a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80034a6:	b10b      	cbz	r3, 80034ac <__sflush_r+0x44>
 80034a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034aa:	1ac0      	subs	r0, r0, r3
 80034ac:	2300      	movs	r3, #0
 80034ae:	4602      	mov	r2, r0
 80034b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80034b2:	4628      	mov	r0, r5
 80034b4:	6a21      	ldr	r1, [r4, #32]
 80034b6:	47b0      	blx	r6
 80034b8:	1c43      	adds	r3, r0, #1
 80034ba:	89a3      	ldrh	r3, [r4, #12]
 80034bc:	d106      	bne.n	80034cc <__sflush_r+0x64>
 80034be:	6829      	ldr	r1, [r5, #0]
 80034c0:	291d      	cmp	r1, #29
 80034c2:	d82b      	bhi.n	800351c <__sflush_r+0xb4>
 80034c4:	4a28      	ldr	r2, [pc, #160]	; (8003568 <__sflush_r+0x100>)
 80034c6:	410a      	asrs	r2, r1
 80034c8:	07d6      	lsls	r6, r2, #31
 80034ca:	d427      	bmi.n	800351c <__sflush_r+0xb4>
 80034cc:	2200      	movs	r2, #0
 80034ce:	6062      	str	r2, [r4, #4]
 80034d0:	6922      	ldr	r2, [r4, #16]
 80034d2:	04d9      	lsls	r1, r3, #19
 80034d4:	6022      	str	r2, [r4, #0]
 80034d6:	d504      	bpl.n	80034e2 <__sflush_r+0x7a>
 80034d8:	1c42      	adds	r2, r0, #1
 80034da:	d101      	bne.n	80034e0 <__sflush_r+0x78>
 80034dc:	682b      	ldr	r3, [r5, #0]
 80034de:	b903      	cbnz	r3, 80034e2 <__sflush_r+0x7a>
 80034e0:	6560      	str	r0, [r4, #84]	; 0x54
 80034e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034e4:	602f      	str	r7, [r5, #0]
 80034e6:	2900      	cmp	r1, #0
 80034e8:	d0ca      	beq.n	8003480 <__sflush_r+0x18>
 80034ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034ee:	4299      	cmp	r1, r3
 80034f0:	d002      	beq.n	80034f8 <__sflush_r+0x90>
 80034f2:	4628      	mov	r0, r5
 80034f4:	f7ff fbee 	bl	8002cd4 <_free_r>
 80034f8:	2000      	movs	r0, #0
 80034fa:	6360      	str	r0, [r4, #52]	; 0x34
 80034fc:	e7c1      	b.n	8003482 <__sflush_r+0x1a>
 80034fe:	2301      	movs	r3, #1
 8003500:	4628      	mov	r0, r5
 8003502:	47b0      	blx	r6
 8003504:	1c41      	adds	r1, r0, #1
 8003506:	d1c8      	bne.n	800349a <__sflush_r+0x32>
 8003508:	682b      	ldr	r3, [r5, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d0c5      	beq.n	800349a <__sflush_r+0x32>
 800350e:	2b1d      	cmp	r3, #29
 8003510:	d001      	beq.n	8003516 <__sflush_r+0xae>
 8003512:	2b16      	cmp	r3, #22
 8003514:	d101      	bne.n	800351a <__sflush_r+0xb2>
 8003516:	602f      	str	r7, [r5, #0]
 8003518:	e7b2      	b.n	8003480 <__sflush_r+0x18>
 800351a:	89a3      	ldrh	r3, [r4, #12]
 800351c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003520:	81a3      	strh	r3, [r4, #12]
 8003522:	e7ae      	b.n	8003482 <__sflush_r+0x1a>
 8003524:	690f      	ldr	r7, [r1, #16]
 8003526:	2f00      	cmp	r7, #0
 8003528:	d0aa      	beq.n	8003480 <__sflush_r+0x18>
 800352a:	0793      	lsls	r3, r2, #30
 800352c:	bf18      	it	ne
 800352e:	2300      	movne	r3, #0
 8003530:	680e      	ldr	r6, [r1, #0]
 8003532:	bf08      	it	eq
 8003534:	694b      	ldreq	r3, [r1, #20]
 8003536:	1bf6      	subs	r6, r6, r7
 8003538:	600f      	str	r7, [r1, #0]
 800353a:	608b      	str	r3, [r1, #8]
 800353c:	2e00      	cmp	r6, #0
 800353e:	dd9f      	ble.n	8003480 <__sflush_r+0x18>
 8003540:	4633      	mov	r3, r6
 8003542:	463a      	mov	r2, r7
 8003544:	4628      	mov	r0, r5
 8003546:	6a21      	ldr	r1, [r4, #32]
 8003548:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800354c:	47e0      	blx	ip
 800354e:	2800      	cmp	r0, #0
 8003550:	dc06      	bgt.n	8003560 <__sflush_r+0xf8>
 8003552:	89a3      	ldrh	r3, [r4, #12]
 8003554:	f04f 30ff 	mov.w	r0, #4294967295
 8003558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800355c:	81a3      	strh	r3, [r4, #12]
 800355e:	e790      	b.n	8003482 <__sflush_r+0x1a>
 8003560:	4407      	add	r7, r0
 8003562:	1a36      	subs	r6, r6, r0
 8003564:	e7ea      	b.n	800353c <__sflush_r+0xd4>
 8003566:	bf00      	nop
 8003568:	dfbffffe 	.word	0xdfbffffe

0800356c <_fflush_r>:
 800356c:	b538      	push	{r3, r4, r5, lr}
 800356e:	690b      	ldr	r3, [r1, #16]
 8003570:	4605      	mov	r5, r0
 8003572:	460c      	mov	r4, r1
 8003574:	b913      	cbnz	r3, 800357c <_fflush_r+0x10>
 8003576:	2500      	movs	r5, #0
 8003578:	4628      	mov	r0, r5
 800357a:	bd38      	pop	{r3, r4, r5, pc}
 800357c:	b118      	cbz	r0, 8003586 <_fflush_r+0x1a>
 800357e:	6a03      	ldr	r3, [r0, #32]
 8003580:	b90b      	cbnz	r3, 8003586 <_fflush_r+0x1a>
 8003582:	f7ff fa9f 	bl	8002ac4 <__sinit>
 8003586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d0f3      	beq.n	8003576 <_fflush_r+0xa>
 800358e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003590:	07d0      	lsls	r0, r2, #31
 8003592:	d404      	bmi.n	800359e <_fflush_r+0x32>
 8003594:	0599      	lsls	r1, r3, #22
 8003596:	d402      	bmi.n	800359e <_fflush_r+0x32>
 8003598:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800359a:	f7ff fb98 	bl	8002cce <__retarget_lock_acquire_recursive>
 800359e:	4628      	mov	r0, r5
 80035a0:	4621      	mov	r1, r4
 80035a2:	f7ff ff61 	bl	8003468 <__sflush_r>
 80035a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80035a8:	4605      	mov	r5, r0
 80035aa:	07da      	lsls	r2, r3, #31
 80035ac:	d4e4      	bmi.n	8003578 <_fflush_r+0xc>
 80035ae:	89a3      	ldrh	r3, [r4, #12]
 80035b0:	059b      	lsls	r3, r3, #22
 80035b2:	d4e1      	bmi.n	8003578 <_fflush_r+0xc>
 80035b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035b6:	f7ff fb8b 	bl	8002cd0 <__retarget_lock_release_recursive>
 80035ba:	e7dd      	b.n	8003578 <_fflush_r+0xc>

080035bc <__swbuf_r>:
 80035bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035be:	460e      	mov	r6, r1
 80035c0:	4614      	mov	r4, r2
 80035c2:	4605      	mov	r5, r0
 80035c4:	b118      	cbz	r0, 80035ce <__swbuf_r+0x12>
 80035c6:	6a03      	ldr	r3, [r0, #32]
 80035c8:	b90b      	cbnz	r3, 80035ce <__swbuf_r+0x12>
 80035ca:	f7ff fa7b 	bl	8002ac4 <__sinit>
 80035ce:	69a3      	ldr	r3, [r4, #24]
 80035d0:	60a3      	str	r3, [r4, #8]
 80035d2:	89a3      	ldrh	r3, [r4, #12]
 80035d4:	071a      	lsls	r2, r3, #28
 80035d6:	d525      	bpl.n	8003624 <__swbuf_r+0x68>
 80035d8:	6923      	ldr	r3, [r4, #16]
 80035da:	b31b      	cbz	r3, 8003624 <__swbuf_r+0x68>
 80035dc:	6823      	ldr	r3, [r4, #0]
 80035de:	6922      	ldr	r2, [r4, #16]
 80035e0:	b2f6      	uxtb	r6, r6
 80035e2:	1a98      	subs	r0, r3, r2
 80035e4:	6963      	ldr	r3, [r4, #20]
 80035e6:	4637      	mov	r7, r6
 80035e8:	4283      	cmp	r3, r0
 80035ea:	dc04      	bgt.n	80035f6 <__swbuf_r+0x3a>
 80035ec:	4621      	mov	r1, r4
 80035ee:	4628      	mov	r0, r5
 80035f0:	f7ff ffbc 	bl	800356c <_fflush_r>
 80035f4:	b9e0      	cbnz	r0, 8003630 <__swbuf_r+0x74>
 80035f6:	68a3      	ldr	r3, [r4, #8]
 80035f8:	3b01      	subs	r3, #1
 80035fa:	60a3      	str	r3, [r4, #8]
 80035fc:	6823      	ldr	r3, [r4, #0]
 80035fe:	1c5a      	adds	r2, r3, #1
 8003600:	6022      	str	r2, [r4, #0]
 8003602:	701e      	strb	r6, [r3, #0]
 8003604:	6962      	ldr	r2, [r4, #20]
 8003606:	1c43      	adds	r3, r0, #1
 8003608:	429a      	cmp	r2, r3
 800360a:	d004      	beq.n	8003616 <__swbuf_r+0x5a>
 800360c:	89a3      	ldrh	r3, [r4, #12]
 800360e:	07db      	lsls	r3, r3, #31
 8003610:	d506      	bpl.n	8003620 <__swbuf_r+0x64>
 8003612:	2e0a      	cmp	r6, #10
 8003614:	d104      	bne.n	8003620 <__swbuf_r+0x64>
 8003616:	4621      	mov	r1, r4
 8003618:	4628      	mov	r0, r5
 800361a:	f7ff ffa7 	bl	800356c <_fflush_r>
 800361e:	b938      	cbnz	r0, 8003630 <__swbuf_r+0x74>
 8003620:	4638      	mov	r0, r7
 8003622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003624:	4621      	mov	r1, r4
 8003626:	4628      	mov	r0, r5
 8003628:	f000 f806 	bl	8003638 <__swsetup_r>
 800362c:	2800      	cmp	r0, #0
 800362e:	d0d5      	beq.n	80035dc <__swbuf_r+0x20>
 8003630:	f04f 37ff 	mov.w	r7, #4294967295
 8003634:	e7f4      	b.n	8003620 <__swbuf_r+0x64>
	...

08003638 <__swsetup_r>:
 8003638:	b538      	push	{r3, r4, r5, lr}
 800363a:	4b2a      	ldr	r3, [pc, #168]	; (80036e4 <__swsetup_r+0xac>)
 800363c:	4605      	mov	r5, r0
 800363e:	6818      	ldr	r0, [r3, #0]
 8003640:	460c      	mov	r4, r1
 8003642:	b118      	cbz	r0, 800364c <__swsetup_r+0x14>
 8003644:	6a03      	ldr	r3, [r0, #32]
 8003646:	b90b      	cbnz	r3, 800364c <__swsetup_r+0x14>
 8003648:	f7ff fa3c 	bl	8002ac4 <__sinit>
 800364c:	89a3      	ldrh	r3, [r4, #12]
 800364e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003652:	0718      	lsls	r0, r3, #28
 8003654:	d422      	bmi.n	800369c <__swsetup_r+0x64>
 8003656:	06d9      	lsls	r1, r3, #27
 8003658:	d407      	bmi.n	800366a <__swsetup_r+0x32>
 800365a:	2309      	movs	r3, #9
 800365c:	602b      	str	r3, [r5, #0]
 800365e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003662:	f04f 30ff 	mov.w	r0, #4294967295
 8003666:	81a3      	strh	r3, [r4, #12]
 8003668:	e034      	b.n	80036d4 <__swsetup_r+0x9c>
 800366a:	0758      	lsls	r0, r3, #29
 800366c:	d512      	bpl.n	8003694 <__swsetup_r+0x5c>
 800366e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003670:	b141      	cbz	r1, 8003684 <__swsetup_r+0x4c>
 8003672:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003676:	4299      	cmp	r1, r3
 8003678:	d002      	beq.n	8003680 <__swsetup_r+0x48>
 800367a:	4628      	mov	r0, r5
 800367c:	f7ff fb2a 	bl	8002cd4 <_free_r>
 8003680:	2300      	movs	r3, #0
 8003682:	6363      	str	r3, [r4, #52]	; 0x34
 8003684:	89a3      	ldrh	r3, [r4, #12]
 8003686:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800368a:	81a3      	strh	r3, [r4, #12]
 800368c:	2300      	movs	r3, #0
 800368e:	6063      	str	r3, [r4, #4]
 8003690:	6923      	ldr	r3, [r4, #16]
 8003692:	6023      	str	r3, [r4, #0]
 8003694:	89a3      	ldrh	r3, [r4, #12]
 8003696:	f043 0308 	orr.w	r3, r3, #8
 800369a:	81a3      	strh	r3, [r4, #12]
 800369c:	6923      	ldr	r3, [r4, #16]
 800369e:	b94b      	cbnz	r3, 80036b4 <__swsetup_r+0x7c>
 80036a0:	89a3      	ldrh	r3, [r4, #12]
 80036a2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80036a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036aa:	d003      	beq.n	80036b4 <__swsetup_r+0x7c>
 80036ac:	4621      	mov	r1, r4
 80036ae:	4628      	mov	r0, r5
 80036b0:	f000 f85d 	bl	800376e <__smakebuf_r>
 80036b4:	89a0      	ldrh	r0, [r4, #12]
 80036b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80036ba:	f010 0301 	ands.w	r3, r0, #1
 80036be:	d00a      	beq.n	80036d6 <__swsetup_r+0x9e>
 80036c0:	2300      	movs	r3, #0
 80036c2:	60a3      	str	r3, [r4, #8]
 80036c4:	6963      	ldr	r3, [r4, #20]
 80036c6:	425b      	negs	r3, r3
 80036c8:	61a3      	str	r3, [r4, #24]
 80036ca:	6923      	ldr	r3, [r4, #16]
 80036cc:	b943      	cbnz	r3, 80036e0 <__swsetup_r+0xa8>
 80036ce:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80036d2:	d1c4      	bne.n	800365e <__swsetup_r+0x26>
 80036d4:	bd38      	pop	{r3, r4, r5, pc}
 80036d6:	0781      	lsls	r1, r0, #30
 80036d8:	bf58      	it	pl
 80036da:	6963      	ldrpl	r3, [r4, #20]
 80036dc:	60a3      	str	r3, [r4, #8]
 80036de:	e7f4      	b.n	80036ca <__swsetup_r+0x92>
 80036e0:	2000      	movs	r0, #0
 80036e2:	e7f7      	b.n	80036d4 <__swsetup_r+0x9c>
 80036e4:	20000064 	.word	0x20000064

080036e8 <_sbrk_r>:
 80036e8:	b538      	push	{r3, r4, r5, lr}
 80036ea:	2300      	movs	r3, #0
 80036ec:	4d05      	ldr	r5, [pc, #20]	; (8003704 <_sbrk_r+0x1c>)
 80036ee:	4604      	mov	r4, r0
 80036f0:	4608      	mov	r0, r1
 80036f2:	602b      	str	r3, [r5, #0]
 80036f4:	f7fd fa3e 	bl	8000b74 <_sbrk>
 80036f8:	1c43      	adds	r3, r0, #1
 80036fa:	d102      	bne.n	8003702 <_sbrk_r+0x1a>
 80036fc:	682b      	ldr	r3, [r5, #0]
 80036fe:	b103      	cbz	r3, 8003702 <_sbrk_r+0x1a>
 8003700:	6023      	str	r3, [r4, #0]
 8003702:	bd38      	pop	{r3, r4, r5, pc}
 8003704:	20000260 	.word	0x20000260

08003708 <memchr>:
 8003708:	4603      	mov	r3, r0
 800370a:	b510      	push	{r4, lr}
 800370c:	b2c9      	uxtb	r1, r1
 800370e:	4402      	add	r2, r0
 8003710:	4293      	cmp	r3, r2
 8003712:	4618      	mov	r0, r3
 8003714:	d101      	bne.n	800371a <memchr+0x12>
 8003716:	2000      	movs	r0, #0
 8003718:	e003      	b.n	8003722 <memchr+0x1a>
 800371a:	7804      	ldrb	r4, [r0, #0]
 800371c:	3301      	adds	r3, #1
 800371e:	428c      	cmp	r4, r1
 8003720:	d1f6      	bne.n	8003710 <memchr+0x8>
 8003722:	bd10      	pop	{r4, pc}

08003724 <__swhatbuf_r>:
 8003724:	b570      	push	{r4, r5, r6, lr}
 8003726:	460c      	mov	r4, r1
 8003728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800372c:	4615      	mov	r5, r2
 800372e:	2900      	cmp	r1, #0
 8003730:	461e      	mov	r6, r3
 8003732:	b096      	sub	sp, #88	; 0x58
 8003734:	da0c      	bge.n	8003750 <__swhatbuf_r+0x2c>
 8003736:	89a3      	ldrh	r3, [r4, #12]
 8003738:	2100      	movs	r1, #0
 800373a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800373e:	bf0c      	ite	eq
 8003740:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003744:	2340      	movne	r3, #64	; 0x40
 8003746:	2000      	movs	r0, #0
 8003748:	6031      	str	r1, [r6, #0]
 800374a:	602b      	str	r3, [r5, #0]
 800374c:	b016      	add	sp, #88	; 0x58
 800374e:	bd70      	pop	{r4, r5, r6, pc}
 8003750:	466a      	mov	r2, sp
 8003752:	f000 f849 	bl	80037e8 <_fstat_r>
 8003756:	2800      	cmp	r0, #0
 8003758:	dbed      	blt.n	8003736 <__swhatbuf_r+0x12>
 800375a:	9901      	ldr	r1, [sp, #4]
 800375c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003760:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003764:	4259      	negs	r1, r3
 8003766:	4159      	adcs	r1, r3
 8003768:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800376c:	e7eb      	b.n	8003746 <__swhatbuf_r+0x22>

0800376e <__smakebuf_r>:
 800376e:	898b      	ldrh	r3, [r1, #12]
 8003770:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003772:	079d      	lsls	r5, r3, #30
 8003774:	4606      	mov	r6, r0
 8003776:	460c      	mov	r4, r1
 8003778:	d507      	bpl.n	800378a <__smakebuf_r+0x1c>
 800377a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800377e:	6023      	str	r3, [r4, #0]
 8003780:	6123      	str	r3, [r4, #16]
 8003782:	2301      	movs	r3, #1
 8003784:	6163      	str	r3, [r4, #20]
 8003786:	b002      	add	sp, #8
 8003788:	bd70      	pop	{r4, r5, r6, pc}
 800378a:	466a      	mov	r2, sp
 800378c:	ab01      	add	r3, sp, #4
 800378e:	f7ff ffc9 	bl	8003724 <__swhatbuf_r>
 8003792:	9900      	ldr	r1, [sp, #0]
 8003794:	4605      	mov	r5, r0
 8003796:	4630      	mov	r0, r6
 8003798:	f7ff fb04 	bl	8002da4 <_malloc_r>
 800379c:	b948      	cbnz	r0, 80037b2 <__smakebuf_r+0x44>
 800379e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037a2:	059a      	lsls	r2, r3, #22
 80037a4:	d4ef      	bmi.n	8003786 <__smakebuf_r+0x18>
 80037a6:	f023 0303 	bic.w	r3, r3, #3
 80037aa:	f043 0302 	orr.w	r3, r3, #2
 80037ae:	81a3      	strh	r3, [r4, #12]
 80037b0:	e7e3      	b.n	800377a <__smakebuf_r+0xc>
 80037b2:	89a3      	ldrh	r3, [r4, #12]
 80037b4:	6020      	str	r0, [r4, #0]
 80037b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037ba:	81a3      	strh	r3, [r4, #12]
 80037bc:	9b00      	ldr	r3, [sp, #0]
 80037be:	6120      	str	r0, [r4, #16]
 80037c0:	6163      	str	r3, [r4, #20]
 80037c2:	9b01      	ldr	r3, [sp, #4]
 80037c4:	b15b      	cbz	r3, 80037de <__smakebuf_r+0x70>
 80037c6:	4630      	mov	r0, r6
 80037c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037cc:	f000 f81e 	bl	800380c <_isatty_r>
 80037d0:	b128      	cbz	r0, 80037de <__smakebuf_r+0x70>
 80037d2:	89a3      	ldrh	r3, [r4, #12]
 80037d4:	f023 0303 	bic.w	r3, r3, #3
 80037d8:	f043 0301 	orr.w	r3, r3, #1
 80037dc:	81a3      	strh	r3, [r4, #12]
 80037de:	89a3      	ldrh	r3, [r4, #12]
 80037e0:	431d      	orrs	r5, r3
 80037e2:	81a5      	strh	r5, [r4, #12]
 80037e4:	e7cf      	b.n	8003786 <__smakebuf_r+0x18>
	...

080037e8 <_fstat_r>:
 80037e8:	b538      	push	{r3, r4, r5, lr}
 80037ea:	2300      	movs	r3, #0
 80037ec:	4d06      	ldr	r5, [pc, #24]	; (8003808 <_fstat_r+0x20>)
 80037ee:	4604      	mov	r4, r0
 80037f0:	4608      	mov	r0, r1
 80037f2:	4611      	mov	r1, r2
 80037f4:	602b      	str	r3, [r5, #0]
 80037f6:	f7fd f997 	bl	8000b28 <_fstat>
 80037fa:	1c43      	adds	r3, r0, #1
 80037fc:	d102      	bne.n	8003804 <_fstat_r+0x1c>
 80037fe:	682b      	ldr	r3, [r5, #0]
 8003800:	b103      	cbz	r3, 8003804 <_fstat_r+0x1c>
 8003802:	6023      	str	r3, [r4, #0]
 8003804:	bd38      	pop	{r3, r4, r5, pc}
 8003806:	bf00      	nop
 8003808:	20000260 	.word	0x20000260

0800380c <_isatty_r>:
 800380c:	b538      	push	{r3, r4, r5, lr}
 800380e:	2300      	movs	r3, #0
 8003810:	4d05      	ldr	r5, [pc, #20]	; (8003828 <_isatty_r+0x1c>)
 8003812:	4604      	mov	r4, r0
 8003814:	4608      	mov	r0, r1
 8003816:	602b      	str	r3, [r5, #0]
 8003818:	f7fd f995 	bl	8000b46 <_isatty>
 800381c:	1c43      	adds	r3, r0, #1
 800381e:	d102      	bne.n	8003826 <_isatty_r+0x1a>
 8003820:	682b      	ldr	r3, [r5, #0]
 8003822:	b103      	cbz	r3, 8003826 <_isatty_r+0x1a>
 8003824:	6023      	str	r3, [r4, #0]
 8003826:	bd38      	pop	{r3, r4, r5, pc}
 8003828:	20000260 	.word	0x20000260

0800382c <_init>:
 800382c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800382e:	bf00      	nop
 8003830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003832:	bc08      	pop	{r3}
 8003834:	469e      	mov	lr, r3
 8003836:	4770      	bx	lr

08003838 <_fini>:
 8003838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800383a:	bf00      	nop
 800383c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800383e:	bc08      	pop	{r3}
 8003840:	469e      	mov	lr, r3
 8003842:	4770      	bx	lr
