{
    "nl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/51-openroad-fillinsertion/mult.nl.v",
    "pnl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/51-openroad-fillinsertion/mult.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/52-odb-cellfrequencytables/mult.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/52-odb-cellfrequencytables/mult.odb",
    "sdc": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/51-openroad-fillinsertion/mult.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/min_tt_025C_1v80/mult__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/min_ss_100C_1v60/mult__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/min_ff_n40C_1v95/mult__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/max_tt_025C_1v80/mult__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/max_ss_100C_1v60/mult__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/max_ff_n40C_1v95/mult__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/53-openroad-rcx/nom/mult.nom.spef",
        "min_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/53-openroad-rcx/min/mult.min.spef",
        "max_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/53-openroad-rcx/max/mult.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/min_tt_025C_1v80/mult__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/min_ss_100C_1v60/mult__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/min_ff_n40C_1v95/mult__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/max_tt_025C_1v80/mult__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/max_ss_100C_1v60/mult__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/max_ff_n40C_1v95/mult__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/05-yosys-jsonheader/mult.h.json",
    "vh": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/28-odb-writeverilogheader/mult.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 545,
        "design__instance__area": 3637.24,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0005478771636262536,
        "power__switching__total": 0.0004071284201927483,
        "power__leakage__total": 3.98058164208237e-09,
        "power__total": 0.000955009541939944,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2569177443509353,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25857555717376735,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.35843223847946515,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 4.054997785660115,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.358432,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 4.054998,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.26299310695811207,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2648399630118087,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6896137189818944,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.15739232584957877,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -0.15739232584957877,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.15739232584957877,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.941162,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.157392,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 1,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2552282624154302,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.256859318862612,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13961726614455838,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.5494375110397804,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.139617,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 5.549438,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 1,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25454145067739703,
        "clock__skew__worst_setup": 0.25601163580376096,
        "timing__hold__ws": 0.13429968628427105,
        "timing__setup__ws": -0.2066809004663936,
        "timing__hold__tns": 0,
        "timing__setup__tns": -0.2066809004663936,
        "timing__hold__wns": 0,
        "timing__setup__wns": -0.2066809004663936,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.1343,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 3,
        "timing__setup_r2r__ws": -0.206681,
        "timing__setup_r2r_vio__count": 3,
        "design__die__bbox": "0.0 0.0 99.43 110.15",
        "design__core__bbox": "5.52 10.88 93.84 97.92",
        "design__io": 36,
        "design__die__area": 10952.2,
        "design__core__area": 7687.37,
        "design__instance__count__stdcell": 545,
        "design__instance__area__stdcell": 3637.24,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.473145,
        "design__instance__utilization__stdcell": 0.473145,
        "design__instance__count__class:inverter": 37,
        "design__instance__count__class:sequential_cell": 32,
        "design__instance__count__class:multi_input_combinational_cell": 300,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 588,
        "design__instance__count__class:tap_cell": 102,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 814948,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 6617.86,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 66,
        "design__instance__count__class:clock_buffer": 5,
        "design__instance__count__class:clock_inverter": 3,
        "design__instance__count__setup_buffer": 4,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 458,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 101,
        "route__wirelength__iter:1": 7158,
        "route__drc_errors__iter:2": 70,
        "route__wirelength__iter:2": 7129,
        "route__drc_errors__iter:3": 53,
        "route__wirelength__iter:3": 7065,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 7038,
        "route__drc_errors": 0,
        "route__wirelength": 7038,
        "route__vias": 2794,
        "route__vias__singlecut": 2794,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 157.6,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2560805528999637,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2575638664139651,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3513789914045421,
        "timing__setup__ws__corner:min_tt_025C_1v80": 4.086251896954869,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.351379,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 4.086252,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.26171801577826803,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2633857373418751,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.6955474171271224,
        "timing__setup__ws__corner:min_ss_100C_1v60": -0.11031176284658527,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -0.11031176284658527,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -0.11031176284658527,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.928563,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 1,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -0.110312,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 1,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25454145067739703,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25601163580376096,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.13429968628427105,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.57016049051431,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.1343,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 5.57016,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2584167675211794,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2604205813594215,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.36358661555051686,
        "timing__setup__ws__corner:max_tt_025C_1v80": 4.02726530189907,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.363587,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 4.027265,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.26470751340122495,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2668476348751704,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.6835199266719876,
        "timing__setup__ws__corner:max_ss_100C_1v60": -0.2066809004663936,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -0.2066809004663936,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -0.2066809004663936,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.950324,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 1,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.206681,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2565402130007342,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2584822984370613,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.14287621490321242,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.529642678040088,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.142876,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 5.529643,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 3,
        "timing__unannotated_net_filtered__count": 0
    }
}