#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x147e05590 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v0x600000f0e5b0_0 .var "clk", 0 0;
v0x600000f0e640_0 .var/i "i", 31 0;
v0x600000f0e6d0_0 .net "rd_data", 7 0, L_0x60000160d810;  1 drivers
v0x600000f0e760_0 .var "rd_en", 0 0;
v0x600000f0e7f0_0 .net "rd_ready", 0 0, L_0x60000160d7a0;  1 drivers
v0x600000f0e880_0 .net "rd_val", 0 0, v0x600000f0e1c0_0;  1 drivers
v0x600000f0e910_0 .var "reset", 0 0;
v0x600000f0e9a0_0 .var "wr_data", 7 0;
v0x600000f0ea30_0 .var "wr_en", 0 0;
v0x600000f0eac0_0 .net "wr_ready", 0 0, L_0x60000160d730;  1 drivers
S_0x147e047f0 .scope module, "fifo1" "fifo_cycle" 2 16, 3 1 0, S_0x147e05590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "wr_ready";
    .port_info 7 /OUTPUT 1 "rd_ready";
    .port_info 8 /OUTPUT 1 "rd_val";
P_0x60000080d2c0 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x60000080d300 .param/l "FIFO_DEPTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x60000080d340 .param/l "POS_WIDTH" 1 3 15, +C4<00000000000000000000000000000011>;
L_0x60000160d6c0 .functor NOT 1, v0x600000f0de60_0, C4<0>, C4<0>, C4<0>;
L_0x60000160d730 .functor OR 1, L_0x60000160d6c0, L_0x600000c0c5a0, C4<0>, C4<0>;
L_0x60000160d7a0 .functor OR 1, v0x600000f0de60_0, L_0x600000c0c640, C4<0>, C4<0>;
L_0x60000160d810 .functor BUFZ 8, L_0x600000c0c6e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600000f0d200_0 .net *"_ivl_0", 31 0, L_0x600000c0c000;  1 drivers
v0x600000f0d290_0 .net *"_ivl_10", 2 0, L_0x600000c0c140;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f0d320_0 .net/2u *"_ivl_12", 2 0, L_0x1380780e8;  1 drivers
v0x600000f0d3b0_0 .net *"_ivl_16", 31 0, L_0x600000c0c320;  1 drivers
L_0x138078130 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f0d440_0 .net *"_ivl_19", 28 0, L_0x138078130;  1 drivers
L_0x138078178 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000f0d4d0_0 .net/2u *"_ivl_20", 31 0, L_0x138078178;  1 drivers
v0x600000f0d560_0 .net *"_ivl_22", 0 0, L_0x600000c0c3c0;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000f0d5f0_0 .net/2u *"_ivl_24", 2 0, L_0x1380781c0;  1 drivers
v0x600000f0d680_0 .net *"_ivl_26", 2 0, L_0x600000c0c460;  1 drivers
L_0x138078208 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000f0d710_0 .net/2u *"_ivl_28", 2 0, L_0x138078208;  1 drivers
L_0x138078010 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000f0d7a0_0 .net *"_ivl_3", 28 0, L_0x138078010;  1 drivers
v0x600000f0d830_0 .net *"_ivl_32", 0 0, L_0x60000160d6c0;  1 drivers
v0x600000f0d8c0_0 .net *"_ivl_34", 0 0, L_0x600000c0c5a0;  1 drivers
v0x600000f0d950_0 .net *"_ivl_38", 0 0, L_0x600000c0c640;  1 drivers
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000f0d9e0_0 .net/2u *"_ivl_4", 31 0, L_0x138078058;  1 drivers
v0x600000f0da70_0 .net *"_ivl_42", 7 0, L_0x600000c0c6e0;  1 drivers
v0x600000f0db00_0 .net *"_ivl_44", 4 0, L_0x600000c0c780;  1 drivers
L_0x138078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000f0db90_0 .net *"_ivl_47", 1 0, L_0x138078250;  1 drivers
v0x600000f0dc20_0 .net *"_ivl_6", 0 0, L_0x600000c0c0a0;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000f0dcb0_0 .net/2u *"_ivl_8", 2 0, L_0x1380780a0;  1 drivers
v0x600000f0dd40 .array "array", 0 7, 7 0;
v0x600000f0ddd0_0 .net "clk", 0 0, v0x600000f0e5b0_0;  1 drivers
v0x600000f0de60_0 .var "filled", 0 0;
v0x600000f0def0_0 .net "rd_data", 7 0, L_0x60000160d810;  alias, 1 drivers
v0x600000f0df80_0 .net "rd_en", 0 0, v0x600000f0e760_0;  1 drivers
v0x600000f0e010_0 .net "rd_next_pos", 2 0, L_0x600000c0c500;  1 drivers
v0x600000f0e0a0_0 .var "rd_pos", 2 0;
v0x600000f0e130_0 .net "rd_ready", 0 0, L_0x60000160d7a0;  alias, 1 drivers
v0x600000f0e1c0_0 .var "rd_val", 0 0;
v0x600000f0e250_0 .net "reset", 0 0, v0x600000f0e910_0;  1 drivers
v0x600000f0e2e0_0 .net "wr_data", 7 0, v0x600000f0e9a0_0;  1 drivers
v0x600000f0e370_0 .net "wr_en", 0 0, v0x600000f0ea30_0;  1 drivers
v0x600000f0e400_0 .net "wr_next_pos", 2 0, L_0x600000c0c1e0;  1 drivers
v0x600000f0e490_0 .var "wr_pos", 2 0;
v0x600000f0e520_0 .net "wr_ready", 0 0, L_0x60000160d730;  alias, 1 drivers
E_0x600003309680 .event posedge, v0x600000f0ddd0_0;
L_0x600000c0c000 .concat [ 3 29 0 0], v0x600000f0e490_0, L_0x138078010;
L_0x600000c0c0a0 .cmp/gt 32, L_0x138078058, L_0x600000c0c000;
L_0x600000c0c140 .arith/sum 3, v0x600000f0e490_0, L_0x1380780a0;
L_0x600000c0c1e0 .functor MUXZ 3, L_0x1380780e8, L_0x600000c0c140, L_0x600000c0c0a0, C4<>;
L_0x600000c0c320 .concat [ 3 29 0 0], v0x600000f0e0a0_0, L_0x138078130;
L_0x600000c0c3c0 .cmp/gt 32, L_0x138078178, L_0x600000c0c320;
L_0x600000c0c460 .arith/sum 3, v0x600000f0e0a0_0, L_0x1380781c0;
L_0x600000c0c500 .functor MUXZ 3, L_0x138078208, L_0x600000c0c460, L_0x600000c0c3c0, C4<>;
L_0x600000c0c5a0 .cmp/ne 3, v0x600000f0e490_0, v0x600000f0e0a0_0;
L_0x600000c0c640 .cmp/ne 3, v0x600000f0e0a0_0, v0x600000f0e490_0;
L_0x600000c0c6e0 .array/port v0x600000f0dd40, L_0x600000c0c780;
L_0x600000c0c780 .concat [ 3 2 0 0], v0x600000f0e0a0_0, L_0x138078250;
    .scope S_0x147e047f0;
T_0 ;
    %wait E_0x600003309680;
    %load/vec4 v0x600000f0e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x600000f0e490_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600000f0dd40, 4;
    %load/vec4 v0x600000f0e490_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f0dd40, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000f0e370_0;
    %load/vec4 v0x600000f0e520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x600000f0e2e0_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x600000f0e490_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600000f0dd40, 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %load/vec4 v0x600000f0e490_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000f0dd40, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x147e047f0;
T_1 ;
    %wait E_0x600003309680;
    %load/vec4 v0x600000f0e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0e1c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000f0df80_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x600000f0e130_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x600000f0e1c0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x600000f0e1c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x147e047f0;
T_2 ;
    %wait E_0x600003309680;
    %load/vec4 v0x600000f0e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000f0e490_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000f0e370_0;
    %load/vec4 v0x600000f0e520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x600000f0e400_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x600000f0e490_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0x600000f0e490_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x147e047f0;
T_3 ;
    %wait E_0x600003309680;
    %load/vec4 v0x600000f0e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000f0e0a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000f0df80_0;
    %load/vec4 v0x600000f0e130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x600000f0e010_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x600000f0e0a0_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x600000f0e0a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x147e047f0;
T_4 ;
    %wait E_0x600003309680;
    %load/vec4 v0x600000f0e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0de60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000f0e370_0;
    %load/vec4 v0x600000f0e490_0;
    %load/vec4 v0x600000f0e0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x600000f0df80_0;
    %load/vec4 v0x600000f0e490_0;
    %load/vec4 v0x600000f0e010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_4.4, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.5, 9;
T_4.4 ; End of true expr.
    %load/vec4 v0x600000f0de60_0;
    %pad/u 2;
    %jmp/0 T_4.5, 9;
 ; End of false expr.
    %blend;
T_4.5;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %pad/u 1;
    %assign/vec4 v0x600000f0de60_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147e05590;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000f0e5b0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x147e05590;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x600000f0e5b0_0;
    %inv;
    %store/vec4 v0x600000f0e5b0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x147e05590;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f0e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0ea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0e760_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0e910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f0ea30_0, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x600000f0e640_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x600000f0e640_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x600000f0e640_0;
    %pad/s 8;
    %assign/vec4 v0x600000f0e9a0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x600000f0e640_0;
    %subi 1, 0, 32;
    %store/vec4 v0x600000f0e640_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0ea30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f0e760_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000f0e640_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600000f0e640_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.3, 5;
    %delay 10, 0;
    %load/vec4 v0x600000f0e640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000f0e640_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0e760_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f0ea30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f0e760_0, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x600000f0e640_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x600000f0e640_0;
    %cmpi/s 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x600000f0e640_0;
    %pad/s 8;
    %assign/vec4 v0x600000f0e9a0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x600000f0e640_0;
    %subi 1, 0, 32;
    %store/vec4 v0x600000f0e640_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0ea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0e760_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f0ea30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f0e760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000f0e910_0, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x600000f0e9a0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0ea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0e910_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000f0e760_0, 0;
    %end;
    .thread T_7;
    .scope S_0x147e05590;
T_8 ;
    %vpi_call 2 58 "$monitor", v0x600000f0e6d0_0, " ", v0x600000f0e880_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x147e05590;
T_9 ;
    %vpi_call 2 62 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x147e05590 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x147e05590;
T_10 ;
    %delay 2000, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "./fifo_cycle.v";
