FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2012-2013 Xilinx
 *
 * CPU idle support for Xilinx Zynq
 *
 * based on arch/arm/mach-at91/cpuidle.c
 *
 * The cpu idle uses wait-for-interrupt and RAM self refresh in order
 * to implement two idle states -
 * #1 wait-for-interrupt
 * #2 wait-for-interrupt and RAM self refresh
/* bench 2849.2.0 aa32c463c52e */
/* bench 2849.2.1 0cfb86cb8444 */
/* bench 2849.2.2 4df47ffb0c93 */
/* bench 2849.2.3 77ce4f7092ba */
/* bench 2849.2.4 2beefe6eb644 */
/* bench 2849.2.5 3c50acb5ff37 */
/* bench 2849.2.6 e8f3cd5c1951 */
/* bench 2849.2.7 d5bfd4585051 */
/* bench 2849.2.8 92995ccdef81 */
/* bench 2849.2.9 59377b269c01 */
/* bench 2849.2.10 669dac8013b5 */

#include <linux/init.h>
#include <linux/cpuidle.h>
#include <linux/platform_device.h>
#include <asm/cpuidle.h>

#define ZYNQ_MAX_STATES		2

/* Actual code that puts the SoC in different idle states */
static int zynq_enter_idle(struct cpuidle_device *dev,
			   struct cpuidle_driver *drv, int index)
{
	/* Add code for DDR self refresh start */
/* bench 8730.2.0 80db5b1d4e56 */
/* bench 8730.2.1 01dfa2dec9f0 */
/* bench 8730.2.2 c2906fcec5a6 */
/* bench 8730.2.3 a57f694cb4e7 */
/* bench 8730.2.4 a77a8ef72d39 */
/* bench 8730.2.5 a7aa628b257f */
/* bench 8730.2.6 eea5d846a97c */
/* bench 8730.2.7 c27c395d8996 */
/* bench 15233.2.0 1c28d77f2968 */
/* bench 15233.2.1 22e73ff74122 */
/* bench 15233.2.2 812bcc1bba96 */
/* bench 15233.2.3 83a2789a7eaa */
/* bench 15233.2.4 0097384a8a97 */
/* bench 15233.2.5 4768186c2420 */
/* bench 15233.2.6 6bdde7b0efe1 */
/* bench 15233.2.7 462c41288605 */
/* bench 15233.2.8 2c411bf1a1aa */
/* bench 15233.2.9 c6123d498c26 */
	return index;
}

static struct cpuidle_driver zynq_idle_driver = {
	.name = "zynq_idle",
	.owner = THIS_MODULE,
	.states = {
		ARM_CPUIDLE_WFI_STATE,
		{
			.enter			= zynq_enter_idle,
			.exit_latency		= 10,
			.target_residency	= 10000,
			.name			= "RAM_SR",
			.desc			= "WFI and RAM Self Refresh",
		},
	},
	.safe_state_index = 0,
	.state_count = ZYNQ_MAX_STATES,
};

/* Initialize CPU idle by registering the idle states */
static int zynq_cpuidle_probe(struct platform_device *pdev)
{
	pr_info("Xilinx Zynq CpuIdle Driver started\n");

	return cpuidle_register(&zynq_idle_driver, NULL);
}

static struct platform_driver zynq_cpuidle_driver = {
	.driver = {
		.name = "cpuidle-zynq",
	},
	.probe = zynq_cpuidle_probe,
};
builtin_platform_driver(zynq_cpuidle_driver);
