{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "Clock_Gen": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Clock_Gen.v:1.1-149.10"
      },
      "ports": {
        "PL_CLK_100MHz": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_2d048M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "rst_32d768M": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "rst_16d384M": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "rst_n_1d024M": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "clk_32d768M": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "clk_16d384M": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "clk_200M": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "clk_1d024M": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "u_Div_clk32M768": {
          "hide_name": 0,
          "type": "Div_clk32M768",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen.v:75.19-92.6"
          },
          "port_directions": {
            "clk128K": "output",
            "clk16K": "output",
            "clk16M384": "output",
            "clk1K": "output",
            "clk1M024": "output",
            "clk256K": "output",
            "clk2K": "output",
            "clk2M048": "output",
            "clk32K": "output",
            "clk32M768": "input",
            "clk4K": "output",
            "clk4M096": "output",
            "clk512K": "output",
            "clk64K": "output",
            "clk8K": "output",
            "clk8M192": "output"
          },
          "connections": {
            "clk128K": [ 11 ],
            "clk16K": [ 12 ],
            "clk16M384": [ 8 ],
            "clk1K": [ 13 ],
            "clk1M024": [ 10 ],
            "clk256K": [ 14 ],
            "clk2K": [ 15 ],
            "clk2M048": [ 3 ],
            "clk32K": [ 16 ],
            "clk32M768": [ 7 ],
            "clk4K": [ 17 ],
            "clk4M096": [ 18 ],
            "clk512K": [ 19 ],
            "clk64K": [ 20 ],
            "clk8K": [ 21 ],
            "clk8M192": [ 22 ]
          }
        },
        "u_clk_wiz_128M": {
          "hide_name": 0,
          "type": "clk_wiz_128M",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen.v:61.18-65.6"
          },
          "port_directions": {
            "clk_128M": "output",
            "clk_200M": "output",
            "clk_in1": "input"
          },
          "connections": {
            "clk_128M": [ 23 ],
            "clk_200M": [ 9 ],
            "clk_in1": [ 2 ]
          }
        },
        "u_clk_wiz_32M768": {
          "hide_name": 0,
          "type": "clk_wiz_32M768",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen.v:68.20-72.6"
          },
          "port_directions": {
            "clk_32M768": "output",
            "clk_in1": "input",
            "locked": "output"
          },
          "connections": {
            "clk_32M768": [ 7 ],
            "clk_in1": [ 23 ],
            "locked": [ 24 ]
          }
        },
        "u_proc_sys_reset_16M384": {
          "hide_name": 0,
          "type": "proc_sys_reset_gen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen.v:108.24-119.6"
          },
          "port_directions": {
            "aux_reset_in": "input",
            "bus_struct_reset": "output",
            "dcm_locked": "input",
            "ext_reset_in": "input",
            "interconnect_aresetn": "output",
            "mb_debug_sys_rst": "input",
            "mb_reset": "output",
            "peripheral_aresetn": "output",
            "peripheral_reset": "output",
            "slowest_sync_clk": "input"
          },
          "connections": {
            "aux_reset_in": [ "1" ],
            "bus_struct_reset": [ 5 ],
            "dcm_locked": [ 24 ],
            "ext_reset_in": [ "1" ],
            "interconnect_aresetn": [ 25 ],
            "mb_debug_sys_rst": [ "0" ],
            "mb_reset": [ 26 ],
            "peripheral_aresetn": [ 27 ],
            "peripheral_reset": [ 28 ],
            "slowest_sync_clk": [ 8 ]
          }
        },
        "u_proc_sys_reset_1M024": {
          "hide_name": 0,
          "type": "proc_sys_reset_gen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen.v:122.24-133.6"
          },
          "port_directions": {
            "aux_reset_in": "input",
            "bus_struct_reset": "output",
            "dcm_locked": "input",
            "ext_reset_in": "input",
            "interconnect_aresetn": "output",
            "mb_debug_sys_rst": "input",
            "mb_reset": "output",
            "peripheral_aresetn": "output",
            "peripheral_reset": "output",
            "slowest_sync_clk": "input"
          },
          "connections": {
            "aux_reset_in": [ "1" ],
            "bus_struct_reset": [ 29 ],
            "dcm_locked": [ 24 ],
            "ext_reset_in": [ "1" ],
            "interconnect_aresetn": [ 6 ],
            "mb_debug_sys_rst": [ "0" ],
            "mb_reset": [ 30 ],
            "peripheral_aresetn": [ 31 ],
            "peripheral_reset": [ 32 ],
            "slowest_sync_clk": [ 10 ]
          }
        },
        "u_proc_sys_reset_32M768": {
          "hide_name": 0,
          "type": "proc_sys_reset_gen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Clock_Gen.v:136.24-147.6"
          },
          "port_directions": {
            "aux_reset_in": "input",
            "bus_struct_reset": "output",
            "dcm_locked": "input",
            "ext_reset_in": "input",
            "interconnect_aresetn": "output",
            "mb_debug_sys_rst": "input",
            "mb_reset": "output",
            "peripheral_aresetn": "output",
            "peripheral_reset": "output",
            "slowest_sync_clk": "input"
          },
          "connections": {
            "aux_reset_in": [ "1" ],
            "bus_struct_reset": [ 4 ],
            "dcm_locked": [ 24 ],
            "ext_reset_in": [ "1" ],
            "interconnect_aresetn": [ 33 ],
            "mb_debug_sys_rst": [ "0" ],
            "mb_reset": [ 34 ],
            "peripheral_aresetn": [ 35 ],
            "peripheral_reset": [ 36 ],
            "slowest_sync_clk": [ 7 ]
          }
        }
      },
      "netnames": {
        "PL_CLK_100MHz": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:2.17-2.30"
          }
        },
        "bus_struct_reset_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:43.16-43.34"
          }
        },
        "clk128K": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:33.10-33.17"
          }
        },
        "clk16K": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:36.10-36.16"
          }
        },
        "clk16M384": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:26.10-26.19"
          }
        },
        "clk1K": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:40.10-40.15"
          }
        },
        "clk1M024": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:30.10-30.18"
          }
        },
        "clk256K": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:32.10-32.17"
          }
        },
        "clk2K": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:39.10-39.15"
          }
        },
        "clk2M048": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:29.10-29.18"
          }
        },
        "clk32K": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:35.10-35.16"
          }
        },
        "clk4K": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:38.10-38.15"
          }
        },
        "clk4M096": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:28.10-28.18"
          }
        },
        "clk512K": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:31.10-31.17"
          }
        },
        "clk64K": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:34.10-34.16"
          }
        },
        "clk8K": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:37.10-37.15"
          }
        },
        "clk8M192": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:27.10-27.18"
          }
        },
        "clk_128M": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:18.10-18.18"
          }
        },
        "clk_16d384M": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:8.17-8.28"
          }
        },
        "clk_1d024M": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:10.17-10.27"
          }
        },
        "clk_200M": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:9.17-9.25"
          }
        },
        "clk_2d048M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:3.17-3.27"
          }
        },
        "clk_32d768M": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:7.17-7.28"
          }
        },
        "clk_gen_32d768M": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:22.10-22.25"
          }
        },
        "interconnect_aresetn": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:47.16-47.36"
          }
        },
        "interconnect_aresetn_3": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:48.16-48.38"
          }
        },
        "locked": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:23.10-23.16"
          }
        },
        "mb_reset": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:52.16-52.24"
          }
        },
        "mb_reset_2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:53.16-53.26"
          }
        },
        "mb_reset_3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:54.16-54.26"
          }
        },
        "peripheral_aresetn": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:49.16-49.34"
          }
        },
        "peripheral_aresetn_2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:50.16-50.36"
          }
        },
        "peripheral_aresetn_3": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:51.16-51.36"
          }
        },
        "peripheral_reset": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:44.16-44.32"
          }
        },
        "peripheral_reset_2": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:45.16-45.34"
          }
        },
        "peripheral_reset_3": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:46.16-46.34"
          }
        },
        "rst_16d384M": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:5.17-5.28"
          }
        },
        "rst_32d768M": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:4.17-4.28"
          }
        },
        "rst_n_1d024M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Clock_Gen.v:6.17-6.29"
          }
        }
      }
    },
    "Div_clk32M768": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Div_clk32M768.v:11.1-52.10"
      },
      "ports": {
        "clk32M768": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk16M384": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "clk8M192": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "clk4M096": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "clk2M048": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "clk1M024": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "clk512K": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "clk256K": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "clk128K": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "clk64K": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "clk32K": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "clk16K": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "clk8K": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "clk4K": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "clk2K": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "clk1K": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Div_clk32M768.v:33$2": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001111",
            "Y_WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:33.16-33.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ]
          }
        },
        "$procdff$4": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:32.3-34.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
            "Q": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
          }
        }
      },
      "netnames": {
        "$0\\clk_cnt[14:0]": {
          "hide_name": 1,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:32.3-34.6"
          }
        },
        "$1\\clk_cnt[14:0]": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:29.14-29.29"
          }
        },
        "$add${workspace}/verilog/Div_clk32M768.v:33$2_Y": {
          "hide_name": 1,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:33.16-33.31"
          }
        },
        "clk128K": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:20.10-20.17"
          }
        },
        "clk16K": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:23.10-23.16"
          }
        },
        "clk16M384": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:13.10-13.19"
          }
        },
        "clk1K": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:27.10-27.15"
          }
        },
        "clk1M024": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:17.10-17.18"
          }
        },
        "clk256K": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:19.10-19.17"
          }
        },
        "clk2K": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:26.10-26.15"
          }
        },
        "clk2M048": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:16.10-16.18"
          }
        },
        "clk32K": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:22.10-22.16"
          }
        },
        "clk32M768": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:12.10-12.19"
          }
        },
        "clk4K": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:25.10-25.15"
          }
        },
        "clk4M096": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:15.10-15.18"
          }
        },
        "clk512K": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:18.10-18.17"
          }
        },
        "clk64K": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:21.10-21.16"
          }
        },
        "clk8K": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:24.10-24.15"
          }
        },
        "clk8M192": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Div_clk32M768.v:14.10-14.18"
          }
        },
        "clk_cnt": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "init": "000000000000000",
            "src": "{workspace}/verilog/Div_clk32M768.v:29.14-29.21"
          }
        }
      }
    },
    "clk_wiz_128M": {
      "attributes": {
        "BLOCK_STUB": "true",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_bmstub.v:8.1-29.10"
      },
      "ports": {
        "clk_in1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_128M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "clk_200M": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk_128M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:clock:1.0 clock_CLK_OUT1 CLK_OUT1",
            "X_INTERFACE_MODE": "master clock_CLK_OUT1",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME clock_CLK_OUT1, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN , ASSOCIATED_BUSIF , ASSOCIATED_PORT , ASSOCIATED_RESET , INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_bmstub.v:21.10-21.18"
          }
        },
        "clk_200M": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:clock:1.0 clock_CLK_OUT2 CLK_OUT2",
            "X_INTERFACE_MODE": "master clock_CLK_OUT2",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME clock_CLK_OUT2, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN , ASSOCIATED_BUSIF , ASSOCIATED_PORT , ASSOCIATED_RESET , INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_bmstub.v:25.10-25.18"
          }
        },
        "clk_in1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:clock:1.0 clock_CLK_IN1 CLK_IN1",
            "X_INTERFACE_MODE": "slave clock_CLK_IN1",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME clock_CLK_IN1, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN , ASSOCIATED_BUSIF , ASSOCIATED_PORT , ASSOCIATED_RESET , INSERT_VIP 0, BOARD.ASSOCIATED_PARAM CLK_IN1_BOARD_INTERFACE",
            "src": "{workspace}/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_bmstub.v:17.9-17.16"
          }
        }
      }
    },
    "clk_wiz_32M768": {
      "attributes": {
        "BLOCK_STUB": "true",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_bmstub.v:8.1-27.10"
      },
      "ports": {
        "clk_in1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_32M768": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "locked": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk_32M768": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:clock:1.0 clock_CLK_OUT1 CLK_OUT1",
            "X_INTERFACE_MODE": "master clock_CLK_OUT1",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME clock_CLK_OUT1, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN , ASSOCIATED_BUSIF , ASSOCIATED_PORT , ASSOCIATED_RESET , INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_bmstub.v:21.10-21.20"
          }
        },
        "clk_in1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:clock:1.0 clock_CLK_IN1 CLK_IN1",
            "X_INTERFACE_MODE": "slave clock_CLK_IN1",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME clock_CLK_IN1, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN , ASSOCIATED_BUSIF , ASSOCIATED_PORT , ASSOCIATED_RESET , INSERT_VIP 0, BOARD.ASSOCIATED_PARAM CLK_IN1_BOARD_INTERFACE",
            "src": "{workspace}/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_bmstub.v:17.9-17.16"
          }
        },
        "locked": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "X_INTERFACE_IGNORE": "true",
            "src": "{workspace}/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_bmstub.v:23.10-23.16"
          }
        }
      }
    },
    "proc_sys_reset_gen": {
      "attributes": {
        "BLOCK_STUB": "true",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:8.1-62.10"
      },
      "ports": {
        "slowest_sync_clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ext_reset_in": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "aux_reset_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "mb_debug_sys_rst": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "dcm_locked": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "mb_reset": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "bus_struct_reset": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "peripheral_reset": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "interconnect_aresetn": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "peripheral_aresetn": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "aux_reset_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:reset:1.0 aux_reset RST",
            "X_INTERFACE_MODE": "slave aux_reset",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:32.9-32.21"
          }
        },
        "bus_struct_reset": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:reset:1.0 bus_struct_reset RST",
            "X_INTERFACE_MODE": "master bus_struct_reset",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:46.15-46.31"
          }
        },
        "dcm_locked": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "X_INTERFACE_IGNORE": "true",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:38.9-38.19"
          }
        },
        "ext_reset_in": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:reset:1.0 ext_reset RST",
            "X_INTERFACE_MODE": "slave ext_reset",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_LOW, INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:28.9-28.21"
          }
        },
        "interconnect_aresetn": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:reset:1.0 interconnect_low_rst RST",
            "X_INTERFACE_MODE": "master interconnect_low_rst",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT, INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:54.15-54.35"
          }
        },
        "mb_debug_sys_rst": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:reset:1.0 dbg_reset RST",
            "X_INTERFACE_MODE": "slave dbg_reset",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:36.9-36.25"
          }
        },
        "mb_reset": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:reset:1.0 mb_rst RST",
            "X_INTERFACE_MODE": "master mb_rst",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:42.10-42.18"
          }
        },
        "peripheral_aresetn": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:reset:1.0 peripheral_low_rst RST",
            "X_INTERFACE_MODE": "master peripheral_low_rst",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL, INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:58.15-58.33"
          }
        },
        "peripheral_reset": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:reset:1.0 peripheral_high_rst RST",
            "X_INTERFACE_MODE": "master peripheral_high_rst",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL, INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:50.15-50.31"
          }
        },
        "slowest_sync_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:clock:1.0 clock CLK",
            "X_INTERFACE_MODE": "slave clock",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN , ASSOCIATED_BUSIF , ASSOCIATED_PORT , INSERT_VIP 0",
            "src": "{workspace}/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_bmstub.v:24.9-24.25"
          }
        }
      }
    }
  }
}
