Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  1 18:40:05 2020
| Host         : ROG-112-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: main/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main/FSM_onehot_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.773        0.000                      0                  191        0.129        0.000                      0                  191        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.773        0.000                      0                  191        0.129        0.000                      0                  191        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/cwin_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.981ns (20.721%)  route 3.753ns (79.279%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.975     9.086    b/mux_guess
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.153     9.239 r  b/cwin[3]_i_1/O
                         net (fo=4, routed)           0.572     9.811    b/cwin
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    b/CLK
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[0]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.412    14.584    b/cwin_reg[0]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/cwin_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.981ns (20.721%)  route 3.753ns (79.279%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.975     9.086    b/mux_guess
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.153     9.239 r  b/cwin[3]_i_1/O
                         net (fo=4, routed)           0.572     9.811    b/cwin
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    b/CLK
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[1]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.412    14.584    b/cwin_reg[1]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/cwin_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.981ns (20.721%)  route 3.753ns (79.279%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.975     9.086    b/mux_guess
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.153     9.239 r  b/cwin[3]_i_1/O
                         net (fo=4, routed)           0.572     9.811    b/cwin
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    b/CLK
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[2]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.412    14.584    b/cwin_reg[2]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/cwin_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.981ns (20.721%)  route 3.753ns (79.279%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.975     9.086    b/mux_guess
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.153     9.239 r  b/cwin[3]_i_1/O
                         net (fo=4, routed)           0.572     9.811    b/cwin
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    b/CLK
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[3]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y24         FDCE (Setup_fdce_C_CE)      -0.412    14.584    b/cwin_reg[3]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.952ns (21.816%)  route 3.412ns (78.184%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.622     8.733    main/mux_guess
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.857 r  main/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.583     9.440    main/state
    SLICE_X38Y22         FDCE                                         r  main/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.431    14.772    main/CLK
    SLICE_X38Y22         FDCE                                         r  main/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X38Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.828    main/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.952ns (22.120%)  route 3.352ns (77.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.622     8.733    main/mux_guess
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.857 r  main/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.523     9.380    main/state
    SLICE_X39Y23         FDPE                                         r  main/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    main/CLK
    SLICE_X39Y23         FDPE                                         r  main/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDPE (Setup_fdpe_C_CE)      -0.205    14.791    main/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.952ns (22.120%)  route 3.352ns (77.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.622     8.733    main/mux_guess
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.857 r  main/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.523     9.380    main/state
    SLICE_X39Y23         FDCE                                         r  main/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    main/CLK
    SLICE_X39Y23         FDCE                                         r  main/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.791    main/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/close_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.952ns (22.019%)  route 3.371ns (77.981%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.975     9.086    b/mux_guess
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.210 r  b/close[3]_i_1/O
                         net (fo=4, routed)           0.190     9.400    b/close
    SLICE_X42Y24         FDCE                                         r  b/close_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    b/CLK
    SLICE_X42Y24         FDCE                                         r  b/close_reg[0]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X42Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.827    b/close_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/close_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.952ns (22.019%)  route 3.371ns (77.981%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.975     9.086    b/mux_guess
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.210 r  b/close[3]_i_1/O
                         net (fo=4, routed)           0.190     9.400    b/close
    SLICE_X42Y24         FDCE                                         r  b/close_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    b/CLK
    SLICE_X42Y24         FDCE                                         r  b/close_reg[1]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X42Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.827    b/close_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 c1/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/close_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.952ns (22.019%)  route 3.371ns (77.981%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.555     5.076    c1/CLK
    SLICE_X45Y19         FDCE                                         r  c1/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  c1/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.828     6.360    c1/Qreg_reg[15]
    SLICE_X44Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.484 f  c1/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.800     7.283    c1/FSM_onehot_state[5]_i_14_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  c1/FSM_onehot_state[5]_i_8/O
                         net (fo=1, routed)           0.580     7.987    c0/counter_in1
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=5, routed)           0.975     9.086    b/mux_guess
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.210 r  b/close[3]_i_1/O
                         net (fo=4, routed)           0.190     9.400    b/close
    SLICE_X42Y24         FDCE                                         r  b/close_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    b/CLK
    SLICE_X42Y24         FDCE                                         r  b/close_reg[2]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X42Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.827    b/close_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 main/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    main/CLK
    SLICE_X39Y23         FDPE                                         r  main/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  main/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.077     1.652    main/FSM_onehot_state_reg_n_0_[0]
    SLICE_X38Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.697 r  main/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.697    main/FSM_onehot_state[1]_i_1_n_0
    SLICE_X38Y23         FDCE                                         r  main/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    main/CLK
    SLICE_X38Y23         FDCE                                         r  main/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X38Y23         FDCE (Hold_fdce_C_D)         0.121     1.568    main/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.562%)  route 0.185ns (49.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    main/CLK
    SLICE_X39Y23         FDCE                                         r  main/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  main/FSM_onehot_state_reg[5]/Q
                         net (fo=4, routed)           0.185     1.760    b/Q[1]
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.048     1.808 r  b/FSM_sequential_state[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.808    b/FSM_sequential_state[1]_i_1__3_n_0
    SLICE_X42Y23         FDCE                                         r  b/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.818     1.945    b/CLK
    SLICE_X42Y23         FDCE                                         r  b/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.131     1.598    b/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 debounce2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/counter_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.751%)  route 0.169ns (47.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    debounce2/CLK
    SLICE_X41Y22         FDCE                                         r  debounce2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  debounce2/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.169     1.746    debounce2/state[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.048     1.794 r  debounce2/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    debounce2/counter[7]_i_1__1_n_0
    SLICE_X41Y23         FDPE                                         r  debounce2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.818     1.945    debounce2/CLK
    SLICE_X41Y23         FDPE                                         r  debounce2/counter_reg[7]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X41Y23         FDPE (Hold_fdpe_C_D)         0.107     1.554    debounce2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 b/cwin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/cwin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.192ns (54.986%)  route 0.157ns (45.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    b/CLK
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  b/cwin_reg[0]/Q
                         net (fo=8, routed)           0.157     1.731    b/cwin_reg_n_0_[0]
    SLICE_X43Y24         LUT5 (Prop_lut5_I1_O)        0.051     1.782 r  b/cwin[3]_i_2/O
                         net (fo=1, routed)           0.000     1.782    b/cwin[3]_i_2_n_0
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    b/CLK
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[3]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.107     1.540    b/cwin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 debounce3/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.705%)  route 0.173ns (43.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    debounce3/CLK
    SLICE_X40Y21         FDCE                                         r  debounce3/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  debounce3/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.173     1.737    main/debounced_buttons[3]
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.099     1.836 r  main/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    main/FSM_onehot_state[4]_i_1_n_0
    SLICE_X38Y22         FDCE                                         r  main/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.819     1.946    main/CLK
    SLICE_X38Y22         FDCE                                         r  main/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.120     1.588    main/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 b/cwin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/cwin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.199%)  route 0.157ns (45.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    b/CLK
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  b/cwin_reg[0]/Q
                         net (fo=8, routed)           0.157     1.731    b/cwin_reg_n_0_[0]
    SLICE_X43Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.776 r  b/cwin[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    b/cwin[2]_i_1_n_0
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    b/CLK
    SLICE_X43Y24         FDCE                                         r  b/cwin_reg[2]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.092     1.525    b/cwin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 debounce2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.352%)  route 0.169ns (47.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    debounce2/CLK
    SLICE_X41Y22         FDCE                                         r  debounce2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  debounce2/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.169     1.746    debounce2/state[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  debounce2/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    debounce2/counter[5]_i_1__1_n_0
    SLICE_X41Y23         FDPE                                         r  debounce2/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.818     1.945    debounce2/CLK
    SLICE_X41Y23         FDPE                                         r  debounce2/counter_reg[5]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X41Y23         FDPE (Hold_fdpe_C_D)         0.091     1.538    debounce2/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 b/c/Qreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/c/Qreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    b/c/CLK
    SLICE_X46Y24         FDRE                                         r  b/c/Qreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  b/c/Qreg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.713    b/c/Qreg_reg_n_0_[10]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.823 r  b/c/Qreg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    b/c/Qreg_reg[8]_i_1_n_5
    SLICE_X46Y24         FDRE                                         r  b/c/Qreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.818     1.945    b/c/CLK
    SLICE_X46Y24         FDRE                                         r  b/c/Qreg_reg[10]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.134     1.568    b/c/Qreg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 b/c/Qreg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/c/Qreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    b/c/CLK
    SLICE_X46Y25         FDRE                                         r  b/c/Qreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  b/c/Qreg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.713    b/c/Qreg_reg_n_0_[14]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.823 r  b/c/Qreg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    b/c/Qreg_reg[12]_i_1_n_5
    SLICE_X46Y25         FDRE                                         r  b/c/Qreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.818     1.945    b/c/CLK
    SLICE_X46Y25         FDRE                                         r  b/c/Qreg_reg[14]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.134     1.568    b/c/Qreg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 b/c/Qreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/c/Qreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.552     1.435    b/c/CLK
    SLICE_X46Y26         FDRE                                         r  b/c/Qreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  b/c/Qreg_reg[18]/Q
                         net (fo=1, routed)           0.114     1.714    b/c/Qreg_reg_n_0_[18]
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.824 r  b/c/Qreg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.824    b/c/Qreg_reg[16]_i_1_n_5
    SLICE_X46Y26         FDRE                                         r  b/c/Qreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.819     1.946    b/c/CLK
    SLICE_X46Y26         FDRE                                         r  b/c/Qreg_reg[18]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.134     1.569    b/c/Qreg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y23   b/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y23   b/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y22   b/c/Qreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y24   b/c/Qreg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y24   b/c/Qreg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y25   b/c/Qreg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y25   b/c/Qreg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y25   b/c/Qreg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y22   b/c/Qreg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   b/c/Qreg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   b/c/Qreg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   b/c/Qreg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   b/c/Qreg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   b/c/Qreg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   b/c/Qreg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   b/c/Qreg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   b/c/Qreg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   b/c/Qreg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   b/c/Qreg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   b/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   b/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   b/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   b/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   b/c/Qreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   b/c/Qreg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   b/c/Qreg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   b/c/Qreg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   b/c/Qreg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   b/c/Qreg_reg[14]/C



