LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE work.fulladd_package.all;
ENTITY modulo IS
PORT ( x: IN STD_LOGIC_VECTOR(3 DOWNTO 0)
		 s: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
		 err: OUT STD_LOGIC) ;
END modulo;

ARCHITECTURE strutura OF modulo IS
SIGNAL c1,c2,c3,c4: STD_LOGIC;
SIGNAL inv: STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
	stage0: fulladder PORT MAP ('1', x(0), (x(0) xor '1'), inv(0), c1) ;
	stage1: fulladder PORT MAP (c1, x(1), (x(1) xor '1'), inv(1), c2) ;
	stage2: fulladder PORT MAP (c2, x(2), (x(2) xor '1'), inv(2), c3) ;
	stage3: fulladder PORT MAP (c3, x(3), (x(3) xor '1'), inv(3), c4 ;)
	err <= c3 xor c4;
	PROCESS (x, s ,err)
	BEGIN
		CASE x(3) IS
			WHEN '0' => s <= x;
			WHEN '1' => s <= inv;
		END CASE;
		
	END PROCESS;
END strutura;