<pb_type name="clb">
    <input name="I" num_pins="10" equivalent="true"/>
    <output name="O" num_pins="5" equivalent="true"/>
    <clock name="clk" equivalent="false"/>

    <pb_type name="ble" num_pb="5">
        <input name="in" num_pins="4"/>
        <output name="out" num_pins="1"/>
        <clock name="clk"/>

        <pb_type name="lut_4" blif_model=".names" num_pb="1" class="lut">
            <input name="in" num_pins="4" port_class="lut_in"/>
            <output name="out" num_pins="1" port_class="lut_out"/>
        </pb_type>
        <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
            <input name="D" num_pins="1" port_class="D"/>
            <output name="Q" num_pins="1" port_class="Q"/>
            <clock name="clk" port_class="clock"/>
        </pb_type>

        <interconnect>
            <direct input="lut_4.out" output="ff.D"/>
            <direct input="ble.in" output="lut_4.in"/>
            <mux input="ff.Q lut_4.out" output="ble.out"/>
            <direct input="ble.clk" output="ff.clk"/>
        </interconnect>
    </pb_type>

    <interconnect>
        <complete input="{clb.I ble[4:0]}" output="ble[4:0].in"/>
        <complete input="clb.clk" output="ble[4:0].clk"/>
        <direct input="ble[4:0].out" output="clb.O"/>
    </interconnect>
</pb_type>

