module lab2_1(
    output wire [7:0] an,
    output wire [6:0] seg
    );
    integer a=8;
    assign an=8'b11111110;
    assign seg = 7'b0000000;
endmodule