Release 12.1 Map M.53d (nt64)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
Target Device  : xc6slx9
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.52 $
Mapped Date    : Sat Jan 06 00:30:19 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:   23
Slice Logic Utilization:
  Number of Slice Registers:                 3,886 out of  11,440   33%
    Number used as Flip Flops:               3,885
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,193 out of   5,720   73%
    Number used as logic:                    3,386 out of   5,720   59%
      Number using O6 output only:           2,656
      Number using O5 output only:              58
      Number using O5 and O6:                  672
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    636
      Number with same-slice register load:    626
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,398 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,298
    Number with an unused Flip Flop:         1,326 out of   4,298   30%
    Number with an unused LUT:                 105 out of   4,298    2%
    Number of fully used LUT-FF pairs:       2,867 out of   4,298   66%
    Number of unique control sets:             307
    Number of slice register sites lost
      to control set restrictions:           1,171 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     200   49%
    Number of LOCed IOBs:                       94 out of      98   95%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  463 MB
Total REAL time to MAP completion:  9 mins 11 secs 
Total CPU time to MAP completion:   9 mins 8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<0> connected to top
   level port simon_periferico_0_SIMON_KI_pin<0> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<1> connected to top
   level port simon_periferico_0_SIMON_KI_pin<1> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<2> connected to top
   level port simon_periferico_0_SIMON_KI_pin<2> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<3> connected to top
   level port simon_periferico_0_SIMON_KI_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO
   _BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO
   _BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
INFO:LIT:243 - Logical network simon_periferico_0_SIMON_KI_pin_0_IBUF has no
   load.
INFO:LIT:243 - Logical network simon_periferico_0_SIMON_KI_pin_1_IBUF has no
   load.
INFO:LIT:243 - Logical network simon_periferico_0_SIMON_KI_pin_2_IBUF has no
   load.
INFO:LIT:243 - Logical network simon_periferico_0_SIMON_KI_pin_3_IBUF has no
   load.
INFO:LIT:243 - Logical network fpga_0_MCB3_LPDDR_rzq_pin has no load.
INFO:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
INFO:LIT:243 - Logical network dlmb_LMB_ReadStrobe has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
INFO:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I has no load.
INFO:LIT:243 - Logical network N28 has no load.
INFO:LIT:243 - Logical network N29 has no load.
INFO:LIT:243 - Logical network N30 has no load.
INFO:LIT:243 - Logical network N31 has no load.
INFO:LIT:243 - Logical network N32 has no load.
INFO:LIT:243 - Logical network N33 has no load.
INFO:LIT:243 - Logical network N34 has no load.
INFO:LIT:243 - Logical network N35 has no load.
INFO:LIT:243 - Logical network N36 has no load.
INFO:LIT:243 - Logical network N37 has no load.
INFO:LIT:243 - Logical network N38 has no load.
INFO:LIT:243 - Logical network N39 has no load.
INFO:LIT:243 - Logical network N40 has no load.
INFO:LIT:243 - Logical network N41 has no load.
INFO:LIT:243 - Logical network N42 has no load.
INFO:LIT:243 - Logical network N43 has no load.
INFO:LIT:243 - Logical network N48 has no load.
INFO:LIT:243 - Logical network N49 has no load.
INFO:LIT:243 - Logical network N50 has no load.
INFO:LIT:243 - Logical network
   DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out<0> has no load.
INFO:LIT:243 - Logical network
   DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out<1> has no load.
INFO:LIT:243 - Logical network
   DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out<2> has no load.
INFO:LIT:243 - Logical network
   DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out<3> has no load.
INFO:LIT:243 - Logical network Ethernet_MAC/IP2INTC_Irpt has no load.
INFO:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXC
   Y_I/LO has no load.
INFO:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY
   _I/LO has no load.
INFO:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_
   COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/full has no load.
INFO:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_
   COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/dout<1> has no load.
INFO:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_
   COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/valid has no load.
INFO:LIT:243 - Logical network
   GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out<0> has no load.
INFO:LIT:243 - Logical network
   GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out<1> has no load.
INFO:LIT:243 - Logical network
   GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out<2> has no load.
INFO:LIT:243 - Logical network
   GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out<3> has no load.
INFO:LIT:243 - Logical network USB_UART/USB_UART/UARTLITE_CORE_I/Interrupt has
   no load.
INFO:LIT:243 - Logical network
   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/C
   NTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has no
   load.
INFO:LIT:243 - Logical network
   USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/C
   NTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO has no
   load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
INFO:LIT:243 - Logical network MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/InitDone has no
   load.
INFO:LIT:243 - Logical network MCB3_LPDDR/mcbx_dram_dqs_n has no load.
INFO:LIT:243 - Logical network MCB3_LPDDR/mcbx_dram_udqs_n has no load.
INFO:LIT:243 - Logical network MCB3_LPDDR/zio has no load.
INFO:LIT:243 - Logical network
   MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLE
   S_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_1
   has no load.
INFO:LIT:243 - Logical network
   MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLE
   S_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_2
   has no load.
INFO:LIT:243 - Logical network
   MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLE
   S_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_3
   has no load.
INFO:LIT:243 - Logical network
   MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLE
   S_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_4
   has no load.
INFO:LIT:243 - Logical network
   MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLE
   S_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_5
   has no load.
INFO:LIT:243 - Logical network
   MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLE
   S_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_6
   has no load.
INFO:LIT:243 - Logical network
   MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLE
   S_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_7
   has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<0>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<1>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<2>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<3>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<4>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<5>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<6>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<7>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<8>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<9>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<10>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<11>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<12>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<13>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<14>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<15>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<16>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<17>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<18>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<19>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<20>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<21>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<22>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<23>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<24>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<25>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<26>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<27>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<28>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<29>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<30>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<31>
   has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
INFO:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
INFO:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access has
   no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has no
   load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has no
   load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
INFO:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
INFO:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
INFO:LIT:243 - Logical network SPI_FLASH/IP2INTC_Irpt has no load.
INFO:LIT:243 - Logical network CDCE913_I2C/IIC2INTC_Irpt has no load.
INFO:LIT:243 - Logical network
   CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has
   no load.
INFO:LIT:243 - Logical network
   CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has
   no load.
INFO:LIT:243 - Logical network
   CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I/LO
   has no load.
INFO:LIT:243 - Logical network mdm_0/Interrupt has no load.
INFO:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
INFO:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
INFO:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV
   clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 98 IOs, 94 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 917 block(s) removed
 209 block(s) optimized away
 969 signal(s) removed
 280 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "simon_periferico_0_SIMON_KI_pin_0_IBUF" is loadless and has been
removed.
 Loadless block "simon_periferico_0_SIMON_KI_pin_0_IBUF" (BUF) removed.
  The signal "simon_periferico_0_SIMON_KI_pin<0>" is loadless and has been
removed.
   Loadless block "simon_periferico_0_SIMON_KI_pin<0>" (PAD) removed.
The signal "simon_periferico_0_SIMON_KI_pin_1_IBUF" is loadless and has been
removed.
 Loadless block "simon_periferico_0_SIMON_KI_pin_1_IBUF" (BUF) removed.
  The signal "simon_periferico_0_SIMON_KI_pin<1>" is loadless and has been
removed.
   Loadless block "simon_periferico_0_SIMON_KI_pin<1>" (PAD) removed.
The signal "simon_periferico_0_SIMON_KI_pin_2_IBUF" is loadless and has been
removed.
 Loadless block "simon_periferico_0_SIMON_KI_pin_2_IBUF" (BUF) removed.
  The signal "simon_periferico_0_SIMON_KI_pin<2>" is loadless and has been
removed.
   Loadless block "simon_periferico_0_SIMON_KI_pin<2>" (PAD) removed.
The signal "simon_periferico_0_SIMON_KI_pin_3_IBUF" is loadless and has been
removed.
 Loadless block "simon_periferico_0_SIMON_KI_pin_3_IBUF" (BUF) removed.
  The signal "simon_periferico_0_SIMON_KI_pin<3>" is loadless and has been
removed.
   Loadless block "simon_periferico_0_SIMON_KI_pin<3>" (PAD) removed.
The signal "ilmb_LMB_ReadStrobe" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ib_fetch_i1"
(ROM) removed.
The signal "dlmb_LMB_ReadStrobe" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/ex_databus_read_i1" (ROM)
removed.
The signal "mb_plb_PLB_MIRQ<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<1
1><11>" (ROM) removed.
  The signal "mb_plb/N20" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<1
1><11>_SW0" (ROM) removed.
The signal "mb_plb_PLB_MIRQ<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y<0><0>" (ROM)
removed.
  The signal "mb_plb/N22" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y<0><0>_SW0"
(ROM) removed.
The signal "mb_plb_PLB_UABus<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<0>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<0>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<1>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<1>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<2>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<2>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<3>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<3>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<4>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<4>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<5>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<5>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<6>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<6>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<7>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<7>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<8>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<8>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<9>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<9>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<10>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<10>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<11>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<11>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<12>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<12>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<13>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<13>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<14>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<14>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<15>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<15>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<16>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_16" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<16>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<16>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<17>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_17" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<17>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<17>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<18>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_18" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<18>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<18>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<19>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_19" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<19>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<19>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<20>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_20" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<20>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<20>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<21>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_21" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<21>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<21>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<22>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_22" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<22>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<22>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<23>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_23" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<23>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<23>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<24>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_24" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<24>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<24>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<25>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_25" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<25>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<25>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<26>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_26" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<26>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<26>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<27>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_27" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<27>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<27>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<28>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_28" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<28>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<28>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<29>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_29" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<29>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<29>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<30>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_30" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<30>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<30>1"
(ROM) removed.
The signal "mb_plb_PLB_UABus<31>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_31" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<31>" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/Y<31>1"
(ROM) removed.
The signal "mb_plb_PLB_MBusy<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<
11><11>" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<9>" is loadless and has been removed.
   Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1" (FF) removed.
    The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[1]_sl_wr_mbusy_i[1]_OR_118_o"
is loadless and has been removed.
     Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[1]_sl_wr_mbusy_i[1]_OR_118_o<1>
3" (ROM) removed.
      The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_pipe_0" is
loadless and has been removed.
       Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_pipe_0"
(SFF) removed.
        The signal "mb_plb_PLB_masterID" is loadless and has been removed.
         Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_masterID_0"
(SFF) removed.
        The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rst_Pi2ad_InitDone_reg_OR_96_o" is loadless
and has been removed.
         Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rst_Pi2ad_InitDone_reg_OR_96_o1" (ROM)
removed.
      The signal "MCB3_LPDDR/N126" is loadless and has been removed.
       Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[1]_sl_wr_mbusy_i[1]_OR_118_o<1>
3_SW0" (ROM) removed.
        The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_wr_pipe_0"
is loadless and has been removed.
         Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_wr_pipe_0"
(SFF) removed.
          The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_wr_pipe_0_
rstpot" is loadless and has been removed.
           Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_wr_pipe_0_
rstpot" (ROM) removed.
        The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy" is loadless and has been removed.
         Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy" (SFF) removed.
          The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_glue_set" is loadless and has been
removed.
           Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_glue_set" (ROM) removed.
            The signal "MCB3_LPDDR/N148" is loadless and has been removed.
             Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_addrack_i_plb_rnw_i_AND_59_o1_SW1" (ROM)
removed.
        The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_rd_pipe_0"
is loadless and has been removed.
         Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_rd_pipe_0"
(SFF) removed.
          The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_rd_pipe_0_
rstpot" is loadless and has been removed.
           Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_masterid_rd_pipe_0_
rstpot" (ROM) removed.
      The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/N14" is loadless and has been removed.
       Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[0]_sl_wr_mbusy_i[0]_OR_115_o<0>
21" (ROM) removed.
      The signal "MCB3_LPDDR/N127" is loadless and has been removed.
       Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[1]_sl_wr_mbusy_i[1]_OR_118_o<1>
3_SW1" (ROM) removed.
        The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[1]_sl_wr_mbusy_i[1]_OR_118_o<1>
" is loadless and has been removed.
         Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[1]_sl_wr_mbusy_i[1]_OR_118_o<1>
1" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<7>" is loadless and has been removed.
   Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
    The signal
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_15_o_MUX
_236_o" is loadless and has been removed.
     Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_15_
o_MUX_236_o11" (ROM) removed.
      The signal "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/master_id<31>"
is loadless and has been removed.
       Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/master_id_31" (FF)
removed.
        The signal
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/master_id_31_glue_rst" is
loadless and has been removed.
         Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/master_id_31_glue_rst"
(ROM) removed.
      The signal "SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/master_id<0>"
is loadless and has been removed.
       Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/master_id_0" (FF) removed.
        The signal
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/master_id_0_glue_rst" is
loadless and has been removed.
         Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/master_id_0_glue_rst"
(ROM) removed.
          The signal
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" is
loadless and has been removed.
           Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb_Sl_MBusy<5>" is loadless and has been removed.
   Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
    The signal
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR
_14_o_MUX_98_o" is loadless and has been removed.
     Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0
]_PWR_14_o_MUX_98_o11" (ROM) removed.
      The signal
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<31>" is
loadless and has been removed.
       Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31"
(FF) removed.
        The signal
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue
_rst" is loadless and has been removed.
         Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue
_rst" (ROM) removed.
          The signal
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_
hit_reg" is loadless and has been removed.
           Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_
hit_reg" (SFF) removed.
      The signal
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
       Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (FF)
removed.
        The signal
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_
rst" is loadless and has been removed.
         Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_
rst" (ROM) removed.
          The signal
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs" is
loadless and has been removed.
           Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs1"
(ROM) removed.
          The signal
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_
0" is loadless and has been removed.
           Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_
0" (SFF) removed.
  The signal "mb_plb_Sl_MBusy<3>" is loadless and has been removed.
   Loadless block "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
    The signal
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_14_o_MUX_98
_o" is loadless and has been removed.
     Loadless block
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_14_o_M
UX_98_o11" (ROM) removed.
      The signal "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<31>" is
loadless and has been removed.
       Loadless block "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31"
(FF) removed.
        The signal
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst" is
loadless and has been removed.
         Loadless block
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst" (ROM)
removed.
          The signal
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg" is
loadless and has been removed.
           Loadless block
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
(SFF) removed.
      The signal "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
       Loadless block "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
(FF) removed.
        The signal
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_rst" is
loadless and has been removed.
         Loadless block
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_rst" (ROM)
removed.
          The signal "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs" is
loadless and has been removed.
           Loadless block
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs1" (ROM)
removed.
          The signal
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" is
loadless and has been removed.
           Loadless block
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb_Sl_MBusy<21>" is loadless and has been removed.
   Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
    The signal
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_14_o_MU
X_98_o" is loadless and has been removed.
     Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_14
_o_MUX_98_o11" (ROM) removed.
      The signal "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<31>"
is loadless and has been removed.
       Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31" (FF)
removed.
        The signal
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst" is
loadless and has been removed.
         Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst"
(ROM) removed.
          The signal
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
is loadless and has been removed.
           Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
(SFF) removed.
      The signal "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>"
is loadless and has been removed.
       Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (FF)
removed.
        The signal
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_rst" is
loadless and has been removed.
         Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_rst"
(ROM) removed.
          The signal "GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs"
is loadless and has been removed.
           Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs1" (ROM)
removed.
          The signal
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" is
loadless and has been removed.
           Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb/N28" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<
11><11>_SW0" (ROM) removed.
    The signal "mb_plb_Sl_MBusy<1>" is loadless and has been removed.
     Loadless block "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
      The signal
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_36_o_MUX_229_o"
is loadless and has been removed.
       Loadless block
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_36_o_MUX_2
29_o11" (ROM) removed.
        The signal "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<31>" is
loadless and has been removed.
         Loadless block "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31" (FF)
removed.
          The signal "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst"
is loadless and has been removed.
           Loadless block
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst" (ROM)
removed.
        The signal "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
         Loadless block "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (FF)
removed.
          The signal "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_rst"
is loadless and has been removed.
           Loadless block
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_rst" (ROM)
removed.
            The signal "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" is
loadless and has been removed.
             Loadless block
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
    The signal "mb_plb_Sl_MBusy<19>" is loadless and has been removed.
     Loadless block
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
sl_mbusy_i_1" (SFF) removed.
      The signal
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
sl_mbusy_i[0]_PWR_14_o_MUX_113_o" is loadless and has been removed.
       Loadless block
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
Mmux_sl_mbusy_i[0]_PWR_14_o_MUX_113_o11" (ROM) removed.
        The signal
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
master_id<31>" is loadless and has been removed.
         Loadless block
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
master_id_31" (FF) removed.
          The signal
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
master_id_31_glue_rst" is loadless and has been removed.
           Loadless block
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
master_id_31_glue_rst" (ROM) removed.
        The signal
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
master_id<0>" is loadless and has been removed.
         Loadless block
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
master_id_0" (FF) removed.
          The signal
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
master_id_0_glue_rst" is loadless and has been removed.
           Loadless block
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
master_id_0_glue_rst" (ROM) removed.
            The signal
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
plb_masterid_reg_0" is loadless and has been removed.
             Loadless block
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
plb_masterid_reg_0" (SFF) removed.
    The signal "mb_plb_Sl_MBusy<17>" is loadless and has been removed.
     Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
      The signal
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_14_o_MUX_
98_o" is loadless and has been removed.
       Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_14_o
_MUX_98_o11" (ROM) removed.
        The signal "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<31>"
is loadless and has been removed.
         Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31" (FF) removed.
          The signal
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst" is
loadless and has been removed.
           Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_31_glue_rst"
(ROM) removed.
            The signal
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
is loadless and has been removed.
             Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
(SFF) removed.
        The signal "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
         Loadless block "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
(FF) removed.
          The signal
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_rst" is
loadless and has been removed.
           Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0_glue_rst" (ROM)
removed.
            The signal "GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs"
is loadless and has been removed.
             Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs1" (ROM)
removed.
            The signal
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" is
loadless and has been removed.
             Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
    The signal "mb_plb_Sl_MBusy<13>" is loadless and has been removed.
     Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/sl_mbusy_i_1" (SFF) removed.
      The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/sl_mbusy_i[0]_PWR_17_o_MUX_208_o" is loadless and has been removed.
       Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/Mmux_sl_mbusy_i[0]_PWR_17_o_MUX_208_o11" (ROM) removed.
        The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/master_id<31>" is loadless and has been removed.
         Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/master_id_31" (FF) removed.
          The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/master_id_31_glue_rst" is loadless and has been removed.
           Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/master_id_31_glue_rst" (ROM) removed.
        The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/master_id<0>" is loadless and has been removed.
         Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/master_id_0" (FF) removed.
          The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/master_id_0_glue_rst" is loadless and has been removed.
           Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/master_id_0_glue_rst" (ROM) removed.
            The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/plb_masterid_reg_0" is loadless and has been removed.
             Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/plb_masterid_reg_0" (SFF) removed.
    The signal "mb_plb_Sl_MBusy<11>" is loadless and has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_mbusy_i_1" (SFF) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_mbusy_i[1]_sl_mbusy_i[1]_MUX_94_o" is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
Mmux_sl_mbusy_i[1]_sl_mbusy_i[1]_MUX_94_o11" (ROM) removed.
        The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
master_id_vector_0" is loadless and has been removed.
         Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
master_id_vector_0" (SFF) removed.
          The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
master_id_vector_0_rstpot" is loadless and has been removed.
           Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
master_id_vector_0_rstpot" (ROM) removed.
            The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_masterid_reg_0" is loadless and has been removed.
             Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_masterid_reg_0" (SFF) removed.
The signal "mb_plb_PLB_MBusy<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y<0><0>" (ROM)
removed.
  The signal "mb_plb_Sl_MBusy<8>" is loadless and has been removed.
   Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0" (FF) removed.
    The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[0]_sl_wr_mbusy_i[0]_OR_115_o"
is loadless and has been removed.
     Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[0]_sl_wr_mbusy_i[0]_OR_115_o<0>
3" (ROM) removed.
      The signal "MCB3_LPDDR/N129" is loadless and has been removed.
       Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[0]_sl_wr_mbusy_i[0]_OR_115_o<0>
3_SW0" (ROM) removed.
      The signal "MCB3_LPDDR/N130" is loadless and has been removed.
       Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[0]_sl_wr_mbusy_i[0]_OR_115_o<0>
3_SW1" (ROM) removed.
        The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[0]_sl_wr_mbusy_i[0]_OR_115_o<0>
" is loadless and has been removed.
         Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_prm_rd_mbusy_i[0]_sl_wr_mbusy_i[0]_OR_115_o<0>
1" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<6>" is loadless and has been removed.
   Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_15_o_mux
_30_OUT<1>" is loadless and has been removed.
     Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_15_
o_mux_30_OUT11" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<4>" is loadless and has been removed.
   Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
    The signal
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND
_14_o_mux_29_OUT<1>" is loadless and has been removed.
     Loadless block
"DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0
]_GND_14_o_mux_29_OUT11" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<2>" is loadless and has been removed.
   Loadless block "LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
    The signal
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_14_o_mux_29
_OUT<1>" is loadless and has been removed.
     Loadless block
"LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_14_o_m
ux_29_OUT11" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<20>" is loadless and has been removed.
   Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_14_o_mu
x_29_OUT<1>" is loadless and has been removed.
     Loadless block
"GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_14
_o_mux_29_OUT11" (ROM) removed.
  The signal "mb_plb/N30" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y<0><0>_SW0"
(ROM) removed.
    The signal "mb_plb_Sl_MBusy<18>" is loadless and has been removed.
     Loadless block
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
sl_mbusy_i_0" (SFF) removed.
      The signal
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
sl_mbusy_i[0]_GND_14_o_mux_29_OUT<1>" is loadless and has been removed.
       Loadless block
"simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/
Mmux_sl_mbusy_i[0]_GND_14_o_mux_29_OUT11" (ROM) removed.
    The signal "mb_plb_Sl_MBusy<16>" is loadless and has been removed.
     Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
      The signal
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_14_o_mux_
29_OUT<1>" is loadless and has been removed.
       Loadless block
"GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_14_o
_mux_29_OUT11" (ROM) removed.
    The signal "mb_plb_Sl_MBusy<12>" is loadless and has been removed.
     Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/sl_mbusy_i_0" (SFF) removed.
      The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/sl_mbusy_i[0]_GND_17_o_mux_30_OUT<1>" is loadless and has been removed.
       Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/Mmux_sl_mbusy_i[0]_GND_17_o_mux_30_OUT11" (ROM) removed.
    The signal "mb_plb_Sl_MBusy<10>" is loadless and has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_mbusy_i_0" (SFF) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_mbusy_i[0]_sl_mbusy_i[0]_MUX_90_o" is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
Mmux_sl_mbusy_i[0]_sl_mbusy_i[0]_MUX_90_o11" (ROM) removed.
    The signal "mb_plb_Sl_MBusy<0>" is loadless and has been removed.
     Loadless block "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
      The signal
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_GND_30_o_mux_29_OUT
<1>" is loadless and has been removed.
       Loadless block
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_GND_30_o_mux_2
9_OUT11" (ROM) removed.
The signal "mb_plb_PLB_MRdErr<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/USE_LUT_OR_GEN.OR_PROCESS.yi
<11><11>" (ROM) removed.
  The signal "mb_plb_Sl_MRdErr<7>" is loadless and has been removed.
   Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_mrderr_i_1" (SFF)
removed.
    The signal
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GND_15_o_ip2bus_error_i_MU
X_239_o" is loadless and has been removed.
     Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_GND_15_o_ip2bus_error
_i_MUX_239_o11" (ROM) removed.
      The signal "SPI_FLASH/SPI_FLASH/ip2Bus_Error_int" is loadless and has been
removed.
       Loadless block "SPI_FLASH/SPI_FLASH/ip2Bus_Error_int" (ROM) removed.
        The signal
"SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Receive_ip2
bus_error" is loadless and has been removed.
         Loadless block
"SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Receive_ip2
bus_error" (FF) removed.
          The signal
"SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Receive_ip2
bus_error_rstpot" is loadless and has been removed.
           Loadless block
"SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Receive_ip2
bus_error_rstpot" (ROM) removed.
        The signal
"SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Transmit_ip
2bus_error" is loadless and has been removed.
         Loadless block
"SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Transmit_ip
2bus_error" (FF) removed.
          The signal
"SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Transmit_ip
2bus_error_rstpot" is loadless and has been removed.
           Loadless block
"SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Transmit_ip
2bus_error_rstpot" (ROM) removed.
        The signal "SPI_FLASH/N8" is loadless and has been removed.
         Loadless block "SPI_FLASH/SPI_FLASH/ip2Bus_Error_int_SW0" (ROM) removed.
  The signal "mb_plb/N36" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/USE_LUT_OR_GEN.OR_PROCESS.yi
<11><11>_SW0" (ROM) removed.
    The signal "mb_plb_Sl_MRdErr<1>" is loadless and has been removed.
     Loadless block "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1"
(SFF) removed.
      The signal
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/GND_30_o_ip2bus_error_i_MUX_232_o
" is loadless and has been removed.
       Loadless block
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_GND_30_o_ip2bus_error_i_MUX_
232_o11" (ROM) removed.
        The signal "USB_UART/USB_UART/ip2bus_error" is loadless and has been removed.
         Loadless block "USB_UART/USB_UART/UARTLITE_CORE_I/ip2bus_error1" (ROM) removed.
    The signal "mb_plb_Sl_MRdErr<13>" is loadless and has been removed.
     Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/sl_mrderr_i_1" (SFF) removed.
      The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/GND_17_o_ip2bus_error_i_MUX_211_o" is loadless and has been removed.
       Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/Mmux_GND_17_o_ip2bus_error_i_MUX_211_o11" (ROM) removed.
        The signal "CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/reset2Bus_Error" is
loadless and has been removed.
         Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/reset_error1" (ROM)
removed.
The signal "mb_plb_PLB_MRdErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y<0><0>"
(ROM) removed.
  The signal "mb_plb_Sl_MRdErr<6>" is loadless and has been removed.
   Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_mrderr_i_0" (SFF)
removed.
    The signal
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GND_15_o_ip2bus_error_i_MU
X_237_o" is loadless and has been removed.
     Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_GND_15_o_ip2bus_error
_i_MUX_237_o11" (ROM) removed.
  The signal "mb_plb/N38" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y<0><0>_SW0"
(ROM) removed.
    The signal "mb_plb_Sl_MRdErr<12>" is loadless and has been removed.
     Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/sl_mrderr_i_0" (SFF) removed.
      The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/GND_17_o_ip2bus_error_i_MUX_209_o" is loadless and has been removed.
       Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/Mmux_GND_17_o_ip2bus_error_i_MUX_209_o11" (ROM) removed.
    The signal "mb_plb_Sl_MRdErr<0>" is loadless and has been removed.
     Loadless block "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0"
(SFF) removed.
      The signal
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/GND_30_o_ip2bus_error_i_MUX_230_o
" is loadless and has been removed.
       Loadless block
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_GND_30_o_ip2bus_error_i_MUX_
230_o11" (ROM) removed.
The signal "mb_plb_PLB_MWrErr<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/USE_LUT_OR_GEN.OR_PROCESS.yi
<11><11>" (ROM) removed.
  The signal "mb_plb_Sl_MWrErr<7>" is loadless and has been removed.
   Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1" (SFF)
removed.
    The signal
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GND_15_o_ip2bus_error_i_MU
X_243_o" is loadless and has been removed.
     Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_GND_15_o_ip2bus_error
_i_MUX_243_o11" (ROM) removed.
  The signal "mb_plb/N32" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/USE_LUT_OR_GEN.OR_PROCESS.yi
<11><11>_SW0" (ROM) removed.
    The signal "mb_plb_Sl_MWrErr<1>" is loadless and has been removed.
     Loadless block "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1"
(SFF) removed.
      The signal
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/GND_30_o_ip2bus_error_i_MUX_236_o
" is loadless and has been removed.
       Loadless block
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_GND_30_o_ip2bus_error_i_MUX_
236_o11" (ROM) removed.
    The signal "mb_plb_Sl_MWrErr<13>" is loadless and has been removed.
     Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/sl_mwrerr_i_1" (SFF) removed.
      The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/GND_17_o_ip2bus_error_i_MUX_215_o" is loadless and has been removed.
       Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/Mmux_GND_17_o_ip2bus_error_i_MUX_215_o11" (ROM) removed.
The signal "mb_plb_PLB_MWrErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y<0><0>"
(ROM) removed.
  The signal "mb_plb_Sl_MWrErr<6>" is loadless and has been removed.
   Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0" (SFF)
removed.
    The signal
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GND_15_o_ip2bus_error_i_MU
X_241_o" is loadless and has been removed.
     Loadless block
"SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_GND_15_o_ip2bus_error
_i_MUX_241_o11" (ROM) removed.
  The signal "mb_plb/N34" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y<0><0>_SW0"
(ROM) removed.
    The signal "mb_plb_Sl_MWrErr<12>" is loadless and has been removed.
     Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/sl_mwrerr_i_0" (SFF) removed.
      The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/GND_17_o_ip2bus_error_i_MUX_213_o" is loadless and has been removed.
       Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT
/Mmux_GND_17_o_ip2bus_error_i_MUX_213_o11" (ROM) removed.
    The signal "mb_plb_Sl_MWrErr<0>" is loadless and has been removed.
     Loadless block "USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0"
(SFF) removed.
      The signal
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/GND_30_o_ip2bus_error_i_MUX_234_o
" is loadless and has been removed.
       Loadless block
"USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_GND_30_o_ip2bus_error_i_MUX_
234_o11" (ROM) removed.
The signal "mb_plb_PLB_MRdBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm<1>1"
(ROM) removed.
  The signal "mb_plb/PLB_SrdBTerm" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBTERM_OR/USE_LUT_OR_GEN.OR_PROCESS.y
i<11><0>" (ROM) removed.
    The signal "mb_plb_Sl_rdBTerm<5>" is loadless and has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_rdbterm_i" (SFF) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_rdbterm_ns" is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
Mmux_sl_rdbterm_ns11" (ROM) removed.
        The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_rdburst_reg" is loadless and has been removed.
         Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_rdburst_reg" (SFF) removed.
    The signal "mb_plb/N16" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBTERM_OR/USE_LUT_OR_GEN.OR_PROCESS.y
i<11><0>_SW0" (ROM) removed.
The signal "mb_plb_PLB_MRdBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm<0>1"
(ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y<0><0>"
(ROM) removed.
  The signal "mb_plb/N110" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y<0><0>_SW0" (ROM)
removed.
    The signal "mb_plb_Sl_rdWdAddr<20>" is loadless and has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_rdwdaddr_i_0" (SFF) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
GND_18_o_rdwdaddr[0]_mux_107_OUT<3>" is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
Mmux_GND_18_o_rdwdaddr[0]_mux_107_OUT41" (ROM) removed.
        The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sa2steer_addr_i<4>" is loadless and has been removed.
         Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE5" (SFF) removed.
          The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/cken5" is loadless and has been removed.
           Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/cken51" (ROM) removed.
          The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<5>" is loadless and has
been removed.
           Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_XOR5" (XOR) removed.
            The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<5>" is loadless and has been
removed.
             Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY4" (MUX) removed.
              The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<4>" is loadless and has been
removed.
               Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY3" (MUX) removed.
                The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<3>" is loadless and has been
removed.
                 Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY2" (MUX) removed.
                  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<2>" is loadless and has been
removed.
                   Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY1" (MUX) removed.
                  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<2>" is loadless and has been
removed.
                   Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_LUT2" (ROM) removed.
                    The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sa2steer_addr_i<7>" is loadless and has been removed.
                     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32.I_FDRE2" (SFF) removed.
                      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<2>" is loadless and has
been removed.
                       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_XOR2" (XOR) removed.
                The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<3>" is loadless and has been
removed.
                 Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_LUT3" (ROM) removed.
                  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sa2steer_addr_i<6>" is loadless and has been removed.
                   Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32_64.I_FDRE3" (SFF)
removed.
                    The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<3>" is loadless and has
been removed.
                     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_XOR3" (XOR) removed.
              The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<4>" is loadless and has been
removed.
               Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_LUT4" (ROM) removed.
                The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sa2steer_addr_i<5>" is loadless and has been removed.
                 Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4" (SFF) removed.
                  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/cken4" is loadless and has been removed.
                   Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/cken41" (ROM) removed.
                  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<4>" is loadless and has
been removed.
                   Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_XOR4" (XOR) removed.
            The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<5>" is loadless and has been
removed.
             Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_LUT5" (ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y<1><13>"
(ROM) removed.
  The signal "mb_plb/N108" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y<1><13>_SW0" (ROM)
removed.
    The signal "mb_plb_Sl_rdWdAddr<21>" is loadless and has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_rdwdaddr_i_1" (SFF) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
GND_18_o_rdwdaddr[0]_mux_107_OUT<2>" is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
Mmux_GND_18_o_rdwdaddr[0]_mux_107_OUT31" (ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y<2><10>"
(ROM) removed.
  The signal "mb_plb/N106" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y<2><10>_SW0" (ROM)
removed.
    The signal "mb_plb_Sl_rdWdAddr<22>" is loadless and has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_rdwdaddr_i_2" (SFF) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
GND_18_o_rdwdaddr[0]_mux_107_OUT<1>" is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
Mmux_GND_18_o_rdwdaddr[0]_mux_107_OUT21" (ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<3>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/USE_LUT_OR_GEN.OR_PROCESS.
yi<11><11>" (ROM) removed.
  The signal "mb_plb/N104" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/USE_LUT_OR_GEN.OR_PROCESS.
yi<11><11>_SW0" (ROM) removed.
    The signal "mb_plb_Sl_rdWdAddr<23>" is loadless and has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_rdwdaddr_i_3" (SFF) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
GND_18_o_rdwdaddr[0]_mux_107_OUT<0>" is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
Mmux_GND_18_o_rdwdaddr[0]_mux_107_OUT11" (ROM) removed.
The signal "mb_plb_PLB_MRearbitrate<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate<1>
1" (ROM) removed.
The signal "mb_plb_PLB_MRearbitrate<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate<0>
1" (ROM) removed.
The signal "mb_plb_PLB_MWrBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm<1>1"
(ROM) removed.
  The signal "mb_plb/PLB_SwrBTerm" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRBTERM_OR/USE_LUT_OR_GEN.OR_PROCESS.y
i<11><0>" (ROM) removed.
    The signal "mb_plb_Sl_wrBTerm<5>" is loadless and has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sl_wrbterm_i1" (ROM) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
burst_transfer_reg" is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
burst_transfer_reg" (SFF) removed.
    The signal "mb_plb/N6" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRBTERM_OR/USE_LUT_OR_GEN.OR_PROCESS.y
i<11><0>_SW0" (ROM) removed.
The signal "mb_plb_PLB_MWrBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm<0>1"
(ROM) removed.
The signal "mb_plb_PLB_MSSize<2>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/Mmux_PLB_MSSize<2:3
>11" (ROM) removed.
  The signal "mb_plb/PLB_Sssize<0>" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y<0><0>" (ROM)
removed.
    The signal "mb_plb/N26" is loadless and has been removed.
     Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y<0><0>_SW0"
(ROM) removed.
The signal "mb_plb_PLB_MSSize<3>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/Mmux_PLB_MSSize<2:3
>21" (ROM) removed.
  The signal "mb_plb/PLB_Sssize<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<
11><11>" (ROM) removed.
    The signal "mb_plb/N24" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<
11><11>_SW0" (ROM) removed.
The signal "mb_plb_PLB_MSSize<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/Mmux_PLB_MSSize<0:1
>11" (ROM) removed.
The signal "mb_plb_PLB_MSSize<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/Mmux_PLB_MSSize<0:1
>21" (ROM) removed.
The signal "mb_plb_PLB_TAttribute<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<0>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<0>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<1>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<1>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<2>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<2>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<3>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<3>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<4>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<4>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<5>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<5>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<6>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<6>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<7>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<7>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<8>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<8>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<9>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<9>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<10>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<10>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<11>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<11>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<12>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<12>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<13>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<13>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<14>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<14>1"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<15>" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/Y<15>1"
(ROM) removed.
The signal "mb_plb_PLB_rdPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri<0>1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Mmux_Lvl3_n11" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_0" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<0>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/Y<0>1"
(ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_1" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<1>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/Y<1>1"
(ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl3_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl3_n11" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Mmux_Lvl2_n11" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl2_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl2_n11" (ROM) removed.
The signal "mb_plb_PLB_rdPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri<1>1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Mmux_Lvl1_n11" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl1_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl1_n11" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri<0>1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Mmux_Lvl3_n11" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_0" (SFF) removed.
            The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_0_dpot" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_0_dpot" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_1" (SFF) removed.
            The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_1_dpot" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_1_dpot" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl3_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl3_n11" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Mmux_Lvl2_n11" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl2_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl2_n11" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri<1>1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Mmux_Lvl1_n11" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl1_n11" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Mmux_Lvl1_n11" (ROM) removed.
The signal "mb_plb_PLB_rdPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrim1" (ROM)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i"
(SFF) removed.
    The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn" is loadless
and has been removed.
     Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn1" (ROM)
removed.
The signal "mb_plb_PLB_wrPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/wrPrim1" (ROM)
removed.
The signal "mb_plb_PLB_busLock" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_i1"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/BUS_LOCK_SM_BLK.pl
b_buslock_reg" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/BUS_LOCK_SM_BLK.pl
b_buslock_reg" (SFF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Sl_rearbitrate_BUS
_LOCK_SM_BLK.plb_buslock_reg_AND_232_o" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Sl_rearbitrate_BUS
_LOCK_SM_BLK.plb_buslock_reg_AND_232_o1" (ROM) removed.
The signal "mb_plb_PLB_lockErr" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_lockErr" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_lockerr_i" is loadless
and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/Y1"
(ROM) removed.
The signal "mb_plb_PLB_rdPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[2].I_MASTER_RD_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[1].I_MASTER_RD_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_RD_REQ_
MUX1" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[1].lutout" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[1].lutout1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[2].lutout" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[2].lutout1" (ROM) removed.
The signal "mb_plb_PLB_wrPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[2].I_MASTER_WR_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[1].I_MASTER_WR_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_WR_REQ_
MUX0" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[1].lutout" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[1].lutout1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[2].lutout" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[2].lutout1" (ROM) removed.
The signal "fpga_0_SPI_FLASH_SS_pin_I" is loadless and has been removed.
 Loadless block "iobuf_3/IBUF" (BUF) removed.
The signal "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out<0>" is
loadless and has been removed.
 Loadless block "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out_0"
(SFF) removed.
  The signal "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/_n0119_inv" is
loadless and has been removed.
   Loadless block "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/_n0119_inv1" (ROM)
removed.
The signal "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out<1>" is
loadless and has been removed.
 Loadless block "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out_1"
(SFF) removed.
The signal "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out<2>" is
loadless and has been removed.
 Loadless block "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out_2"
(SFF) removed.
The signal "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out<3>" is
loadless and has been removed.
 Loadless block "DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/gpio_Data_Out_3"
(SFF) removed.
The signal "Ethernet_MAC/IP2INTC_Irpt" is loadless and has been removed.
 Loadless block "Ethernet_MAC/Ethernet_MAC/XEMAC_I/IP2INTC_IRPT_REG_I" (SFF)
removed.
  The signal "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ip2intc_irpt_i" is loadless and
has been removed.
   Loadless block "Ethernet_MAC/Ethernet_MAC/XEMAC_I/ip2intc_irpt_i1" (ROM)
removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I/L
O" is loadless and has been removed.
 Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I/M
UXCY_L_BUF" (BUF) removed.
  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I/O
" is loadless and has been removed.
   Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I"
(MUX) removed.
    The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.alu_cy<5>" is loadless
and has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/M
UXCY_L_BUF" (BUF) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/O
" is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I"
(MUX) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I/LO
" is loadless and has been removed.
 Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I/MU
XCY_L_BUF" (BUF) removed.
  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I/O"
is loadless and has been removed.
   Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I"
(MUX) removed.
    The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.alu_cy<5>" is loadless and
has been removed.
     Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/MU
XCY_L_BUF" (BUF) removed.
      The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/O"
is loadless and has been removed.
       Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I"
(MUX) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/full" is loadless and has been
removed.
 Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_fu
ll_i" (FF) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/dout<1>" is loadless and has been
removed.
 Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_1"
(FF) removed.
  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/_n0016<1>"
is loadless and has been removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/valid" is loadless and has been
removed.
 Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_val
id_d1" (FF) removed.
  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_val
id_int_GND_26_o_MUX_13_o" is loadless and has been removed.
   Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/Mmux_ra
m_valid_int_GND_26_o_MUX_13_o11" (ROM) removed.
The signal "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out<0>" is loadless
and has been removed.
 Loadless block "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out_0" (SFF)
removed.
  The signal "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/_n0212_inv" is loadless and has
been removed.
   Loadless block "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/_n0212_inv1" (ROM) removed.
The signal "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out<1>" is loadless
and has been removed.
 Loadless block "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out_1" (SFF)
removed.
The signal "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out<2>" is loadless
and has been removed.
 Loadless block "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out_2" (SFF)
removed.
The signal "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out<3>" is loadless
and has been removed.
 Loadless block "GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/gpio_Data_Out_3" (SFF)
removed.
The signal "USB_UART/USB_UART/UARTLITE_CORE_I/Interrupt" is loadless and has
been removed.
 Loadless block "USB_UART/USB_UART/UARTLITE_CORE_I/Interrupt" (FF) removed.
  The signal "USB_UART/USB_UART/UARTLITE_CORE_I/Interrupt_rstpot" is loadless and
has been removed.
   Loadless block "USB_UART/USB_UART/UARTLITE_CORE_I/Interrupt_rstpot" (ROM)
removed.
    The signal "USB_UART/USB_UART/UARTLITE_CORE_I/tx_Buffer_Empty_Pre" is loadless
and has been removed.
     Loadless block "USB_UART/USB_UART/UARTLITE_CORE_I/tx_Buffer_Empty_Pre" (FF)
removed.
      The signal "USB_UART/USB_UART/UARTLITE_CORE_I/tx_Buffer_Empty_Pre_rstpot" is
loadless and has been removed.
       Loadless block "USB_UART/USB_UART/UARTLITE_CORE_I/tx_Buffer_Empty_Pre_rstpot"
(ROM) removed.
The signal
"USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNT
R_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is loadless
and has been removed.
 Loadless block
"USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNT
R_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L_BUF"
(BUF) removed.
  The signal
"USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNT
R_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is loadless
and has been removed.
   Loadless block
"USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNT
R_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX) removed.
The signal
"USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNT
R_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is loadless
and has been removed.
 Loadless block
"USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNT
R_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L_BUF"
(BUF) removed.
  The signal
"USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNT
R_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is loadless
and has been removed.
   Loadless block
"USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNT
R_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_0[3]_Core_out_OR_1_o" is
loadless and has been removed.
   Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_0[3]_Core_out_OR_1_o1" (ROM)
removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<2>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2" (FF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2_glue_rst" is
loadless and has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2_glue_rst"
(ROM) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" (FF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2_INV_7_o" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2_INV_7_o1"
(ROM) removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" (FF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2" is
loadless and has been removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" is loadless and has
been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" (FF) removed.
          The signal
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_0[3]_core_req_edge_0_OR_3_o" is
loadless and has been removed.
           Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_0[3]_core_req_edge_0_OR_3_o1" (ROM)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<3>" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3" (FF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3_glue_rst" is
loadless and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3_glue_rst"
(ROM) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<1>" is loadless
and has been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1" (FF)
removed.
                  The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1_glue_rst" is
loadless and has been removed.
                   Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1_glue_rst"
(ROM) removed.
                    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<0>" is loadless
and has been removed.
                     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0" (FF)
removed.
                      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0_glue_rst" is
loadless and has been removed.
                       Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0_glue_rst"
(ROM) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/Chip_out" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip_out1" (ROM) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" is loadless and has been
removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" (FF) removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip_rstpot" is loadless and
has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip_rstpot" (ROM)
removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<2>" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2" (FF) removed.
          The signal
"proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec[1]_chip_dec[0]_AND_42_o" is
loadless and has been removed.
           Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec[1]_chip_dec[0]_AND_42_o1" (ROM)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<1>" is loadless and
has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1" (FF) removed.
              The signal
"proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_seq_cnt[1]_equal_17_o" is
loadless and has been removed.
               Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_seq_cnt[1]_equal_17_o<1>1" (ROM)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<0>" is loadless and
has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0" (FF) removed.
              The signal
"proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_seq_cnt[5]_equal_16_o" is
loadless and has been removed.
               Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/GND_20_o_seq_cnt[5]_equal_16_o<5>1" (ROM)
removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" is loadless and has been
removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" (FF) removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_rstpot" is loadless and
has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_rstpot" (ROM) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" is loadless and has
been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" (FF) removed.
          The signal
"proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3_system_Reset_Req_d2_A
ND_49_o" is loadless and has been removed.
           Loadless block
"proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3_system_Reset_Req_d2_A
ND_49_o1" (ROM) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" is loadless and
has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" (FF)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_1[3]_Core_out_OR_2_o" is
loadless and has been removed.
   Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_1[3]_Core_out_OR_2_o1" (ROM)
removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<2>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_2" (FF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_2_glue_rst" is
loadless and has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_2_glue_rst"
(ROM) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" (FF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2_INV_11_o" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2_INV_11_o1"
(ROM) removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" (FF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2" is
loadless and has been removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" is loadless and has
been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" (FF) removed.
          The signal
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_1[3]_core_req_edge_1_OR_4_o" is
loadless and has been removed.
           Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_cnt_1[3]_core_req_edge_1_OR_4_o1" (ROM)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<3>" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_3" (FF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_3_glue_rst" is
loadless and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_3_glue_rst"
(ROM) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<1>" is loadless
and has been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_1" (FF)
removed.
                  The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_1_glue_rst" is
loadless and has been removed.
                   Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_1_glue_rst"
(ROM) removed.
                    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<0>" is loadless
and has been removed.
                     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_0" (FF)
removed.
                      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_0_glue_rst" is
loadless and has been removed.
                       Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_0_glue_rst"
(ROM) removed.
The signal "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/InitDone" is loadless and has been
removed.
 Loadless block "MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/InitDone" (FF) removed.
The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_1" is
loadless and has been removed.
 Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2" (SFF)
removed.
The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_2" is
loadless and has been removed.
 Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3" (SFF)
removed.
The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_3" is
loadless and has been removed.
 Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4" (SFF)
removed.
The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_4" is
loadless and has been removed.
 Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5" (SFF)
removed.
The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_5" is
loadless and has been removed.
 Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6" (SFF)
removed.
The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_6" is
loadless and has been removed.
 Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7" (SFF)
removed.
The signal
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_7" is
loadless and has been removed.
 Loadless block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8" (SFF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_0" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<0>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_0" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<0>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_1" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<1>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_1" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<1>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_2" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<2>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_2" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<2>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_3" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<3>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_3" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<3>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_3" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_4" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<4>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_4" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<4>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_4" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_5" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<5>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_5" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<5>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_5" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_6" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<6>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_6" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<6>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_6" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_7" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<7>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_7" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<7>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_7" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_8" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<8>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_8" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<8>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_8" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_9" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<9>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_9" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<9>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_9" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_10" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<10>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_10"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<10>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_10" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_11" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<11>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_11"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<11>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_11" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_12" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<12>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_12"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<12>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_12" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_13" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<13>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_13"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<13>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_13" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_14" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<14>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_14"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<14>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_14" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_15" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<15>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_15"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<15>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_15" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_16" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<16>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_16"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<16>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_16" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_17" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<17>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_17"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<17>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_17" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_18" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<18>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_18"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<18>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_18" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_19" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<19>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_19"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<19>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_19" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_20" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<20>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_20"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<20>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_20" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_21" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<21>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_21"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<21>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_21" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_22" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<22>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_22"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<22>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_22" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_23" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<23>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_23"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<23>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_23" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_24" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<24>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_24"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<24>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_24" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_25" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<25>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_25"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<25>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_25" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_26" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<26>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_26"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<26>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_26" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_27" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<27>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_27"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<27>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_27" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_28" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<28>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_28"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<28>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_28" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_29" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<29>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_29"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<29>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_29" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_30" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<30>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_30"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<30>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_30" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_31" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<31>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_31"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<31>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_31" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<0>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_0" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<1>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_1" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<2>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_2" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<3>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_3" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<4>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_4" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<5>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_5" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<6>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_6" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<7>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_7" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<8>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_8" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<9>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_9" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<10>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_10" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<11>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_11" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<12>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_12" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<13>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_13" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<14>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_14" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<15>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_15" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<16>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_16" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<17>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_17" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<18>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_18" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<19>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_19" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<20>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_20" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<21>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_21" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<22>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_22" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<23>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_23" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<24>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_24" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<25>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_25" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<26>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_26" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<27>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_27" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<28>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_28" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<29>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_29" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<30>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_30" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<31>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_31" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<0>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<1>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<2>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<3>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_3" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<4>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_4" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<5>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_5" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<6>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_6" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<7>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_7" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<8>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_8" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<9>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_9" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<10>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_10" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<11>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_11" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<12>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_12" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<13>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_13" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<14>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_14" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<15>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_15" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<16>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_16" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<17>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_17" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<18>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_18" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<19>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_19" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<20>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_20" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<21>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_21" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<22>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_22" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<23>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_23" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<24>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_24" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<25>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_25" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<26>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_26" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<27>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_27" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<28>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_28" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<29>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_29" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<30>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_30" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<31>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_31" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_3" (FF)
removed.
The signal "microblaze_0/Trace_MB_Halted" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Dbg_State1"
(ROM) removed.
The signal "microblaze_0/Trace_Valid_Instr" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Valid_Instr1" (ROM)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken"
is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken" (SFF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken"
(SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_MEM_Jump_handling.ex_jum
p_hold_OR_243_o" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_MEM_Jump_handling.ex_jum
p_hold_OR_243_o1" (ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_Jump_handling.ex_jump_hold"
is loadless and has been removed.
       Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_Jump_handling.ex_jump_hold"
(SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_Jump_handling.ex_jump_hold_g
lue_set" is loadless and has been removed.
         Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_Jump_handling.ex_jump_hold_g
lue_set" (ROM) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Access" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Access" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Read" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Read" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write" (FF) removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" is
loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" (SFF)
removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_1" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_1" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_2" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_2" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_3" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.Is_PCMP_0x1_3" (ROM) removed.
The signal "mb_plb/MPLB_Rst<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[0].I_MPLB_RST" (SFF) removed.
The signal "mb_plb/MPLB_Rst<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[1].I_MPLB_RST" (SFF) removed.
The signal "mb_plb/Bus_Error_Det" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/RISING_EDGE_GEN.INTERRU
PT_REFF_I" (SFF) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" (SFF)
removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/WdtMTimeout_n_INV_250_o
" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/WdtMTimeout_n_INV_250_o
1_INV_0" (BUF) removed.
The signal "SPI_FLASH/IP2INTC_Irpt" is loadless and has been removed.
 Loadless block "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ipif_interrupt3" (ROM)
removed.
  The signal "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ipif_interrupt" is loadless
and has been removed.
   Loadless block "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ipif_interrupt1" (ROM)
removed.
  The signal "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ipif_interrupt1" is loadless
and has been removed.
   Loadless block "SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/ipif_interrupt2" (ROM)
removed.
The signal "CDCE913_I2C/IIC2INTC_Irpt" is loadless and has been removed.
 Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrup
t4" (ROM) removed.
  The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrup
t1" is loadless and has been removed.
   Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrup
t2" (ROM) removed.
  The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrup
t2" is loadless and has been removed.
   Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrup
t3" (ROM) removed.
  The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrup
t" is loadless and has been removed.
   Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_interrup
t1" (ROM) removed.
The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I/MUXCY_L_BU
F" (BUF) removed.
  The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I" (MUX)
removed.
The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I/MUXCY_L_B
UF" (BUF) removed.
  The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I" (MUX)
removed.
The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I/LO"
is loadless and has been removed.
 Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I/MUXC
Y_L_BUF" (BUF) removed.
  The signal
"CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I/O"
is loadless and has been removed.
   Loadless block
"CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I"
(MUX) removed.
The signal "mdm_0/Interrupt" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/MDM_Core_I1/Interrupt1" (ROM) removed.
  The signal "mdm_0/mdm_0/MDM_Core_I1/tx_Buffer_Empty_Pre" is loadless and has
been removed.
   Loadless block "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.TX_Buffer_Empty_FDRE"
(SFF) removed.
    The signal "mdm_0/mdm_0/MDM_Core_I1/tx_Buffer_Empty" is loadless and has been
removed.
     Loadless block
"mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/TX_Buffer_Empty1_INV_0"
(BUF) removed.
The signal "mdm_0/Ext_JTAG_RESET" is loadless and has been removed.
The signal "mdm_0/bscan_drck1" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/BUFG_DRCK1" (CKBUF) removed.
The signal "mdm_0/Ext_JTAG_SEL" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/MDM_Core_I1/Mmux_Ext_JTAG_SEL11" (ROM) removed.
Loadless block "Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC" (SFF)
removed.
 The signal "fpga_0_Ethernet_MAC_PHY_col_pin_IBUF" is loadless and has been
removed.
  Loadless block "fpga_0_Ethernet_MAC_PHY_col_pin_IBUF" (BUF) removed.
   The signal "fpga_0_Ethernet_MAC_PHY_col_pin" is loadless and has been removed.
    Loadless block "fpga_0_Ethernet_MAC_PHY_col_pin" (PAD) removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[0].MUXCY
_i1" (MUX) removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/gen_cry_kill_n<0>"
is loadless and has been removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[0].MULT_
AND_i1" (AND) removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[0].MUXCY_i1" (MUX) removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/cry<
1>" is loadless and has been removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[1].MUXCY_i1" (MUX) removed.
   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/cry<
2>" is loadless and has been removed.
    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[2].MUXCY_i1" (MUX) removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/cry<
3>" is loadless and has been removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[3].MUXCY_i1" (MUX) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/cry<
4>" is loadless and has been removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[4].MUXCY_i1" (MUX) removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/cry<
5>" is loadless and has been removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[5].MUXCY_i1" (MUX) removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/cry<
6>" is loadless and has been removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[6].MUXCY_i1" (MUX) removed.
             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/cry<
7>" is loadless and has been removed.
              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[7].MUXCY_i1" (MUX) removed.
               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/cry<
8>" is loadless and has been removed.
                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[8].MUXCY_i1" (MUX) removed.
                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/gen_
cry_kill_n<8>" is loadless and has been removed.
                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[8].MULT_AND_i1" (AND) removed.
               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/gen_
cry_kill_n<7>" is loadless and has been removed.
                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[7].MULT_AND_i1" (AND) removed.
                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/currentTxBusFifoWrCnt<7>" is
loadless and has been removed.
                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[7].FF_RST0_GEN.FDRE_i1" (SFF) removed.
                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/xorc
y_out<7>" is loadless and has been removed.
                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[7].XORCY_i1" (XOR) removed.
                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/q_i_
ns<7>" is loadless and has been removed.
                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/Mmux
_q_i_ns<7>11" (ROM) removed.
             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/gen_
cry_kill_n<6>" is loadless and has been removed.
              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[6].MULT_AND_i1" (AND) removed.
               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/currentTxBusFifoWrCnt<6>" is
loadless and has been removed.
                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[6].FF_RST0_GEN.FDRE_i1" (SFF) removed.
                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/xorc
y_out<6>" is loadless and has been removed.
                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[6].XORCY_i1" (XOR) removed.
                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/q_i_
ns<6>" is loadless and has been removed.
                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/Mmux
_q_i_ns<6>11" (ROM) removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/gen_
cry_kill_n<5>" is loadless and has been removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[5].MULT_AND_i1" (AND) removed.
             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/currentTxBusFifoWrCnt<5>" is
loadless and has been removed.
              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[5].FF_RST0_GEN.FDRE_i1" (SFF) removed.
               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/xorc
y_out<5>" is loadless and has been removed.
                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[5].XORCY_i1" (XOR) removed.
                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/q_i_
ns<5>" is loadless and has been removed.
                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/Mmux
_q_i_ns<5>11" (ROM) removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/gen_
cry_kill_n<4>" is loadless and has been removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[4].MULT_AND_i1" (AND) removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/currentTxBusFifoWrCnt<4>" is
loadless and has been removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[4].FF_RST0_GEN.FDRE_i1" (SFF) removed.
             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/xorc
y_out<4>" is loadless and has been removed.
              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[4].XORCY_i1" (XOR) removed.
               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/q_i_
ns<4>" is loadless and has been removed.
                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/Mmux
_q_i_ns<4>11" (ROM) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/gen_
cry_kill_n<3>" is loadless and has been removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[3].MULT_AND_i1" (AND) removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/currentTxBusFifoWrCnt<3>" is
loadless and has been removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[3].FF_RST0_GEN.FDRE_i1" (SFF) removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/xorc
y_out<3>" is loadless and has been removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[3].XORCY_i1" (XOR) removed.
             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/q_i_
ns<3>" is loadless and has been removed.
              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/Mmux
_q_i_ns<3>11" (ROM) removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/gen_
cry_kill_n<2>" is loadless and has been removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[2].MULT_AND_i1" (AND) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/currentTxBusFifoWrCnt<2>" is
loadless and has been removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[2].FF_RST0_GEN.FDRE_i1" (SFF) removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/xorc
y_out<2>" is loadless and has been removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[2].XORCY_i1" (XOR) removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/q_i_
ns<2>" is loadless and has been removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/Mmux
_q_i_ns<2>11" (ROM) removed.
   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/gen_
cry_kill_n<1>" is loadless and has been removed.
    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[1].MULT_AND_i1" (AND) removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/currentTxBusFifoWrCnt<1>" is
loadless and has been removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[1].FF_RST0_GEN.FDRE_i1" (SFF) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/xorc
y_out<1>" is loadless and has been removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[1].XORCY_i1" (XOR) removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/q_i_
ns<1>" is loadless and has been removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/Mmux
_q_i_ns<1>11" (ROM) removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/gen_
cry_kill_n<0>" is loadless and has been removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[0].MULT_AND_i1" (AND) removed.
   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/currentTxBusFifoWrCnt<0>" is
loadless and has been removed.
    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[0].FF_RST0_GEN.FDRE_i1" (SFF) removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/xorc
y_out<0>" is loadless and has been removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERB
IT_GEN[0].XORCY_i1" (XOR) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/q_i_
ns<0>" is loadless and has been removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/Mmux
_q_i_ns<0>11" (ROM) removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[0].MU
XCY_i1" (MUX) removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/gen_cry_kill_n<0
>" is loadless and has been removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[0].MU
LT_AND_i1" (AND) removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
(SFF) removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.count_Result<5>" is
loadless and has been removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].XOR_I"
(XOR) removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
(SFF) removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.count_Result<5>" is
loadless and has been removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].XOR_I"
(XOR) removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG" (SFF)
removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[31].I_MUXCY_N" (MUX)
removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<31>" is loadless and has been
removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[30].I_MUXCY_N" (MUX)
removed.
   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<30>" is loadless and has been
removed.
    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[29].I_MUXCY_N" (MUX)
removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<29>" is loadless and has been
removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[28].I_MUXCY_N" (MUX)
removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<28>" is loadless and has been
removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[27].I_MUXCY_N" (MUX)
removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<27>" is loadless and has been
removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[26].I_MUXCY_N" (MUX)
removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<26>" is loadless and has been
removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[25].I_MUXCY_N" (MUX)
removed.
             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<25>" is loadless and has been
removed.
              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[24].I_MUXCY_N" (MUX)
removed.
               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<24>" is loadless and has been
removed.
                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[23].I_MUXCY_N" (MUX)
removed.
                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<23>" is loadless and has been
removed.
                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[22].I_MUXCY_N" (MUX)
removed.
                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<22>" is loadless and has been
removed.
                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[21].I_MUXCY_N" (MUX)
removed.
                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<21>" is loadless and has been
removed.
                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[20].I_MUXCY_N" (MUX)
removed.
                       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<20>" is loadless and has been
removed.
                        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[19].I_MUXCY_N" (MUX)
removed.
                         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<19>" is loadless and has been
removed.
                          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[18].I_MUXCY_N" (MUX)
removed.
                           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<18>" is loadless and has been
removed.
                            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[17].I_MUXCY_N" (MUX)
removed.
                             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<17>" is loadless and has been
removed.
                              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_MUXCY_N" (MUX)
removed.
                               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<16>" is loadless and has been
removed.
                                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_MUXCY_N" (MUX)
removed.
                                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<15>" is loadless and has been
removed.
                                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_MUXCY_N" (MUX)
removed.
                                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<14>" is loadless and has been
removed.
                                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_MUXCY_N" (MUX)
removed.
                                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<13>" is loadless and has been
removed.
                                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[12].I_MUXCY_N" (MUX)
removed.
                                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<13>" is loadless and has been
removed.
                                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_LUT_N" (ROM) removed.
                                       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<18>" is loadless and has been removed.
                                        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_FDRE_N" (SFF) removed.
                                         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<13>" is loadless and has been
removed.
                                          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_XOR_N" (XOR) removed.
                                       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_abus_reg<18>" is loadless and has been removed.
                                        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_abus_reg_18" (SFF) removed.
                                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<14>" is loadless and has been
removed.
                                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_LUT_N" (ROM) removed.
                                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<17>" is loadless and has been removed.
                                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_FDRE_N" (SFF) removed.
                                       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<14>" is loadless and has been
removed.
                                        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_XOR_N" (XOR) removed.
                                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_abus_reg<17>" is loadless and has been removed.
                                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_abus_reg_17" (SFF) removed.
                                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<15>" is loadless and has been
removed.
                                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_LUT_N" (ROM) removed.
                                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<16>" is loadless and has been removed.
                                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_FDRE_N" (SFF) removed.
                                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<15>" is loadless and has been
removed.
                                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_XOR_N" (XOR) removed.
                                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_abus_reg<16>" is loadless and has been removed.
                                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
plb_abus_reg_16" (SFF) removed.
                               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<16>" is loadless and has been
removed.
                                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_LUT_N" (ROM) removed.
                                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<15>" is loadless and has been removed.
                                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_FDRE_N" (SFF) removed.
                                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<16>" is loadless and has been
removed.
                                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_XOR_N" (XOR) removed.
                             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<17>" is loadless and has been
removed.
                              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[17].I_LUT_N" (ROM) removed.
                               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<14>" is loadless and has been removed.
                                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[17].I_FDRE_N" (SFF) removed.
                                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<17>" is loadless and has been
removed.
                                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[17].I_XOR_N" (XOR) removed.
                           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<18>" is loadless and has been
removed.
                            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[18].I_LUT_N" (ROM) removed.
                             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<13>" is loadless and has been removed.
                              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[18].I_FDRE_N" (SFF) removed.
                               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<18>" is loadless and has been
removed.
                                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[18].I_XOR_N" (XOR) removed.
                         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<19>" is loadless and has been
removed.
                          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[19].I_LUT_N" (ROM) removed.
                           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<12>" is loadless and has been removed.
                            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[19].I_FDRE_N" (SFF) removed.
                             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<19>" is loadless and has been
removed.
                              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[19].I_XOR_N" (XOR) removed.
                       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<20>" is loadless and has been
removed.
                        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[20].I_LUT_N" (ROM) removed.
                         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<11>" is loadless and has been removed.
                          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[20].I_FDRE_N" (SFF) removed.
                           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<20>" is loadless and has been
removed.
                            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[20].I_XOR_N" (XOR) removed.
                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<21>" is loadless and has been
removed.
                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[21].I_LUT_N" (ROM) removed.
                       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<10>" is loadless and has been removed.
                        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[21].I_FDRE_N" (SFF) removed.
                         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<21>" is loadless and has been
removed.
                          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[21].I_XOR_N" (XOR) removed.
                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<22>" is loadless and has been
removed.
                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[22].I_LUT_N" (ROM) removed.
                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<9>" is loadless and has been removed.
                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[22].I_FDRE_N" (SFF) removed.
                       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<22>" is loadless and has been
removed.
                        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[22].I_XOR_N" (XOR) removed.
                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<23>" is loadless and has been
removed.
                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[23].I_LUT_N" (ROM) removed.
                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<8>" is loadless and has been removed.
                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[23].I_FDRE_N" (SFF) removed.
                     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<23>" is loadless and has been
removed.
                      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[23].I_XOR_N" (XOR) removed.
               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<24>" is loadless and has been
removed.
                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[24].I_LUT_N" (ROM) removed.
                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<7>" is loadless and has been removed.
                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[24].I_FDRE_N" (SFF) removed.
                   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<24>" is loadless and has been
removed.
                    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[24].I_XOR_N" (XOR) removed.
             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<25>" is loadless and has been
removed.
              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[25].I_LUT_N" (ROM) removed.
               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<6>" is loadless and has been removed.
                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[25].I_FDRE_N" (SFF) removed.
                 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<25>" is loadless and has been
removed.
                  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[25].I_XOR_N" (XOR) removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<26>" is loadless and has been
removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[26].I_LUT_N" (ROM) removed.
             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<5>" is loadless and has been removed.
              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[26].I_FDRE_N" (SFF) removed.
               The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<26>" is loadless and has been
removed.
                Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[26].I_XOR_N" (XOR) removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<27>" is loadless and has been
removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[27].I_LUT_N" (ROM) removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<4>" is loadless and has been removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[27].I_FDRE_N" (SFF) removed.
             The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<27>" is loadless and has been
removed.
              Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[27].I_XOR_N" (XOR) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<28>" is loadless and has been
removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[28].I_LUT_N" (ROM) removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<3>" is loadless and has been removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[28].I_FDRE_N" (SFF) removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<28>" is loadless and has been
removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[28].I_XOR_N" (XOR) removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<29>" is loadless and has been
removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[29].I_LUT_N" (ROM) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<2>" is loadless and has been removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[29].I_FDRE_N" (SFF) removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<29>" is loadless and has been
removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[29].I_XOR_N" (XOR) removed.
   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<30>" is loadless and has been
removed.
    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[30].I_LUT_N" (ROM) removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<1>" is loadless and has been removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[30].I_FDRE_N" (SFF) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<30>" is loadless and has been
removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[30].I_XOR_N" (XOR) removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<31>" is loadless and has been
removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[31].I_LUT_N" (ROM) removed.
   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
bus2ip_addr_i<0>" is loadless and has been removed.
    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[31].I_FDRE_N" (SFF) removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<31>" is loadless and has been
removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[31].I_XOR_N" (XOR) removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG" (SFF) removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG" (SFF)
removed.
Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_MUXCY_N" (MUX)
removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<9>" is loadless and has been
removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_MUXCY_N" (MUX)
removed.
   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<8>" is loadless and has been
removed.
    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_MUXCY_N" (MUX)
removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<7>" is loadless and has been
removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY6" (MUX) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<6>" is loadless and has been
removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY5" (MUX) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<6>" is loadless and has been
removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_LUT6" (ROM) removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sa2steer_addr_i<3>" is loadless and has been removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE6" (SFF) removed.
           The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<6>" is loadless and has
been removed.
            Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_XOR6" (XOR) removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<7>" is loadless and has been
removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_LUT_N" (ROM) removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sa2steer_addr_i<2>" is loadless and has been removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N" (SFF)
removed.
         The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<7>" is loadless and has
been removed.
          Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_XOR_N" (XOR) removed.
   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<8>" is loadless and has been
removed.
    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_LUT_N" (ROM) removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sa2steer_addr_i<1>" is loadless and has been removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_FDRE_N" (SFF)
removed.
       The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<8>" is loadless and has
been removed.
        Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_XOR_N" (XOR) removed.
 The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<9>" is loadless and has been
removed.
  Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_LUT_N" (ROM) removed.
   The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
sa2steer_addr_i<0>" is loadless and has been removed.
    Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_FDRE_N" (SFF)
removed.
     The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<9>" is loadless and has
been removed.
      Loadless block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_XOR_N" (XOR) removed.
Loadless block "clock_generator_0/clock_generator_0/PLL0_CLKFBOUT_BUFG_INST"
(CKBUF) removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>1_1" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>1_1" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1_1" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1_1" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1_1" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1_1" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1_1" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1_1" (ROM) removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>1" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1" (ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "ilmb_LMB_ABus<0>" is unused and has been removed.
The signal "ilmb_LMB_ABus<1>" is unused and has been removed.
The signal "ilmb_LMB_ABus<2>" is unused and has been removed.
The signal "ilmb_LMB_ABus<3>" is unused and has been removed.
The signal "ilmb_LMB_ABus<4>" is unused and has been removed.
The signal "ilmb_LMB_ABus<5>" is unused and has been removed.
The signal "ilmb_LMB_ABus<6>" is unused and has been removed.
The signal "ilmb_LMB_ABus<7>" is unused and has been removed.
The signal "ilmb_LMB_ABus<8>" is unused and has been removed.
The signal "ilmb_LMB_ABus<9>" is unused and has been removed.
The signal "ilmb_LMB_ABus<10>" is unused and has been removed.
The signal "ilmb_LMB_ABus<11>" is unused and has been removed.
The signal "ilmb_LMB_ABus<12>" is unused and has been removed.
The signal "ilmb_LMB_ABus<13>" is unused and has been removed.
The signal "ilmb_LMB_ABus<14>" is unused and has been removed.
The signal "ilmb_LMB_ABus<15>" is unused and has been removed.
The signal "ilmb_LMB_ABus<16>" is unused and has been removed.
The signal "ilmb_LMB_ABus<17>" is unused and has been removed.
The signal "ilmb_LMB_ABus<18>" is unused and has been removed.
The signal "ilmb_LMB_ABus<30>" is unused and has been removed.
The signal "ilmb_LMB_ABus<31>" is unused and has been removed.
The signal "dlmb_LMB_ABus<0>" is unused and has been removed.
The signal "dlmb_LMB_ABus<1>" is unused and has been removed.
The signal "dlmb_LMB_ABus<2>" is unused and has been removed.
The signal "dlmb_LMB_ABus<3>" is unused and has been removed.
The signal "dlmb_LMB_ABus<4>" is unused and has been removed.
The signal "dlmb_LMB_ABus<5>" is unused and has been removed.
The signal "dlmb_LMB_ABus<6>" is unused and has been removed.
The signal "dlmb_LMB_ABus<7>" is unused and has been removed.
The signal "dlmb_LMB_ABus<8>" is unused and has been removed.
The signal "dlmb_LMB_ABus<9>" is unused and has been removed.
The signal "dlmb_LMB_ABus<10>" is unused and has been removed.
The signal "dlmb_LMB_ABus<11>" is unused and has been removed.
The signal "dlmb_LMB_ABus<12>" is unused and has been removed.
The signal "dlmb_LMB_ABus<13>" is unused and has been removed.
The signal "dlmb_LMB_ABus<14>" is unused and has been removed.
The signal "dlmb_LMB_ABus<15>" is unused and has been removed.
The signal "dlmb_LMB_ABus<16>" is unused and has been removed.
The signal "dlmb_LMB_ABus<17>" is unused and has been removed.
The signal "dlmb_LMB_ABus<18>" is unused and has been removed.
The signal "dlmb_LMB_ABus<30>" is unused and has been removed.
The signal "dlmb_LMB_ABus<31>" is unused and has been removed.
The signal "mb_plb_PLB_MSize<0>" is unused and has been removed.
The signal "mb_plb_PLB_MSize<1>" is unused and has been removed.
The signal "mb_plb_PLB_type<0>" is unused and has been removed.
The signal "mb_plb_PLB_type<1>" is unused and has been removed.
The signal "mb_plb_PLB_type<2>" is unused and has been removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/s_h_sngle" is unused and has been removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG" (SFF) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/hwrds" is unused and has been removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/cntx211" (ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/decoded_be<3>" is unused and has been
removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_BE_GEN_LUT4" (ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/decoded_be<2>" is unused and has been
removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_BE_GEN_LUT2" (ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/decoded_be<1>" is unused and has been
removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_BE_GEN_LUT1" (ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/decoded_be<0>" is unused and has been
removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_BE_GEN_LUT0" (ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/be_next<3>" is unused and has been
removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3"
(ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/be_next<2>" is unused and has been
removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3"
(ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/be_next<1>" is unused and has been
removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3"
(ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/be_next<0>" is unused and has been
removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3"
(ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
N6" is unused and has been removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
Mcount_data_cycle_count_xor<3>121" (ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/set_all_be" is unused and has been
removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/set_all_be1" (ROM) removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3_glue_s
et" is unused and has been removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3_glue_s
et" (ROM) removed.
  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3" is
unused and has been removed.
   Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3" (SFF)
removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3_glue_s
et" is unused and has been removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3_glue_s
et" (ROM) removed.
  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3" is
unused and has been removed.
   Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3" (SFF)
removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3_glue_s
et" is unused and has been removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3_glue_s
et" (ROM) removed.
  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3" is
unused and has been removed.
   Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3" (SFF)
removed.
The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3_glue_s
et" is unused and has been removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3_glue_s
et" (ROM) removed.
  The signal
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3" is
unused and has been removed.
   Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3" (SFF)
removed.
The signal "Ethernet_MAC/N148" is unused and has been removed.
 Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/
GEN_FOR_SHARED.addr_cntl_cs_N13_SW0" (ROM) removed.
The signal "Ethernet_MAC/N188" is unused and has been removed.
The signal "Ethernet_MAC/N189" is unused and has been removed.
The signal "clock_generator_0/N1" is unused and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1" is unused
and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" is unused
and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/Chip_Reset_Req" is unused and has
been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/System_Reset_Req" is unused and
has been removed.
The signal "MCB3_LPDDR/N156" is unused and has been removed.
 Unused block
"MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_i_sl_addrack_reg_AND_144_o3_SW0" (ROM)
removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrEnable" is
unused and has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><6>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><6>1" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><2>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><2>1" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<3>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Mmux_Lvl311" (ROM)
removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<1>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Mmux_Lvl111" (ROM)
removed.
The signal "mb_plb/mb_plb/arbBurstReq" is unused and has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
arbSecRdBurstReg" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
arbSecRdBurstReg" (SFF) removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<0>" is unused
and has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<1>" is unused
and has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<0>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<3>" is unused and
has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
(SFF) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg_r
stpot" is unused and has been removed.
   Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg_r
stpot" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
arbPriRdBurstIn" is unused and has been removed.
     Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
arbPriRdBurstIn1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn" is unused and has been removed.
     Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn5" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn1" is unused and has been removed.
       Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn3" is unused and has been removed.
       Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ARB_REGISTERS_BLK.
priRdBurstEn3" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2"
is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2"
(SFF) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" is
unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" (SFF)
removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_glue_se
t" is unused and has been removed.
   Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_glue_se
t" (ROM) removed.
    The signal "mb_plb/N147" is unused and has been removed.
     Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_glue_se
t_SW0" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_
FFd4-In4" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_
FFd4-In4" (ROM) removed.
The signal "mb_plb/N154" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Mmux_LoadDisReg22_
G" (ROM) removed.
The signal "SPI_FLASH/N1" is unused and has been removed.
The signal "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/_n0364_inv" is unused and has been
removed.
The signal "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/N50" is unused and has been
removed.
The signal "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Allow_Slave_MODF_Strobe" is unused
and has been removed.
 Unused block "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Allow_Slave_MODF_Strobe" (FF)
removed.
  The signal "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Allow_Slave_MODF_Strobe_rstpot" is
unused and has been removed.
   Unused block "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Allow_Slave_MODF_Strobe_rstpot"
(ROM) removed.
The signal "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/N01" is unused and has been
removed.
 Unused block "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/_n0431_inv11" (ROM) removed.
The signal "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/DTR_underrun_rstpot" is unused and
has been removed.
The signal "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/DTR_underrun_glue_set" is unused
and has been removed.
 Unused block "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/DTR_underrun_glue_set" (ROM)
removed.
Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/GND" (ZERO) removed.
Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/VCC" (ONE) removed.
Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/GND" (ZERO) removed.
Unused block
"Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_CO
REGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/VCC" (ONE) removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2"
(SRLC16E) removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2"
(SRLC16E) removed.

Optimized Block(s):
TYPE 		BLOCK
LUT4
		CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMEN
T/GEN_FOR_SHARED.rearbitrate_condition1_SW0
FDR
		CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMEN
T/plb_size_reg_0
   optimized to 0
FDR
		CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMEN
T/plb_size_reg_1
   optimized to 0
FDR
		CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMEN
T/plb_size_reg_2
   optimized to 0
FDR
		CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMEN
T/plb_size_reg_3
   optimized to 0
FDR
		CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMEN
T/plb_type_reg_0
   optimized to 0
FDR
		CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMEN
T/plb_type_reg_1
   optimized to 0
FDR
		CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMEN
T/plb_type_reg_2
   optimized to 0
GND 		CDCE913_I2C/XST_GND
VCC 		CDCE913_I2C/XST_VCC
LUT4
		DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.r
earbitrate_condition1_SW0
FDR
		DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR
		DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR
		DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR
		DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR
		DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR
		DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR
		DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		DIP_Switch_4Bits/XST_GND
VCC 		DIP_Switch_4Bits/XST_VCC
GND
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_C
OREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/XST_GND
FDR 		Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a
   optimized to 0
GND
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_C
OREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/XST_GND
FDR 		Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A
   optimized to 0
FDR 		Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A
   optimized to 0
LUT6
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/GEN_FOR_SHARED.addr_cntl_cs_N13
FDRE
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG
   optimized to 0
FDRE
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG
   optimized to 0
FDRE
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG
   optimized to 0
LUT5
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BUS_ADDRESS_COUNTER/cntx22
FDRE
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG
   optimized to 0
FDRE
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG
   optimized to 0
FDRE
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG
   optimized to 0
LUT5
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_STEER_ADDRESS_COUNTER/cntx22
LUT6
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/Mmux_be_burst_size21
MUXF7
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/Mmux_be_burst_size4
LUT5
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/Mmux_be_burst_size4_F
LUT4
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/Mmux_be_burst_size4_G
LUT6
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/Mmux_be_burst_size51
LUT6
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/Mmux_bus2ip_rdburst_ns1_SW0
FDR
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/plb_size_reg_0
   optimized to 0
FDR
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/plb_size_reg_1
   optimized to 0
FDR
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/plb_size_reg_2
   optimized to 0
FDR
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/plb_size_reg_3
   optimized to 0
FDR
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/plb_type_reg_0
   optimized to 0
FDR
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/plb_type_reg_1
   optimized to 0
FDR
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/plb_type_reg_2
   optimized to 0
GND 		Ethernet_MAC/XST_GND
VCC 		Ethernet_MAC/XST_VCC
LUT4
		GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitra
te_condition1_SW0
FDR 		GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		GPIO_DISPLAY/XST_GND
VCC 		GPIO_DISPLAY/XST_VCC
LUT4
		GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate
_condition1_SW0
FDR 		GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		GPIO_KEYPAD/XST_GND
VCC 		GPIO_KEYPAD/XST_VCC
LUT4
		LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_c
ondition1_SW0
FDR 		LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		LEDs_4Bits/XST_GND
VCC 		LEDs_4Bits/XST_VCC
FDR
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_msize_pipe_0
   optimized to 0
FDR
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_msize_pipe_1
   optimized to 0
FDR
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_0
   optimized to 0
FDR
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_1
   optimized to 0
FDR
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_2
   optimized to 0
FDR
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_3
   optimized to 0
FDR
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_type_pipe_0
   optimized to 0
FDR
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_type_pipe_1
   optimized to 0
FDR
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_type_pipe_2
   optimized to 0
LUT6
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set211
LUT3
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1-In321
LUT4
		MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1-In331
GND 		MCB3_LPDDR/XST_GND
VCC 		MCB3_LPDDR/XST_VCC
LUT2
		SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[3]_Bus2IP_Data
[28]_MUX_276_o1_SW0
LUT4
		SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrat
e_condition1_SW0
FDR 		SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
FD 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/DTR_underrun
   optimized to 0
LUT5 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/DTR_underrun_rstpot
LUT4
		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT121
FD 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPISEL_REG
   optimized to 1
FDR 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Slave_MODF_strobe
   optimized to 0
LUT4 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/_n032611
LUT6 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/_n0364_inv
LUT4 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/_n0364_inv_SW0
LUT6 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/_n0399_inv_SW0
LUT6 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/_n0431_inv1
FDE 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_s_0
   optimized to 0
FDE 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_s_1
   optimized to 0
FDE 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_s_2
   optimized to 0
FDE 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_s_3
   optimized to 0
FDE 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_s_4
   optimized to 0
FDE 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_s_5
   optimized to 0
FDE 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_s_6
   optimized to 0
FDE 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/rx_shft_reg_s_7
   optimized to 0
FDS 		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/spisel_d1
   optimized to 1
FDR
		SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/dtr_underr
un_d1
   optimized to 0
GND 		SPI_FLASH/XST_GND
VCC 		SPI_FLASH/XST_VCC
LUT4
		USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_condi
tion1_SW0
FDR 		USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
GND 		USB_UART/XST_GND
VCC 		USB_UART/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		clock_generator_0/XST_GND
VCC 		clock_generator_0/XST_VCC
GND 		dlmb/XST_GND
VCC 		dlmb/XST_VCC
GND 		dlmb_cntlr/XST_GND
GND 		ilmb/XST_GND
VCC 		ilmb/XST_VCC
GND 		ilmb_cntlr/XST_GND
GND 		mb_plb/XST_GND
VCC 		mb_plb/XST_VCC
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/Y<0>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/Y<1>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/Y<0>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/Y<1>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/Y<2>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/Y<3>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/Y<0>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/Y<1>1
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/Y<2>1
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_2
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_3
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_2
   optimized to 0
FDR
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/BUS_LOCK_SM_BLK.s
m_buslock_reg
   optimized to 0
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM
_FFd4-In3
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/sm_buslock_i1
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Mmux_Lvl212
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/lutout<0><1><4>1
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>1_3
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>1_3
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/BUSLOCK_MUX/Y1
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_rdBurst1
LUT5 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_SW0
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrEnable1
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WAIT_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<
11><0>
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WAIT_OR/USE_LUT_OR_GEN.OR_PROCESS.yi<
11><0>_SW0
GND 		mdm_0/XST_GND
VCC 		mdm_0/XST_VCC
GND 		microblaze_0/XST_GND
VCC 		microblaze_0/XST_VCC
LUT3
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.exception_carry_select_LUT
FDR
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/External_Dbg_St
op_Handle.dbg_stop_1
   optimized to 0
GND 		proc_sys_reset_0/XST_GND
VCC 		proc_sys_reset_0/XST_VCC
LUT2 		proc_sys_reset_0/proc_sys_reset_0/Chip_Reset_Req1
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3
   optimized to 0
LUT2 		proc_sys_reset_0/proc_sys_reset_0/System_Reset_Req1
GND 		simon_periferico_0/XST_GND
LUT4
		simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT
/GEN_FOR_SHARED.rearbitrate_condition1_SW0
FDR
		simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT
/plb_size_reg_0
   optimized to 0
FDR
		simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT
/plb_size_reg_1
   optimized to 0
FDR
		simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT
/plb_size_reg_2
   optimized to 0
FDR
		simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT
/plb_size_reg_3
   optimized to 0
FDR
		simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT
/plb_type_reg_0
   optimized to 0
FDR
		simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT
/plb_type_reg_1
   optimized to 0
FDR
		simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT
/plb_type_reg_2
   optimized to 0
GND 		lmb_bram/lmb_bram/XST_GND

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_MUXCY_I/MUXCY_L_BUF
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].MUXCY_I/M
UXCY_L_BUF
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].MUXCY_I/M
UXCY_L_BUF
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].MUXCY_I/M
UXCY_L_BUF
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].MUXCY_I/M
UXCY_L_BUF
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_MUXCY_I/MUXCY_L_BUF
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].MUXCY_I/
MUXCY_L_BUF
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].MUXCY_I/
MUXCY_L_BUF
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].MUXCY_I/
MUXCY_L_BUF
LOCALBUF
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].MUXCY_I/
MUXCY_L_BUF
LOCALBUF
		USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CN
TR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CN
TR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CN
TR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CN
TR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CN
TR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CN
TR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CN
TR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CN
TR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Pa
rt_Of_Zero_Carry_Start/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[0].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[1].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[2].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[3].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[4].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[5].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[31].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[30].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Gen_Ret_Addr[1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0
].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0
].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.Use_Carry_
Decoding.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY2/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY3/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY4/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Us
ing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/if_pc_incr_carry_and_0/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc
_incr_carry_and_1/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/if_pc_incr_carry_and_3/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPG
A.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF8_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF8_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF7_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF7_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF7_L_I2/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF7_L_I2/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.mem_databus_ready_sel_carry_or/Using_FPG
A.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_
FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I/MUX
CY_L_BUF
LOCALBUF
		CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].MUXCY_L_I/MUX
CY_L_BUF
LOCALBUF
		CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].MUXCY_L_I/MUX
CY_L_BUF
LOCALBUF
		CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I/MUXCY_L_
BUF
LOCALBUF
		CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[1].MUXCY_L_I/MUXCY_L_
BUF
LOCALBUF
		CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/Addr_Counters[2].MUXCY_L_I/MUXCY_L_
BUF
LOCALBUF
		CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[0].MUXCY_L_I/MUXCY_L_B
UF
LOCALBUF
		CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[1].MUXCY_L_I/MUXCY_L_B
UF
LOCALBUF
		CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/Addr_Counters[2].MUXCY_L_I/MUXCY_L_B
UF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/A
ddr_Counters[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/A
ddr_Counters[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/A
ddr_Counters[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/A
ddr_Counters[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/A
ddr_Counters[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/A
ddr_Counters[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
INV 		Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i1_INV_0
INV 		Ethernet_MAC/Ethernet_MAC/phy_rx_clk_i1_INV_0
LUT1
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/Msub_GND_201_o_GND_201_o_sub_16_OU
T<11:0>_cy<0>_rt
LUT1
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY_rt
LUT1
		Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT
/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY_rt
LUT1 		USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/Mcount_count_cy<0>_rt
INV
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/use_i
ncrement1_INV_0
INV 		microblaze_0/microblaze_0/DReady_inv1_INV_0
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF7_L_I1_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF7_L_I1_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_xor<7>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Pa
rt_Of_Zero_Carry_Start_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
29].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
28].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
27].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
26].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
25].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
24].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
23].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
22].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
21].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
20].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
19].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
18].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
17].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
16].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
15].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
14].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
13].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
12].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
11].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
10].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
9].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
8].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
7].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
6].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
5].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
4].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
3].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
2].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
1].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
0].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<1>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<2>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<3>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<4>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<5>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<6>_rt
MULT_AND
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.MULT_AND_I
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1_3
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>1_2
MUXF7
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Mmux_LoadDisReg22
LUT4
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[0].LUT_D
elay
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<2><130>
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y<3><131>
LUT5 		mdm_0/mdm_0/MDM_Core_I1/Mmux_valid_access11
LUT4
		simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT
/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS15_SW0
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM
_FFd4-In51
LUT5
		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mmux_Serial_Dout_Serial_Dout_MUX_362_o11_SW0
LUT5
		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT1_SW
0
LUT5
		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT2_SW
0
LUT5
		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT3_SW
0
LUT5
		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT4_SW
0
LUT5
		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT5_SW
0
LUT5
		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT6_SW
0
LUT5
		SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT7_SW
0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| GPIO_DISPLAY_GPIO_IO_O_pin<0>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_DISPLAY_GPIO_IO_O_pin<1>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_DISPLAY_GPIO_IO_O_pin<2>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_DISPLAY_GPIO_IO_O_pin<3>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_DISPLAY_GPIO_IO_O_pin<4>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_DISPLAY_GPIO_IO_O_pin<5>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_DISPLAY_GPIO_IO_O_pin<6>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_DISPLAY_GPIO_IO_O_pin<7>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_KEYPAD_GPIO2_IO_O_pin<0>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_KEYPAD_GPIO2_IO_O_pin<1>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_KEYPAD_GPIO2_IO_O_pin<2>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_KEYPAD_GPIO2_IO_O_pin<3>      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| GPIO_KEYPAD_GPIO_IO_I_pin<0>       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| GPIO_KEYPAD_GPIO_IO_I_pin<1>       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| GPIO_KEYPAD_GPIO_IO_I_pin<2>       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| GPIO_KEYPAD_GPIO_IO_I_pin<3>       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| fpga_0_CDCE913_I2C_Scl_pin         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| fpga_0_CDCE913_I2C_Sda_pin         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| fpga_0_DIP_Switch_4Bits_GPIO_IO_I_ | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| pin<0>                             |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DIP_Switch_4Bits_GPIO_IO_I_ | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| pin<1>                             |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DIP_Switch_4Bits_GPIO_IO_I_ | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| pin<2>                             |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DIP_Switch_4Bits_GPIO_IO_I_ | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| pin<3>                             |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_MDC_pin    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fpga_0_Ethernet_MAC_PHY_MDIO_pin   | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_Ethernet_MAC_PHY_crs_pin    | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| fpga_0_Ethernet_MAC_PHY_dv_pin     | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| fpga_0_Ethernet_MAC_PHY_rst_n_pin  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fpga_0_Ethernet_MAC_PHY_rx_clk_pin | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_rx_data_pi | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          | PULLUP   |          |
| n<0>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_rx_data_pi | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          | PULLUP   |          |
| n<1>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_rx_data_pi | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          | PULLUP   |          |
| n<2>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_rx_data_pi | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          | PULLUP   |          |
| n<3>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_rx_er_pin  | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| fpga_0_Ethernet_MAC_PHY_tx_clk_pin | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| fpga_0_Ethernet_MAC_PHY_tx_data_pi | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| n<0>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_tx_data_pi | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| n<1>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_tx_data_pi | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| n<2>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_tx_data_pi | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| n<3>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_Ethernet_MAC_PHY_tx_en_pin  | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_LEDs_4Bits_GPIO_IO_O_pin<0> | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_LEDs_4Bits_GPIO_IO_O_pin<1> | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_LEDs_4Bits_GPIO_IO_O_pin<2> | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_LEDs_4Bits_GPIO_IO_O_pin<3> | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<0>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<1>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<2>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<3>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<4>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<5>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<6>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<7>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<8>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<9>                              |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<10>                             |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<11>                             |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_addr_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in<12>                             |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_ba_pin | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| <0>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_ba_pin | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| <1>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_cas_n_ | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| pin                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_cke_pi | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| n                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_clk_n_ | IOB              | OUTPUT    | DIFF_MOBILE_DDR      |       |          |      | OSERDES      |          |          |
| pin                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_clk_pi | IOB              | OUTPUT    | DIFF_MOBILE_DDR      |       |          |      | OSERDES      |          |          |
| n                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <0>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <1>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <2>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <3>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <4>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <5>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <6>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <7>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <8>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <9>                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <10>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <11>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <12>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <13>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <14>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| <15>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_dqs_pi | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              | PULLDOWN |          |
| n                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_ldm_pi | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      |              |          |          |
| n                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_ras_n_ | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| pin                                |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_udm_pi | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      |              |          |          |
| n                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_udqs_p | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              | PULLDOWN |          |
| in                                 |                  |           |                      |       |          |      |              |          |          |
| fpga_0_MCB3_LPDDR_mcbx_dram_we_n_p | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| in                                 |                  |           |                      |       |          |      |              |          |          |
| fpga_0_SPI_FLASH_MISO_pin          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | TFF          |          |          |
| fpga_0_SPI_FLASH_MOSI_pin          | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | TFF          |          |          |
| fpga_0_SPI_FLASH_SCK_pin           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_SPI_FLASH_SPI_HOLDn_pin     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fpga_0_SPI_FLASH_SPI_Wn_pin        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fpga_0_SPI_FLASH_SS_pin            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_USB_UART_RX_pin             | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| fpga_0_USB_UART_TX_pin             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_clk_1_sys_clk_pin           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| fpga_0_rst_1_sys_rst_pin           | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| simon_periferico_0_SIMON_KO_pin<0> | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| simon_periferico_0_SIMON_KO_pin<1> | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| simon_periferico_0_SIMON_KO_pin<2> | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| simon_periferico_0_SIMON_KO_pin<3> | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV
"clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 12
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 15.0
CLKIN2_PERIOD = 15.0
CLKOUT0_DIVIDE = 2
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 2
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 180.0
CLKOUT2_DIVIDE = 12
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.1



Section 12 - Control Set Information
------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                             | Reset Signal                                                                                                                                                               | Set Signal | Enable Signal                                                                                                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i   |                                                                                                                                                                            |            |                                                                                                                                                                | 3                | 4              |
| Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i   | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0> |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/ram_rd_en_i        | 1                | 5              |
| Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i   | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1> |            |                                                                                                                                                                | 3                | 16             |
| Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i   | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                                                | 1                | 2              |
| Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i   | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/ram_rd_en_i        | 2                | 8              |
| Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i   | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                                                | 1                | 3              |
| Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i   | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txComboBusFifoRst                                                                                                              |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg_d1 | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            |                                                                                                                                                                | 148              | 319            |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I/valid_Write                                                                                                          | 1                | 8              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/valid_Write                                                                                                    | 1                | 2              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I/valid_Write                                                                                                         | 1                | 8              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/ram_wr_en              | 1                | 7              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we                                                                              | 1                | 4              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | GLOBAL_LOGIC1                                                                                                                                                  | 5                | 30             |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | MCB3_LPDDR/MCB3_LPDDR/NPI_AddrAck                                                                                                                              | 4                | 25             |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clear_count            | 1                | 5              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/xfer_fifo_addr_we                                            | 2                | 14             |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPIXfer_done_int_pulse_d1                                                                                                     | 4                | 8              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                                      | 3                | 4              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                                                        | 1                | 8              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr                                                                                                        | 1                | 8              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | ilmb_LMB_AddrStrobe                                                                                                                                            | 6                | 32             |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/valid_Write                                                                       | 1                | 8              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/valid_Write                                                                       | 1                | 8              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | microblaze_0/Trace_Reg_Write                                                                                                                                   | 16               | 128            |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/_n0451_inv                                                                                   | 1                | 4              |
| clk_66_6667MHzPLL0                       |                                                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Decode_I/if_ready                                                                                                        | 5                | 33             |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/Bus2IIC_Reset                                                                                                                                |            |                                                                                                                                                                | 21               | 49             |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/Bus2IIC_Reset                                                                                                                                |            | CDCE913_I2C/CDCE913_I2C/X_IIC/Rc_Data_Exists                                                                                                                   | 1                | 4              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/Bus2IIC_Reset                                                                                                                                |            | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL/Interrupt_WrCE[10]_column_sel[0]_AND_50_o                                                    | 1                | 8              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/Bus2IIC_Reset                                                                                                                                |            | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<21>                                                       | 1                | 7              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/Bus2IIC_Reset                                                                                                                                |            | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<25>                                                       | 1                | 4              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/EarlyAckHdr_firstDynStartSeen_AND_180_o_inv1_0                                                                                  |            |                                                                                                                                                                | 1                | 2              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/_n0025                                                                                                                 |            | CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/Rst_inv                                                                                                    | 4                | 10             |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE/_n0025                                                                                                                 |            | CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE/Rst_inv                                                                                                    | 3                | 9              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT/Mcount_q_int_val                                                                                                        |            | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/bit_cnt_en                                                                                                         | 1                | 4              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                            |            |                                                                                                                                                                | 26               | 52             |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                            |            | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/_n0016_inv                                                                                             | 2                | 8              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                            |            | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/PWR_91_o_adr_dta_l_AND_131_o                                                                                       | 1                | 8              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                            |            | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT/_n0018_inv                                                                                               | 3                | 10             |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                            |            | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                      | 1                | 8              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/Reset_OR_DriverANDClockEnable1                                                                                                 |            |                                                                                                                                                                | 2                | 2              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/Reset_detect_stop_OR_296_o                                                                                                     |            |                                                                                                                                                                | 2                | 4              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                  |            |                                                                                                                                                                | 6                | 7              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                  |            | CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/N2                                                                                                                  | 1                | 1              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                  |            | CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I/_n0091_inv                                                                                                          | 2                | 8              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                  |            | CDCE913_I2C/CDCE913_I2C/X_IIC/Tx_data_exists                                                                                                                   | 1                | 4              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                  |            | CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I/data_Exists_I                                                                                                  | 1                | 4              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_105_o                                                           |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_105_o                                                           |            | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                  | 1                | 5              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_141_o                                                                |            | mb_plb_Sl_addrAck<6>                                                                                                                                           | 3                | 6              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                              |            |                                                                                                                                                                | 3                | 4              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en                                                     |            |                                                                                                                                                                | 2                | 9              |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                                         |            | mb_plb_Sl_addrAck<6>                                                                                                                                           | 6                | 27             |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                                         |            | mb_plb_Sl_addrAck<6>                                                                                                                                           | 5                | 27             |
| clk_66_6667MHzPLL0                       | CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_0                                                 |            |                                                                                                                                                                | 8                | 9              |
| clk_66_6667MHzPLL0                       | DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_49_o                                                                              |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_85_o                                                                                   |            | mb_plb_Sl_addrAck<2>                                                                                                                                           | 3                | 5              |
| clk_66_6667MHzPLL0                       | DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                                                |            |                                                                                                                                                                | 3                | 3              |
| clk_66_6667MHzPLL0                       | DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en                                                                       |            |                                                                                                                                                                | 2                | 9              |
| clk_66_6667MHzPLL0                       | DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_0                                                                   |            |                                                                                                                                                                | 1                | 4              |
| clk_66_6667MHzPLL0                       | DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/Reset_OR_DriverANDClockEnable                                                                                                |            | DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                                                   | 1                | 4              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0> |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/ram_rd_en_i        | 1                | 6              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1> |            |                                                                                                                                                                | 3                | 16             |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            |                                                                                                                                                                | 3                | 3              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/ram_rd_en_i        | 2                | 8              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb                 |            |                                                                                                                                                                | 1                | 3              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Rst_preamble_error_reg_OR_255_o                                                                                  |            |                                                                                                                                                                | 3                | 7              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/crc_rst                                                                                                          |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state_machine_rst_goto_startReadDestAdrNib_1_OR_201_o                                                            |            |                                                                                                                                                                | 1                | 4              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/fifo_reset                                                                                                                     |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg_d1 | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/rxComboCrcRst                                                                                                                  |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                         | 7                | 32             |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            |                                                                                                                                                                | 4                | 18             |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/ram_wr_en              | 2                | 12             |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                                                | 1                | 2              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/crcComboRst                                                                                                                    |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/_n0019_inv                                                                                       | 7                | 32             |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txComboBusFifoRst                                                                                                              |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txComboBusFifoRst                                                                                                              |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_asreg_d1 | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txComboBusFifoWrCntRst                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/emac_tx_wr_i                                                                                                       | 1                | 4              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/txComboNibbleCntRst                                                                                                            |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT/PERBIT_GEN[11].CE                                                                               | 3                | 12             |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/Reset_OR_DriverANDClockEnable                                                                                                            |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/Bus2IP_WrCE_tx_ping_ctrl_reg_en_AND_715_o1                                                                                   | 2                | 2              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/Reset_OR_DriverANDClockEnable3                                                                                                           |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/tx_done1                                                                                                                     | 1                | 2              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_34_o                                                             |            |                                                                                                                                                                | 2                | 3              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_timeout_OR_81_o                                                              |            |                                                                                                                                                                | 21               | 32             |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/addr_lsb_clear                                       |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/cken0                                                     | 1                | 2              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be                                                           |            |                                                                                                                                                                | 2                | 4              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be                                                           |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/BE_clk_en                                                 | 1                | 2              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be                                                           |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/cken0                                                     | 1                | 2              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be                                                           |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                   | 2                | 2              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be1                                                          |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/cken0                                                     | 2                | 4              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be11                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/cken0                                                     | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be11                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/cken4                                                     | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be11                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/cken5                                                     | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be11                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                   | 1                | 3              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_match_clr                                                                    |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |            | mb_plb_Sl_addrAck<5>                                                                                                                                           | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_s_h_clr                                                                        |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                   | 2                | 2              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                                          |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/decode_ld_rw_ce                                                                 | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                                          |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/decode_ld_rw_ce                                                                 | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/addr_lsb_clear                                     |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/cken0                                                   | 1                | 2              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/clr_bus2ip_rdreq                                                                            |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/clr_bus2ip_wrreq                                                                            |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/_n0785_0                                                                                                                                 |            |                                                                                                                                                                | 6                | 17             |
| clk_66_6667MHzPLL0                       | Ethernet_MAC/Ethernet_MAC/XEMAC_I/_n0797_0                                                                                                                                 |            |                                                                                                                                                                | 5                | 16             |
| clk_66_6667MHzPLL0                       | GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_49_o                                                                                      |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_85_o                                                                                           |            | mb_plb_Sl_addrAck<10>                                                                                                                                          | 3                | 5              |
| clk_66_6667MHzPLL0                       | GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                                                        |            |                                                                                                                                                                | 2                | 3              |
| clk_66_6667MHzPLL0                       | GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en                                                                               |            |                                                                                                                                                                | 2                | 9              |
| clk_66_6667MHzPLL0                       | GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_0                                                                           |            |                                                                                                                                                                | 1                | 8              |
| clk_66_6667MHzPLL0                       | GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/Reset_OR_DriverANDClockEnable                                                                                                        |            | GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                                                           | 2                | 8              |
| clk_66_6667MHzPLL0                       | GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_49_o                                                                                        |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_85_o                                                                                             |            | mb_plb_Sl_addrAck<8>                                                                                                                                           | 3                | 5              |
| clk_66_6667MHzPLL0                       | GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                                                          |            |                                                                                                                                                                | 3                | 3              |
| clk_66_6667MHzPLL0                       | GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en                                                                                 |            |                                                                                                                                                                | 2                | 9              |
| clk_66_6667MHzPLL0                       | GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_0                                                                             |            |                                                                                                                                                                | 1                | 4              |
| clk_66_6667MHzPLL0                       | GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Reset_OR_DriverANDClockEnable                                                                                                          |            | GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                                                             | 1                | 4              |
| clk_66_6667MHzPLL0                       | GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/Reset_OR_DriverANDClockEnable4                                                                                                         |            | GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                                                             | 1                | 4              |
| clk_66_6667MHzPLL0                       | LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_49_o                                                                                          |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_85_o                                                                                               |            | mb_plb_Sl_addrAck<1>                                                                                                                                           | 2                | 5              |
| clk_66_6667MHzPLL0                       | LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                                                            |            |                                                                                                                                                                | 3                | 3              |
| clk_66_6667MHzPLL0                       | LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en                                                                                   |            |                                                                                                                                                                | 2                | 9              |
| clk_66_6667MHzPLL0                       | LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_0                                                                               |            |                                                                                                                                                                | 1                | 4              |
| clk_66_6667MHzPLL0                       | LEDs_4Bits/LEDs_4Bits/gpio_core_1/Reset_OR_DriverANDClockEnable                                                                                                            |            | LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                                                               | 1                | 4              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clear_count                        |            |                                                                                                                                                                | 1                | 5              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>                    |            |                                                                                                                                                                | 5                | 6              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>                    |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set221_cepot_cepot                   | 4                | 13             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_8                  |            |                                                                                                                                                                | 13               | 13             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_8                  |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/_n0210_inv                                           | 3                | 9              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_9                  |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_push_cmb                               | 4                | 27             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_10                 |            |                                                                                                                                                                | 4                | 18             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_10                 |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_push_cmb                               | 3                | 9              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_11                 |            |                                                                                                                                                                | 9                | 26             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_11                 |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set221_cepot_cepot                   | 1                | 1              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_12                 |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.sa_active_shared       | 4                | 27             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_13                 |            |                                                                                                                                                                | 3                | 5              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_13                 |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.pa_active_shared       | 2                | 16             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_13                 |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.sa_active_shared       | 1                | 5              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_13                 |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set221_cepot_cepot                   | 1                | 1              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_14                 |            |                                                                                                                                                                | 4                | 4              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_14                 |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.pa_active_shared       | 3                | 16             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_15                 |            |                                                                                                                                                                | 5                | 25             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_16                 |            |                                                                                                                                                                | 3                | 12             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>_16                 |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set221_cepot_cepot                   | 4                | 15             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_ack_clr_plb_rst_OR_120_o                                |            |                                                                                                                                                                | 2                | 2              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg                                                 |            |                                                                                                                                                                | 1                | 2              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg                                                 |            | MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_advance_data2plb                                 | 4                | 32             |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/Rst_tocore<3>                                                                                                                                        |            |                                                                                                                                                                | 3                | 7              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/Rst_tocore<3>                                                                                                                                        |            | MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_ce                                      | 2                | 2              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/Rst_tocore<3>                                                                                                                                        |            | MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/_n0238_inv                                                   | 3                | 7              |
| clk_66_6667MHzPLL0                       | MCB3_LPDDR/MCB3_LPDDR/Rst_topim_0                                                                                                                                          |            |                                                                                                                                                                | 3                | 12             |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/control_bits34_Reset                                                                                                                   |            | SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_87_o                                                                      | 1                | 2              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_169_o                                                                                      |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_169_o                                                                                      |            | SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                                             | 2                | 5              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                                                         |            |                                                                                                                                                                | 3                | 4              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                                                                    |            | mb_plb_Sl_addrAck<3>                                                                                                                                           | 3                | 8              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                                                                    |            | mb_plb_Sl_addrAck<3>                                                                                                                                           | 2                | 8              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_50_o_inv_0                                                                            |            |                                                                                                                                                                | 4                | 11             |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Mcount_Count_val                                                                                                                          |            | SPI_FLASH/SPI_FLASH/I_SPI_MODULE/_n0439_inv                                                                                                                    | 1                | 4              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_SPI_MODULE/Reset_SPISEL_sync_OR_265_o                                                                                                                |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/I_SPI_MODULE/transfer_start_inv_0                                                                                                                      |            |                                                                                                                                                                | 3                | 9              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/tx_Reg_Reset                                                                                           |            | SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Wr_ce_reduce_ack_gen_Bus2IP_Transmit_Reg_WrCE_AND_23_o                                     | 1                | 8              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/reset2ip_reset                                                                                                                                         |            |                                                                                                                                                                | 11               | 20             |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/reset2ip_reset                                                                                                                                         |            | SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1/Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_87_o                                                                      | 2                | 8              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/reset2ip_reset                                                                                                                                         |            | SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL/Interrupt_WrCE[10]_column_sel[0]_AND_82_o                                                                              | 1                | 6              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/reset2ip_reset                                                                                                                                         |            | SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<17>                                                                                  | 1                | 2              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/reset2ip_reset                                                                                                                                         |            | SPI_FLASH/SPI_FLASH/I_SPI_MODULE/_n0431_inv                                                                                                                    | 2                | 8              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/reset2ip_reset                                                                                                                                         |            | SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_fe1_transfer_start_AND_136_o                                                                                              | 1                | 8              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/reset2ip_reset                                                                                                                                         |            | SPI_FLASH/SPI_FLASH/I_SPI_MODULE/sck_fe_transfer_start_AND_134_o                                                                                               | 1                | 8              |
| clk_66_6667MHzPLL0                       | SPI_FLASH/SPI_FLASH/reset2ip_reset                                                                                                                                         |            | SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_7_Rx_Empty_i_SPIXfer_done_AND_4_o                                                       | 1                | 8              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_93_o                                                                                              |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_93_o                                                                                              |            | USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                                                    | 2                | 3              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                                                                |            |                                                                                                                                                                | 3                | 4              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                                                                           |            | mb_plb_Sl_addrAck<0>                                                                                                                                           | 1                | 4              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                                                                           |            | mb_plb_Sl_addrAck<0>                                                                                                                                           | 1                | 4              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_46_o_inv_0                                                                                   |            |                                                                                                                                                                | 2                | 8              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/GND_11_o_count[8]_equal_1_o                                                                                                  |            |                                                                                                                                                                | 2                | 4              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/UARTLITE_CORE_I/Reset_clr_Status_OR_16_o                                                                                                                 |            |                                                                                                                                                                | 1                | 2              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/mid_Start_Bit                                                                                                              |            | USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/_n0096_inv                                                                                                     | 1                | 8              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/UARTLITE_CORE_I/_n0056                                                                                                                                   |            |                                                                                                                                                                | 2                | 2              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/UARTLITE_CORE_I/reset_RX_FIFO                                                                                                                            |            |                                                                                                                                                                | 3                | 6              |
| clk_66_6667MHzPLL0                       | USB_UART/USB_UART/UARTLITE_CORE_I/reset_TX_FIFO                                                                                                                            |            |                                                                                                                                                                | 3                | 6              |
| clk_66_6667MHzPLL0                       | dlmb_LMB_Rst                                                                                                                                                               |            |                                                                                                                                                                | 1                | 2              |
| clk_66_6667MHzPLL0                       | ilmb_LMB_Rst                                                                                                                                                               |            |                                                                                                                                                                | 2                | 2              |
| clk_66_6667MHzPLL0                       | mb_plb/PLB_Rst                                                                                                                                                             |            |                                                                                                                                                                | 10               | 37             |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbReset_PrevTrnsReArb_rst_OR_481_o                                                                           |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Sl_rdComp_0                                                                                                   |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Sl_wrComp_0                                                                                                   |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtCountIsZero_i_Sl_wait_AND_259_o                                                                                      |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrLoad                                                                                                      |            |                                                                                                                                                                | 1                | 4              |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                    |            |                                                                                                                                                                | 11               | 19             |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                    |            | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecRdPriReg                                                                                   | 1                | 2              |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                    |            | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/_n0411_inv6_cepot                                                                                 | 1                | 1              |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                    |            | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i                                                                                | 1                | 2              |
| clk_66_6667MHzPLL0                       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                    |            | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/loadAddrSelReg                                                                                                    | 3                | 6              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<0>                                                                                                                                                         |            |                                                                                                                                                                | 14               | 48             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<0>                                                                                                                                                         |            | USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                                      | 2                | 2              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<0>                                                                                                                                                         |            | USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/_n0072_inv                                                                                                     | 1                | 3              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<1>                                                                                                                                                         |            |                                                                                                                                                                | 9                | 44             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<1>                                                                                                                                                         |            | LEDs_4Bits/LEDs_4Bits/gpio_core_1/_n0123_inv                                                                                                                   | 1                | 4              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<2>                                                                                                                                                         |            |                                                                                                                                                                | 10               | 44             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<2>                                                                                                                                                         |            | DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1/_n0123_inv                                                                                                       | 1                | 4              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<3>                                                                                                                                                         |            |                                                                                                                                                                | 12               | 56             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            |                                                                                                                                                                | 67               | 191            |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/Bus2IP_WrCE_MDIO_GEN.mdio_addr_en_AND_754_o                                                                                  | 3                | 11             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/Bus2IP_WrCE_MDIO_GEN.mdio_wr_data_en_AND_755_o                                                                               | 3                | 16             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/Bus2IP_WrCE_tx_ping_length_reg_en_AND_719_o                                                                                  | 2                | 16             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER/PERBIT_GEN[3].CE                                                                                   | 1                | 4              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count/_n0023_inv                                                                  | 1                | 5              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count/_n0023_inv                                                                  | 1                | 5              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/_n0023_inv                                                                     | 1                | 5              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/_n0112_inv                                                                                                         | 4                | 12             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/_n0059_inv                                                                                                            | 3                | 12             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/_n0062_inv                                                                                                            | 3                | 12             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/_n0261_inv                                                                                                | 2                | 6              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/N73                                                                                                                          | 2                | 2              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.count_clock_en            | 2                | 5              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.count_clock_en           | 2                | 5              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<5>                                                                                                                                                         |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/_n0481_inv                                                                      | 2                | 4              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<6>                                                                                                                                                         |            |                                                                                                                                                                | 12               | 55             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<7>                                                                                                                                                         |            |                                                                                                                                                                | 2                | 2              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<7>                                                                                                                                                         |            | mdm_0/mdm_0/MDM_Core_I1/mdm_CS                                                                                                                                 | 1                | 2              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<8>                                                                                                                                                         |            |                                                                                                                                                                | 10               | 40             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<8>                                                                                                                                                         |            | GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/_n0220_inv                                                                                                                 | 1                | 4              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<8>                                                                                                                                                         |            | GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1/_n0224_inv                                                                                                                 | 1                | 4              |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<9>                                                                                                                                                         |            |                                                                                                                                                                | 13               | 65             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<9>                                                                                                                                                         |            | simon_periferico_0/simon_periferico_0/USER_LOGIC_I/GND_27_o_slv_reg_write_sel[0]_equal_14_o                                                                    | 7                | 32             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<9>                                                                                                                                                         |            | simon_periferico_0/simon_periferico_0/USER_LOGIC_I/GND_27_o_slv_reg_write_sel[0]_equal_15_o                                                                    | 6                | 32             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<9>                                                                                                                                                         |            | simon_periferico_0/simon_periferico_0/USER_LOGIC_I/GND_27_o_slv_reg_write_sel[0]_equal_16_o                                                                    | 5                | 32             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<9>                                                                                                                                                         |            | simon_periferico_0/simon_periferico_0/USER_LOGIC_I/GND_27_o_slv_reg_write_sel[0]_equal_17_o                                                                    | 4                | 32             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<9>                                                                                                                                                         |            | simon_periferico_0/simon_periferico_0/USER_LOGIC_I/PWR_27_o_slv_reg_write_sel[0]_equal_12_o                                                                    | 9                | 32             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<9>                                                                                                                                                         |            | simon_periferico_0/simon_periferico_0/USER_LOGIC_I/_n0277_inv_cepot                                                                                            | 9                | 32             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<10>                                                                                                                                                        |            |                                                                                                                                                                | 12               | 52             |
| clk_66_6667MHzPLL0                       | mb_plb_SPLB_Rst<10>                                                                                                                                                        |            | GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1/_n0171_inv                                                                                                               | 2                | 8              |
| clk_66_6667MHzPLL0                       | mb_plb_Sl_rdComp<7>                                                                                                                                                        |            | mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading                                                                                                                 | 2                | 8              |
| clk_66_6667MHzPLL0                       | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute_2_execute_1_AND_31_o_inv                                                                                   |            |                                                                                                                                                                | 2                | 2              |
| clk_66_6667MHzPLL0                       | mdm_0/mdm_0/MDM_Core_I1/_n0168                                                                                                                                             |            |                                                                                                                                                                | 2                | 2              |
| clk_66_6667MHzPLL0                       | mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK                                                                                                                                      |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                                                                                      |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                                                                                      |            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I                                                                     | 1                | 4              |
| clk_66_6667MHzPLL0                       | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                                                                                      |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                                                                                      |            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I                                                                     | 1                | 4              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/DReady_inv                                                                                                                                       |            |                                                                                                                                                                | 4                | 32             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op                                                                                         |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                                                                      | 10               | 17             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Reset_EX_Is_Div_Instr_OR_410_o                                                                         |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                              | 17               | 32             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Reset_MEM_Sel_MEM_Res_OR_411_o                                                                         |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                                                                      | 12               | 32             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/_n0434                                                                                                   |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/_n0443_0                                                                                                 |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Decode_I/Reset_OR_DriverANDClockEnable                                                                                               |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                                                                      | 4                | 14             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                          |            |                                                                                                                                                                | 2                | 2              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Decode_I/flush_pipe                                                                                                                  |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                              | 1                | 2              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_Stdl_inv1_0                                                                                                     |            |                                                                                                                                                                | 2                | 2              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Decode_I/reset_bool_Dbg_Stop_Instr_Fetch_OR_106_o                                                                                    |            |                                                                                                                                                                | 3                | 3              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk                                                                                           |            |                                                                                                                                                                | 4                | 4              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            |                                                                                                                                                                | 76               | 136            |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | mb_plb_PLB_MRdDAck<0>                                                                                                                                          | 7                | 32             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/_n0126_inv                                                                                         | 1                | 3              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/_n0129_inv                                                                                         | 1                | 1              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Mmux_valid_fetch_i11_cepot                                                                   | 33               | 128            |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                              | 37               | 122            |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                              | 91               | 214            |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/if_pc_write                                                                                                     | 5                | 32             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                                                                      | 8                | 15             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_dbg                                                                                                 | 4                | 32             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Decode_I/wb_PipeRun_i                                                                                                    | 1                | 3              |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/_n0359_inv                                                                                      | 9                | 33             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.of_write_imm_reg                                                                                                         | 2                | 16             |
| clk_66_6667MHzPLL0                       | microblaze_0/microblaze_0/sync_reset                                                                                                                                       |            | microblaze_0/microblaze_0/Performance.wb_Halted                                                                                                                | 4                | 5              |
| clk_66_6667MHzPLL0                       | simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_44_o                                                             |            |                                                                                                                                                                | 1                | 1              |
| clk_66_6667MHzPLL0                       | simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_44_o                                                             |            | simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                   | 2                | 4              |
| clk_66_6667MHzPLL0                       | simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_80_o                                                                  |            | mb_plb_Sl_addrAck<9>                                                                                                                                           | 2                | 5              |
| clk_66_6667MHzPLL0                       | simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_0                                                               |            |                                                                                                                                                                | 4                | 4              |
| clk_66_6667MHzPLL0                       | simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                                          |            | mb_plb_Sl_addrAck<9>                                                                                                                                           | 5                | 14             |
| clk_66_6667MHzPLL0                       | simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                                          |            | mb_plb_Sl_addrAck<9>                                                                                                                                           | 1                | 6              |
| clk_66_6667MHzPLL0                       | simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_inv_0                                                                        |            |                                                                                                                                                                | 32               | 32             |
| clk_66_6667MHzPLL0                       | sys_bus_reset                                                                                                                                                              |            |                                                                                                                                                                | 1                | 2              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| microblaze_0_mdm_bus_Dbg_Clk             |                                                                                                                                                                            |            |                                                                                                                                                                | 10               | 39             |
| microblaze_0_mdm_bus_Dbg_Clk             |                                                                                                                                                                            |            | GLOBAL_LOGIC0                                                                                                                                                  | 3                | 16             |
| microblaze_0_mdm_bus_Dbg_Clk             |                                                                                                                                                                            |            | GLOBAL_LOGIC1                                                                                                                                                  | 1                | 3              |
| microblaze_0_mdm_bus_Dbg_Clk             |                                                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SEL_SHIFT_AND_25_o                                                                                     | 1                | 8              |
| microblaze_0_mdm_bus_Dbg_Clk             |                                                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/_n0127_inv                                                                                             | 2                | 8              |
| microblaze_0_mdm_bus_Dbg_Clk             |                                                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK                                                                               | 4                | 32             |
| microblaze_0_mdm_bus_Dbg_Clk             |                                                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/which_pc                                                                                        | 7                | 8              |
| microblaze_0_mdm_bus_Dbg_Clk             |                                                                                                                                                                            |            | microblaze_0_mdm_bus_Dbg_Capture                                                                                                                               | 6                | 41             |
| microblaze_0_mdm_bus_Dbg_Clk             |                                                                                                                                                                            |            | microblaze_0_mdm_bus_Dbg_Shift                                                                                                                                 | 1                | 8              |
| microblaze_0_mdm_bus_Dbg_Clk             | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SHIFT_inv                                                                                                          |            |                                                                                                                                                                | 5                | 28             |
| microblaze_0_mdm_bus_Dbg_Clk             | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/MDM_SEL_SHIFT_AND_1_o                                                                                                                  | 1                | 4              |
| microblaze_0_mdm_bus_Dbg_Clk             | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv                                                                                                   |            |                                                                                                                                                                | 2                | 8              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| microblaze_0_mdm_bus_Dbg_Update          |                                                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/GND_16_o_data_cmd_AND_30_o                                                                             | 4                | 4              |
| microblaze_0_mdm_bus_Dbg_Update          |                                                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SEL_data_cmd_AND_26_o                                                                                  | 1                | 5              |
| microblaze_0_mdm_bus_Dbg_Update          |                                                                                                                                                                            |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                  | 1                | 5              |
| microblaze_0_mdm_bus_Dbg_Update          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv                                                                                                       |            |                                                                                                                                                                | 1                | 1              |
| microblaze_0_mdm_bus_Dbg_Update          | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/MDM_SEL                                                                                                                                | 1                | 4              |
| microblaze_0_mdm_bus_Dbg_Update          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst                                                                                             |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En                                                                                  | 1                | 2              |
| microblaze_0_mdm_bus_Dbg_Update          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk                                                                                           |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                  | 1                | 1              |
| microblaze_0_mdm_bus_Dbg_Update          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD                                                                                              |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                  | 1                | 1              |
| microblaze_0_mdm_bus_Dbg_Update          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd                                                                                             |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                  | 1                | 1              |
| microblaze_0_mdm_bus_Dbg_Update          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step                                                                                           |            | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                  | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF |                                                                                                                                                                            |            |                                                                                                                                                                | 1                | 2              |
| ~fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF |                                                                                                                                                                            |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/ram_wr_en              | 1                | 8              |
| ~fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            |                                                                                                                                                                | 4                | 17             |
| ~fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1> |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/ram_wr_en              | 2                | 12             |
| ~fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb                 |            |                                                                                                                                                                | 1                | 2              |
| ~fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/fifo_reset                                                                                                                     |            | Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_asreg_d1 | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~microblaze_0_mdm_bus_Dbg_Clk            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv                                                                                                       |            | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sync_detected                                                                                          | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~microblaze_0_mdm_bus_Dbg_Update         |                                                                                                                                                                            |            | mdm_0/mdm_0/MDM_Core_I1/Old_MDM_SEL                                                                                                                            | 1                | 5              |
| ~microblaze_0_mdm_bus_Dbg_Update         | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[4].local_sel_n                                                                                       |            |                                                                                                                                                                | 1                | 1              |
| ~microblaze_0_mdm_bus_Dbg_Update         | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                                                                            |            |                                                                                                                                                                | 1                | 4              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                 | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                           |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                                                |           | 441/2771      | 0/3885        | 716/4193      | 0/171         | 0/6       | 0/3     | 0/2   | 0/0   | 0/0   | 0/0   | 0/1       | system                                                                                                                                                           |
| +CDCE913_I2C                                                           |           | 0/249         | 0/381         | 0/351         | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C                                                                                                                                               |
| ++CDCE913_I2C                                                          |           | 0/249         | 0/381         | 0/351         | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C                                                                                                                                   |
| +++X_IIC                                                               |           | 8/249         | 4/381         | 4/351         | 0/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC                                                                                                                             |
| ++++DYN_MASTER_I                                                       |           | 12/12         | 16/16         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/DYN_MASTER_I                                                                                                                |
| ++++FILTER_I                                                           |           | 0/11          | 0/21          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I                                                                                                                    |
| +++++SCL_DEBOUNCE                                                      |           | 6/6           | 11/11         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SCL_DEBOUNCE                                                                                                       |
| +++++SDA_DEBOUNCE                                                      |           | 5/5           | 10/10         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/FILTER_I/SDA_DEBOUNCE                                                                                                       |
| ++++IIC_CONTROL_I                                                      |           | 51/65         | 70/110        | 101/129       | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I                                                                                                               |
| +++++BITCNT                                                            |           | 2/2           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/BITCNT                                                                                                        |
| +++++CLKCNT                                                            |           | 4/4           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/CLKCNT                                                                                                        |
| +++++I2CDATA_REG                                                       |           | 3/3           | 8/8           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CDATA_REG                                                                                                   |
| +++++I2CHEADER_REG                                                     |           | 1/1           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/I2CHEADER_REG                                                                                                 |
| +++++SETUP_CNT                                                         |           | 4/4           | 10/10         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/IIC_CONTROL_I/SETUP_CNT                                                                                                     |
| ++++READ_FIFO_I                                                        |           | 4/4           | 5/5           | 12/12         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/READ_FIFO_I                                                                                                                 |
| ++++REG_INTERFACE_I                                                    |           | 29/31         | 45/45         | 47/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I                                                                                                             |
| +++++RDACK_OR_I                                                        |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/RDACK_OR_I                                                                                                  |
| +++++WRACK_OR_I                                                        |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/REG_INTERFACE_I/WRACK_OR_I                                                                                                  |
| ++++WRITE_FIFO_CTRL_I                                                  |           | 5/5           | 5/5           | 9/9           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_CTRL_I                                                                                                           |
| ++++WRITE_FIFO_I                                                       |           | 6/6           | 5/5           | 12/12         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/WRITE_FIFO_I                                                                                                                |
| ++++X_XPS_IPIF_SSP1                                                    |           | 16/107        | 6/170         | 20/89         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1                                                                                                             |
| +++++X_INTERRUPT_CONTROL                                               |           | 5/5           | 18/18         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_INTERRUPT_CONTROL                                                                                         |
| +++++X_PLB_SLAVE_IF                                                    |           | 0/82          | 0/139         | 0/52          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF                                                                                              |
| ++++++I_SLAVE_ATTACHMENT                                               |           | 31/82         | 70/139        | 12/52         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT                                                                           |
| +++++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                           |           | 2/2           | 9/9           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                     |
| +++++++I_DECODER                                                       |           | 14/49         | 60/60         | 2/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER                                                                 |
| ++++++++I_OR_CS                                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS                                                         |
| +++++++++USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I         |
| ++++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I  |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I  |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I  |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I  |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I  |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I  |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I                  |           | 6/6           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I                   |
| ++++++++MEM_DECODE_GEN[2].GEN_PLB_SHARED.MEM_SELECT_I                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].GEN_PLB_SHARED.MEM_SELECT_I                   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I   |
| +++++X_SOFT_RESET                                                      |           | 4/4           | 7/7           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/CDCE913_I2C/CDCE913_I2C/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET                                                                                                |
| +DIP_Switch_4Bits                                                      |           | 0/36          | 0/81          | 0/39          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switch_4Bits                                                                                                                                          |
| ++DIP_Switch_4Bits                                                     |           | 1/36          | 0/81          | 4/39          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switch_4Bits/DIP_Switch_4Bits                                                                                                                         |
| +++PLBV46_I                                                            |           | 0/29          | 0/67          | 0/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I                                                                                                                |
| ++++I_SLAVE_ATTACHMENT                                                 |           | 21/29         | 56/67         | 11/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                             |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                             |           | 2/2           | 9/9           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                       |
| +++++I_DECODER                                                         |           | 2/6           | 2/2           | 1/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                   |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                    |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switch_4Bits/DIP_Switch_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                     |
| +++gpio_core_1                                                         |           | 6/6           | 14/14         | 10/10         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/DIP_Switch_4Bits/DIP_Switch_4Bits/gpio_core_1                                                                                                             |
| +Ethernet_MAC                                                          |           | 0/385         | 0/676         | 0/623         | 0/4           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC                                                                                                                                              |
| ++Ethernet_MAC                                                         |           | 1/385         | 0/676         | 1/623         | 0/4           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC                                                                                                                                 |
| +++XEMAC_I                                                             |           | 54/384        | 128/676       | 79/622        | 0/4           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I                                                                                                                         |
| ++++EMAC_I                                                             |           | 18/191        | 25/372        | 35/324        | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I                                                                                                                  |
| +++++NODEMACADDRRAMI                                                   |           | 0/1           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI                                                                                                  |
| ++++++ram16x4i                                                         |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i                                                                                         |
| +++++RX                                                                |           | 4/70          | 5/138         | 1/113         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX                                                                                                               |
| ++++++INST_CRCGENRX                                                    |           | 12/12         | 32/32         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_CRCGENRX                                                                                                 |
| ++++++INST_RX_INTRFCE                                                  |           | 0/27          | 0/73          | 0/27          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE                                                                                               |
| +++++++I_RX_FIFO                                                       |           | 0/27          | 0/73          | 0/27          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO                                                                                     |
| ++++++++LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM            |           | 0/27          | 0/73          | 0/27          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM                                 |
| +++++++++BU3                                                           |           | 0/27          | 0/73          | 0/27          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3                             |
| ++++++++++U0                                                           |           | 0/27          | 0/73          | 0/27          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0                          |
| +++++++++++grf.rf                                                      |           | 0/27          | 0/73          | 0/27          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf                   |
| ++++++++++++gcx.clkx                                                   |           | 6/6           | 32/32         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx          |
| ++++++++++++gl0.rd                                                     |           | 0/6           | 0/11          | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd            |
| +++++++++++++gras.rsts                                                 |           | 3/3           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts  |
| +++++++++++++grhf.rhf                                                  |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf   |
| +++++++++++++rpntr                                                     |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr      |
| ++++++++++++gl0.wr                                                     |           | 1/5           | 0/13          | 1/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr            |
| +++++++++++++gwas.wsts                                                 |           | 2/2           | 1/1           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts  |
| +++++++++++++wpntr                                                     |           | 2/2           | 12/12         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr      |
| ++++++++++++mem                                                        |           | 1/2           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem               |
| +++++++++++++gdm.dm                                                    |           | 1/1           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm        |
| ++++++++++++rstblk                                                     |           | 8/8           | 11/11         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk            |
| ++++++INST_RX_STATE                                                    |           | 27/27         | 28/28         | 54/54         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE                                                                                                 |
| +++++TX                                                                |           | 20/102        | 20/209        | 34/172        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX                                                                                                               |
| ++++++INST_CRCCOUNTER                                                  |           | 2/2           | 4/4           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCCOUNTER                                                                                               |
| ++++++INST_CRCGENTX                                                    |           | 0/8           | 0/32          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX                                                                                                 |
| +++++++NSR                                                             |           | 8/8           | 32/32         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR                                                                                             |
| ++++++INST_DEFERRAL_CONTROL                                            |           | 0/7           | 0/14          | 0/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL                                                                                         |
| +++++++inst_deferral_state                                             |           | 1/1           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state                                                                     |
| +++++++inst_ifgp1_count                                                |           | 3/3           | 6/6           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp1_count                                                                        |
| +++++++inst_ifgp2_count                                                |           | 3/3           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_ifgp2_count                                                                        |
| ++++++INST_TXBUSFIFOWRITENIBBLECOUNT                                   |           | 1/1           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT                                                                                |
| ++++++INST_TXNIBBLECOUNT                                               |           | 4/4           | 12/12         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TXNIBBLECOUNT                                                                                            |
| ++++++INST_TX_INTRFCE                                                  |           | 1/28          | 1/73          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE                                                                                               |
| +++++++I_TX_FIFO                                                       |           | 0/27          | 0/72          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO                                                                                     |
| ++++++++LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM            |           | 0/27          | 0/72          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM                                 |
| +++++++++BU3                                                           |           | 0/27          | 0/72          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3                             |
| ++++++++++U0                                                           |           | 0/27          | 0/72          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0                          |
| +++++++++++grf.rf                                                      |           | 0/27          | 0/72          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf                   |
| ++++++++++++gcx.clkx                                                   |           | 5/5           | 32/32         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx          |
| ++++++++++++gl0.rd                                                     |           | 0/5           | 0/10          | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd            |
| +++++++++++++gras.rsts                                                 |           | 3/3           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts  |
| +++++++++++++rpntr                                                     |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/rpntr      |
| ++++++++++++gl0.wr                                                     |           | 1/7           | 0/14          | 1/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr            |
| +++++++++++++gwas.wsts                                                 |           | 4/4           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts  |
| +++++++++++++wpntr                                                     |           | 2/2           | 12/12         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr      |
| ++++++++++++mem                                                        |           | 1/2           | 0/5           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem               |
| +++++++++++++gdm.dm                                                    |           | 1/1           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm        |
| ++++++++++++rstblk                                                     |           | 8/8           | 11/11         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk            |
| ++++++INST_TX_STATE_MACHINE                                            |           | 24/28         | 44/50         | 37/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE                                                                                         |
| +++++++PRE_SFD_count                                                   |           | 4/4           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count                                                                           |
| ++++++ONR_HOT_MUX                                                      |           | 4/4           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/ONR_HOT_MUX                                                                                                   |
| ++++MDIO_GEN.MDIO_IF_I                                                 |           | 20/20         | 34/34         | 50/50         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I                                                                                                      |
| ++++RX_PING                                                            |           | 3/3           | 0/0           | 3/3           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/RX_PING                                                                                                                 |
| ++++TX_PING                                                            |           | 3/3           | 0/0           | 3/3           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/TX_PING                                                                                                                 |
| ++++XPS_IPIF_I                                                         |           | 0/113         | 0/142         | 0/163         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I                                                                                                              |
| +++++PLBV46_BURST_I                                                    |           | 0/113         | 0/142         | 0/163         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I                                                                                               |
| ++++++I_SLAVE_ATTACHMENT                                               |           | 58/113        | 92/142        | 93/163        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT                                                                            |
| +++++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                           |           | 2/2           | 9/9           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                      |
| +++++++I_BURST_SUPPORT                                                 |           | 6/13          | 2/12          | 6/19          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT                                                            |
| ++++++++CONTROL_DBEAT_CNTR_I                                           |           | 3/3           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I                                       |
| ++++++++RESPONSE_DBEAT_CNTR_I                                          |           | 4/4           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I                                      |
| +++++++I_BUS_ADDRESS_COUNTER                                           |           | 9/18          | 2/15          | 8/22          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER                                                      |
| ++++++++I_FLEX_ADDR_CNTR                                               |           | 9/9           | 13/13         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR                                     |
| +++++++I_DECODER                                                       |           | 8/12          | 5/5           | 3/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                  |
| ++++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                  |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                    |
| +++++++I_STEER_ADDRESS_COUNTER                                         |           | 5/10          | 3/9           | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER                                                    |
| ++++++++I_FLEX_ADDR_CNTR                                               |           | 5/5           | 6/6           | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR                                   |
| +GPIO_DISPLAY                                                          |           | 0/42          | 0/105         | 0/47          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_DISPLAY                                                                                                                                              |
| ++GPIO_DISPLAY                                                         |           | 2/42          | 0/105         | 8/47          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_DISPLAY/GPIO_DISPLAY                                                                                                                                 |
| +++PLBV46_I                                                            |           | 0/32          | 0/79          | 0/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I                                                                                                                        |
| ++++I_SLAVE_ATTACHMENT                                                 |           | 23/32         | 68/79         | 11/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                     |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                             |           | 2/2           | 9/9           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                               |
| +++++I_DECODER                                                         |           | 2/7           | 2/2           | 1/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                           |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                    |           | 5/5           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_DISPLAY/GPIO_DISPLAY/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                             |
| +++gpio_core_1                                                         |           | 8/8           | 26/26         | 14/14         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_DISPLAY/GPIO_DISPLAY/gpio_core_1                                                                                                                     |
| +GPIO_KEYPAD                                                           |           | 0/46          | 0/89          | 0/46          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_KEYPAD                                                                                                                                               |
| ++GPIO_KEYPAD                                                          |           | 0/46          | 0/89          | 0/46          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_KEYPAD/GPIO_KEYPAD                                                                                                                                   |
| +++PLBV46_I                                                            |           | 0/33          | 0/63          | 0/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I                                                                                                                          |
| ++++I_SLAVE_ATTACHMENT                                                 |           | 23/33         | 52/63         | 10/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                       |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                             |           | 2/2           | 9/9           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                 |
| +++++I_DECODER                                                         |           | 2/8           | 2/2           | 1/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                             |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                    |           | 6/6           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_KEYPAD/GPIO_KEYPAD/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                               |
| +++gpio_core_1                                                         |           | 13/13         | 26/26         | 22/22         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/GPIO_KEYPAD/GPIO_KEYPAD/gpio_core_1                                                                                                                       |
| +LEDs_4Bits                                                            |           | 0/36          | 0/81          | 0/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bits                                                                                                                                                |
| ++LEDs_4Bits                                                           |           | 1/36          | 0/81          | 4/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bits/LEDs_4Bits                                                                                                                                     |
| +++PLBV46_I                                                            |           | 0/29          | 0/67          | 0/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bits/LEDs_4Bits/PLBV46_I                                                                                                                            |
| ++++I_SLAVE_ATTACHMENT                                                 |           | 21/29         | 56/67         | 11/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                         |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                             |           | 2/2           | 9/9           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                   |
| +++++I_DECODER                                                         |           | 2/6           | 2/2           | 1/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                               |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                    |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bits/LEDs_4Bits/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                 |
| +++gpio_core_1                                                         |           | 6/6           | 14/14         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/LEDs_4Bits/LEDs_4Bits/gpio_core_1                                                                                                                         |
| +MCB3_LPDDR                                                            |           | 0/166         | 0/426         | 0/236         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR                                                                                                                                                |
| ++MCB3_LPDDR                                                           |           | 3/166         | 4/426         | 1/236         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR                                                                                                                                     |
| +++PLB_0_INST.plbv46_pim_0                                             |           | 0/133         | 0/334         | 0/192         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0                                                                                                             |
| ++++comp_plbv46_pim                                                    |           | 0/133         | 0/334         | 0/192         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim                                                                                             |
| +++++GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER                   |           | 70/87         | 161/199       | 128/153       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER                                             |
| ++++++CLOCK_TO_N_SAMPLE_CIRCUIT                                        |           | 17/17         | 38/38         | 25/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT                   |
| +++++GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE                       |           | 33/33         | 90/90         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE                                                 |
| +++++GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE                      |           | 13/13         | 45/45         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE                                                |
| +++mpmc_core_0                                                         |           | 0/30          | 0/88          | 0/43          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0                                                                                                                         |
| ++++gen_spartan6_mcb.s6_phy_top_if                                     |           | 0/30          | 0/88          | 0/43          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if                                                                                          |
| +++++NPI_BRIDGE_INST_0.mpmc_npi2mcb_0                                  |           | 26/28         | 83/87         | 39/43         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0                                                         |
| ++++++XFER_FIFO_ADDR                                                   |           | 2/2           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR                                          |
| +++++mpmc_mcb_raw_wrapper_0                                            |           | 2/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/MCB3_LPDDR/MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0                                                                   |
| +SPI_FLASH                                                             |           | 0/130         | 0/224         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH                                                                                                                                                 |
| ++SPI_FLASH                                                            |           | 12/130        | 4/224         | 24/157        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH                                                                                                                                       |
| +++I_CONTROL_REG_1                                                     |           | 7/7           | 12/12         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_CONTROL_REG_1                                                                                                                       |
| +++I_INTERRUPT_CONTROL                                                 |           | 8/8           | 17/17         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_INTERRUPT_CONTROL                                                                                                                   |
| +++I_PLBv46_IPIF                                                       |           | 0/59          | 0/99          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF                                                                                                                         |
| ++++I_SLAVE_ATTACHMENT                                                 |           | 25/59         | 66/99         | 15/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT                                                                                                      |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                             |           | 5/5           | 9/9           | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                |
| +++++I_DECODER                                                         |           | 12/29         | 24/24         | 4/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER                                                                                            |
| ++++++I_OR_CS                                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS                                                                                    |
| +++++++USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I                                    |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |
| ++++++MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I                    |           | 8/8           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I                                              |
| ++++++MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |
| ++++++MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |
| ++++++MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |
| ++++++MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |
| ++++++MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |
| +++I_SOFT_RESET                                                        |           | 7/7           | 11/11         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_SOFT_RESET                                                                                                                          |
| +++I_SPI_MODULE                                                        |           | 28/28         | 60/60         | 58/58         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_SPI_MODULE                                                                                                                          |
| +++I_STATUS_REG                                                        |           | 2/2           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/I_STATUS_REG                                                                                                                          |
| +++MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG                     |           | 7/7           | 19/19         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG                                                                                       |
| +USB_UART                                                              |           | 0/85          | 0/128         | 0/109         | 0/11          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART                                                                                                                                                  |
| ++USB_UART                                                             |           | 0/85          | 0/128         | 0/109         | 0/11          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART                                                                                                                                         |
| +++PLBV46_I                                                            |           | 0/42          | 0/77          | 0/39          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/PLBV46_I                                                                                                                                |
| ++++I_SLAVE_ATTACHMENT                                                 |           | 22/42         | 56/77         | 12/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                             |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                             |           | 5/5           | 9/9           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                       |
| +++++I_DECODER                                                         |           | 6/15          | 12/12         | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                   |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                    |           | 5/5           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                     |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |
| +++UARTLITE_CORE_I                                                     |           | 9/43          | 6/51          | 15/70         | 0/11          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I                                                                                                                         |
| ++++BAUD_RATE_I                                                        |           | 6/6           | 10/10         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/BAUD_RATE_I                                                                                                             |
| ++++UARTLITE_RX_I                                                      |           | 11/15         | 14/20         | 8/18          | 2/6           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I                                                                                                           |
| +++++SRL_FIFO_I                                                        |           | 0/4           | 0/6           | 0/10          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I                                                                                                |
| ++++++I_SRL_FIFO_RBU_F                                                 |           | 1/4           | 1/6           | 1/10          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                                               |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                         |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                                       |
| +++++++DYNSHREG_F_I                                                    |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I                                                                  |
| ++++UARTLITE_TX_I                                                      |           | 8/13          | 8/15          | 10/21         | 0/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I                                                                                                           |
| +++++MID_START_BIT_SRL16_I                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I                                                                                     |
| +++++SRL_FIFO_I                                                        |           | 0/4           | 0/6           | 0/10          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I                                                                                                |
| ++++++I_SRL_FIFO_RBU_F                                                 |           | 1/4           | 1/6           | 1/10          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                                               |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                         |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                                       |
| +++++++DYNSHREG_F_I                                                    |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I                                                                  |
| +clock_generator_0                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/1       | system/clock_generator_0                                                                                                                                         |
| ++clock_generator_0                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/1       | system/clock_generator_0/clock_generator_0                                                                                                                       |
| +++PLL0_INST                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 1/1       | system/clock_generator_0/clock_generator_0/PLL0_INST                                                                                                             |
| +dlmb                                                                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb                                                                                                                                                      |
| ++dlmb                                                                 |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb/dlmb                                                                                                                                                 |
| +dlmb_cntlr                                                            |           | 0/5           | 0/2           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb_cntlr                                                                                                                                                |
| ++dlmb_cntlr                                                           |           | 4/5           | 2/2           | 3/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb_cntlr/dlmb_cntlr                                                                                                                                     |
| +++pselect_mask_lmb                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/dlmb_cntlr/dlmb_cntlr/pselect_mask_lmb                                                                                                                    |
| +ilmb                                                                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb                                                                                                                                                      |
| ++ilmb                                                                 |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb/ilmb                                                                                                                                                 |
| +ilmb_cntlr                                                            |           | 0/6           | 0/2           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb_cntlr                                                                                                                                                |
| ++ilmb_cntlr                                                           |           | 5/6           | 2/2           | 3/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb_cntlr/ilmb_cntlr                                                                                                                                     |
| +++pselect_mask_lmb                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/ilmb_cntlr/ilmb_cntlr/pselect_mask_lmb                                                                                                                    |
| +lmb_bram                                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/lmb_bram                                                                                                                                                  |
| ++lmb_bram                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/lmb_bram/lmb_bram                                                                                                                                         |
| +mb_plb                                                                |           | 0/124         | 0/88          | 0/206         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb                                                                                                                                                    |
| ++mb_plb                                                               |           | 3/124         | 12/88         | 0/206         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb                                                                                                                                             |
| +++GEN_SHARED.I_PLB_ADDRPATH                                           |           | 9/18          | 36/36         | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH                                                                                                                   |
| ++++I_PLBADDR_MUX                                                      |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX                                                                                                     |
| ++++I_PLBBE_MUX                                                        |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBBE_MUX                                                                                                       |
| +++GEN_SHARED.I_PLB_ARBITER_LOGIC                                      |           | 3/60          | 2/40          | 1/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC                                                                                                              |
| ++++I_ARBCONTROL_SM                                                    |           | 40/40         | 27/27         | 70/70         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM                                                                                              |
| ++++I_ARB_ENCODER                                                      |           | 3/7           | 6/6           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER                                                                                                |
| +++++GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                          |           | 2/4           | 0/0           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                                                       |
| ++++++MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST                            |           | 2/2           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST                 |
| ++++I_GENQUALREQ                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_GENQUALREQ                                                                                                 |
| ++++I_MUXEDSIGNALS                                                     |           | 3/4           | 0/0           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS                                                                                               |
| +++++RNW_MUX                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX                                                                                       |
| ++++I_WDT                                                              |           | 3/4           | 1/5           | 3/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT                                                                                                        |
| +++++WDT_TIMEOUT_CNTR_I                                                |           | 1/1           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I                                                                                     |
| ++++MSTR_REQ_MUX                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX                                                                                                 |
| +++GEN_SHARED.I_PLB_RD_DATAPATH                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH                                                                                                                |
| +++GEN_SHARED.I_PLB_SLAVE_ORS                                          |           | 0/22          | 0/0           | 0/52          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS                                                                                                                  |
| ++++ADDRACK_OR                                                         |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR                                                                                                       |
| ++++RDBUS_OR                                                           |           | 12/12         | 0/0           | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR                                                                                                         |
| ++++RDCOMP_OR                                                          |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDCOMP_OR                                                                                                        |
| ++++RDDACK_OR                                                          |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR                                                                                                        |
| ++++REARB_OR                                                           |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/REARB_OR                                                                                                         |
| ++++WRCOMP_OR                                                          |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRCOMP_OR                                                                                                        |
| ++++WRDACK_OR                                                          |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRDACK_OR                                                                                                        |
| +++GEN_SHARED.I_PLB_WR_DATAPATH                                        |           | 1/20          | 0/0           | 1/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH                                                                                                                |
| ++++I_WRDBUS_MUX                                                       |           | 19/19         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX                                                                                                   |
| +mdm_0                                                                 |           | 0/69          | 0/118         | 0/89          | 0/15          | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0                                                                                                                                                     |
| ++mdm_0                                                                |           | 0/69          | 0/118         | 0/89          | 0/15          | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0                                                                                                                                               |
| +++MDM_Core_I1                                                         |           | 25/69         | 43/118        | 29/89         | 3/15          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1                                                                                                                                   |
| ++++PLB_Interconnect.JTAG_CONTROL_I                                    |           | 33/43         | 65/75         | 34/56         | 4/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I                                                                                                   |
| +++++Have_UARTs.RX_FIFO_I                                              |           | 5/5           | 5/5           | 11/11         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I                                                                              |
| +++++Have_UARTs.TX_FIFO_I                                              |           | 5/5           | 5/5           | 11/11         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I                                                                              |
| ++++PLB_Interconnect.pselect_I                                         |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.pselect_I                                                                                                        |
| +microblaze_0                                                          |           | 0/751         | 0/1123        | 0/1158        | 0/33          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0                                                                                                                                              |
| ++microblaze_0                                                         |           | 9/751         | 34/1123       | 3/1158        | 0/33          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0                                                                                                                                 |
| +++Performance.Data_Flow_I                                             |           | 19/286        | 0/276         | 32/436        | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I                                                                                                         |
| ++++ALU_I                                                              |           | 1/34          | 0/0           | 1/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I                                                                                                   |
| +++++FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                                |
| +++++FPGA_Target.ALL_Bits[10].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[11].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[12].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[13].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[14].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[15].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[16].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[17].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[18].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[19].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                                |
| +++++FPGA_Target.ALL_Bits[20].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[21].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[22].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[23].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[24].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[25].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[26].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[27].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[28].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[29].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                                |
| +++++FPGA_Target.ALL_Bits[30].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[31].ALU_Bit_I1                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                               |
| +++++FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                                |
| +++++FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                                |
| +++++FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                                |
| +++++FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                                |
| +++++FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                                |
| +++++FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                                |
| +++++FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                                |
| ++++Byte_Doublet_Handle_I                                              |           | 34/34         | 36/36         | 62/62         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I                                                                                   |
| ++++Data_Flow_Logic_I                                                  |           | 34/34         | 69/69         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I                                                                                       |
| ++++MUL_Unit_I                                                         |           | 10/10         | 17/17         | 0/0           | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I                                                                                              |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                  |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                  |
| +++++Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                           |
| ++++Operand_Select_I                                                   |           | 75/75         | 144/144       | 172/172       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I                                                                                        |
| ++++Shift_Logic_Module_I                                               |           | 23/27         | 0/0           | 38/50         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I                                                                                    |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                  |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                                   |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                  |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                                   |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                  |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                                   |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                  |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                                   |
| ++++WB_Mux_I                                                           |           | 0/32          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I                                                                                                |
| +++++FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                                              |
| +++++FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                                              |
| +++++FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                                              |
| +++++FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                                             |
| +++++FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                                              |
| +++++FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                                              |
| +++++FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                                              |
| +++++FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                                              |
| +++++FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                                              |
| +++++FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                                              |
| +++++FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                                              |
| ++++Zero_Detect_I                                                      |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I                                                                                           |
| ++++exception_registers_I1                                             |           | 9/9           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1                                                                                  |
| ++++msr_reg_i                                                          |           | 10/10         | 10/10         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i                                                                                               |
| +++Performance.Decode_I                                                |           | 124/280       | 155/496       | 169/539       | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I                                                                                                            |
| ++++PC_Module_I                                                        |           | 65/73         | 256/256       | 176/208       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I                                                                                                |
| +++++pc_mux4_I1                                                        |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/pc_mux4_I1                                                                                     |
| ++++PreFetch_Buffer_I1                                                 |           | 75/75         | 75/75         | 151/151       | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1                                                                                         |
| ++++jump_logic_I1                                                      |           | 7/7           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1                                                                                              |
| ++++mem_wait_on_ready_N_carry_or                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or                                                                               |
| +++Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2                  |           | 12/12         | 38/38         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2                                                                              |
| +++Performance.Use_Debug_Logic.Debug_I1                                |           | 84/93         | 210/212       | 92/105        | 8/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1                                                                                            |
| ++++Debug_gti_fix_I1                                                   |           | 2/2           | 2/2           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I1                                                                           |
| ++++Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                  |           | 7/7           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                          |
| +++Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2                   |           | 15/15         | 67/67         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2                                                                               |
| +++Performance.Using_Debug.combined_carry_or_I                         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_or_I                                                                                     |
| +++Performance.Using_Debug.debug_combinded_carry_or_I                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I                                                                              |
| +++Performance.instr_mux_I                                             |           | 32/32         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.instr_mux_I                                                                                                         |
| +++Performance.mem_databus_ready_sel_carry_or                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.mem_databus_ready_sel_carry_or                                                                                      |
| +++Performance.read_data_mux_I                                         |           | 21/21         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/microblaze_0/microblaze_0/Performance.read_data_mux_I                                                                                                     |
| +proc_sys_reset_0                                                      |           | 0/18          | 0/35          | 0/24          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0                                                                                                                                          |
| ++proc_sys_reset_0                                                     |           | 3/18          | 3/35          | 0/24          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0                                                                                                                         |
| +++EXT_LPF                                                             |           | 8/8           | 12/12         | 6/6           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF                                                                                                                 |
| +++SEQ                                                                 |           | 5/7           | 14/20         | 13/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/SEQ                                                                                                                     |
| ++++SEQ_COUNTER                                                        |           | 2/2           | 6/6           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER                                                                                                         |
| +simon_periferico_0                                                    |           | 0/162         | 0/324         | 0/275         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0                                                                                                                                        |
| ++simon_periferico_0                                                   |           | 0/162         | 0/324         | 0/275         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0                                                                                                                     |
| +++PLBV46_SLAVE_SINGLE_I                                               |           | 0/77          | 0/132         | 0/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I                                                                                               |
| ++++I_SLAVE_ATTACHMENT                                                 |           | 55/77         | 107/132       | 9/24          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT                                                                            |
| +++++I_DECODER                                                         |           | 11/22         | 25/25         | 2/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                  |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                    |           | 5/5           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                    |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I    |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I    |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I    |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I    |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I    |
| +++USER_LOGIC_I                                                        |           | 85/85         | 192/192       | 251/251       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/simon_periferico_0/simon_periferico_0/USER_LOGIC_I                                                                                                        |
| +system                                                                |           | 18/18         | 0/0           | 72/72         | 72/72         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | system/system                                                                                                                                                    |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
