{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630506493409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630506493415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 01 17:28:13 2021 " "Processing started: Wed Sep 01 17:28:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630506493415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630506493415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram -c ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram -c ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630506493415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630506493685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630506493685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 9 9 " "Found 9 design units, including 9 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630506500511 ""} { "Info" "ISGN_ENTITY_NAME" "2 binarycell " "Found entity 2: binarycell" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630506500511 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_4to16 " "Found entity 3: decoder_4to16" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630506500511 ""} { "Info" "ISGN_ENTITY_NAME" "4 RamPart " "Found entity 4: RamPart" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630506500511 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1 " "Found entity 5: mux2to1" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630506500511 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4to1 " "Found entity 6: mux4to1" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630506500511 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux8to1 " "Found entity 7: mux8to1" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630506500511 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux16to1 " "Found entity 8: mux16to1" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630506500511 ""} { "Info" "ISGN_ENTITY_NAME" "9 ram " "Found entity 9: ram" {  } { { "ram.v" "" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630506500511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630506500511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram " "Elaborating entity \"ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630506500539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4to16 decoder_4to16:decoder " "Elaborating entity \"decoder_4to16\" for hierarchy \"decoder_4to16:decoder\"" {  } { { "ram.v" "decoder" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630506500556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamPart RamPart:h1 " "Elaborating entity \"RamPart\" for hierarchy \"RamPart:h1\"" {  } { { "ram.v" "h1" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630506500563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarycell RamPart:h1\|binarycell:cell_0000_1 " "Elaborating entity \"binarycell\" for hierarchy \"RamPart:h1\|binarycell:cell_0000_1\"" {  } { { "ram.v" "cell_0000_1" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630506500574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop RamPart:h1\|binarycell:cell_0000_1\|dflipflop:binflop " "Elaborating entity \"dflipflop\" for hierarchy \"RamPart:h1\|binarycell:cell_0000_1\|dflipflop:binflop\"" {  } { { "ram.v" "binflop" { Text "C:/Users/tugay/Desktop/The Second Assignment/ram.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630506500577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630506507678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630506513859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630506513859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3984 " "Implemented 3984 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630506514212 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630506514212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3957 " "Implemented 3957 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630506514212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630506514212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630506514265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 01 17:28:34 2021 " "Processing ended: Wed Sep 01 17:28:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630506514265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630506514265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630506514265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630506514265 ""}
