// Seed: 2683945892
module module_0;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
  tri1 id_2;
  assign id_2 = 1;
  assign id_2 = id_2;
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
  wire id_5, id_6, id_7, id_8;
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2
);
  always
    if (1) begin : LABEL_0
      assume #1  (1)
      else;
      id_4 = 1;
    end
  wire id_5;
  tri1 id_6;
  module_0 modCall_1 ();
  logic [7:0] id_7;
  assign id_7[1==1] = 1'b0;
  assign id_6 = 1;
endmodule
