Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Calculator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Calculator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Calculator"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Calculator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Adder1Bit.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Add> of entity <adder>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Adder8Bit.vhd" into library work
Parsing entity <Adder8Bit>.
Parsing architecture <Add> of entity <adder8bit>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Debouncer.vhd" into library work
Parsing entity <Debouncer>.
Parsing architecture <Debounce> of entity <debouncer>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Adder16Bit.vhd" into library work
Parsing entity <Adder16Bit>.
Parsing architecture <Add> of entity <adder16bit>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\ReadInput.vhd" into library work
Parsing entity <ReadInput>.
Parsing architecture <Read> of entity <readinput>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Multiplier.vhd" into library work
Parsing entity <Multiplier>.
Parsing architecture <Multiply> of entity <multiplier>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Divider.vhd" into library work
Parsing entity <Divider>.
Parsing architecture <Divide> of entity <divider>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Display.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Display> of entity <decoder>.
Parsing VHDL file "D:\Projects\Xilinx\fpgav1.1\Calculator.vhd" into library work
Parsing entity <Calculator>.
Parsing architecture <Calculate> of entity <calculator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Calculator> (architecture <Calculate>) from library <work>.

Elaborating entity <ReadInput> (architecture <Read>) from library <work>.

Elaborating entity <Debouncer> (architecture <Debounce>) with generics from library <work>.

Elaborating entity <Adder8Bit> (architecture <Add>) from library <work>.

Elaborating entity <Adder> (architecture <Add>) from library <work>.

Elaborating entity <Multiplier> (architecture <Multiply>) from library <work>.

Elaborating entity <Adder16Bit> (architecture <Add>) from library <work>.
INFO:HDLCompiler:679 - "D:\Projects\Xilinx\fpgav1.1\Multiplier.vhd" Line 82. Case statement is complete. others clause is never selected

Elaborating entity <Divider> (architecture <Divide>) from library <work>.
INFO:HDLCompiler:679 - "D:\Projects\Xilinx\fpgav1.1\Divider.vhd" Line 123. Case statement is complete. others clause is never selected

Elaborating entity <Decoder> (architecture <Display>) from library <work>.
INFO:HDLCompiler:679 - "D:\Projects\Xilinx\fpgav1.1\Calculator.vhd" Line 102. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Calculator>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Calculator.vhd".
INFO:Xst:3210 - "D:\Projects\Xilinx\fpgav1.1\Calculator.vhd" line 84: Output port <REMAINDER> of the instance <div4> is unconnected or connected to loadless signal.
    Found 16-bit 4-to-1 multiplexer for signal <op[1]_div[7]_wide_mux_1_OUT> created at line 93.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Calculator> synthesized.

Synthesizing Unit <ReadInput>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\ReadInput.vhd".
    Set property "KEEP = TRUE" for signal <A<3:2>>.
    Set property "KEEP = TRUE" for signal <A<1:0>>.
    Found 2-bit register for signal <A<1:0>>.
    Found 4-bit register for signal <B>.
    Found 4-bit register for signal <C>.
    Found 4-bit register for signal <I>.
    Found 8-bit register for signal <NR1>.
    Found 8-bit register for signal <NR2>.
    Found 2-bit register for signal <OP>.
    Found 1-bit register for signal <E>.
    Found 2-bit register for signal <SIGN>.
    Found 4-bit adder for signal <I[3]_GND_7_o_add_0_OUT> created at line 50.
    Found 12-bit adder for signal <n0059> created at line 56.
    Found 12-bit adder for signal <n0040> created at line 56.
    Found 8-bit subtractor for signal <GND_7_o_unary_minus_7_OUT<7:0>> created at line 0.
    Found 4x7-bit multiplier for signal <B[3]_PWR_7_o_MuLt_2_OUT> created at line 56.
    Found 4x4-bit multiplier for signal <C[3]_PWR_7_o_MuLt_3_OUT> created at line 56.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal A<1:0> may hinder XST clustering optimizations.
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ReadInput> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Debouncer.vhd".
        counter_size = 19
    Found 20-bit register for signal <counter>.
    Found 1-bit register for signal <Q>.
    Found 2-bit register for signal <flipflops>.
    Found 20-bit adder for signal <counter[19]_GND_9_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <Adder8Bit>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Adder8Bit.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Adder8Bit> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Adder1Bit.vhd".
    Summary:
Unit <Adder> synthesized.

Synthesizing Unit <Multiplier>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Multiplier.vhd".
    Found 1-bit register for signal <sign>.
    Found 16-bit register for signal <NB>.
    Found 16-bit register for signal <sum>.
    Found 16-bit register for signal <sum1>.
    Found 1-bit register for signal <state>.
    Found 16-bit register for signal <Q>.
    Found 8-bit register for signal <NA>.
    Found 8-bit adder for signal <A[7]_GND_16_o_add_1_OUT> created at line 44.
    Found 16-bit adder for signal <GND_16_o_GND_16_o_add_4_OUT> created at line 51.
    Found 16-bit adder for signal <S[15]_GND_16_o_add_9_OUT> created at line 78.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <Multiplier> synthesized.

Synthesizing Unit <Adder16Bit>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Adder16Bit.vhd".
    Summary:
	no macro.
Unit <Adder16Bit> synthesized.

Synthesizing Unit <Divider>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Divider.vhd".
INFO:Xst:3210 - "D:\Projects\Xilinx\fpgav1.1\Divider.vhd" line 35: Output port <COUT> of the instance <add0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Projects\Xilinx\fpgav1.1\Divider.vhd" line 36: Output port <COUT> of the instance <sub0> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <A>.
    Found 8-bit register for signal <B>.
    Found 1-bit register for signal <sign>.
    Found 8-bit register for signal <C>.
    Found 3-bit register for signal <I>.
    Found 8-bit register for signal <Q>.
    Found 8-bit register for signal <REMAINDER>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <X[7]_GND_18_o_add_2_OUT> created at line 56.
    Found 8-bit adder for signal <Y[7]_GND_18_o_add_5_OUT> created at line 63.
    Found 3-bit adder for signal <I[2]_GND_18_o_add_9_OUT> created at line 99.
    Found 8-bit adder for signal <B[7]_GND_18_o_add_14_OUT> created at line 118.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Divider> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "D:\Projects\Xilinx\fpgav1.1\Display.vhd".
    Found 1-bit register for signal <newCLK>.
    Found 8-bit register for signal <counter_1>.
    Found 1-bit register for signal <z>.
    Found 1-bit register for signal <AN0>.
    Found 1-bit register for signal <AN1>.
    Found 1-bit register for signal <AN2>.
    Found 1-bit register for signal <AN3>.
    Found 7-bit register for signal <Q>.
    Found 2-bit register for signal <state>.
    Found 17-bit register for signal <counter_50>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | newCLK (rising_edge)                           |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <A[15]_GND_20_o_add_1_OUT> created at line 35.
    Found 17-bit adder for signal <counter_50[16]_GND_20_o_add_12_OUT> created at line 53.
    Found 8-bit adder for signal <counter_1[7]_GND_20_o_add_16_OUT> created at line 68.
    Found 16x7-bit Read Only RAM for signal <n4[3]_X_15_o_wide_mux_21_OUT>
    Found 16x7-bit Read Only RAM for signal <n1[3]_X_15_o_wide_mux_22_OUT>
    Found 16x7-bit Read Only RAM for signal <n5[3]_X_15_o_wide_mux_25_OUT>
    Found 16x7-bit Read Only RAM for signal <n2[3]_X_15_o_wide_mux_26_OUT>
    Found 16x7-bit Read Only RAM for signal <n3[3]_X_15_o_wide_mux_29_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <Q[6]_n1[3]_mux_35_OUT> created at line 83.
    Found 17-bit comparator greater for signal <PWR_18_o_counter_50[16]_LessThan_14_o> created at line 54
    Found 8-bit comparator greater for signal <PWR_18_o_counter_1[7]_LessThan_18_o> created at line 69
    Summary:
	inferred   5 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Decoder> synthesized.

Synthesizing Unit <rem_15u_4u>.
    Related source file is "".
    Found 19-bit adder for signal <n0633> created at line 0.
    Found 19-bit adder for signal <GND_21_o_b[3]_add_1_OUT> created at line 0.
    Found 18-bit adder for signal <n0637> created at line 0.
    Found 18-bit adder for signal <GND_21_o_b[3]_add_3_OUT> created at line 0.
    Found 17-bit adder for signal <n0641> created at line 0.
    Found 17-bit adder for signal <GND_21_o_b[3]_add_5_OUT> created at line 0.
    Found 16-bit adder for signal <n0645> created at line 0.
    Found 16-bit adder for signal <GND_21_o_b[3]_add_7_OUT> created at line 0.
    Found 15-bit adder for signal <n0649> created at line 0.
    Found 15-bit adder for signal <a[14]_b[3]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <n0653> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <n0657> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_13_OUT> created at line 0.
    Found 15-bit adder for signal <n0661> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_15_OUT> created at line 0.
    Found 15-bit adder for signal <n0665> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_17_OUT> created at line 0.
    Found 15-bit adder for signal <n0669> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_19_OUT> created at line 0.
    Found 15-bit adder for signal <n0673> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_21_OUT> created at line 0.
    Found 15-bit adder for signal <n0677> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_23_OUT> created at line 0.
    Found 15-bit adder for signal <n0681> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_25_OUT> created at line 0.
    Found 15-bit adder for signal <n0685> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_27_OUT> created at line 0.
    Found 15-bit adder for signal <n0689> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_29_OUT> created at line 0.
    Found 15-bit adder for signal <n0693> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_21_o_add_31_OUT> created at line 0.
    Found 19-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0016> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred 226 Multiplexer(s).
Unit <rem_15u_4u> synthesized.

Synthesizing Unit <div_15u_4u>.
    Related source file is "".
    Found 19-bit adder for signal <GND_22_o_b[3]_add_1_OUT> created at line 0.
    Found 18-bit adder for signal <GND_22_o_b[3]_add_3_OUT> created at line 0.
    Found 17-bit adder for signal <GND_22_o_b[3]_add_5_OUT> created at line 0.
    Found 16-bit adder for signal <GND_22_o_b[3]_add_7_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_b[3]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_13_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_15_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_17_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_19_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_21_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_23_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_25_OUT[14:0]> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_27_OUT[14:0]> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_22_o_add_29_OUT[14:0]> created at line 0.
    Found 19-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0016> created at line 0
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred 183 Multiplexer(s).
Unit <div_15u_4u> synthesized.

Synthesizing Unit <div_15u_7u>.
    Related source file is "".
    Found 22-bit adder for signal <GND_23_o_b[6]_add_1_OUT> created at line 0.
    Found 21-bit adder for signal <GND_23_o_b[6]_add_3_OUT> created at line 0.
    Found 20-bit adder for signal <GND_23_o_b[6]_add_5_OUT> created at line 0.
    Found 19-bit adder for signal <GND_23_o_b[6]_add_7_OUT> created at line 0.
    Found 18-bit adder for signal <GND_23_o_b[6]_add_9_OUT> created at line 0.
    Found 17-bit adder for signal <GND_23_o_b[6]_add_11_OUT> created at line 0.
    Found 16-bit adder for signal <GND_23_o_b[6]_add_13_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_b[6]_add_15_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_23_o_add_17_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_23_o_add_19_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_23_o_add_21_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_23_o_add_23_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_23_o_add_25_OUT[14:0]> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_23_o_add_27_OUT[14:0]> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_23_o_add_29_OUT[14:0]> created at line 0.
    Found 22-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0016> created at line 0
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred 183 Multiplexer(s).
Unit <div_15u_7u> synthesized.

Synthesizing Unit <div_15u_10u>.
    Related source file is "".
    Found 25-bit adder for signal <GND_24_o_b[9]_add_1_OUT> created at line 0.
    Found 24-bit adder for signal <GND_24_o_b[9]_add_3_OUT> created at line 0.
    Found 23-bit adder for signal <GND_24_o_b[9]_add_5_OUT> created at line 0.
    Found 22-bit adder for signal <GND_24_o_b[9]_add_7_OUT> created at line 0.
    Found 21-bit adder for signal <GND_24_o_b[9]_add_9_OUT> created at line 0.
    Found 20-bit adder for signal <GND_24_o_b[9]_add_11_OUT> created at line 0.
    Found 19-bit adder for signal <GND_24_o_b[9]_add_13_OUT> created at line 0.
    Found 18-bit adder for signal <GND_24_o_b[9]_add_15_OUT> created at line 0.
    Found 17-bit adder for signal <GND_24_o_b[9]_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <GND_24_o_b[9]_add_19_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_b[9]_add_21_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_24_o_add_23_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_24_o_add_25_OUT[14:0]> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_24_o_add_27_OUT[14:0]> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_24_o_add_29_OUT[14:0]> created at line 0.
    Found 25-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0016> created at line 0
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred 183 Multiplexer(s).
Unit <div_15u_10u> synthesized.

Synthesizing Unit <div_15u_14u>.
    Related source file is "".
    Found 29-bit adder for signal <GND_25_o_b[13]_add_1_OUT> created at line 0.
    Found 28-bit adder for signal <GND_25_o_b[13]_add_3_OUT> created at line 0.
    Found 27-bit adder for signal <GND_25_o_b[13]_add_5_OUT> created at line 0.
    Found 26-bit adder for signal <GND_25_o_b[13]_add_7_OUT> created at line 0.
    Found 25-bit adder for signal <GND_25_o_b[13]_add_9_OUT> created at line 0.
    Found 24-bit adder for signal <GND_25_o_b[13]_add_11_OUT> created at line 0.
    Found 23-bit adder for signal <GND_25_o_b[13]_add_13_OUT> created at line 0.
    Found 22-bit adder for signal <GND_25_o_b[13]_add_15_OUT> created at line 0.
    Found 21-bit adder for signal <GND_25_o_b[13]_add_17_OUT> created at line 0.
    Found 20-bit adder for signal <GND_25_o_b[13]_add_19_OUT> created at line 0.
    Found 19-bit adder for signal <GND_25_o_b[13]_add_21_OUT> created at line 0.
    Found 18-bit adder for signal <GND_25_o_b[13]_add_23_OUT> created at line 0.
    Found 17-bit adder for signal <GND_25_o_b[13]_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <GND_25_o_b[13]_add_27_OUT> created at line 0.
    Found 15-bit adder for signal <a[14]_b[13]_add_29_OUT[14:0]> created at line 0.
    Found 29-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0016> created at line 0
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred 197 Multiplexer(s).
Unit <div_15u_14u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 5
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 1
 7x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 203
 12-bit adder                                          : 2
 15-bit adder                                          : 121
 16-bit adder                                          : 15
 17-bit adder                                          : 13
 18-bit adder                                          : 12
 19-bit adder                                          : 12
 20-bit adder                                          : 4
 21-bit adder                                          : 3
 22-bit adder                                          : 3
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 5
 8-bit subtractor                                      : 1
# Registers                                            : 35
 1-bit register                                        : 11
 16-bit register                                       : 4
 17-bit register                                       : 1
 2-bit register                                        : 4
 20-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 3
 7-bit register                                        : 1
 8-bit register                                        : 9
# Comparators                                          : 130
 15-bit comparator lessequal                           : 77
 16-bit comparator lessequal                           : 8
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 8
 18-bit comparator lessequal                           : 8
 19-bit comparator lessequal                           : 8
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1691
 1-bit 2-to-1 multiplexer                              : 1646
 15-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 18
# FSMs                                                 : 2
# Xors                                                 : 103
 1-bit xor2                                            : 103

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Debouncer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder>.
The following registers are absorbed into counter <counter_50>: 1 register on signal <counter_50>.
The following registers are absorbed into counter <counter_1>: 1 register on signal <counter_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n1[3]_X_15_o_wide_mux_22_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n1>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n5[3]_X_15_o_wide_mux_25_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0070>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n2[3]_X_15_o_wide_mux_26_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n2>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n3[3]_X_15_o_wide_mux_29_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n3>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n4[3]_X_15_o_wide_mux_21_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n4>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <ReadInput>.
The following registers are absorbed into counter <I>: 1 register on signal <I>.
	Multiplier <Mmult_B[3]_PWR_7_o_MuLt_2_OUT> in block <ReadInput> and adder/subtractor <Madd_n0059_Madd> in block <ReadInput> are combined into a MAC<Maddsub_B[3]_PWR_7_o_MuLt_2_OUT>.
Unit <ReadInput> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 5
# MACs                                                 : 1
 7x4-to-8-bit MAC                                      : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 135
 15-bit adder                                          : 60
 15-bit adder carry in                                 : 60
 16-bit adder                                          : 3
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 4
 8-bit adder                                           : 5
 8-bit subtractor                                      : 1
# Counters                                             : 4
 17-bit up counter                                     : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 165
 Flip-Flops                                            : 165
# Comparators                                          : 130
 15-bit comparator lessequal                           : 77
 16-bit comparator lessequal                           : 8
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 8
 18-bit comparator lessequal                           : 8
 19-bit comparator lessequal                           : 8
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1692
 1-bit 2-to-1 multiplexer                              : 1648
 15-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 2
# Xors                                                 : 103
 1-bit xor2                                            : 103

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <div4/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 0000
 s2    | 0001
 s3    | 0010
 s4    | 0011
 s5    | 0100
 s6    | 0101
 s7    | 0110
 s8    | 0111
 s9    | 1000
 s10   | 1001
 s11   | 1010
 s12   | 1011
 s13   | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dpl5/FSM_1> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------

Optimizing unit <Calculator> ...

Optimizing unit <ReadInput> ...

Optimizing unit <Debouncer> ...

Optimizing unit <Multiplier> ...

Optimizing unit <Adder8Bit> ...

Optimizing unit <Divider> ...

Optimizing unit <Decoder> ...

Optimizing unit <rem_15u_4u> ...
WARNING:Xst:2677 - Node <div4/REMAINDER_7> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <div4/REMAINDER_6> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <div4/REMAINDER_5> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <div4/REMAINDER_4> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <div4/REMAINDER_3> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <div4/REMAINDER_2> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <div4/REMAINDER_1> of sequential type is unconnected in block <Calculator>.
WARNING:Xst:2677 - Node <div4/REMAINDER_0> of sequential type is unconnected in block <Calculator>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Calculator, actual ratio is 17.

Final Macro Processing ...

Processing Unit <Calculator> :
	Found 3-bit shift register for signal <read0/A<1>>.
	Found 3-bit shift register for signal <read0/A<0>>.
Unit <Calculator> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 204
 Flip-Flops                                            : 204
# Shift Registers                                      : 2
 3-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Calculator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1815
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 42
#      LUT2                        : 28
#      LUT3                        : 163
#      LUT4                        : 155
#      LUT5                        : 297
#      LUT6                        : 427
#      MUXCY                       : 325
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 354
# FlipFlops/Latches                : 205
#      FD                          : 23
#      FDE                         : 100
#      FDR                         : 29
#      FDRE                        : 53
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             205  out of  18224     1%  
 Number of Slice LUTs:                 1127  out of   9112    12%  
    Number used as Logic:              1125  out of   9112    12%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1154
   Number with an unused Flip Flop:     949  out of   1154    82%  
   Number with an unused LUT:            27  out of   1154     2%  
   Number of fully used LUT-FF pairs:   178  out of   1154    15%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+-----------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)       | Load  |
-----------------------------------------------+-----------------------------+-------+
dpl5/I[14]_PWR_18_o_div_5/a[14]_a[14]_MUX_551_o| NONE(read0/Madd_n0040_Madd1)| 1     |
read0/db/Q                                     | BUFG                        | 30    |
CLK                                            | BUFGP                       | 155   |
dpl5/newCLK                                    | BUFG                        | 24    |
-----------------------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.794ns (Maximum Frequency: 67.596MHz)
   Minimum input arrival time before clock: 9.898ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'read0/db/Q'
  Clock period: 14.794ns (frequency: 67.596MHz)
  Total number of paths / destination ports: 169469 / 49
-------------------------------------------------------------------------
Delay:               14.794ns (Levels of Logic = 4)
  Source:            read0/Mmult_C[3]_PWR_7_o_MuLt_3_OUT (DSP)
  Destination:       read0/NR2_7 (FF)
  Source Clock:      read0/db/Q rising
  Destination Clock: read0/db/Q rising

  Data Path: read0/Mmult_C[3]_PWR_7_o_MuLt_3_OUT to read0/NR2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->PCOUT47    1   6.743   0.000  read0/Mmult_C[3]_PWR_7_o_MuLt_3_OUT (read0/Mmult_C[3]_PWR_7_o_MuLt_3_OUT_PCOUT_to_Maddsub_B[3]_PWR_7_o_MuLt_2_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  read0/Maddsub_B[3]_PWR_7_o_MuLt_2_OUT (read0/Maddsub_B[3]_PWR_7_o_MuLt_2_OUT_PCOUT_to_Madd_n0040_Madd1_PCIN_47)
     DSP48A1:PCIN47->P2    4   2.264   0.912  read0/Madd_n0040_Madd1 (read0/n0040<2>)
     LUT4:I1->O            3   0.205   0.651  read0/Mmux_GND_7_o_BUS_0002_mux_7_OUT511 (read0/Mmux_GND_7_o_BUS_0002_mux_7_OUT51)
     LUT6:I5->O            2   0.205   0.000  read0/Mmux_GND_7_o_BUS_0002_mux_7_OUT81 (read0/GND_7_o_BUS_0002_mux_7_OUT<7>)
     FDE:D                     0.102          read0/NR1_7
    ----------------------------------------
    Total                     14.794ns (13.231ns logic, 1.563ns route)
                                       (89.4% logic, 10.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.792ns (frequency: 84.803MHz)
  Total number of paths / destination ports: 5392 / 347
-------------------------------------------------------------------------
Delay:               11.792ns (Levels of Logic = 26)
  Source:            mul3/sum_1 (FF)
  Destination:       mul3/Q_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: mul3/sum_1 to mul3/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  mul3/sum_1 (mul3/sum_1)
     LUT5:I0->O            6   0.203   0.849  mul3/add0/a0/a1/COUT1 (mul3/add0/a0/CARRY<1>)
     LUT5:I3->O            6   0.203   0.849  mul3/add0/a0/a3/COUT1 (mul3/add0/a0/CARRY<3>)
     LUT5:I3->O            6   0.203   0.849  mul3/add0/a0/a5/COUT1 (mul3/add0/a0/CARRY<5>)
     LUT5:I3->O            6   0.203   0.849  mul3/add0/a0/Mmux_COUT11 (mul3/add0/CARRY)
     LUT5:I3->O            6   0.203   0.849  mul3/add0/a1/a1/COUT1 (mul3/add0/a1/CARRY<1>)
     LUT5:I3->O            6   0.203   0.849  mul3/add0/a1/a3/COUT1 (mul3/add0/a1/CARRY<3>)
     LUT5:I3->O            6   0.203   0.849  mul3/add0/a1/a5/COUT1 (mul3/add0/a1/CARRY<5>)
     LUT5:I3->O            6   0.203   0.973  mul3/add0/a1/Mmux_COUT11 (mul3/carry)
     LUT3:I0->O            1   0.205   0.000  mul3/add0/a0/S<0>11 (mul3/add0/a0/S<0>1)
     MUXCY:S->O            1   0.172   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<0> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<1> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<2> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<3> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<4> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<5> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<6> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<7> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<8> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<9> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<10> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<11> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<12> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<13> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<14> (mul3/Madd_S[15]_GND_16_o_add_9_OUT_cy<14>)
     XORCY:CI->O           1   0.180   0.684  mul3/Madd_S[15]_GND_16_o_add_9_OUT_xor<15> (mul3/S[15]_GND_16_o_add_9_OUT<15>)
     LUT3:I1->O            1   0.203   0.000  mul3/Mmux_S[15]_S[15]_mux_10_OUT71 (mul3/S[15]_S[15]_mux_10_OUT<15>)
     FDE:D                     0.102          mul3/Q_15
    ----------------------------------------
    Total                     11.792ns (3.199ns logic, 8.593ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dpl5/newCLK'
  Clock period: 5.147ns (frequency: 194.290MHz)
  Total number of paths / destination ports: 178 / 33
-------------------------------------------------------------------------
Delay:               5.147ns (Levels of Logic = 4)
  Source:            dpl5/z (FF)
  Destination:       dpl5/Q_3 (FF)
  Source Clock:      dpl5/newCLK rising
  Destination Clock: dpl5/newCLK rising

  Data Path: dpl5/z to dpl5/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.319  dpl5/z (dpl5/z)
     LUT4:I0->O            2   0.203   0.961  dpl5/Mmux_Q[6]_n1[3]_mux_35_OUT<0>121 (dpl5/Mmux_Q[6]_n1[3]_mux_35_OUT<0>12)
     LUT5:I0->O            1   0.203   0.580  dpl5/Mmux_Q[6]_n1[3]_mux_35_OUT<3>5_SW0 (N112)
     LUT6:I5->O            1   0.205   0.924  dpl5/Mmux_Q[6]_n1[3]_mux_35_OUT<3>5 (dpl5/Mmux_Q[6]_n1[3]_mux_35_OUT<3>4)
     LUT6:I1->O            1   0.203   0.000  dpl5/Mmux_Q[6]_n1[3]_mux_35_OUT<3>6 (dpl5/Q[6]_n1[3]_mux_35_OUT<3>)
     FD:D                      0.102          dpl5/Q_3
    ----------------------------------------
    Total                      5.147ns (1.363ns logic, 3.784ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dpl5/I[14]_PWR_18_o_div_5/a[14]_a[14]_MUX_551_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.701ns (Levels of Logic = 1)
  Source:            DIN<1> (PAD)
  Destination:       read0/Madd_n0040_Madd1 (DSP)
  Destination Clock: dpl5/I[14]_PWR_18_o_div_5/a[14]_a[14]_MUX_551_o rising

  Data Path: DIN<1> to read0/Madd_n0040_Madd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  DIN_1_IBUF (DIN_1_IBUF)
     DSP48A1:B1                2.796          read0/Madd_n0040_Madd1
    ----------------------------------------
    Total                      4.701ns (4.018ns logic, 0.683ns route)
                                       (85.5% logic, 14.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'read0/db/Q'
  Total number of paths / destination ports: 298 / 26
-------------------------------------------------------------------------
Offset:              9.898ns (Levels of Logic = 4)
  Source:            DIN<1> (PAD)
  Destination:       read0/NR2_7 (FF)
  Destination Clock: read0/db/Q rising

  Data Path: DIN<1> to read0/NR2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  DIN_1_IBUF (DIN_1_IBUF)
     DSP48A1:B1->P2        4   3.123   0.912  read0/Madd_n0040_Madd1 (read0/n0040<2>)
     LUT4:I1->O            3   0.205   0.651  read0/Mmux_GND_7_o_BUS_0002_mux_7_OUT511 (read0/Mmux_GND_7_o_BUS_0002_mux_7_OUT51)
     LUT6:I5->O            2   0.205   0.000  read0/Mmux_GND_7_o_BUS_0002_mux_7_OUT81 (read0/GND_7_o_BUS_0002_mux_7_OUT<7>)
     FDE:D                     0.102          read0/NR1_7
    ----------------------------------------
    Total                      9.898ns (7.653ns logic, 2.245ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            BTN (PAD)
  Destination:       read0/db/flipflops_0 (FF)
  Destination Clock: CLK rising

  Data Path: BTN to read0/db/flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  BTN_IBUF (BTN_IBUF)
     FD:D                      0.102          read0/db/flipflops_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dpl5/newCLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            dpl5/Q_6 (FF)
  Destination:       Q<6> (PAD)
  Source Clock:      dpl5/newCLK rising

  Data Path: dpl5/Q_6 to Q<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  dpl5/Q_6 (dpl5/Q_6)
     OBUF:I->O                 2.571          Q_6_OBUF (Q<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.792|         |         |         |
read0/db/Q     |    3.797|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dpl5/I[14]_PWR_18_o_div_5/a[14]_a[14]_MUX_551_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
read0/db/Q     |   10.455|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dpl5/newCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   43.626|         |         |         |
dpl5/newCLK    |    5.147|         |         |         |
read0/db/Q     |   47.973|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock read0/db/Q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
read0/db/Q     |   14.794|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.88 secs
 
--> 

Total memory usage is 317584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   10 (   0 filtered)

