// Seed: 2905435837
module module_0 (
    input reg id_0,
    input id_1,
    output id_2
);
  logic id_3;
  always @((id_0) or id_0) begin
    if (id_3) id_2 <= id_0;
  end
endmodule
