Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /mnt/shares/tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rom_1port_mlab_tb_behav xil_defaultlib.rom_1port_mlab_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/rom_1port_mlab/rom_1port_mlab.srcs/sources_1/new/rom_1port_mlab.sv" Line 7. Module rom_1port_mlab(DWIDTH=36,AWIDTH=13,MEM_SIZE=8192,INIT_FILE="rule_2_pg.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/rom_1port_mlab/rom_1port_mlab.srcs/sources_1/new/rom_1port_mlab.sv" Line 7. Module rom_1port_mlab(DWIDTH=36,AWIDTH=13,MEM_SIZE=8192,INIT_FILE="rule_2_pg.mem") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom_1port_mlab(DWIDTH=36,AWIDTH=...
Compiling module xil_defaultlib.rom_1port_mlab_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rom_1port_mlab_tb_behav
