INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_INPUT_REGISTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
