{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767091130181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767091130181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 30 07:38:50 2025 " "Processing started: Tue Dec 30 07:38:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767091130181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767091130181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compressor42_8bits_RCA -c Compressor42_8bits_RCA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Compressor42_8bits_RCA -c Compressor42_8bits_RCA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767091130181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767091130362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767091130363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_compressor_42_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_compressor_42_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_compressor_42_8b-Behavioral " "Found design unit 1: top_level_compressor_42_8b-Behavioral" {  } { { "top_level_compressor_42_8b.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/top_level_compressor_42_8b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136057 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_compressor_42_8b " "Found entity 1: top_level_compressor_42_8b" {  } { { "top_level_compressor_42_8b.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/top_level_compressor_42_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767091136057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D8-rtl " "Found design unit 1: FF_D8-rtl" {  } { { "FF_D8.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/FF_D8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136059 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D8 " "Found entity 1: FF_D8" {  } { { "FF_D8.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/FF_D8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767091136059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D2-rtl " "Found design unit 1: FF_D2-rtl" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/FF_D2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136061 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D2 " "Found entity 1: FF_D2" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/FF_D2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767091136061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_42_8b_rca.vhd 12 5 " "Found 12 design units, including 5 entities, in source file compressor_42_8b_rca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HALF_ADDER-Behavioral " "Found design unit 1: HALF_ADDER-Behavioral" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FULL_ADDER-RCAcomportamento4m28b " "Found design unit 2: FULL_ADDER-RCAcomportamento4m28b" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1bit-comportamento " "Found design unit 3: mux_1bit-comportamento" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 my_components1 " "Found design unit 4: my_components1" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 compressor_4entradas-comportamento " "Found design unit 5: compressor_4entradas-comportamento" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 my_components2 " "Found design unit 6: my_components2" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 compressor_42_8b_RCA-comportamento " "Found design unit 7: compressor_42_8b_RCA-comportamento" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_ENTITY_NAME" "2 FULL_ADDER " "Found entity 2: FULL_ADDER" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_1bit " "Found entity 3: mux_1bit" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_ENTITY_NAME" "4 compressor_4entradas " "Found entity 4: compressor_4entradas" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""} { "Info" "ISGN_ENTITY_NAME" "5 compressor_42_8b_RCA " "Found entity 5: compressor_42_8b_RCA" {  } { { "compressor_42_8b_RCA.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767091136069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767091136069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_compressor_42_8b " "Elaborating entity \"top_level_compressor_42_8b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767091136087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D8 FF_D8:ff_a " "Elaborating entity \"FF_D8\" for hierarchy \"FF_D8:ff_a\"" {  } { { "top_level_compressor_42_8b.vhd" "ff_a" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/top_level_compressor_42_8b.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767091136096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_42_8b_RCA compressor_42_8b_RCA:u_compressor " "Elaborating entity \"compressor_42_8b_RCA\" for hierarchy \"compressor_42_8b_RCA:u_compressor\"" {  } { { "top_level_compressor_42_8b.vhd" "u_compressor" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/top_level_compressor_42_8b.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767091136101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_4entradas compressor_42_8b_RCA:u_compressor\|compressor_4entradas:comp42_num0 " "Elaborating entity \"compressor_4entradas\" for hierarchy \"compressor_42_8b_RCA:u_compressor\|compressor_4entradas:comp42_num0\"" {  } { { "compressor_42_8b_RCA.vhd" "comp42_num0" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767091136107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1bit compressor_42_8b_RCA:u_compressor\|compressor_4entradas:comp42_num0\|mux_1bit:s0 " "Elaborating entity \"mux_1bit\" for hierarchy \"compressor_42_8b_RCA:u_compressor\|compressor_4entradas:comp42_num0\|mux_1bit:s0\"" {  } { { "compressor_42_8b_RCA.vhd" "s0" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767091136110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER compressor_42_8b_RCA:u_compressor\|HALF_ADDER:var0 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"compressor_42_8b_RCA:u_compressor\|HALF_ADDER:var0\"" {  } { { "compressor_42_8b_RCA.vhd" "var0" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767091136117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER compressor_42_8b_RCA:u_compressor\|FULL_ADDER:var1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"compressor_42_8b_RCA:u_compressor\|FULL_ADDER:var1\"" {  } { { "compressor_42_8b_RCA.vhd" "var1" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/compressor_42_8b_RCA.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767091136121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D2 FF_D2:ff_c_out " "Elaborating entity \"FF_D2\" for hierarchy \"FF_D2:ff_c_out\"" {  } { { "top_level_compressor_42_8b.vhd" "ff_c_out" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_RCA/top_level_compressor_42_8b.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767091136125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767091136458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767091136746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767091136746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767091136770 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767091136770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767091136770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767091136770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767091136780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 30 07:38:56 2025 " "Processing ended: Tue Dec 30 07:38:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767091136780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767091136780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767091136780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767091136780 ""}
