
rvb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b18  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  08006c28  08006c28  00007c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e88  08006e88  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006e88  08006e88  00007e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e90  08006e90  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e90  08006e90  00007e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e94  08006e94  00007e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006e98  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a58  20000060  08006ef8  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ab8  08006ef8  00008ab8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014076  00000000  00000000  00008089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bbf  00000000  00000000  0001c0ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  0001fcc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c88  00000000  00000000  00020d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7a1  00000000  00000000  000219e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015600  00000000  00000000  0003c189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d70f  00000000  00000000  00051789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dee98  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000469c  00000000  00000000  000deedc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000e3578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08006c10 	.word	0x08006c10

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08006c10 	.word	0x08006c10

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <HAL_CAN_RxFifo0MsgPendingCallback>:
//
//
//////////////////////////////////////////////

extern void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	b082      	sub	sp, #8
 8000164:	af00      	add	r7, sp, #0
 8000166:	6078      	str	r0, [r7, #4]
	HAL_NVIC_ClearPendingIRQ(USB_LP_CAN1_RX0_IRQn);
 8000168:	2014      	movs	r0, #20
 800016a:	f002 f94c 	bl	8002406 <HAL_NVIC_ClearPendingIRQ>

	HAL_CAN_Stop(hCAN);
 800016e:	4b13      	ldr	r3, [pc, #76]	@ (80001bc <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	4618      	mov	r0, r3
 8000174:	f001 fbdd 	bl	8001932 <HAL_CAN_Stop>
	HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000178:	2014      	movs	r0, #20
 800017a:	f002 f92a 	bl	80023d2 <HAL_NVIC_DisableIRQ>
	HAL_CAN_DeactivateNotification(hCAN, CAN_IT_RX_FIFO0_MSG_PENDING);
 800017e:	4b0f      	ldr	r3, [pc, #60]	@ (80001bc <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	2102      	movs	r1, #2
 8000184:	4618      	mov	r0, r3
 8000186:	f001 fd8a 	bl	8001c9e <HAL_CAN_DeactivateNotification>

    stAppCANMsg.ucSrc = SRC_APPCAN;
 800018a:	4b0d      	ldr	r3, [pc, #52]	@ (80001c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 800018c:	2201      	movs	r2, #1
 800018e:	701a      	strb	r2, [r3, #0]
    stAppCANMsg.ucDest = SRC_APPCAN;
 8000190:	4b0b      	ldr	r3, [pc, #44]	@ (80001c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000192:	2201      	movs	r2, #1
 8000194:	705a      	strb	r2, [r3, #1]
    stAppCANMsg.ucEvent = EVENT_APPCAN_WAKEUP;
 8000196:	4b0a      	ldr	r3, [pc, #40]	@ (80001c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000198:	2206      	movs	r2, #6
 800019a:	709a      	strb	r2, [r3, #2]
    stAppCANMsg.pcMessageData = NULL;
 800019c:	4b08      	ldr	r3, [pc, #32]	@ (80001c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 800019e:	2200      	movs	r2, #0
 80001a0:	605a      	str	r2, [r3, #4]
    xQueueGenericSendFromISR(xQueueAppCAN, &stAppCANMsg, 0,0);
 80001a2:	4b08      	ldr	r3, [pc, #32]	@ (80001c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80001a4:	6818      	ldr	r0, [r3, #0]
 80001a6:	2300      	movs	r3, #0
 80001a8:	2200      	movs	r2, #0
 80001aa:	4905      	ldr	r1, [pc, #20]	@ (80001c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80001ac:	f004 fa14 	bl	80045d8 <xQueueGenericSendFromISR>

	HAL_ResumeTick();
 80001b0:	f001 f95e 	bl	8001470 <HAL_ResumeTick>
}
 80001b4:	bf00      	nop
 80001b6:	3708      	adds	r7, #8
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bd80      	pop	{r7, pc}
 80001bc:	20000098 	.word	0x20000098
 80001c0:	2000007c 	.word	0x2000007c
 80001c4:	20000088 	.word	0x20000088

080001c8 <TaskAppCAN_getQueue>:
//              TaskAppCAN_getQueue
//
//
//////////////////////////////////////////////
QueueHandle_t *TaskAppCAN_getQueue()
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	return &xQueueAppCAN;
 80001cc:	4b02      	ldr	r3, [pc, #8]	@ (80001d8 <TaskAppCAN_getQueue+0x10>)
}
 80001ce:	4618      	mov	r0, r3
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bc80      	pop	{r7}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000088 	.word	0x20000088

080001dc <TaskAppCAN_Entry>:
//              TaskAppCAN_Entry
//
//
//////////////////////////////////////////////
void TaskAppCAN_Entry(QueueHandle_t xQueue,TimerHandle_t xTimer)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
 80001e4:	6039      	str	r1, [r7, #0]
    xQueueAppCAN = xQueue;
 80001e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000224 <TaskAppCAN_Entry+0x48>)
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	6013      	str	r3, [r2, #0]
    xTimerAppCAN = xTimer;
 80001ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000228 <TaskAppCAN_Entry+0x4c>)
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	6013      	str	r3, [r2, #0]

    hCAN = hGet_CAN_Handler();
 80001f2:	f000 fd0f 	bl	8000c14 <hGet_CAN_Handler>
 80001f6:	4603      	mov	r3, r0
 80001f8:	4a0c      	ldr	r2, [pc, #48]	@ (800022c <TaskAppCAN_Entry+0x50>)
 80001fa:	6013      	str	r3, [r2, #0]

    stAppCANMsg.ucSrc = SRC_APPCAN;
 80001fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000230 <TaskAppCAN_Entry+0x54>)
 80001fe:	2201      	movs	r2, #1
 8000200:	701a      	strb	r2, [r3, #0]
    stAppCANMsg.ucDest = SRC_APPCAN;
 8000202:	4b0b      	ldr	r3, [pc, #44]	@ (8000230 <TaskAppCAN_Entry+0x54>)
 8000204:	2201      	movs	r2, #1
 8000206:	705a      	strb	r2, [r3, #1]
    stAppCANMsg.ucEvent = EVENT_APPCAN_INIT;
 8000208:	4b09      	ldr	r3, [pc, #36]	@ (8000230 <TaskAppCAN_Entry+0x54>)
 800020a:	2201      	movs	r2, #1
 800020c:	709a      	strb	r2, [r3, #2]
    xQueueGenericSend(xQueueAppCAN, ( void * )&stAppCANMsg, 0,0);
 800020e:	4b05      	ldr	r3, [pc, #20]	@ (8000224 <TaskAppCAN_Entry+0x48>)
 8000210:	6818      	ldr	r0, [r3, #0]
 8000212:	2300      	movs	r3, #0
 8000214:	2200      	movs	r2, #0
 8000216:	4906      	ldr	r1, [pc, #24]	@ (8000230 <TaskAppCAN_Entry+0x54>)
 8000218:	f004 f8dc 	bl	80043d4 <xQueueGenericSend>
}
 800021c:	bf00      	nop
 800021e:	3708      	adds	r7, #8
 8000220:	46bd      	mov	sp, r7
 8000222:	bd80      	pop	{r7, pc}
 8000224:	20000088 	.word	0x20000088
 8000228:	2000008c 	.word	0x2000008c
 800022c:	20000098 	.word	0x20000098
 8000230:	2000007c 	.word	0x2000007c

08000234 <TaskAppCAN_Start>:
//              TaskAppCAN_Start
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_Start(sMessageType *psMessage)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 800023c:	2301      	movs	r3, #1
 800023e:	73fb      	strb	r3, [r7, #15]

    (void)stHAL_CAN_FilterConfig();
 8000240:	f000 fcf2 	bl	8000c28 <stHAL_CAN_FilterConfig>
    (void)HAL_CAN_Start(hCAN);
 8000244:	4b0a      	ldr	r3, [pc, #40]	@ (8000270 <TaskAppCAN_Start+0x3c>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4618      	mov	r0, r3
 800024a:	f001 fb2e 	bl	80018aa <HAL_CAN_Start>

    pstQueueAppSerial  = TaskAppSerial_getQueue();
 800024e:	f000 f9e3 	bl	8000618 <TaskAppSerial_getQueue>
 8000252:	4603      	mov	r3, r0
 8000254:	4a07      	ldr	r2, [pc, #28]	@ (8000274 <TaskAppCAN_Start+0x40>)
 8000256:	6013      	str	r3, [r2, #0]
    pstQueueIO = TaskIO_getQueue();
 8000258:	f000 fb2a 	bl	80008b0 <TaskIO_getQueue>
 800025c:	4603      	mov	r3, r0
 800025e:	461a      	mov	r2, r3
 8000260:	4b05      	ldr	r3, [pc, #20]	@ (8000278 <TaskAppCAN_Start+0x44>)
 8000262:	601a      	str	r2, [r3, #0]
    /*u16SizeSerialTxBuffer =  TaskAppSerial_getTxBuffer(&u8SerialTxBuffer);
    pu8SerialTxBuffer = &u8SerialTxBuffer;*/
	return boError;
 8000264:	7bfb      	ldrb	r3, [r7, #15]
}
 8000266:	4618      	mov	r0, r3
 8000268:	3710      	adds	r7, #16
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	20000098 	.word	0x20000098
 8000274:	20000090 	.word	0x20000090
 8000278:	20000094 	.word	0x20000094

0800027c <TaskAppCAN_ReceiveEvent>:
//              TaskAppCAN_ReceiveEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_ReceiveEvent(sMessageType *psMessage)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b086      	sub	sp, #24
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 8000284:	2301      	movs	r3, #1
 8000286:	73fb      	strb	r3, [r7, #15]

    tstFrameCAN *pstFrameCAN = (tstFrameCAN*)(psMessage->pcMessageData);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	685b      	ldr	r3, [r3, #4]
 800028c:	60bb      	str	r3, [r7, #8]
        HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
        HAL_CAN_ActivateNotification(hCAN, CAN_IT_RX_FIFO0_MSG_PENDING);
    	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
    }*/

    memset((char*)u8SerialTxBuffer,0x00,sizeof(u8SerialTxBuffer));
 800028e:	2240      	movs	r2, #64	@ 0x40
 8000290:	2100      	movs	r1, #0
 8000292:	4826      	ldr	r0, [pc, #152]	@ (800032c <TaskAppCAN_ReceiveEvent+0xb0>)
 8000294:	f005 ffd6 	bl	8006244 <memset>
    sprintf((char*)&u8SerialTxBuffer[0],"%8X    ",(uint32_t)pstFrameCAN->u32DID);
 8000298:	68bb      	ldr	r3, [r7, #8]
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	461a      	mov	r2, r3
 800029e:	4924      	ldr	r1, [pc, #144]	@ (8000330 <TaskAppCAN_ReceiveEvent+0xb4>)
 80002a0:	4822      	ldr	r0, [pc, #136]	@ (800032c <TaskAppCAN_ReceiveEvent+0xb0>)
 80002a2:	f005 ffaf 	bl	8006204 <siprintf>
    size_t u16Len = strlen((char*)&u8SerialTxBuffer[0]);
 80002a6:	4821      	ldr	r0, [pc, #132]	@ (800032c <TaskAppCAN_ReceiveEvent+0xb0>)
 80002a8:	f7ff ff52 	bl	8000150 <strlen>
 80002ac:	6178      	str	r0, [r7, #20]
    for(uint32_t u32 = 0; u32 < pstFrameCAN->u32DLC; u32++)
 80002ae:	2300      	movs	r3, #0
 80002b0:	613b      	str	r3, [r7, #16]
 80002b2:	e012      	b.n	80002da <TaskAppCAN_ReceiveEvent+0x5e>
    {
    	sprintf((char*)&u8SerialTxBuffer[u16Len],"%02X ",(uint16_t)pstFrameCAN->u8Data[u32]);
 80002b4:	697b      	ldr	r3, [r7, #20]
 80002b6:	4a1d      	ldr	r2, [pc, #116]	@ (800032c <TaskAppCAN_ReceiveEvent+0xb0>)
 80002b8:	1898      	adds	r0, r3, r2
 80002ba:	68ba      	ldr	r2, [r7, #8]
 80002bc:	693b      	ldr	r3, [r7, #16]
 80002be:	4413      	add	r3, r2
 80002c0:	3308      	adds	r3, #8
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	461a      	mov	r2, r3
 80002c6:	491b      	ldr	r1, [pc, #108]	@ (8000334 <TaskAppCAN_ReceiveEvent+0xb8>)
 80002c8:	f005 ff9c 	bl	8006204 <siprintf>
    	u16Len = strlen((char*)&u8SerialTxBuffer[0]);
 80002cc:	4817      	ldr	r0, [pc, #92]	@ (800032c <TaskAppCAN_ReceiveEvent+0xb0>)
 80002ce:	f7ff ff3f 	bl	8000150 <strlen>
 80002d2:	6178      	str	r0, [r7, #20]
    for(uint32_t u32 = 0; u32 < pstFrameCAN->u32DLC; u32++)
 80002d4:	693b      	ldr	r3, [r7, #16]
 80002d6:	3301      	adds	r3, #1
 80002d8:	613b      	str	r3, [r7, #16]
 80002da:	68bb      	ldr	r3, [r7, #8]
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	693a      	ldr	r2, [r7, #16]
 80002e0:	429a      	cmp	r2, r3
 80002e2:	d3e7      	bcc.n	80002b4 <TaskAppCAN_ReceiveEvent+0x38>
    }
	u16Len = strlen((char*)&u8SerialTxBuffer[0]);
 80002e4:	4811      	ldr	r0, [pc, #68]	@ (800032c <TaskAppCAN_ReceiveEvent+0xb0>)
 80002e6:	f7ff ff33 	bl	8000150 <strlen>
 80002ea:	6178      	str	r0, [r7, #20]
	sprintf((char*)&u8SerialTxBuffer[u16Len],"\r\n");
 80002ec:	697b      	ldr	r3, [r7, #20]
 80002ee:	4a0f      	ldr	r2, [pc, #60]	@ (800032c <TaskAppCAN_ReceiveEvent+0xb0>)
 80002f0:	4413      	add	r3, r2
 80002f2:	4911      	ldr	r1, [pc, #68]	@ (8000338 <TaskAppCAN_ReceiveEvent+0xbc>)
 80002f4:	4618      	mov	r0, r3
 80002f6:	f005 ff85 	bl	8006204 <siprintf>

    stAppCANMsg.ucSrc = SRC_APPCAN;
 80002fa:	4b10      	ldr	r3, [pc, #64]	@ (800033c <TaskAppCAN_ReceiveEvent+0xc0>)
 80002fc:	2201      	movs	r2, #1
 80002fe:	701a      	strb	r2, [r3, #0]
    stAppCANMsg.ucDest = SRC_APPSERIAL;
 8000300:	4b0e      	ldr	r3, [pc, #56]	@ (800033c <TaskAppCAN_ReceiveEvent+0xc0>)
 8000302:	2202      	movs	r2, #2
 8000304:	705a      	strb	r2, [r3, #1]
    stAppCANMsg.ucEvent = EVENT_APPSERIAL_TX;
 8000306:	4b0d      	ldr	r3, [pc, #52]	@ (800033c <TaskAppCAN_ReceiveEvent+0xc0>)
 8000308:	2203      	movs	r2, #3
 800030a:	709a      	strb	r2, [r3, #2]
    stAppCANMsg.pcMessageData = (char*)&u8SerialTxBuffer[0];
 800030c:	4b0b      	ldr	r3, [pc, #44]	@ (800033c <TaskAppCAN_ReceiveEvent+0xc0>)
 800030e:	4a07      	ldr	r2, [pc, #28]	@ (800032c <TaskAppCAN_ReceiveEvent+0xb0>)
 8000310:	605a      	str	r2, [r3, #4]
    xQueueGenericSend(*pstQueueAppSerial, &stAppCANMsg, 0,0);
 8000312:	4b0b      	ldr	r3, [pc, #44]	@ (8000340 <TaskAppCAN_ReceiveEvent+0xc4>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	6818      	ldr	r0, [r3, #0]
 8000318:	2300      	movs	r3, #0
 800031a:	2200      	movs	r2, #0
 800031c:	4907      	ldr	r1, [pc, #28]	@ (800033c <TaskAppCAN_ReceiveEvent+0xc0>)
 800031e:	f004 f859 	bl	80043d4 <xQueueGenericSend>

	return boError;
 8000322:	7bfb      	ldrb	r3, [r7, #15]
}
 8000324:	4618      	mov	r0, r3
 8000326:	3718      	adds	r7, #24
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	2000013c 	.word	0x2000013c
 8000330:	08006c28 	.word	0x08006c28
 8000334:	08006c30 	.word	0x08006c30
 8000338:	08006c38 	.word	0x08006c38
 800033c:	2000007c 	.word	0x2000007c
 8000340:	20000090 	.word	0x20000090

08000344 <TaskAppCAN_TransmitEvent>:
//              TaskAppCAN_TransmitEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_TransmitEvent(sMessageType *psMessage)
{
 8000344:	b480      	push	{r7}
 8000346:	b085      	sub	sp, #20
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 800034c:	2301      	movs	r3, #1
 800034e:	73fb      	strb	r3, [r7, #15]
    stAppCANMsg.ucEvent = EVENT_APPSERIAL_TX;
    strcpy((char*)pu8SerialTxBuffer,"SURDAO\r\n");
    stAppCANMsg.pcMessageData = (char*)pu8SerialTxBuffer;
    xQueueGenericSend(*pstQueueAppSerial, &stAppCANMsg, 0,0);*/

	return boError;
 8000350:	7bfb      	ldrb	r3, [r7, #15]
}
 8000352:	4618      	mov	r0, r3
 8000354:	3714      	adds	r7, #20
 8000356:	46bd      	mov	sp, r7
 8000358:	bc80      	pop	{r7}
 800035a:	4770      	bx	lr

0800035c <TaskAppCAN_PSEvent>:
//             TaskAppCAN_PSEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_PSEvent(sMessageType *psMessage)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b084      	sub	sp, #16
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 8000364:	2301      	movs	r3, #1
 8000366:	73fb      	strb	r3, [r7, #15]

    stAppCANMsg.ucSrc = SRC_APPCAN;
 8000368:	4b0c      	ldr	r3, [pc, #48]	@ (800039c <TaskAppCAN_PSEvent+0x40>)
 800036a:	2201      	movs	r2, #1
 800036c:	701a      	strb	r2, [r3, #0]
    stAppCANMsg.ucDest = SRC_IO;
 800036e:	4b0b      	ldr	r3, [pc, #44]	@ (800039c <TaskAppCAN_PSEvent+0x40>)
 8000370:	2200      	movs	r2, #0
 8000372:	705a      	strb	r2, [r3, #1]
    stAppCANMsg.ucEvent = EVENT_IO_PS;
 8000374:	4b09      	ldr	r3, [pc, #36]	@ (800039c <TaskAppCAN_PSEvent+0x40>)
 8000376:	2205      	movs	r2, #5
 8000378:	709a      	strb	r2, [r3, #2]
    stAppCANMsg.pcMessageData = NULL;
 800037a:	4b08      	ldr	r3, [pc, #32]	@ (800039c <TaskAppCAN_PSEvent+0x40>)
 800037c:	2200      	movs	r2, #0
 800037e:	605a      	str	r2, [r3, #4]
    xQueueGenericSend(*pstQueueIO, &stAppCANMsg, 0,0);
 8000380:	4b07      	ldr	r3, [pc, #28]	@ (80003a0 <TaskAppCAN_PSEvent+0x44>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	6818      	ldr	r0, [r3, #0]
 8000386:	2300      	movs	r3, #0
 8000388:	2200      	movs	r2, #0
 800038a:	4904      	ldr	r1, [pc, #16]	@ (800039c <TaskAppCAN_PSEvent+0x40>)
 800038c:	f004 f822 	bl	80043d4 <xQueueGenericSend>

	return boError;
 8000390:	7bfb      	ldrb	r3, [r7, #15]
}
 8000392:	4618      	mov	r0, r3
 8000394:	3710      	adds	r7, #16
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	2000007c 	.word	0x2000007c
 80003a0:	20000094 	.word	0x20000094

080003a4 <TaskAppCAN_SleepEvent>:
//             TaskAppCAN_SleepEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_SleepEvent(sMessageType *psMessage)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b084      	sub	sp, #16
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 80003ac:	2301      	movs	r3, #1
 80003ae:	73fb      	strb	r3, [r7, #15]

	HAL_SuspendTick();
 80003b0:	f001 f850 	bl	8001454 <HAL_SuspendTick>
	/*Configure GPIO pin Output Level */

	HAL_CAN_Stop(hCAN);
 80003b4:	4b12      	ldr	r3, [pc, #72]	@ (8000400 <TaskAppCAN_SleepEvent+0x5c>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4618      	mov	r0, r3
 80003ba:	f001 faba 	bl	8001932 <HAL_CAN_Stop>
	HAL_CAN_MspDeInit(hCAN);
 80003be:	4b10      	ldr	r3, [pc, #64]	@ (8000400 <TaskAppCAN_SleepEvent+0x5c>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	4618      	mov	r0, r3
 80003c4:	f000 fc08 	bl	8000bd8 <HAL_CAN_MspDeInit>
	HAL_CAN_MspInit(hCAN);
 80003c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000400 <TaskAppCAN_SleepEvent+0x5c>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	4618      	mov	r0, r3
 80003ce:	f000 fb9d 	bl	8000b0c <HAL_CAN_MspInit>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80003d2:	2014      	movs	r0, #20
 80003d4:	f001 ffef 	bl	80023b6 <HAL_NVIC_EnableIRQ>
	HAL_CAN_Start(hCAN);
 80003d8:	4b09      	ldr	r3, [pc, #36]	@ (8000400 <TaskAppCAN_SleepEvent+0x5c>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4618      	mov	r0, r3
 80003de:	f001 fa64 	bl	80018aa <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(hCAN, CAN_IT_RX_FIFO0_MSG_PENDING);
 80003e2:	4b07      	ldr	r3, [pc, #28]	@ (8000400 <TaskAppCAN_SleepEvent+0x5c>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	2102      	movs	r1, #2
 80003e8:	4618      	mov	r0, r3
 80003ea:	f001 fc33 	bl	8001c54 <HAL_CAN_ActivateNotification>
    HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80003ee:	2101      	movs	r1, #1
 80003f0:	2000      	movs	r0, #0
 80003f2:	f002 fa5f 	bl	80028b4 <HAL_PWR_EnterSLEEPMode>

	return boError;
 80003f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80003f8:	4618      	mov	r0, r3
 80003fa:	3710      	adds	r7, #16
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	20000098 	.word	0x20000098

08000404 <TaskAppCAN_WakeUp>:
//             TaskAppCAN_WakeUp
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_WakeUp(sMessageType *psMessage)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 800040c:	2301      	movs	r3, #1
 800040e:	73fb      	strb	r3, [r7, #15]
/*	HAL_CAN_Stop(hCAN);
	HAL_CAN_MspDeInit(hCAN);
	HAL_CAN_MspInit(hCAN);
	HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
	HAL_CAN_DeactivateNotification(hCAN, CAN_IT_RX_FIFO0_MSG_PENDING);*/
	HAL_CAN_Start(hCAN);
 8000410:	4b16      	ldr	r3, [pc, #88]	@ (800046c <TaskAppCAN_WakeUp+0x68>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4618      	mov	r0, r3
 8000416:	f001 fa48 	bl	80018aa <HAL_CAN_Start>


    stAppCANMsg.ucSrc = SRC_APPCAN;
 800041a:	4b15      	ldr	r3, [pc, #84]	@ (8000470 <TaskAppCAN_WakeUp+0x6c>)
 800041c:	2201      	movs	r2, #1
 800041e:	701a      	strb	r2, [r3, #0]
    stAppCANMsg.ucDest = SRC_IO;
 8000420:	4b13      	ldr	r3, [pc, #76]	@ (8000470 <TaskAppCAN_WakeUp+0x6c>)
 8000422:	2200      	movs	r2, #0
 8000424:	705a      	strb	r2, [r3, #1]
    stAppCANMsg.ucEvent = EVENT_IO_WAKEUP;
 8000426:	4b12      	ldr	r3, [pc, #72]	@ (8000470 <TaskAppCAN_WakeUp+0x6c>)
 8000428:	2206      	movs	r2, #6
 800042a:	709a      	strb	r2, [r3, #2]
    stAppCANMsg.pcMessageData = NULL;
 800042c:	4b10      	ldr	r3, [pc, #64]	@ (8000470 <TaskAppCAN_WakeUp+0x6c>)
 800042e:	2200      	movs	r2, #0
 8000430:	605a      	str	r2, [r3, #4]
    xQueueGenericSend(*pstQueueIO, &stAppCANMsg, 0,0);
 8000432:	4b10      	ldr	r3, [pc, #64]	@ (8000474 <TaskAppCAN_WakeUp+0x70>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	6818      	ldr	r0, [r3, #0]
 8000438:	2300      	movs	r3, #0
 800043a:	2200      	movs	r2, #0
 800043c:	490c      	ldr	r1, [pc, #48]	@ (8000470 <TaskAppCAN_WakeUp+0x6c>)
 800043e:	f003 ffc9 	bl	80043d4 <xQueueGenericSend>

    stAppCANMsg.ucSrc = SRC_APPCAN;
 8000442:	4b0b      	ldr	r3, [pc, #44]	@ (8000470 <TaskAppCAN_WakeUp+0x6c>)
 8000444:	2201      	movs	r2, #1
 8000446:	701a      	strb	r2, [r3, #0]
    stAppCANMsg.ucDest = SRC_APPCAN;
 8000448:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <TaskAppCAN_WakeUp+0x6c>)
 800044a:	2201      	movs	r2, #1
 800044c:	705a      	strb	r2, [r3, #1]
    stAppCANMsg.ucEvent = EVENT_APPCAN_INIT;
 800044e:	4b08      	ldr	r3, [pc, #32]	@ (8000470 <TaskAppCAN_WakeUp+0x6c>)
 8000450:	2201      	movs	r2, #1
 8000452:	709a      	strb	r2, [r3, #2]
    xQueueGenericSend(xQueueAppCAN, ( void * )&stAppCANMsg, 0,0);
 8000454:	4b08      	ldr	r3, [pc, #32]	@ (8000478 <TaskAppCAN_WakeUp+0x74>)
 8000456:	6818      	ldr	r0, [r3, #0]
 8000458:	2300      	movs	r3, #0
 800045a:	2200      	movs	r2, #0
 800045c:	4904      	ldr	r1, [pc, #16]	@ (8000470 <TaskAppCAN_WakeUp+0x6c>)
 800045e:	f003 ffb9 	bl	80043d4 <xQueueGenericSend>

	return boError;
 8000462:	7bfb      	ldrb	r3, [r7, #15]
}
 8000464:	4618      	mov	r0, r3
 8000466:	3710      	adds	r7, #16
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	20000098 	.word	0x20000098
 8000470:	2000007c 	.word	0x2000007c
 8000474:	20000094 	.word	0x20000094
 8000478:	20000088 	.word	0x20000088

0800047c <TaskAppCAN_IgnoreEvent>:
//              TaskAppCAN_IgnoreEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_IgnoreEvent(sMessageType *psMessage)
{
 800047c:	b480      	push	{r7}
 800047e:	b085      	sub	sp, #20
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
    unsigned char boError = false;
 8000484:	2300      	movs	r3, #0
 8000486:	73fb      	strb	r3, [r7, #15]

    return(boError);
 8000488:	7bfb      	ldrb	r3, [r7, #15]
}
 800048a:	4618      	mov	r0, r3
 800048c:	3714      	adds	r7, #20
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr

08000494 <vTaskAppCAN>:
};

/*static uint8_t u8TogglePin = 0;*/

void vTaskAppCAN(void const * argument)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
	if( HAL_CAN_GetRxFifoFillLevel(hCAN, CAN_RX_FIFO0) > 0)
 800049c:	4b55      	ldr	r3, [pc, #340]	@ (80005f4 <vTaskAppCAN+0x160>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4618      	mov	r0, r3
 80004a4:	f001 fbaf 	bl	8001c06 <HAL_CAN_GetRxFifoFillLevel>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d066      	beq.n	800057c <vTaskAppCAN+0xe8>
	{
		u16TimeToSleep = 0;
 80004ae:	4b52      	ldr	r3, [pc, #328]	@ (80005f8 <vTaskAppCAN+0x164>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	801a      	strh	r2, [r3, #0]

		memset(&pRxHeader,0x00,sizeof(CAN_RxHeaderTypeDef));
 80004b4:	221c      	movs	r2, #28
 80004b6:	2100      	movs	r1, #0
 80004b8:	4850      	ldr	r0, [pc, #320]	@ (80005fc <vTaskAppCAN+0x168>)
 80004ba:	f005 fec3 	bl	8006244 <memset>
		memset(stFrameRxCAN[u8FifoRxCAN].u8Data,0xFF,sizeof(tstFrameCAN));
 80004be:	4b50      	ldr	r3, [pc, #320]	@ (8000600 <vTaskAppCAN+0x16c>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	011b      	lsls	r3, r3, #4
 80004c4:	3308      	adds	r3, #8
 80004c6:	4a4f      	ldr	r2, [pc, #316]	@ (8000604 <vTaskAppCAN+0x170>)
 80004c8:	4413      	add	r3, r2
 80004ca:	2210      	movs	r2, #16
 80004cc:	21ff      	movs	r1, #255	@ 0xff
 80004ce:	4618      	mov	r0, r3
 80004d0:	f005 feb8 	bl	8006244 <memset>

		if(HAL_CAN_GetRxMessage(hCAN, CAN_RX_FIFO0,&pRxHeader,stFrameRxCAN[u8FifoRxCAN].u8Data) == HAL_OK)
 80004d4:	4b47      	ldr	r3, [pc, #284]	@ (80005f4 <vTaskAppCAN+0x160>)
 80004d6:	6818      	ldr	r0, [r3, #0]
 80004d8:	4b49      	ldr	r3, [pc, #292]	@ (8000600 <vTaskAppCAN+0x16c>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	011b      	lsls	r3, r3, #4
 80004de:	3308      	adds	r3, #8
 80004e0:	4a48      	ldr	r2, [pc, #288]	@ (8000604 <vTaskAppCAN+0x170>)
 80004e2:	4413      	add	r3, r2
 80004e4:	4a45      	ldr	r2, [pc, #276]	@ (80005fc <vTaskAppCAN+0x168>)
 80004e6:	2100      	movs	r1, #0
 80004e8:	f001 fa6c 	bl	80019c4 <HAL_CAN_GetRxMessage>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d166      	bne.n	80005c0 <vTaskAppCAN+0x12c>
		{
			stFrameRxCAN[u8FifoRxCAN].u32DID = pRxHeader.StdId;
 80004f2:	4b43      	ldr	r3, [pc, #268]	@ (8000600 <vTaskAppCAN+0x16c>)
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	4618      	mov	r0, r3
 80004f8:	4b40      	ldr	r3, [pc, #256]	@ (80005fc <vTaskAppCAN+0x168>)
 80004fa:	681a      	ldr	r2, [r3, #0]
 80004fc:	4941      	ldr	r1, [pc, #260]	@ (8000604 <vTaskAppCAN+0x170>)
 80004fe:	0103      	lsls	r3, r0, #4
 8000500:	440b      	add	r3, r1
 8000502:	601a      	str	r2, [r3, #0]
			if(pRxHeader.ExtId != 0)
 8000504:	4b3d      	ldr	r3, [pc, #244]	@ (80005fc <vTaskAppCAN+0x168>)
 8000506:	685b      	ldr	r3, [r3, #4]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d008      	beq.n	800051e <vTaskAppCAN+0x8a>
			{
				stFrameRxCAN[u8FifoRxCAN].u32DID = pRxHeader.ExtId;
 800050c:	4b3c      	ldr	r3, [pc, #240]	@ (8000600 <vTaskAppCAN+0x16c>)
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	4618      	mov	r0, r3
 8000512:	4b3a      	ldr	r3, [pc, #232]	@ (80005fc <vTaskAppCAN+0x168>)
 8000514:	685a      	ldr	r2, [r3, #4]
 8000516:	493b      	ldr	r1, [pc, #236]	@ (8000604 <vTaskAppCAN+0x170>)
 8000518:	0103      	lsls	r3, r0, #4
 800051a:	440b      	add	r3, r1
 800051c:	601a      	str	r2, [r3, #0]
			}
			stFrameRxCAN[u8FifoRxCAN].u32DLC = pRxHeader.DLC;
 800051e:	4b38      	ldr	r3, [pc, #224]	@ (8000600 <vTaskAppCAN+0x16c>)
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	4618      	mov	r0, r3
 8000524:	4b35      	ldr	r3, [pc, #212]	@ (80005fc <vTaskAppCAN+0x168>)
 8000526:	691a      	ldr	r2, [r3, #16]
 8000528:	4936      	ldr	r1, [pc, #216]	@ (8000604 <vTaskAppCAN+0x170>)
 800052a:	0103      	lsls	r3, r0, #4
 800052c:	440b      	add	r3, r1
 800052e:	3304      	adds	r3, #4
 8000530:	601a      	str	r2, [r3, #0]

			stAppCANMsg.ucSrc = SRC_APPCAN;
 8000532:	4b35      	ldr	r3, [pc, #212]	@ (8000608 <vTaskAppCAN+0x174>)
 8000534:	2201      	movs	r2, #1
 8000536:	701a      	strb	r2, [r3, #0]
			stAppCANMsg.ucDest = SRC_APPCAN;
 8000538:	4b33      	ldr	r3, [pc, #204]	@ (8000608 <vTaskAppCAN+0x174>)
 800053a:	2201      	movs	r2, #1
 800053c:	705a      	strb	r2, [r3, #1]
			stAppCANMsg.ucEvent = EVENT_APPCAN_RX;
 800053e:	4b32      	ldr	r3, [pc, #200]	@ (8000608 <vTaskAppCAN+0x174>)
 8000540:	2202      	movs	r2, #2
 8000542:	709a      	strb	r2, [r3, #2]
			stAppCANMsg.pcMessageData = (char*)&stFrameRxCAN[u8FifoRxCAN];
 8000544:	4b2e      	ldr	r3, [pc, #184]	@ (8000600 <vTaskAppCAN+0x16c>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	011b      	lsls	r3, r3, #4
 800054a:	4a2e      	ldr	r2, [pc, #184]	@ (8000604 <vTaskAppCAN+0x170>)
 800054c:	4413      	add	r3, r2
 800054e:	4a2e      	ldr	r2, [pc, #184]	@ (8000608 <vTaskAppCAN+0x174>)
 8000550:	6053      	str	r3, [r2, #4]
			if(++u8FifoRxCAN >= FIFO_SIZE)
 8000552:	4b2b      	ldr	r3, [pc, #172]	@ (8000600 <vTaskAppCAN+0x16c>)
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	3301      	adds	r3, #1
 8000558:	b2da      	uxtb	r2, r3
 800055a:	4b29      	ldr	r3, [pc, #164]	@ (8000600 <vTaskAppCAN+0x16c>)
 800055c:	701a      	strb	r2, [r3, #0]
 800055e:	4b28      	ldr	r3, [pc, #160]	@ (8000600 <vTaskAppCAN+0x16c>)
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	2b07      	cmp	r3, #7
 8000564:	d902      	bls.n	800056c <vTaskAppCAN+0xd8>
			{
				u8FifoRxCAN = 0;
 8000566:	4b26      	ldr	r3, [pc, #152]	@ (8000600 <vTaskAppCAN+0x16c>)
 8000568:	2200      	movs	r2, #0
 800056a:	701a      	strb	r2, [r3, #0]
			}
			xQueueGenericSend(xQueueAppCAN, ( void * )&stAppCANMsg, 0,0);
 800056c:	4b27      	ldr	r3, [pc, #156]	@ (800060c <vTaskAppCAN+0x178>)
 800056e:	6818      	ldr	r0, [r3, #0]
 8000570:	2300      	movs	r3, #0
 8000572:	2200      	movs	r2, #0
 8000574:	4924      	ldr	r1, [pc, #144]	@ (8000608 <vTaskAppCAN+0x174>)
 8000576:	f003 ff2d 	bl	80043d4 <xQueueGenericSend>
 800057a:	e021      	b.n	80005c0 <vTaskAppCAN+0x12c>
		}
	}
	else
	{
		if(++u16TimeToSleep >= 3000)
 800057c:	4b1e      	ldr	r3, [pc, #120]	@ (80005f8 <vTaskAppCAN+0x164>)
 800057e:	881b      	ldrh	r3, [r3, #0]
 8000580:	3301      	adds	r3, #1
 8000582:	b29a      	uxth	r2, r3
 8000584:	4b1c      	ldr	r3, [pc, #112]	@ (80005f8 <vTaskAppCAN+0x164>)
 8000586:	801a      	strh	r2, [r3, #0]
 8000588:	4b1b      	ldr	r3, [pc, #108]	@ (80005f8 <vTaskAppCAN+0x164>)
 800058a:	881b      	ldrh	r3, [r3, #0]
 800058c:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000590:	4293      	cmp	r3, r2
 8000592:	d915      	bls.n	80005c0 <vTaskAppCAN+0x12c>
		{
			u16TimeToSleep = 0;
 8000594:	4b18      	ldr	r3, [pc, #96]	@ (80005f8 <vTaskAppCAN+0x164>)
 8000596:	2200      	movs	r2, #0
 8000598:	801a      	strh	r2, [r3, #0]
			stAppCANMsg.ucSrc = SRC_APPCAN;
 800059a:	4b1b      	ldr	r3, [pc, #108]	@ (8000608 <vTaskAppCAN+0x174>)
 800059c:	2201      	movs	r2, #1
 800059e:	701a      	strb	r2, [r3, #0]
			stAppCANMsg.ucDest = SRC_APPCAN;
 80005a0:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <vTaskAppCAN+0x174>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	705a      	strb	r2, [r3, #1]
			stAppCANMsg.ucEvent = EVENT_APPCAN_PS;
 80005a6:	4b18      	ldr	r3, [pc, #96]	@ (8000608 <vTaskAppCAN+0x174>)
 80005a8:	2204      	movs	r2, #4
 80005aa:	709a      	strb	r2, [r3, #2]
			stAppCANMsg.pcMessageData = NULL;
 80005ac:	4b16      	ldr	r3, [pc, #88]	@ (8000608 <vTaskAppCAN+0x174>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	605a      	str	r2, [r3, #4]
			xQueueGenericSend(xQueueAppCAN, ( void * )&stAppCANMsg, 0,0);
 80005b2:	4b16      	ldr	r3, [pc, #88]	@ (800060c <vTaskAppCAN+0x178>)
 80005b4:	6818      	ldr	r0, [r3, #0]
 80005b6:	2300      	movs	r3, #0
 80005b8:	2200      	movs	r2, #0
 80005ba:	4913      	ldr	r1, [pc, #76]	@ (8000608 <vTaskAppCAN+0x174>)
 80005bc:	f003 ff0a 	bl	80043d4 <xQueueGenericSend>
		}
	}

	if( xQueueReceive(xQueueAppCAN, &stAppCANMsg, 0 ) )
 80005c0:	4b12      	ldr	r3, [pc, #72]	@ (800060c <vTaskAppCAN+0x178>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2200      	movs	r2, #0
 80005c6:	4910      	ldr	r1, [pc, #64]	@ (8000608 <vTaskAppCAN+0x174>)
 80005c8:	4618      	mov	r0, r3
 80005ca:	f004 f8a3 	bl	8004714 <xQueueReceive>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d00a      	beq.n	80005ea <vTaskAppCAN+0x156>
	{
		(void)eEventHandler ((unsigned char)SRC_APPCAN,gpasTaskAppCAN_StateMachine[ucCurrentStateAppCAN], &ucCurrentStateAppCAN, &stAppCANMsg);
 80005d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000610 <vTaskAppCAN+0x17c>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	461a      	mov	r2, r3
 80005da:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <vTaskAppCAN+0x180>)
 80005dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80005e0:	4b09      	ldr	r3, [pc, #36]	@ (8000608 <vTaskAppCAN+0x174>)
 80005e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000610 <vTaskAppCAN+0x17c>)
 80005e4:	2001      	movs	r0, #1
 80005e6:	f000 fd5a 	bl	800109e <eEventHandler>
	}
}
 80005ea:	bf00      	nop
 80005ec:	3708      	adds	r7, #8
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	20000098 	.word	0x20000098
 80005f8:	2000017c 	.word	0x2000017c
 80005fc:	2000009c 	.word	0x2000009c
 8000600:	200000b8 	.word	0x200000b8
 8000604:	200000bc 	.word	0x200000bc
 8000608:	2000007c 	.word	0x2000007c
 800060c:	20000088 	.word	0x20000088
 8000610:	20000084 	.word	0x20000084
 8000614:	08006d84 	.word	0x08006d84

08000618 <TaskAppSerial_getQueue>:
//              TaskAppSerial_getQueue
//
//
//////////////////////////////////////////////
QueueHandle_t *TaskAppSerial_getQueue()
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
	return &xQueueAppSerial;
 800061c:	4b02      	ldr	r3, [pc, #8]	@ (8000628 <TaskAppSerial_getQueue+0x10>)
}
 800061e:	4618      	mov	r0, r3
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	20000180 	.word	0x20000180

0800062c <TaskAppSerial_Entry>:
//
//
//////////////////////////////////////////////

void TaskAppSerial_Entry(QueueHandle_t xQueue,TimerHandle_t xTimer)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	6039      	str	r1, [r7, #0]
    xQueueAppSerial = xQueue;
 8000636:	4a0f      	ldr	r2, [pc, #60]	@ (8000674 <TaskAppSerial_Entry+0x48>)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	6013      	str	r3, [r2, #0]
    xTimerAppSerial = xTimer;
 800063c:	4a0e      	ldr	r2, [pc, #56]	@ (8000678 <TaskAppSerial_Entry+0x4c>)
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	6013      	str	r3, [r2, #0]

    hUSART = hGet_USART_Handler();
 8000642:	f000 fe75 	bl	8001330 <hGet_USART_Handler>
 8000646:	4603      	mov	r3, r0
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <TaskAppSerial_Entry+0x50>)
 800064a:	6013      	str	r3, [r2, #0]

    stAppSerialMsg.ucSrc = SRC_APPSERIAL;
 800064c:	4b0c      	ldr	r3, [pc, #48]	@ (8000680 <TaskAppSerial_Entry+0x54>)
 800064e:	2202      	movs	r2, #2
 8000650:	701a      	strb	r2, [r3, #0]
    stAppSerialMsg.ucDest = SRC_APPSERIAL;
 8000652:	4b0b      	ldr	r3, [pc, #44]	@ (8000680 <TaskAppSerial_Entry+0x54>)
 8000654:	2202      	movs	r2, #2
 8000656:	705a      	strb	r2, [r3, #1]
    stAppSerialMsg.ucEvent = EVENT_APPSERIAL_INIT;
 8000658:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <TaskAppSerial_Entry+0x54>)
 800065a:	2201      	movs	r2, #1
 800065c:	709a      	strb	r2, [r3, #2]
    xQueueGenericSend(xQueueAppSerial, ( void * )&stAppSerialMsg, 0,0);
 800065e:	4b05      	ldr	r3, [pc, #20]	@ (8000674 <TaskAppSerial_Entry+0x48>)
 8000660:	6818      	ldr	r0, [r3, #0]
 8000662:	2300      	movs	r3, #0
 8000664:	2200      	movs	r2, #0
 8000666:	4906      	ldr	r1, [pc, #24]	@ (8000680 <TaskAppSerial_Entry+0x54>)
 8000668:	f003 feb4 	bl	80043d4 <xQueueGenericSend>
}
 800066c:	bf00      	nop
 800066e:	3708      	adds	r7, #8
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000180 	.word	0x20000180
 8000678:	20000184 	.word	0x20000184
 800067c:	20000190 	.word	0x20000190
 8000680:	20000188 	.word	0x20000188

08000684 <TaskAppSerial_Start>:
//              TaskAppSerial_Start
//
//
//////////////////////////////////////////////
unsigned char TaskAppSerial_Start(sMessageType *psMessage)
{
 8000684:	b480      	push	{r7}
 8000686:	b085      	sub	sp, #20
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 800068c:	2301      	movs	r3, #1
 800068e:	73fb      	strb	r3, [r7, #15]

	return boError;
 8000690:	7bfb      	ldrb	r3, [r7, #15]
}
 8000692:	4618      	mov	r0, r3
 8000694:	3714      	adds	r7, #20
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr

0800069c <TaskAppSerial_ReceiveEvent>:
//              TaskAppSerial_ReceiveEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppSerial_ReceiveEvent(sMessageType *psMessage)
{
 800069c:	b480      	push	{r7}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 80006a4:	2301      	movs	r3, #1
 80006a6:	73fb      	strb	r3, [r7, #15]

	return boError;
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3714      	adds	r7, #20
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bc80      	pop	{r7}
 80006b2:	4770      	bx	lr

080006b4 <TaskAppSerial_TransmitEvent>:
//              TaskAppSerial_TransmitEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppSerial_TransmitEvent(sMessageType *psMessage)
{
 80006b4:	b5b0      	push	{r4, r5, r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 80006bc:	2301      	movs	r3, #1
 80006be:	73fb      	strb	r3, [r7, #15]

	memset((char*)&stFrameTxUSART[u8FifoTxUSART],0x00,sizeof(tstFrameUSART));
 80006c0:	4b20      	ldr	r3, [pc, #128]	@ (8000744 <TaskAppSerial_TransmitEvent+0x90>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	01db      	lsls	r3, r3, #7
 80006c6:	4a20      	ldr	r2, [pc, #128]	@ (8000748 <TaskAppSerial_TransmitEvent+0x94>)
 80006c8:	4413      	add	r3, r2
 80006ca:	2280      	movs	r2, #128	@ 0x80
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f005 fdb8 	bl	8006244 <memset>
	memcpy((char*)&stFrameTxUSART[u8FifoTxUSART],psMessage->pcMessageData,strlen(psMessage->pcMessageData));
 80006d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000744 <TaskAppSerial_TransmitEvent+0x90>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	01db      	lsls	r3, r3, #7
 80006da:	4a1b      	ldr	r2, [pc, #108]	@ (8000748 <TaskAppSerial_TransmitEvent+0x94>)
 80006dc:	189c      	adds	r4, r3, r2
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	685d      	ldr	r5, [r3, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff fd32 	bl	8000150 <strlen>
 80006ec:	4603      	mov	r3, r0
 80006ee:	461a      	mov	r2, r3
 80006f0:	4629      	mov	r1, r5
 80006f2:	4620      	mov	r0, r4
 80006f4:	f005 fe30 	bl	8006358 <memcpy>
	(void)HAL_UART_Transmit(hUSART,(uint8_t*)&stFrameTxUSART[u8FifoTxUSART], strlen(psMessage->pcMessageData),5);
 80006f8:	4b14      	ldr	r3, [pc, #80]	@ (800074c <TaskAppSerial_TransmitEvent+0x98>)
 80006fa:	681c      	ldr	r4, [r3, #0]
 80006fc:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <TaskAppSerial_TransmitEvent+0x90>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	01db      	lsls	r3, r3, #7
 8000702:	4a11      	ldr	r2, [pc, #68]	@ (8000748 <TaskAppSerial_TransmitEvent+0x94>)
 8000704:	189d      	adds	r5, r3, r2
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	685b      	ldr	r3, [r3, #4]
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff fd20 	bl	8000150 <strlen>
 8000710:	4603      	mov	r3, r0
 8000712:	b29a      	uxth	r2, r3
 8000714:	2305      	movs	r3, #5
 8000716:	4629      	mov	r1, r5
 8000718:	4620      	mov	r0, r4
 800071a:	f002 fd47 	bl	80031ac <HAL_UART_Transmit>
	if(++u8FifoTxUSART >= 2)
 800071e:	4b09      	ldr	r3, [pc, #36]	@ (8000744 <TaskAppSerial_TransmitEvent+0x90>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	3301      	adds	r3, #1
 8000724:	b2da      	uxtb	r2, r3
 8000726:	4b07      	ldr	r3, [pc, #28]	@ (8000744 <TaskAppSerial_TransmitEvent+0x90>)
 8000728:	701a      	strb	r2, [r3, #0]
 800072a:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <TaskAppSerial_TransmitEvent+0x90>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d902      	bls.n	8000738 <TaskAppSerial_TransmitEvent+0x84>
	{
		u8FifoTxUSART = 0;
 8000732:	4b04      	ldr	r3, [pc, #16]	@ (8000744 <TaskAppSerial_TransmitEvent+0x90>)
 8000734:	2200      	movs	r2, #0
 8000736:	701a      	strb	r2, [r3, #0]
	}

	return boError;
 8000738:	7bfb      	ldrb	r3, [r7, #15]
}
 800073a:	4618      	mov	r0, r3
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bdb0      	pop	{r4, r5, r7, pc}
 8000742:	bf00      	nop
 8000744:	20000294 	.word	0x20000294
 8000748:	20000194 	.word	0x20000194
 800074c:	20000190 	.word	0x20000190

08000750 <TaskAppSerial_IgnoreEvent>:
//              TaskAppSerial_IgnoreEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppSerial_IgnoreEvent(sMessageType *psMessage)
{
 8000750:	b480      	push	{r7}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
    unsigned char boError = false;
 8000758:	2300      	movs	r3, #0
 800075a:	73fb      	strb	r3, [r7, #15]

    return(boError);
 800075c:	7bfb      	ldrb	r3, [r7, #15]
}
 800075e:	4618      	mov	r0, r3
 8000760:	3714      	adds	r7, #20
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr

08000768 <vTaskAppSerial>:
	gasTaskAppSerial_Initializing,
	gasTaskAppSerial_Running
};

void vTaskAppSerial(void const * argument)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
	if( xQueueReceive(xQueueAppSerial, &stAppSerialMsg, 0 ) )
 8000770:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <vTaskAppSerial+0x3c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2200      	movs	r2, #0
 8000776:	490c      	ldr	r1, [pc, #48]	@ (80007a8 <vTaskAppSerial+0x40>)
 8000778:	4618      	mov	r0, r3
 800077a:	f003 ffcb 	bl	8004714 <xQueueReceive>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d00a      	beq.n	800079a <vTaskAppSerial+0x32>
	{
		(void)eEventHandler ((unsigned char)SRC_APPSERIAL,gpasTaskAppSerial_StateMachine[ucCurrentStateAppSerial], &ucCurrentStateAppSerial, &stAppSerialMsg);
 8000784:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <vTaskAppSerial+0x44>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	461a      	mov	r2, r3
 800078a:	4b09      	ldr	r3, [pc, #36]	@ (80007b0 <vTaskAppSerial+0x48>)
 800078c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000790:	4b05      	ldr	r3, [pc, #20]	@ (80007a8 <vTaskAppSerial+0x40>)
 8000792:	4a06      	ldr	r2, [pc, #24]	@ (80007ac <vTaskAppSerial+0x44>)
 8000794:	2002      	movs	r0, #2
 8000796:	f000 fc82 	bl	800109e <eEventHandler>
		stAppSerialMsg.ucEvent = EVENT_APPSERIAL_TX;
		stAppSerialMsg.pcMessageData = NULL;
		xQueueGenericSend(xQueueAppSerial, ( void * )&stAppSerialMsg, 0,0);
		u16TimeSlice = 0;
	}*/
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000180 	.word	0x20000180
 80007a8:	20000188 	.word	0x20000188
 80007ac:	2000017e 	.word	0x2000017e
 80007b0:	08006dcc 	.word	0x08006dcc

080007b4 <TaskIO_Entry>:
//              TaskIO_Entry
//
//
//////////////////////////////////////////////
void TaskIO_Entry(QueueHandle_t *xQueue,TimerHandle_t xTimer)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
 80007bc:	6039      	str	r1, [r7, #0]
    xQueueIO = xQueue;
 80007be:	4a0d      	ldr	r2, [pc, #52]	@ (80007f4 <TaskIO_Entry+0x40>)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	6013      	str	r3, [r2, #0]
    xTimerIO = xTimer;
 80007c4:	4a0c      	ldr	r2, [pc, #48]	@ (80007f8 <TaskIO_Entry+0x44>)
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	6013      	str	r3, [r2, #0]

    stIOMsg.ucSrc = SRC_IO;
 80007ca:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <TaskIO_Entry+0x48>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
    stIOMsg.ucDest = SRC_IO;
 80007d0:	4b0a      	ldr	r3, [pc, #40]	@ (80007fc <TaskIO_Entry+0x48>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	705a      	strb	r2, [r3, #1]
    stIOMsg.ucEvent = EVENT_IO_LED_INIT;
 80007d6:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <TaskIO_Entry+0x48>)
 80007d8:	2201      	movs	r2, #1
 80007da:	709a      	strb	r2, [r3, #2]
    xQueueGenericSend(xQueueIO, ( void * )&stIOMsg, 0,0);
 80007dc:	4b05      	ldr	r3, [pc, #20]	@ (80007f4 <TaskIO_Entry+0x40>)
 80007de:	6818      	ldr	r0, [r3, #0]
 80007e0:	2300      	movs	r3, #0
 80007e2:	2200      	movs	r2, #0
 80007e4:	4905      	ldr	r1, [pc, #20]	@ (80007fc <TaskIO_Entry+0x48>)
 80007e6:	f003 fdf5 	bl	80043d4 <xQueueGenericSend>
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	200002a4 	.word	0x200002a4
 80007f8:	200002a8 	.word	0x200002a8
 80007fc:	20000298 	.word	0x20000298

08000800 <TaskIO_Start>:
//              TaskIO_Start
//
//
//////////////////////////////////////////////
unsigned char TaskIO_Start(sMessageType *psMessage)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 8000808:	2301      	movs	r3, #1
 800080a:	73fb      	strb	r3, [r7, #15]

    pstQueueAppCAN  = TaskAppCAN_getQueue();
 800080c:	f7ff fcdc 	bl	80001c8 <TaskAppCAN_getQueue>
 8000810:	4603      	mov	r3, r0
 8000812:	461a      	mov	r2, r3
 8000814:	4b1a      	ldr	r3, [pc, #104]	@ (8000880 <TaskIO_Start+0x80>)
 8000816:	601a      	str	r2, [r3, #0]

    stIOMsg.ucSrc = SRC_IO;
 8000818:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <TaskIO_Start+0x84>)
 800081a:	2200      	movs	r2, #0
 800081c:	701a      	strb	r2, [r3, #0]
    stIOMsg.ucDest = SRC_IO;
 800081e:	4b19      	ldr	r3, [pc, #100]	@ (8000884 <TaskIO_Start+0x84>)
 8000820:	2200      	movs	r2, #0
 8000822:	705a      	strb	r2, [r3, #1]
    stIOMsg.ucEvent = EVENT_IO_LED_NULL;
 8000824:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <TaskIO_Start+0x84>)
 8000826:	2200      	movs	r2, #0
 8000828:	709a      	strb	r2, [r3, #2]
    xQueueGenericSend(xQueueIO, ( void * )&stIOMsg, 0,0);
 800082a:	4b17      	ldr	r3, [pc, #92]	@ (8000888 <TaskIO_Start+0x88>)
 800082c:	6818      	ldr	r0, [r3, #0]
 800082e:	2300      	movs	r3, #0
 8000830:	2200      	movs	r2, #0
 8000832:	4914      	ldr	r1, [pc, #80]	@ (8000884 <TaskIO_Start+0x84>)
 8000834:	f003 fdce 	bl	80043d4 <xQueueGenericSend>

    ulCountPulse = 0;
 8000838:	4b14      	ldr	r3, [pc, #80]	@ (800088c <TaskIO_Start+0x8c>)
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
    ulCountTimePulseOn = 0;
 800083e:	4b14      	ldr	r3, [pc, #80]	@ (8000890 <TaskIO_Start+0x90>)
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
    ulCountTimePulseOff = 0;
 8000844:	4b13      	ldr	r3, [pc, #76]	@ (8000894 <TaskIO_Start+0x94>)
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
    ulCountPeriod = 0;
 800084a:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <TaskIO_Start+0x98>)
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]

	ulQtyPulse = 5;	/* 5 pulses*/
 8000850:	4b12      	ldr	r3, [pc, #72]	@ (800089c <TaskIO_Start+0x9c>)
 8000852:	2205      	movs	r2, #5
 8000854:	601a      	str	r2, [r3, #0]
	ulTimePulseOn = 2; 	/* 2*50 = 100ms*/
 8000856:	4b12      	ldr	r3, [pc, #72]	@ (80008a0 <TaskIO_Start+0xa0>)
 8000858:	2202      	movs	r2, #2
 800085a:	601a      	str	r2, [r3, #0]
	ulTimePulseOff = 2; 	/* 2*50 = 100ms*/
 800085c:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <TaskIO_Start+0xa4>)
 800085e:	2202      	movs	r2, #2
 8000860:	601a      	str	r2, [r3, #0]
	ulPeriod = 40; 		/* 20*50 = 1s*/
 8000862:	4b11      	ldr	r3, [pc, #68]	@ (80008a8 <TaskIO_Start+0xa8>)
 8000864:	2228      	movs	r2, #40	@ 0x28
 8000866:	601a      	str	r2, [r3, #0]

    (void)osTimerStart(xTimerIO,50);
 8000868:	4b10      	ldr	r3, [pc, #64]	@ (80008ac <TaskIO_Start+0xac>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2132      	movs	r1, #50	@ 0x32
 800086e:	4618      	mov	r0, r3
 8000870:	f002 ff34 	bl	80036dc <osTimerStart>
	return boError;
 8000874:	7bfb      	ldrb	r3, [r7, #15]
}
 8000876:	4618      	mov	r0, r3
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	200002cc 	.word	0x200002cc
 8000884:	20000298 	.word	0x20000298
 8000888:	200002a4 	.word	0x200002a4
 800088c:	200002ac 	.word	0x200002ac
 8000890:	200002b0 	.word	0x200002b0
 8000894:	200002b4 	.word	0x200002b4
 8000898:	200002b8 	.word	0x200002b8
 800089c:	200002bc 	.word	0x200002bc
 80008a0:	200002c0 	.word	0x200002c0
 80008a4:	200002c4 	.word	0x200002c4
 80008a8:	200002c8 	.word	0x200002c8
 80008ac:	200002a8 	.word	0x200002a8

080008b0 <TaskIO_getQueue>:
//              TaskIO_getQueue
//
//
//////////////////////////////////////////////
QueueHandle_t *TaskIO_getQueue()
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
	return &xQueueIO;
 80008b4:	4b02      	ldr	r3, [pc, #8]	@ (80008c0 <TaskIO_getQueue+0x10>)
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bc80      	pop	{r7}
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	200002a4 	.word	0x200002a4

080008c4 <TaskIO_PSEvent>:
//              TaskIO_PSEvent
//
//
//////////////////////////////////////////////
unsigned char TaskIO_PSEvent(sMessageType *psMessage)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 80008cc:	2301      	movs	r3, #1
 80008ce:	73fb      	strb	r3, [r7, #15]

    (void)osTimerStop(xTimerIO);
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <TaskIO_PSEvent+0x54>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f002 ff45 	bl	8003764 <osTimerStop>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80008da:	2201      	movs	r2, #1
 80008dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008e0:	480e      	ldr	r0, [pc, #56]	@ (800091c <TaskIO_PSEvent+0x58>)
 80008e2:	f001 ffcf 	bl	8002884 <HAL_GPIO_WritePin>

	stIOMsg.ucSrc = SRC_IO;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <TaskIO_PSEvent+0x5c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	701a      	strb	r2, [r3, #0]
	stIOMsg.ucDest = SRC_APPCAN;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <TaskIO_PSEvent+0x5c>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	705a      	strb	r2, [r3, #1]
	stIOMsg.ucEvent = EVENT_APPCAN_SLEEP;
 80008f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000920 <TaskIO_PSEvent+0x5c>)
 80008f4:	2205      	movs	r2, #5
 80008f6:	709a      	strb	r2, [r3, #2]
	stIOMsg.pcMessageData = NULL;
 80008f8:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <TaskIO_PSEvent+0x5c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	605a      	str	r2, [r3, #4]
    xQueueGenericSend(*pstQueueAppCAN, &stIOMsg, 0,0);
 80008fe:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <TaskIO_PSEvent+0x60>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	6818      	ldr	r0, [r3, #0]
 8000904:	2300      	movs	r3, #0
 8000906:	2200      	movs	r2, #0
 8000908:	4905      	ldr	r1, [pc, #20]	@ (8000920 <TaskIO_PSEvent+0x5c>)
 800090a:	f003 fd63 	bl	80043d4 <xQueueGenericSend>

    return(boError);
 800090e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000910:	4618      	mov	r0, r3
 8000912:	3710      	adds	r7, #16
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	200002a8 	.word	0x200002a8
 800091c:	40011000 	.word	0x40011000
 8000920:	20000298 	.word	0x20000298
 8000924:	200002cc 	.word	0x200002cc

08000928 <TaskIO_WakeupEvent>:
//              TaskIO_WakeupEvent
//
//
//////////////////////////////////////////////
unsigned char TaskIO_WakeupEvent(sMessageType *psMessage)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 8000930:	2301      	movs	r3, #1
 8000932:	73fb      	strb	r3, [r7, #15]

    (void)osTimerStart(xTimerIO,50);
 8000934:	4b05      	ldr	r3, [pc, #20]	@ (800094c <TaskIO_WakeupEvent+0x24>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2132      	movs	r1, #50	@ 0x32
 800093a:	4618      	mov	r0, r3
 800093c:	f002 fece 	bl	80036dc <osTimerStart>

    return(boError);
 8000940:	7bfb      	ldrb	r3, [r7, #15]
}
 8000942:	4618      	mov	r0, r3
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	200002a8 	.word	0x200002a8

08000950 <TaskIO_IgnoreEvent>:
//              TaskIO_IgnoreEvent
//
//
//////////////////////////////////////////////
unsigned char TaskIO_IgnoreEvent(sMessageType *psMessage)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
    unsigned char boError = false;
 8000958:	2300      	movs	r3, #0
 800095a:	73fb      	strb	r3, [r7, #15]

    return(boError);
 800095c:	7bfb      	ldrb	r3, [r7, #15]
}
 800095e:	4618      	mov	r0, r3
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <vLocalTimerCallbackIo>:
//              vTimerCallbackIo
//
//
//////////////////////////////////////////////
void vLocalTimerCallbackIo(void const * argument)
 {
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
	ulCountPeriod++;
 8000970:	4b2e      	ldr	r3, [pc, #184]	@ (8000a2c <vLocalTimerCallbackIo+0xc4>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	3301      	adds	r3, #1
 8000976:	4a2d      	ldr	r2, [pc, #180]	@ (8000a2c <vLocalTimerCallbackIo+0xc4>)
 8000978:	6013      	str	r3, [r2, #0]
    if(ulCountPeriod <= ulPeriod)
 800097a:	4b2c      	ldr	r3, [pc, #176]	@ (8000a2c <vLocalTimerCallbackIo+0xc4>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	4b2c      	ldr	r3, [pc, #176]	@ (8000a30 <vLocalTimerCallbackIo+0xc8>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	429a      	cmp	r2, r3
 8000984:	d83c      	bhi.n	8000a00 <vLocalTimerCallbackIo+0x98>
    {
    	if(ulCountPulse <= ((ulQtyPulse) * (ulTimePulseOn+ulTimePulseOff)))
 8000986:	4b2b      	ldr	r3, [pc, #172]	@ (8000a34 <vLocalTimerCallbackIo+0xcc>)
 8000988:	681a      	ldr	r2, [r3, #0]
 800098a:	4b2b      	ldr	r3, [pc, #172]	@ (8000a38 <vLocalTimerCallbackIo+0xd0>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4413      	add	r3, r2
 8000990:	4a2a      	ldr	r2, [pc, #168]	@ (8000a3c <vLocalTimerCallbackIo+0xd4>)
 8000992:	6812      	ldr	r2, [r2, #0]
 8000994:	fb03 f202 	mul.w	r2, r3, r2
 8000998:	4b29      	ldr	r3, [pc, #164]	@ (8000a40 <vLocalTimerCallbackIo+0xd8>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	429a      	cmp	r2, r3
 800099e:	d341      	bcc.n	8000a24 <vLocalTimerCallbackIo+0xbc>
    	{
			if(ulCountTimePulseOn < ulTimePulseOn)
 80009a0:	4b28      	ldr	r3, [pc, #160]	@ (8000a44 <vLocalTimerCallbackIo+0xdc>)
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	4b23      	ldr	r3, [pc, #140]	@ (8000a34 <vLocalTimerCallbackIo+0xcc>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d20b      	bcs.n	80009c4 <vLocalTimerCallbackIo+0x5c>
			{
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80009ac:	2201      	movs	r2, #1
 80009ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009b2:	4825      	ldr	r0, [pc, #148]	@ (8000a48 <vLocalTimerCallbackIo+0xe0>)
 80009b4:	f001 ff66 	bl	8002884 <HAL_GPIO_WritePin>
				ulCountTimePulseOn++;
 80009b8:	4b22      	ldr	r3, [pc, #136]	@ (8000a44 <vLocalTimerCallbackIo+0xdc>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	3301      	adds	r3, #1
 80009be:	4a21      	ldr	r2, [pc, #132]	@ (8000a44 <vLocalTimerCallbackIo+0xdc>)
 80009c0:	6013      	str	r3, [r2, #0]
 80009c2:	e017      	b.n	80009f4 <vLocalTimerCallbackIo+0x8c>
			}
			else
			{
				if(ulCountTimePulseOff < ulTimePulseOff )
 80009c4:	4b21      	ldr	r3, [pc, #132]	@ (8000a4c <vLocalTimerCallbackIo+0xe4>)
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a38 <vLocalTimerCallbackIo+0xd0>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d20b      	bcs.n	80009e8 <vLocalTimerCallbackIo+0x80>
				{
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80009d0:	2200      	movs	r2, #0
 80009d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d6:	481c      	ldr	r0, [pc, #112]	@ (8000a48 <vLocalTimerCallbackIo+0xe0>)
 80009d8:	f001 ff54 	bl	8002884 <HAL_GPIO_WritePin>
					ulCountTimePulseOff++;
 80009dc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a4c <vLocalTimerCallbackIo+0xe4>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	3301      	adds	r3, #1
 80009e2:	4a1a      	ldr	r2, [pc, #104]	@ (8000a4c <vLocalTimerCallbackIo+0xe4>)
 80009e4:	6013      	str	r3, [r2, #0]
 80009e6:	e005      	b.n	80009f4 <vLocalTimerCallbackIo+0x8c>
				}
				else
				{
					ulCountTimePulseOn = 0;
 80009e8:	4b16      	ldr	r3, [pc, #88]	@ (8000a44 <vLocalTimerCallbackIo+0xdc>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
					ulCountTimePulseOff= 0;
 80009ee:	4b17      	ldr	r3, [pc, #92]	@ (8000a4c <vLocalTimerCallbackIo+0xe4>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
				}
			}
			ulCountPulse++;
 80009f4:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <vLocalTimerCallbackIo+0xd8>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	3301      	adds	r3, #1
 80009fa:	4a11      	ldr	r2, [pc, #68]	@ (8000a40 <vLocalTimerCallbackIo+0xd8>)
 80009fc:	6013      	str	r3, [r2, #0]
      lastStateChangeTime = currentTime;
    }

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, ledState);
#endif
 }
 80009fe:	e011      	b.n	8000a24 <vLocalTimerCallbackIo+0xbc>
        ulCountPulse = 0;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <vLocalTimerCallbackIo+0xd8>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
        ulCountTimePulseOn = 0;
 8000a06:	4b0f      	ldr	r3, [pc, #60]	@ (8000a44 <vLocalTimerCallbackIo+0xdc>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
        ulCountTimePulseOff = 0;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a4c <vLocalTimerCallbackIo+0xe4>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
        ulCountPeriod = 0;
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <vLocalTimerCallbackIo+0xc4>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a1e:	480a      	ldr	r0, [pc, #40]	@ (8000a48 <vLocalTimerCallbackIo+0xe0>)
 8000a20:	f001 ff30 	bl	8002884 <HAL_GPIO_WritePin>
 }
 8000a24:	bf00      	nop
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	200002b8 	.word	0x200002b8
 8000a30:	200002c8 	.word	0x200002c8
 8000a34:	200002c0 	.word	0x200002c0
 8000a38:	200002c4 	.word	0x200002c4
 8000a3c:	200002bc 	.word	0x200002bc
 8000a40:	200002ac 	.word	0x200002ac
 8000a44:	200002b0 	.word	0x200002b0
 8000a48:	40011000 	.word	0x40011000
 8000a4c:	200002b4 	.word	0x200002b4

08000a50 <vTaskIO>:
	gasTaskIO_Running,
	gasTaskIO_Sleeping
};

void vTaskIO(void const * argument)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	if( xQueueReceive( xQueueIO, &stIOMsg, 0 ) )
 8000a58:	4b0c      	ldr	r3, [pc, #48]	@ (8000a8c <vTaskIO+0x3c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	490c      	ldr	r1, [pc, #48]	@ (8000a90 <vTaskIO+0x40>)
 8000a60:	4618      	mov	r0, r3
 8000a62:	f003 fe57 	bl	8004714 <xQueueReceive>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d00a      	beq.n	8000a82 <vTaskIO+0x32>
	{
		(void)eEventHandler ((unsigned char)SRC_IO,gpasTaskIO_StateMachine[ucCurrentStateIO], &ucCurrentStateIO, &stIOMsg);
 8000a6c:	4b09      	ldr	r3, [pc, #36]	@ (8000a94 <vTaskIO+0x44>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	461a      	mov	r2, r3
 8000a72:	4b09      	ldr	r3, [pc, #36]	@ (8000a98 <vTaskIO+0x48>)
 8000a74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000a78:	4b05      	ldr	r3, [pc, #20]	@ (8000a90 <vTaskIO+0x40>)
 8000a7a:	4a06      	ldr	r2, [pc, #24]	@ (8000a94 <vTaskIO+0x44>)
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f000 fb0e 	bl	800109e <eEventHandler>
	}
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	200002a4 	.word	0x200002a4
 8000a90:	20000298 	.word	0x20000298
 8000a94:	200002a0 	.word	0x200002a0
 8000a98:	08006e1c 	.word	0x08006e1c

08000a9c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000aa0:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000aa2:	4a19      	ldr	r2, [pc, #100]	@ (8000b08 <MX_CAN_Init+0x6c>)
 8000aa4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000aa6:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000aa8:	2204      	movs	r2, #4
 8000aaa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000aac:	4b15      	ldr	r3, [pc, #84]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_4TQ;
 8000ab2:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000ab4:	f04f 7240 	mov.w	r2, #50331648	@ 0x3000000
 8000ab8:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 8000aba:	4b12      	ldr	r3, [pc, #72]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000abc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000ac0:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8000ac2:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000ac4:	f44f 02e0 	mov.w	r2, #7340032	@ 0x700000
 8000ac8:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = ENABLE;
 8000aca:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000ad8:	2201      	movs	r2, #1
 8000ada:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000adc:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000ae2:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000aee:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <MX_CAN_Init+0x68>)
 8000af0:	f000 fccc 	bl	800148c <HAL_CAN_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000afa:	f000 faae 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	200002d0 	.word	0x200002d0
 8000b08:	40006400 	.word	0x40006400

08000b0c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08a      	sub	sp, #40	@ 0x28
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a28      	ldr	r2, [pc, #160]	@ (8000bc8 <HAL_CAN_MspInit+0xbc>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d148      	bne.n	8000bbe <HAL_CAN_MspInit+0xb2>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000b2c:	4b27      	ldr	r3, [pc, #156]	@ (8000bcc <HAL_CAN_MspInit+0xc0>)
 8000b2e:	69db      	ldr	r3, [r3, #28]
 8000b30:	4a26      	ldr	r2, [pc, #152]	@ (8000bcc <HAL_CAN_MspInit+0xc0>)
 8000b32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b36:	61d3      	str	r3, [r2, #28]
 8000b38:	4b24      	ldr	r3, [pc, #144]	@ (8000bcc <HAL_CAN_MspInit+0xc0>)
 8000b3a:	69db      	ldr	r3, [r3, #28]
 8000b3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b40:	613b      	str	r3, [r7, #16]
 8000b42:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b44:	4b21      	ldr	r3, [pc, #132]	@ (8000bcc <HAL_CAN_MspInit+0xc0>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	4a20      	ldr	r2, [pc, #128]	@ (8000bcc <HAL_CAN_MspInit+0xc0>)
 8000b4a:	f043 0308 	orr.w	r3, r3, #8
 8000b4e:	6193      	str	r3, [r2, #24]
 8000b50:	4b1e      	ldr	r3, [pc, #120]	@ (8000bcc <HAL_CAN_MspInit+0xc0>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	f003 0308 	and.w	r3, r3, #8
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b62:	2300      	movs	r3, #0
 8000b64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4817      	ldr	r0, [pc, #92]	@ (8000bd0 <HAL_CAN_MspInit+0xc4>)
 8000b72:	f001 fc57 	bl	8002424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b80:	2303      	movs	r3, #3
 8000b82:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b84:	f107 0314 	add.w	r3, r7, #20
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4811      	ldr	r0, [pc, #68]	@ (8000bd0 <HAL_CAN_MspInit+0xc4>)
 8000b8c:	f001 fc4a 	bl	8002424 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000b90:	4b10      	ldr	r3, [pc, #64]	@ (8000bd4 <HAL_CAN_MspInit+0xc8>)
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b98:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8000b9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000ba4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bac:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bae:	4a09      	ldr	r2, [pc, #36]	@ (8000bd4 <HAL_CAN_MspInit+0xc8>)
 8000bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb2:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN CAN1_MspInit 1 */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2105      	movs	r1, #5
 8000bb8:	2014      	movs	r0, #20
 8000bba:	f001 fbe0 	bl	800237e <HAL_NVIC_SetPriority>
    /*HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);  */
  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000bbe:	bf00      	nop
 8000bc0:	3728      	adds	r7, #40	@ 0x28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40006400 	.word	0x40006400
 8000bcc:	40021000 	.word	0x40021000
 8000bd0:	40010c00 	.word	0x40010c00
 8000bd4:	40010000 	.word	0x40010000

08000bd8 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN1)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a08      	ldr	r2, [pc, #32]	@ (8000c08 <HAL_CAN_MspDeInit+0x30>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d10a      	bne.n	8000c00 <HAL_CAN_MspDeInit+0x28>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8000bea:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <HAL_CAN_MspDeInit+0x34>)
 8000bec:	69db      	ldr	r3, [r3, #28]
 8000bee:	4a07      	ldr	r2, [pc, #28]	@ (8000c0c <HAL_CAN_MspDeInit+0x34>)
 8000bf0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000bf4:	61d3      	str	r3, [r2, #28]

    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8000bf6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000bfa:	4805      	ldr	r0, [pc, #20]	@ (8000c10 <HAL_CAN_MspDeInit+0x38>)
 8000bfc:	f001 fd8e 	bl	800271c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40006400 	.word	0x40006400
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	40010c00 	.word	0x40010c00

08000c14 <hGet_CAN_Handler>:

/* USER CODE BEGIN 1 */
CAN_HandleTypeDef *hGet_CAN_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
	return &hcan;
 8000c18:	4b02      	ldr	r3, [pc, #8]	@ (8000c24 <hGet_CAN_Handler+0x10>)
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bc80      	pop	{r7}
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	200002d0 	.word	0x200002d0

08000c28 <stHAL_CAN_FilterConfig>:

HAL_StatusTypeDef stHAL_CAN_FilterConfig(void)
{
 8000c28:	b5b0      	push	{r4, r5, r7, lr}
 8000c2a:	b08a      	sub	sp, #40	@ 0x28
 8000c2c:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig0 =
 8000c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c58 <stHAL_CAN_FilterConfig+0x30>)
 8000c30:	463c      	mov	r4, r7
 8000c32:	461d      	mov	r5, r3
 8000c34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c3c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c40:	e884 0003 	stmia.w	r4, {r0, r1}
			.FilterMode =  /*CAN_FILTERMODE_IDLIST*/CAN_FILTERMODE_IDMASK,
			.FilterScale = CAN_FILTERSCALE_32BIT,
			.SlaveStartFilterBank  = 14
	};

	HAL_CAN_ConfigFilter(&hcan, &sFilterConfig0);
 8000c44:	463b      	mov	r3, r7
 8000c46:	4619      	mov	r1, r3
 8000c48:	4804      	ldr	r0, [pc, #16]	@ (8000c5c <stHAL_CAN_FilterConfig+0x34>)
 8000c4a:	f000 fd65 	bl	8001718 <HAL_CAN_ConfigFilter>

	return HAL_OK;
 8000c4e:	2300      	movs	r3, #0
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3728      	adds	r7, #40	@ 0x28
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bdb0      	pop	{r4, r5, r7, pc}
 8000c58:	08006c3c 	.word	0x08006c3c
 8000c5c:	200002d0 	.word	0x200002d0

08000c60 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000c60:	b480      	push	{r7}
 8000c62:	b085      	sub	sp, #20
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60f8      	str	r0, [r7, #12]
 8000c68:	60b9      	str	r1, [r7, #8]
 8000c6a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	4a06      	ldr	r2, [pc, #24]	@ (8000c88 <vApplicationGetIdleTaskMemory+0x28>)
 8000c70:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000c72:	68bb      	ldr	r3, [r7, #8]
 8000c74:	4a05      	ldr	r2, [pc, #20]	@ (8000c8c <vApplicationGetIdleTaskMemory+0x2c>)
 8000c76:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2280      	movs	r2, #128	@ 0x80
 8000c7c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000c7e:	bf00      	nop
 8000c80:	3714      	adds	r7, #20
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr
 8000c88:	20000350 	.word	0x20000350
 8000c8c:	200003f0 	.word	0x200003f0

08000c90 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	4a07      	ldr	r2, [pc, #28]	@ (8000cbc <vApplicationGetTimerTaskMemory+0x2c>)
 8000ca0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	4a06      	ldr	r2, [pc, #24]	@ (8000cc0 <vApplicationGetTimerTaskMemory+0x30>)
 8000ca6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cae:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000cb0:	bf00      	nop
 8000cb2:	3714      	adds	r7, #20
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bc80      	pop	{r7}
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	200005f0 	.word	0x200005f0
 8000cc0:	20000690 	.word	0x20000690

08000cc4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000cc4:	b5b0      	push	{r4, r5, r7, lr}
 8000cc6:	b0a4      	sub	sp, #144	@ 0x90
 8000cc8:	af00      	add	r7, sp, #0
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of TimerIO */
  osTimerDef(TimerIO, vTimerCallbackIo);
 8000cca:	4b3c      	ldr	r3, [pc, #240]	@ (8000dbc <MX_FREERTOS_Init+0xf8>)
 8000ccc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  TimerIOHandle = osTimerCreate(osTimer(TimerIO), osTimerPeriodic, NULL);
 8000cd6:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2101      	movs	r1, #1
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f002 fcc8 	bl	8003674 <osTimerCreate>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	4a36      	ldr	r2, [pc, #216]	@ (8000dc0 <MX_FREERTOS_Init+0xfc>)
 8000ce8:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of QueueIO */
  osMessageQDef(QueueIO, 8, sMessageType);
 8000cea:	4b36      	ldr	r3, [pc, #216]	@ (8000dc4 <MX_FREERTOS_Init+0x100>)
 8000cec:	f107 0478 	add.w	r4, r7, #120	@ 0x78
 8000cf0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cf2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  QueueIOHandle = osMessageCreate(osMessageQ(QueueIO), NULL);
 8000cf6:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f002 fd6d 	bl	80037dc <osMessageCreate>
 8000d02:	4603      	mov	r3, r0
 8000d04:	4a30      	ldr	r2, [pc, #192]	@ (8000dc8 <MX_FREERTOS_Init+0x104>)
 8000d06:	6013      	str	r3, [r2, #0]

  /* definition and creation of QueueAppCAN */
  osMessageQDef(QueueAppCAN, 16, sMessageType);
 8000d08:	4b30      	ldr	r3, [pc, #192]	@ (8000dcc <MX_FREERTOS_Init+0x108>)
 8000d0a:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 8000d0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  QueueAppCANHandle = osMessageCreate(osMessageQ(QueueAppCAN), NULL);
 8000d14:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f002 fd5e 	bl	80037dc <osMessageCreate>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4a2b      	ldr	r2, [pc, #172]	@ (8000dd0 <MX_FREERTOS_Init+0x10c>)
 8000d24:	6013      	str	r3, [r2, #0]

  /* definition and creation of QueueAppSerial */
  osMessageQDef(QueueAppSerial, 16, sMessageType);
 8000d26:	4b29      	ldr	r3, [pc, #164]	@ (8000dcc <MX_FREERTOS_Init+0x108>)
 8000d28:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8000d2c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d2e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  QueueAppSerialHandle = osMessageCreate(osMessageQ(QueueAppSerial), NULL);
 8000d32:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000d36:	2100      	movs	r1, #0
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f002 fd4f 	bl	80037dc <osMessageCreate>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	4a24      	ldr	r2, [pc, #144]	@ (8000dd4 <MX_FREERTOS_Init+0x110>)
 8000d42:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of TaskIO */
  osThreadDef(TaskIO, TaskIO_Init, osPriorityIdle, 0, 128);
 8000d44:	4b24      	ldr	r3, [pc, #144]	@ (8000dd8 <MX_FREERTOS_Init+0x114>)
 8000d46:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000d4a:	461d      	mov	r5, r3
 8000d4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskIOHandle = osThreadCreate(osThread(TaskIO), NULL);
 8000d58:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f002 fc27 	bl	80035b2 <osThreadCreate>
 8000d64:	4603      	mov	r3, r0
 8000d66:	4a1d      	ldr	r2, [pc, #116]	@ (8000ddc <MX_FREERTOS_Init+0x118>)
 8000d68:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskAppCAN */
  osThreadDef(TaskAppCAN, TaskAppCAN_Init, osPriorityIdle, 0, 128);
 8000d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000de0 <MX_FREERTOS_Init+0x11c>)
 8000d6c:	f107 0420 	add.w	r4, r7, #32
 8000d70:	461d      	mov	r5, r3
 8000d72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d76:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskAppCANHandle = osThreadCreate(osThread(TaskAppCAN), NULL);
 8000d7e:	f107 0320 	add.w	r3, r7, #32
 8000d82:	2100      	movs	r1, #0
 8000d84:	4618      	mov	r0, r3
 8000d86:	f002 fc14 	bl	80035b2 <osThreadCreate>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	4a15      	ldr	r2, [pc, #84]	@ (8000de4 <MX_FREERTOS_Init+0x120>)
 8000d8e:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskAppSerial */
  osThreadDef(TaskAppSerial, TaskAppSerial_Init, osPriorityIdle, 0, 128);
 8000d90:	4b15      	ldr	r3, [pc, #84]	@ (8000de8 <MX_FREERTOS_Init+0x124>)
 8000d92:	1d3c      	adds	r4, r7, #4
 8000d94:	461d      	mov	r5, r3
 8000d96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d9a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskAppSerialHandle = osThreadCreate(osThread(TaskAppSerial), NULL);
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	2100      	movs	r1, #0
 8000da6:	4618      	mov	r0, r3
 8000da8:	f002 fc03 	bl	80035b2 <osThreadCreate>
 8000dac:	4603      	mov	r3, r0
 8000dae:	4a0f      	ldr	r2, [pc, #60]	@ (8000dec <MX_FREERTOS_Init+0x128>)
 8000db0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000db2:	bf00      	nop
 8000db4:	3790      	adds	r7, #144	@ 0x90
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bdb0      	pop	{r4, r5, r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	08000e71 	.word	0x08000e71
 8000dc0:	2000034c 	.word	0x2000034c
 8000dc4:	08006c64 	.word	0x08006c64
 8000dc8:	20000340 	.word	0x20000340
 8000dcc:	08006c74 	.word	0x08006c74
 8000dd0:	20000344 	.word	0x20000344
 8000dd4:	20000348 	.word	0x20000348
 8000dd8:	08006c8c 	.word	0x08006c8c
 8000ddc:	20000334 	.word	0x20000334
 8000de0:	08006cb4 	.word	0x08006cb4
 8000de4:	20000338 	.word	0x20000338
 8000de8:	08006ce0 	.word	0x08006ce0
 8000dec:	2000033c 	.word	0x2000033c

08000df0 <TaskIO_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_TaskIO_Init */
void TaskIO_Init(void const * argument)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskIO_Init */
  /* Infinite loop */
  TaskIO_Entry(QueueIOHandle,TimerIOHandle);
 8000df8:	4b07      	ldr	r3, [pc, #28]	@ (8000e18 <TaskIO_Init+0x28>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a07      	ldr	r2, [pc, #28]	@ (8000e1c <TaskIO_Init+0x2c>)
 8000dfe:	6812      	ldr	r2, [r2, #0]
 8000e00:	4611      	mov	r1, r2
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff fcd6 	bl	80007b4 <TaskIO_Entry>
  for(;;)
  {
    osDelay(50);
 8000e08:	2032      	movs	r0, #50	@ 0x32
 8000e0a:	f002 fc1e 	bl	800364a <osDelay>
    vTaskIO(argument);
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f7ff fe1e 	bl	8000a50 <vTaskIO>
    osDelay(50);
 8000e14:	bf00      	nop
 8000e16:	e7f7      	b.n	8000e08 <TaskIO_Init+0x18>
 8000e18:	20000340 	.word	0x20000340
 8000e1c:	2000034c 	.word	0x2000034c

08000e20 <TaskAppCAN_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskAppCAN_Init */
void TaskAppCAN_Init(void const * argument)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskAppCAN_Init */
  /* Infinite loop */
  TaskAppCAN_Entry(QueueAppCANHandle,NULL);
 8000e28:	4b06      	ldr	r3, [pc, #24]	@ (8000e44 <TaskAppCAN_Init+0x24>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f7ff f9d4 	bl	80001dc <TaskAppCAN_Entry>
  for(;;)
  {
    osDelay(1);
 8000e34:	2001      	movs	r0, #1
 8000e36:	f002 fc08 	bl	800364a <osDelay>
    vTaskAppCAN(argument);
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff fb2a 	bl	8000494 <vTaskAppCAN>
    osDelay(1);
 8000e40:	bf00      	nop
 8000e42:	e7f7      	b.n	8000e34 <TaskAppCAN_Init+0x14>
 8000e44:	20000344 	.word	0x20000344

08000e48 <TaskAppSerial_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskAppSerial_Init */
void TaskAppSerial_Init(void const * argument)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskAppSerial_Init */
  /* Infinite loop */
  TaskAppSerial_Entry(QueueAppSerialHandle,NULL);
 8000e50:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <TaskAppSerial_Init+0x24>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2100      	movs	r1, #0
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fbe8 	bl	800062c <TaskAppSerial_Entry>
  for(;;)
  {
    osDelay(1);
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	f002 fbf4 	bl	800364a <osDelay>
    vTaskAppSerial(argument);
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff fc80 	bl	8000768 <vTaskAppSerial>
    osDelay(1);
 8000e68:	bf00      	nop
 8000e6a:	e7f7      	b.n	8000e5c <TaskAppSerial_Init+0x14>
 8000e6c:	20000348 	.word	0x20000348

08000e70 <vTimerCallbackIo>:
  /* USER CODE END TaskAppSerial_Init */
}

/* vTimerCallbackIo function */
void vTimerCallbackIo(void const * argument)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTimerCallbackIo */
	vLocalTimerCallbackIo(argument);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff fd75 	bl	8000968 <vLocalTimerCallbackIo>
  /* USER CODE END vTimerCallbackIo */
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
	...

08000e88 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b088      	sub	sp, #32
 8000e8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8e:	f107 0310 	add.w	r3, r7, #16
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	605a      	str	r2, [r3, #4]
 8000e98:	609a      	str	r2, [r3, #8]
 8000e9a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e9c:	4b3f      	ldr	r3, [pc, #252]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a3e      	ldr	r2, [pc, #248]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000ea2:	f043 0310 	orr.w	r3, r3, #16
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b3c      	ldr	r3, [pc, #240]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f003 0310 	and.w	r3, r3, #16
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb4:	4b39      	ldr	r3, [pc, #228]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	4a38      	ldr	r2, [pc, #224]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000eba:	f043 0320 	orr.w	r3, r3, #32
 8000ebe:	6193      	str	r3, [r2, #24]
 8000ec0:	4b36      	ldr	r3, [pc, #216]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	f003 0320 	and.w	r3, r3, #32
 8000ec8:	60bb      	str	r3, [r7, #8]
 8000eca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ecc:	4b33      	ldr	r3, [pc, #204]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	4a32      	ldr	r2, [pc, #200]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000ed2:	f043 0304 	orr.w	r3, r3, #4
 8000ed6:	6193      	str	r3, [r2, #24]
 8000ed8:	4b30      	ldr	r3, [pc, #192]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	f003 0304 	and.w	r3, r3, #4
 8000ee0:	607b      	str	r3, [r7, #4]
 8000ee2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	4a2c      	ldr	r2, [pc, #176]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000eea:	f043 0308 	orr.w	r3, r3, #8
 8000eee:	6193      	str	r3, [r2, #24]
 8000ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f9c <MX_GPIO_Init+0x114>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	f003 0308 	and.w	r3, r3, #8
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f02:	4827      	ldr	r0, [pc, #156]	@ (8000fa0 <MX_GPIO_Init+0x118>)
 8000f04:	f001 fcbe 	bl	8002884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f0e:	4825      	ldr	r0, [pc, #148]	@ (8000fa4 <MX_GPIO_Init+0x11c>)
 8000f10:	f001 fcb8 	bl	8002884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f22:	2302      	movs	r3, #2
 8000f24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f26:	f107 0310 	add.w	r3, r7, #16
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	481c      	ldr	r0, [pc, #112]	@ (8000fa0 <MX_GPIO_Init+0x118>)
 8000f2e:	f001 fa79 	bl	8002424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000f32:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	4619      	mov	r1, r3
 8000f42:	4817      	ldr	r0, [pc, #92]	@ (8000fa0 <MX_GPIO_Init+0x118>)
 8000f44:	f001 fa6e 	bl	8002424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000f48:	f649 13ff 	movw	r3, #39423	@ 0x99ff
 8000f4c:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f52:	f107 0310 	add.w	r3, r7, #16
 8000f56:	4619      	mov	r1, r3
 8000f58:	4813      	ldr	r0, [pc, #76]	@ (8000fa8 <MX_GPIO_Init+0x120>)
 8000f5a:	f001 fa63 	bl	8002424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000f5e:	f64e 43ff 	movw	r3, #60671	@ 0xecff
 8000f62:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f64:	2303      	movs	r3, #3
 8000f66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f68:	f107 0310 	add.w	r3, r7, #16
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	480d      	ldr	r0, [pc, #52]	@ (8000fa4 <MX_GPIO_Init+0x11c>)
 8000f70:	f001 fa58 	bl	8002424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f82:	2302      	movs	r3, #2
 8000f84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f86:	f107 0310 	add.w	r3, r7, #16
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4805      	ldr	r0, [pc, #20]	@ (8000fa4 <MX_GPIO_Init+0x11c>)
 8000f8e:	f001 fa49 	bl	8002424 <HAL_GPIO_Init>

}
 8000f92:	bf00      	nop
 8000f94:	3720      	adds	r7, #32
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	40011000 	.word	0x40011000
 8000fa4:	40010c00 	.word	0x40010c00
 8000fa8:	40010800 	.word	0x40010800

08000fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb0:	f000 f9ee 	bl	8001390 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb4:	f000 f80c 	bl	8000fd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb8:	f7ff ff66 	bl	8000e88 <MX_GPIO_Init>
  MX_CAN_Init();
 8000fbc:	f7ff fd6e 	bl	8000a9c <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000fc0:	f000 f940 	bl	8001244 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000fc4:	f7ff fe7e 	bl	8000cc4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000fc8:	f002 faec 	bl	80035a4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <main+0x20>

08000fd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b090      	sub	sp, #64	@ 0x40
 8000fd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	2228      	movs	r2, #40	@ 0x28
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f005 f930 	bl	8006244 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
 8000fec:	609a      	str	r2, [r3, #8]
 8000fee:	60da      	str	r2, [r3, #12]
 8000ff0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ff6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ffa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001000:	2301      	movs	r3, #1
 8001002:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001004:	2302      	movs	r3, #2
 8001006:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001008:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800100c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800100e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001012:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001014:	f107 0318 	add.w	r3, r7, #24
 8001018:	4618      	mov	r0, r3
 800101a:	f001 fc67 	bl	80028ec <HAL_RCC_OscConfig>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001024:	f000 f819 	bl	800105a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001028:	230f      	movs	r3, #15
 800102a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102c:	2302      	movs	r3, #2
 800102e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001034:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001038:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	2102      	movs	r1, #2
 8001042:	4618      	mov	r0, r3
 8001044:	f001 fed4 	bl	8002df0 <HAL_RCC_ClockConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800104e:	f000 f804 	bl	800105a <Error_Handler>
  }
}
 8001052:	bf00      	nop
 8001054:	3740      	adds	r7, #64	@ 0x40
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800105e:	b672      	cpsid	i
}
 8001060:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001062:	bf00      	nop
 8001064:	e7fd      	b.n	8001062 <Error_Handler+0x8>

08001066 <psSearchEvent>:

#include "state.h"


const sStateMachineType *psSearchEvent (const sStateMachineType *psStateTable,unsigned char ucIncoming)
{
 8001066:	b480      	push	{r7}
 8001068:	b085      	sub	sp, #20
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
 800106e:	460b      	mov	r3, r1
 8001070:	70fb      	strb	r3, [r7, #3]
    unsigned char ucEvent;

    for (;; psStateTable++)
    {
        ucEvent = psStateTable->ucEvent;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	73fb      	strb	r3, [r7, #15]
        if ((ucEvent != 0)&&(ucEvent != ucIncoming))
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d003      	beq.n	8001086 <psSearchEvent+0x20>
 800107e:	7bfa      	ldrb	r2, [r7, #15]
 8001080:	78fb      	ldrb	r3, [r7, #3]
 8001082:	429a      	cmp	r2, r3
 8001084:	d101      	bne.n	800108a <psSearchEvent+0x24>
        {
           continue;
        }
        return psStateTable;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	e004      	b.n	8001094 <psSearchEvent+0x2e>
           continue;
 800108a:	bf00      	nop
    for (;; psStateTable++)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	330c      	adds	r3, #12
 8001090:	607b      	str	r3, [r7, #4]
        ucEvent = psStateTable->ucEvent;
 8001092:	e7ee      	b.n	8001072 <psSearchEvent+0xc>
    }

}
 8001094:	4618      	mov	r0, r3
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	bc80      	pop	{r7}
 800109c:	4770      	bx	lr

0800109e <eEventHandler>:

void eEventHandler (unsigned char ucDest,const sStateMachineType *psStateTable, unsigned char *piState, sMessageType *psMessage)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b086      	sub	sp, #24
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
 80010a8:	603b      	str	r3, [r7, #0]
 80010aa:	4603      	mov	r3, r0
 80010ac:	73fb      	strb	r3, [r7, #15]
    unsigned char eError = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	75fb      	strb	r3, [r7, #23]

    if(ucDest == psMessage->ucDest)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	785b      	ldrb	r3, [r3, #1]
 80010b6:	7bfa      	ldrb	r2, [r7, #15]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d118      	bne.n	80010ee <eEventHandler+0x50>
    {
        psStateTable = psSearchEvent(psStateTable, psMessage->ucEvent);
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	789b      	ldrb	r3, [r3, #2]
 80010c0:	4619      	mov	r1, r3
 80010c2:	68b8      	ldr	r0, [r7, #8]
 80010c4:	f7ff ffcf 	bl	8001066 <psSearchEvent>
 80010c8:	60b8      	str	r0, [r7, #8]

        eError = (*psStateTable->ActionFun)(psMessage);
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	6838      	ldr	r0, [r7, #0]
 80010d0:	4798      	blx	r3
 80010d2:	4603      	mov	r3, r0
 80010d4:	75fb      	strb	r3, [r7, #23]

        if (eError == 1)
 80010d6:	7dfb      	ldrb	r3, [r7, #23]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d104      	bne.n	80010e6 <eEventHandler+0x48>
        {
            *piState = psStateTable->ucStateSuccess;
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	7a1a      	ldrb	r2, [r3, #8]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	701a      	strb	r2, [r3, #0]
        else
        {
            *piState = psStateTable->ucStateFailure;
        }
    }
}
 80010e4:	e003      	b.n	80010ee <eEventHandler+0x50>
            *piState = psStateTable->ucStateFailure;
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	7a5a      	ldrb	r2, [r3, #9]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	701a      	strb	r2, [r3, #0]
}
 80010ee:	bf00      	nop
 80010f0:	3718      	adds	r7, #24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010fe:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <HAL_MspInit+0x68>)
 8001100:	699b      	ldr	r3, [r3, #24]
 8001102:	4a17      	ldr	r2, [pc, #92]	@ (8001160 <HAL_MspInit+0x68>)
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	6193      	str	r3, [r2, #24]
 800110a:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <HAL_MspInit+0x68>)
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001116:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <HAL_MspInit+0x68>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	4a11      	ldr	r2, [pc, #68]	@ (8001160 <HAL_MspInit+0x68>)
 800111c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001120:	61d3      	str	r3, [r2, #28]
 8001122:	4b0f      	ldr	r3, [pc, #60]	@ (8001160 <HAL_MspInit+0x68>)
 8001124:	69db      	ldr	r3, [r3, #28]
 8001126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800112e:	2200      	movs	r2, #0
 8001130:	210f      	movs	r1, #15
 8001132:	f06f 0001 	mvn.w	r0, #1
 8001136:	f001 f922 	bl	800237e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800113a:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <HAL_MspInit+0x6c>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	4a04      	ldr	r2, [pc, #16]	@ (8001164 <HAL_MspInit+0x6c>)
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40021000 	.word	0x40021000
 8001164:	40010000 	.word	0x40010000

08001168 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <NMI_Handler+0x4>

08001170 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <HardFault_Handler+0x4>

08001178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <MemManage_Handler+0x4>

08001180 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <BusFault_Handler+0x4>

08001188 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <UsageFault_Handler+0x4>

08001190 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr

0800119c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a0:	f000 f93c 	bl	800141c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80011a4:	f004 fb48 	bl	8005838 <xTaskGetSchedulerState>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d001      	beq.n	80011b2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80011ae:	f002 ff4b 	bl	8004048 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <USB_LP_CAN1_RX0_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */
#if 1
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80011bc:	4802      	ldr	r0, [pc, #8]	@ (80011c8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80011be:	f000 fd94 	bl	8001cea <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	200002d0 	.word	0x200002d0

080011cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011d4:	4a14      	ldr	r2, [pc, #80]	@ (8001228 <_sbrk+0x5c>)
 80011d6:	4b15      	ldr	r3, [pc, #84]	@ (800122c <_sbrk+0x60>)
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e0:	4b13      	ldr	r3, [pc, #76]	@ (8001230 <_sbrk+0x64>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d102      	bne.n	80011ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011e8:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <_sbrk+0x64>)
 80011ea:	4a12      	ldr	r2, [pc, #72]	@ (8001234 <_sbrk+0x68>)
 80011ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ee:	4b10      	ldr	r3, [pc, #64]	@ (8001230 <_sbrk+0x64>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4413      	add	r3, r2
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d207      	bcs.n	800120c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011fc:	f005 f880 	bl	8006300 <__errno>
 8001200:	4603      	mov	r3, r0
 8001202:	220c      	movs	r2, #12
 8001204:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001206:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800120a:	e009      	b.n	8001220 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800120c:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <_sbrk+0x64>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001212:	4b07      	ldr	r3, [pc, #28]	@ (8001230 <_sbrk+0x64>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4413      	add	r3, r2
 800121a:	4a05      	ldr	r2, [pc, #20]	@ (8001230 <_sbrk+0x64>)
 800121c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800121e:	68fb      	ldr	r3, [r7, #12]
}
 8001220:	4618      	mov	r0, r3
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20002800 	.word	0x20002800
 800122c:	00000400 	.word	0x00000400
 8001230:	20000a90 	.word	0x20000a90
 8001234:	20001ab8 	.word	0x20001ab8

08001238 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	bc80      	pop	{r7}
 8001242:	4770      	bx	lr

08001244 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001248:	4b10      	ldr	r3, [pc, #64]	@ (800128c <MX_USART1_UART_Init+0x48>)
 800124a:	4a11      	ldr	r2, [pc, #68]	@ (8001290 <MX_USART1_UART_Init+0x4c>)
 800124c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 800124e:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <MX_USART1_UART_Init+0x48>)
 8001250:	4a10      	ldr	r2, [pc, #64]	@ (8001294 <MX_USART1_UART_Init+0x50>)
 8001252:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001254:	4b0d      	ldr	r3, [pc, #52]	@ (800128c <MX_USART1_UART_Init+0x48>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800125a:	4b0c      	ldr	r3, [pc, #48]	@ (800128c <MX_USART1_UART_Init+0x48>)
 800125c:	2200      	movs	r2, #0
 800125e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001260:	4b0a      	ldr	r3, [pc, #40]	@ (800128c <MX_USART1_UART_Init+0x48>)
 8001262:	2200      	movs	r2, #0
 8001264:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001266:	4b09      	ldr	r3, [pc, #36]	@ (800128c <MX_USART1_UART_Init+0x48>)
 8001268:	220c      	movs	r2, #12
 800126a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126c:	4b07      	ldr	r3, [pc, #28]	@ (800128c <MX_USART1_UART_Init+0x48>)
 800126e:	2200      	movs	r2, #0
 8001270:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001272:	4b06      	ldr	r3, [pc, #24]	@ (800128c <MX_USART1_UART_Init+0x48>)
 8001274:	2200      	movs	r2, #0
 8001276:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001278:	4804      	ldr	r0, [pc, #16]	@ (800128c <MX_USART1_UART_Init+0x48>)
 800127a:	f001 ff47 	bl	800310c <HAL_UART_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8001284:	f7ff fee9 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000a94 	.word	0x20000a94
 8001290:	40013800 	.word	0x40013800
 8001294:	001e8480 	.word	0x001e8480

08001298 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001324 <HAL_UART_MspInit+0x8c>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d131      	bne.n	800131c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001328 <HAL_UART_MspInit+0x90>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a1a      	ldr	r2, [pc, #104]	@ (8001328 <HAL_UART_MspInit+0x90>)
 80012be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b18      	ldr	r3, [pc, #96]	@ (8001328 <HAL_UART_MspInit+0x90>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d0:	4b15      	ldr	r3, [pc, #84]	@ (8001328 <HAL_UART_MspInit+0x90>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	4a14      	ldr	r2, [pc, #80]	@ (8001328 <HAL_UART_MspInit+0x90>)
 80012d6:	f043 0304 	orr.w	r3, r3, #4
 80012da:	6193      	str	r3, [r2, #24]
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <HAL_UART_MspInit+0x90>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	f003 0304 	and.w	r3, r3, #4
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ee:	2302      	movs	r3, #2
 80012f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012f2:	2303      	movs	r3, #3
 80012f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f6:	f107 0310 	add.w	r3, r7, #16
 80012fa:	4619      	mov	r1, r3
 80012fc:	480b      	ldr	r0, [pc, #44]	@ (800132c <HAL_UART_MspInit+0x94>)
 80012fe:	f001 f891 	bl	8002424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001302:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001306:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001310:	f107 0310 	add.w	r3, r7, #16
 8001314:	4619      	mov	r1, r3
 8001316:	4805      	ldr	r0, [pc, #20]	@ (800132c <HAL_UART_MspInit+0x94>)
 8001318:	f001 f884 	bl	8002424 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800131c:	bf00      	nop
 800131e:	3720      	adds	r7, #32
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40013800 	.word	0x40013800
 8001328:	40021000 	.word	0x40021000
 800132c:	40010800 	.word	0x40010800

08001330 <hGet_USART_Handler>:
  }
}

/* USER CODE BEGIN 1 */
UART_HandleTypeDef *hGet_USART_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
	return &huart1;
 8001334:	4b02      	ldr	r3, [pc, #8]	@ (8001340 <hGet_USART_Handler+0x10>)
}
 8001336:	4618      	mov	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	20000a94 	.word	0x20000a94

08001344 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001344:	f7ff ff78 	bl	8001238 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001348:	480b      	ldr	r0, [pc, #44]	@ (8001378 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800134a:	490c      	ldr	r1, [pc, #48]	@ (800137c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800134c:	4a0c      	ldr	r2, [pc, #48]	@ (8001380 <LoopFillZerobss+0x16>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a09      	ldr	r2, [pc, #36]	@ (8001384 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001360:	4c09      	ldr	r4, [pc, #36]	@ (8001388 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800136e:	f004 ffcd 	bl	800630c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001372:	f7ff fe1b 	bl	8000fac <main>
  bx lr
 8001376:	4770      	bx	lr
  ldr r0, =_sdata
 8001378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800137c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001380:	08006e98 	.word	0x08006e98
  ldr r2, =_sbss
 8001384:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001388:	20001ab8 	.word	0x20001ab8

0800138c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800138c:	e7fe      	b.n	800138c <ADC1_2_IRQHandler>
	...

08001390 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001394:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <HAL_Init+0x28>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a07      	ldr	r2, [pc, #28]	@ (80013b8 <HAL_Init+0x28>)
 800139a:	f043 0310 	orr.w	r3, r3, #16
 800139e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a0:	2003      	movs	r0, #3
 80013a2:	f000 ffe1 	bl	8002368 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013a6:	200f      	movs	r0, #15
 80013a8:	f000 f808 	bl	80013bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013ac:	f7ff fea4 	bl	80010f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40022000 	.word	0x40022000

080013bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c4:	4b12      	ldr	r3, [pc, #72]	@ (8001410 <HAL_InitTick+0x54>)
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <HAL_InitTick+0x58>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4619      	mov	r1, r3
 80013ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013da:	4618      	mov	r0, r3
 80013dc:	f001 f807 	bl	80023ee <HAL_SYSTICK_Config>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e00e      	b.n	8001408 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2b0f      	cmp	r3, #15
 80013ee:	d80a      	bhi.n	8001406 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f0:	2200      	movs	r2, #0
 80013f2:	6879      	ldr	r1, [r7, #4]
 80013f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013f8:	f000 ffc1 	bl	800237e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013fc:	4a06      	ldr	r2, [pc, #24]	@ (8001418 <HAL_InitTick+0x5c>)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001402:	2300      	movs	r3, #0
 8001404:	e000      	b.n	8001408 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
}
 8001408:	4618      	mov	r0, r3
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000000 	.word	0x20000000
 8001414:	20000008 	.word	0x20000008
 8001418:	20000004 	.word	0x20000004

0800141c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001420:	4b05      	ldr	r3, [pc, #20]	@ (8001438 <HAL_IncTick+0x1c>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	461a      	mov	r2, r3
 8001426:	4b05      	ldr	r3, [pc, #20]	@ (800143c <HAL_IncTick+0x20>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4413      	add	r3, r2
 800142c:	4a03      	ldr	r2, [pc, #12]	@ (800143c <HAL_IncTick+0x20>)
 800142e:	6013      	str	r3, [r2, #0]
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr
 8001438:	20000008 	.word	0x20000008
 800143c:	20000adc 	.word	0x20000adc

08001440 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  return uwTick;
 8001444:	4b02      	ldr	r3, [pc, #8]	@ (8001450 <HAL_GetTick+0x10>)
 8001446:	681b      	ldr	r3, [r3, #0]
}
 8001448:	4618      	mov	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr
 8001450:	20000adc 	.word	0x20000adc

08001454 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001458:	4b04      	ldr	r3, [pc, #16]	@ (800146c <HAL_SuspendTick+0x18>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a03      	ldr	r2, [pc, #12]	@ (800146c <HAL_SuspendTick+0x18>)
 800145e:	f023 0302 	bic.w	r3, r3, #2
 8001462:	6013      	str	r3, [r2, #0]
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr
 800146c:	e000e010 	.word	0xe000e010

08001470 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001474:	4b04      	ldr	r3, [pc, #16]	@ (8001488 <HAL_ResumeTick+0x18>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a03      	ldr	r2, [pc, #12]	@ (8001488 <HAL_ResumeTick+0x18>)
 800147a:	f043 0302 	orr.w	r3, r3, #2
 800147e:	6013      	str	r3, [r2, #0]
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	e000e010 	.word	0xe000e010

0800148c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e11c      	b.n	80016d8 <HAL_CAN_Init+0x24c>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
  if (hcan->State == HAL_CAN_STATE_RESET)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d131      	bne.n	800150e <HAL_CAN_Init+0x82>
  {
    /* Reset callbacks to legacy functions */
    hcan->RxFifo0MsgPendingCallback  =  HAL_CAN_RxFifo0MsgPendingCallback;  /* Legacy weak RxFifo0MsgPendingCallback  */
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a8c      	ldr	r2, [pc, #560]	@ (80016e0 <HAL_CAN_Init+0x254>)
 80014ae:	641a      	str	r2, [r3, #64]	@ 0x40
    hcan->RxFifo0FullCallback        =  HAL_CAN_RxFifo0FullCallback;        /* Legacy weak RxFifo0FullCallback        */
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a8c      	ldr	r2, [pc, #560]	@ (80016e4 <HAL_CAN_Init+0x258>)
 80014b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hcan->RxFifo1MsgPendingCallback  =  HAL_CAN_RxFifo1MsgPendingCallback;  /* Legacy weak RxFifo1MsgPendingCallback  */
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a8b      	ldr	r2, [pc, #556]	@ (80016e8 <HAL_CAN_Init+0x25c>)
 80014ba:	649a      	str	r2, [r3, #72]	@ 0x48
    hcan->RxFifo1FullCallback        =  HAL_CAN_RxFifo1FullCallback;        /* Legacy weak RxFifo1FullCallback        */
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4a8b      	ldr	r2, [pc, #556]	@ (80016ec <HAL_CAN_Init+0x260>)
 80014c0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hcan->TxMailbox0CompleteCallback =  HAL_CAN_TxMailbox0CompleteCallback; /* Legacy weak TxMailbox0CompleteCallback */
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a8a      	ldr	r2, [pc, #552]	@ (80016f0 <HAL_CAN_Init+0x264>)
 80014c6:	629a      	str	r2, [r3, #40]	@ 0x28
    hcan->TxMailbox1CompleteCallback =  HAL_CAN_TxMailbox1CompleteCallback; /* Legacy weak TxMailbox1CompleteCallback */
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4a8a      	ldr	r2, [pc, #552]	@ (80016f4 <HAL_CAN_Init+0x268>)
 80014cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hcan->TxMailbox2CompleteCallback =  HAL_CAN_TxMailbox2CompleteCallback; /* Legacy weak TxMailbox2CompleteCallback */
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a89      	ldr	r2, [pc, #548]	@ (80016f8 <HAL_CAN_Init+0x26c>)
 80014d2:	631a      	str	r2, [r3, #48]	@ 0x30
    hcan->TxMailbox0AbortCallback    =  HAL_CAN_TxMailbox0AbortCallback;    /* Legacy weak TxMailbox0AbortCallback    */
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4a89      	ldr	r2, [pc, #548]	@ (80016fc <HAL_CAN_Init+0x270>)
 80014d8:	635a      	str	r2, [r3, #52]	@ 0x34
    hcan->TxMailbox1AbortCallback    =  HAL_CAN_TxMailbox1AbortCallback;    /* Legacy weak TxMailbox1AbortCallback    */
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a88      	ldr	r2, [pc, #544]	@ (8001700 <HAL_CAN_Init+0x274>)
 80014de:	639a      	str	r2, [r3, #56]	@ 0x38
    hcan->TxMailbox2AbortCallback    =  HAL_CAN_TxMailbox2AbortCallback;    /* Legacy weak TxMailbox2AbortCallback    */
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4a88      	ldr	r2, [pc, #544]	@ (8001704 <HAL_CAN_Init+0x278>)
 80014e4:	63da      	str	r2, [r3, #60]	@ 0x3c
    hcan->SleepCallback              =  HAL_CAN_SleepCallback;              /* Legacy weak SleepCallback              */
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a87      	ldr	r2, [pc, #540]	@ (8001708 <HAL_CAN_Init+0x27c>)
 80014ea:	651a      	str	r2, [r3, #80]	@ 0x50
    hcan->WakeUpFromRxMsgCallback    =  HAL_CAN_WakeUpFromRxMsgCallback;    /* Legacy weak WakeUpFromRxMsgCallback    */
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4a87      	ldr	r2, [pc, #540]	@ (800170c <HAL_CAN_Init+0x280>)
 80014f0:	655a      	str	r2, [r3, #84]	@ 0x54
    hcan->ErrorCallback              =  HAL_CAN_ErrorCallback;              /* Legacy weak ErrorCallback              */
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a86      	ldr	r2, [pc, #536]	@ (8001710 <HAL_CAN_Init+0x284>)
 80014f6:	659a      	str	r2, [r3, #88]	@ 0x58

    if (hcan->MspInitCallback == NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d102      	bne.n	8001506 <HAL_CAN_Init+0x7a>
    {
      hcan->MspInitCallback = HAL_CAN_MspInit; /* Legacy weak MspInit */
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4a84      	ldr	r2, [pc, #528]	@ (8001714 <HAL_CAN_Init+0x288>)
 8001504:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	4798      	blx	r3
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f042 0201 	orr.w	r2, r2, #1
 800151c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800151e:	f7ff ff8f 	bl	8001440 <HAL_GetTick>
 8001522:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001524:	e012      	b.n	800154c <HAL_CAN_Init+0xc0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001526:	f7ff ff8b 	bl	8001440 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b0a      	cmp	r3, #10
 8001532:	d90b      	bls.n	800154c <HAL_CAN_Init+0xc0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001538:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2205      	movs	r2, #5
 8001544:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e0c5      	b.n	80016d8 <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	2b00      	cmp	r3, #0
 8001558:	d0e5      	beq.n	8001526 <HAL_CAN_Init+0x9a>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f022 0202 	bic.w	r2, r2, #2
 8001568:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800156a:	f7ff ff69 	bl	8001440 <HAL_GetTick>
 800156e:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001570:	e012      	b.n	8001598 <HAL_CAN_Init+0x10c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001572:	f7ff ff65 	bl	8001440 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b0a      	cmp	r3, #10
 800157e:	d90b      	bls.n	8001598 <HAL_CAN_Init+0x10c>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001584:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2205      	movs	r2, #5
 8001590:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e09f      	b.n	80016d8 <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1e5      	bne.n	8001572 <HAL_CAN_Init+0xe6>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	7e1b      	ldrb	r3, [r3, #24]
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d108      	bne.n	80015c0 <HAL_CAN_Init+0x134>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	e007      	b.n	80015d0 <HAL_CAN_Init+0x144>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80015ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	7e5b      	ldrb	r3, [r3, #25]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d108      	bne.n	80015ea <HAL_CAN_Init+0x15e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	e007      	b.n	80015fa <HAL_CAN_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80015f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	7e9b      	ldrb	r3, [r3, #26]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d108      	bne.n	8001614 <HAL_CAN_Init+0x188>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f042 0220 	orr.w	r2, r2, #32
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	e007      	b.n	8001624 <HAL_CAN_Init+0x198>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f022 0220 	bic.w	r2, r2, #32
 8001622:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	7edb      	ldrb	r3, [r3, #27]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d108      	bne.n	800163e <HAL_CAN_Init+0x1b2>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 0210 	bic.w	r2, r2, #16
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	e007      	b.n	800164e <HAL_CAN_Init+0x1c2>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f042 0210 	orr.w	r2, r2, #16
 800164c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	7f1b      	ldrb	r3, [r3, #28]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d108      	bne.n	8001668 <HAL_CAN_Init+0x1dc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f042 0208 	orr.w	r2, r2, #8
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	e007      	b.n	8001678 <HAL_CAN_Init+0x1ec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f022 0208 	bic.w	r2, r2, #8
 8001676:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	7f5b      	ldrb	r3, [r3, #29]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d108      	bne.n	8001692 <HAL_CAN_Init+0x206>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f042 0204 	orr.w	r2, r2, #4
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	e007      	b.n	80016a2 <HAL_CAN_Init+0x216>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f022 0204 	bic.w	r2, r2, #4
 80016a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	689a      	ldr	r2, [r3, #8]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	431a      	orrs	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	ea42 0103 	orr.w	r1, r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	1e5a      	subs	r2, r3, #1
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	430a      	orrs	r2, r1
 80016c6:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2201      	movs	r2, #1
 80016d2:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	08000161 	.word	0x08000161
 80016e4:	080020e1 	.word	0x080020e1
 80016e8:	080020f3 	.word	0x080020f3
 80016ec:	08002105 	.word	0x08002105
 80016f0:	08002075 	.word	0x08002075
 80016f4:	08002087 	.word	0x08002087
 80016f8:	08002099 	.word	0x08002099
 80016fc:	080020ab 	.word	0x080020ab
 8001700:	080020bd 	.word	0x080020bd
 8001704:	080020cf 	.word	0x080020cf
 8001708:	08002117 	.word	0x08002117
 800170c:	08002129 	.word	0x08002129
 8001710:	0800213b 	.word	0x0800213b
 8001714:	08000b0d 	.word	0x08000b0d

08001718 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001718:	b480      	push	{r7}
 800171a:	b087      	sub	sp, #28
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800172e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001730:	7cfb      	ldrb	r3, [r7, #19]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d003      	beq.n	800173e <HAL_CAN_ConfigFilter+0x26>
 8001736:	7cfb      	ldrb	r3, [r7, #19]
 8001738:	2b02      	cmp	r3, #2
 800173a:	f040 80aa 	bne.w	8001892 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001744:	f043 0201 	orr.w	r2, r3, #1
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	695b      	ldr	r3, [r3, #20]
 8001752:	f003 031f 	and.w	r3, r3, #31
 8001756:	2201      	movs	r2, #1
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	43db      	mvns	r3, r3
 8001768:	401a      	ands	r2, r3
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	69db      	ldr	r3, [r3, #28]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d123      	bne.n	80017c0 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	43db      	mvns	r3, r3
 8001782:	401a      	ands	r2, r3
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001796:	683a      	ldr	r2, [r7, #0]
 8001798:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800179a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	3248      	adds	r2, #72	@ 0x48
 80017a0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017b4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017b6:	6979      	ldr	r1, [r7, #20]
 80017b8:	3348      	adds	r3, #72	@ 0x48
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	440b      	add	r3, r1
 80017be:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	69db      	ldr	r3, [r3, #28]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d122      	bne.n	800180e <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	431a      	orrs	r2, r3
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80017e8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	3248      	adds	r2, #72	@ 0x48
 80017ee:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001802:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001804:	6979      	ldr	r1, [r7, #20]
 8001806:	3348      	adds	r3, #72	@ 0x48
 8001808:	00db      	lsls	r3, r3, #3
 800180a:	440b      	add	r3, r1
 800180c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d109      	bne.n	800182a <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	43db      	mvns	r3, r3
 8001820:	401a      	ands	r2, r3
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001828:	e007      	b.n	800183a <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	431a      	orrs	r2, r3
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d109      	bne.n	8001856 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	43db      	mvns	r3, r3
 800184c:	401a      	ands	r2, r3
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001854:	e007      	b.n	8001866 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	431a      	orrs	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	6a1b      	ldr	r3, [r3, #32]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d107      	bne.n	800187e <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	431a      	orrs	r2, r3
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001884:	f023 0201 	bic.w	r2, r3, #1
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800188e:	2300      	movs	r3, #0
 8001890:	e006      	b.n	80018a0 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001896:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
  }
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	371c      	adds	r7, #28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr

080018aa <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b084      	sub	sp, #16
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d12e      	bne.n	800191c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2202      	movs	r2, #2
 80018c2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f022 0201 	bic.w	r2, r2, #1
 80018d4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80018d6:	f7ff fdb3 	bl	8001440 <HAL_GetTick>
 80018da:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80018dc:	e012      	b.n	8001904 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018de:	f7ff fdaf 	bl	8001440 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b0a      	cmp	r3, #10
 80018ea:	d90b      	bls.n	8001904 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2205      	movs	r2, #5
 80018fc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e012      	b.n	800192a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	2b00      	cmp	r3, #0
 8001910:	d1e5      	bne.n	80018de <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001918:	2300      	movs	r3, #0
 800191a:	e006      	b.n	800192a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001920:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001928:	2301      	movs	r3, #1
  }
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b084      	sub	sp, #16
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d133      	bne.n	80019ae <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f042 0201 	orr.w	r2, r2, #1
 8001954:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001956:	f7ff fd73 	bl	8001440 <HAL_GetTick>
 800195a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800195c:	e012      	b.n	8001984 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800195e:	f7ff fd6f 	bl	8001440 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b0a      	cmp	r3, #10
 800196a:	d90b      	bls.n	8001984 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001970:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2205      	movs	r2, #5
 800197c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e01b      	b.n	80019bc <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	2b00      	cmp	r3, #0
 8001990:	d0e5      	beq.n	800195e <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f022 0202 	bic.w	r2, r2, #2
 80019a0:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2201      	movs	r2, #1
 80019a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 80019aa:	2300      	movs	r3, #0
 80019ac:	e006      	b.n	80019bc <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
  }
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80019c4:	b480      	push	{r7}
 80019c6:	b087      	sub	sp, #28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
 80019d0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019d8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80019da:	7dfb      	ldrb	r3, [r7, #23]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d003      	beq.n	80019e8 <HAL_CAN_GetRxMessage+0x24>
 80019e0:	7dfb      	ldrb	r3, [r7, #23]
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	f040 8103 	bne.w	8001bee <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d10e      	bne.n	8001a0c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	f003 0303 	and.w	r3, r3, #3
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d116      	bne.n	8001a2a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a00:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e0f7      	b.n	8001bfc <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d107      	bne.n	8001a2a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e0e8      	b.n	8001bfc <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	331b      	adds	r3, #27
 8001a32:	011b      	lsls	r3, r3, #4
 8001a34:	4413      	add	r3, r2
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0204 	and.w	r2, r3, #4
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10c      	bne.n	8001a62 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	331b      	adds	r3, #27
 8001a50:	011b      	lsls	r3, r3, #4
 8001a52:	4413      	add	r3, r2
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	0d5b      	lsrs	r3, r3, #21
 8001a58:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	e00b      	b.n	8001a7a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	331b      	adds	r3, #27
 8001a6a:	011b      	lsls	r3, r3, #4
 8001a6c:	4413      	add	r3, r2
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	08db      	lsrs	r3, r3, #3
 8001a72:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	331b      	adds	r3, #27
 8001a82:	011b      	lsls	r3, r3, #4
 8001a84:	4413      	add	r3, r2
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0202 	and.w	r2, r3, #2
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	331b      	adds	r3, #27
 8001a98:	011b      	lsls	r3, r3, #4
 8001a9a:	4413      	add	r3, r2
 8001a9c:	3304      	adds	r3, #4
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0308 	and.w	r3, r3, #8
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2208      	movs	r2, #8
 8001aac:	611a      	str	r2, [r3, #16]
 8001aae:	e00b      	b.n	8001ac8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	331b      	adds	r3, #27
 8001ab8:	011b      	lsls	r3, r3, #4
 8001aba:	4413      	add	r3, r2
 8001abc:	3304      	adds	r3, #4
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 020f 	and.w	r2, r3, #15
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	331b      	adds	r3, #27
 8001ad0:	011b      	lsls	r3, r3, #4
 8001ad2:	4413      	add	r3, r2
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	0a1b      	lsrs	r3, r3, #8
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	331b      	adds	r3, #27
 8001ae8:	011b      	lsls	r3, r3, #4
 8001aea:	4413      	add	r3, r2
 8001aec:	3304      	adds	r3, #4
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	0c1b      	lsrs	r3, r3, #16
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	011b      	lsls	r3, r3, #4
 8001b00:	4413      	add	r3, r2
 8001b02:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	011b      	lsls	r3, r3, #4
 8001b16:	4413      	add	r3, r2
 8001b18:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	0a1a      	lsrs	r2, r3, #8
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	3301      	adds	r3, #1
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	011b      	lsls	r3, r3, #4
 8001b30:	4413      	add	r3, r2
 8001b32:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	0c1a      	lsrs	r2, r3, #16
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	3302      	adds	r3, #2
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	011b      	lsls	r3, r3, #4
 8001b4a:	4413      	add	r3, r2
 8001b4c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	0e1a      	lsrs	r2, r3, #24
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	3303      	adds	r3, #3
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	011b      	lsls	r3, r3, #4
 8001b64:	4413      	add	r3, r2
 8001b66:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	3304      	adds	r3, #4
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	011b      	lsls	r3, r3, #4
 8001b7c:	4413      	add	r3, r2
 8001b7e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	0a1a      	lsrs	r2, r3, #8
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	3305      	adds	r3, #5
 8001b8a:	b2d2      	uxtb	r2, r2
 8001b8c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	011b      	lsls	r3, r3, #4
 8001b96:	4413      	add	r3, r2
 8001b98:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	0c1a      	lsrs	r2, r3, #16
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	3306      	adds	r3, #6
 8001ba4:	b2d2      	uxtb	r2, r2
 8001ba6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	011b      	lsls	r3, r3, #4
 8001bb0:	4413      	add	r3, r2
 8001bb2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	0e1a      	lsrs	r2, r3, #24
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	3307      	adds	r3, #7
 8001bbe:	b2d2      	uxtb	r2, r2
 8001bc0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d108      	bne.n	8001bda <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	68da      	ldr	r2, [r3, #12]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f042 0220 	orr.w	r2, r2, #32
 8001bd6:	60da      	str	r2, [r3, #12]
 8001bd8:	e007      	b.n	8001bea <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	691a      	ldr	r2, [r3, #16]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f042 0220 	orr.w	r2, r2, #32
 8001be8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001bea:	2300      	movs	r3, #0
 8001bec:	e006      	b.n	8001bfc <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
  }
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	371c      	adds	r7, #28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bc80      	pop	{r7}
 8001c04:	4770      	bx	lr

08001c06 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001c06:	b480      	push	{r7}
 8001c08:	b085      	sub	sp, #20
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
 8001c0e:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c1a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c1c:	7afb      	ldrb	r3, [r7, #11]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d002      	beq.n	8001c28 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001c22:	7afb      	ldrb	r3, [r7, #11]
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d10f      	bne.n	8001c48 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d106      	bne.n	8001c3c <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	e005      	b.n	8001c48 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	f003 0303 	and.w	r3, r3, #3
 8001c46:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001c48:	68fb      	ldr	r3, [r7, #12]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr

08001c54 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c64:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d002      	beq.n	8001c72 <HAL_CAN_ActivateNotification+0x1e>
 8001c6c:	7bfb      	ldrb	r3, [r7, #15]
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d109      	bne.n	8001c86 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6959      	ldr	r1, [r3, #20]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	e006      	b.n	8001c94 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c8a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
  }
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr

08001c9e <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b085      	sub	sp, #20
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cae:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001cb0:	7bfb      	ldrb	r3, [r7, #15]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d002      	beq.n	8001cbc <HAL_CAN_DeactivateNotification+0x1e>
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d10a      	bne.n	8001cd2 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6959      	ldr	r1, [r3, #20]
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	43da      	mvns	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	400a      	ands	r2, r1
 8001ccc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	e006      	b.n	8001ce0 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
  }
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr

08001cea <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b08a      	sub	sp, #40	@ 0x28
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	f003 0301 	and.w	r3, r3, #1
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	f000 8083 	beq.w	8001e38 <HAL_CAN_IRQHandler+0x14e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d025      	beq.n	8001d88 <HAL_CAN_IRQHandler+0x9e>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2201      	movs	r2, #1
 8001d42:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d004      	beq.n	8001d58 <HAL_CAN_IRQHandler+0x6e>
      {
        /* Transmission Mailbox 0 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	4798      	blx	r3
 8001d56:	e017      	b.n	8001d88 <HAL_CAN_IRQHandler+0x9e>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d004      	beq.n	8001d6c <HAL_CAN_IRQHandler+0x82>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d64:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d6a:	e00d      	b.n	8001d88 <HAL_CAN_IRQHandler+0x9e>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d004      	beq.n	8001d80 <HAL_CAN_IRQHandler+0x96>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7e:	e003      	b.n	8001d88 <HAL_CAN_IRQHandler+0x9e>
        else
        {
          /* Transmission Mailbox 0 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d026      	beq.n	8001de0 <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d9a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d004      	beq.n	8001db0 <HAL_CAN_IRQHandler+0xc6>
      {
        /* Transmission Mailbox 1 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	4798      	blx	r3
 8001dae:	e017      	b.n	8001de0 <HAL_CAN_IRQHandler+0xf6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d004      	beq.n	8001dc4 <HAL_CAN_IRQHandler+0xda>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001dc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dc2:	e00d      	b.n	8001de0 <HAL_CAN_IRQHandler+0xf6>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d004      	beq.n	8001dd8 <HAL_CAN_IRQHandler+0xee>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dd6:	e003      	b.n	8001de0 <HAL_CAN_IRQHandler+0xf6>
        else
        {
          /* Transmission Mailbox 1 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d026      	beq.n	8001e38 <HAL_CAN_IRQHandler+0x14e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001df2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d004      	beq.n	8001e08 <HAL_CAN_IRQHandler+0x11e>
      {
        /* Transmission Mailbox 2 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	4798      	blx	r3
 8001e06:	e017      	b.n	8001e38 <HAL_CAN_IRQHandler+0x14e>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d004      	beq.n	8001e1c <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e18:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e1a:	e00d      	b.n	8001e38 <HAL_CAN_IRQHandler+0x14e>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d004      	beq.n	8001e30 <HAL_CAN_IRQHandler+0x146>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e2e:	e003      	b.n	8001e38 <HAL_CAN_IRQHandler+0x14e>
        else
        {
          /* Transmission Mailbox 2 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	4798      	blx	r3
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001e38:	6a3b      	ldr	r3, [r7, #32]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00c      	beq.n	8001e5c <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	f003 0310 	and.w	r3, r3, #16
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d007      	beq.n	8001e5c <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e52:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2210      	movs	r2, #16
 8001e5a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001e5c:	6a3b      	ldr	r3, [r7, #32]
 8001e5e:	f003 0304 	and.w	r3, r3, #4
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d00c      	beq.n	8001e80 <HAL_CAN_IRQHandler+0x196>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	f003 0308 	and.w	r3, r3, #8
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d007      	beq.n	8001e80 <HAL_CAN_IRQHandler+0x196>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2208      	movs	r2, #8
 8001e76:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001e80:	6a3b      	ldr	r3, [r7, #32]
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d00a      	beq.n	8001ea0 <HAL_CAN_IRQHandler+0x1b6>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <HAL_CAN_IRQHandler+0x1b6>
    {
      /* Receive FIFO 0 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001ea0:	6a3b      	ldr	r3, [r7, #32]
 8001ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d00c      	beq.n	8001ec4 <HAL_CAN_IRQHandler+0x1da>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	f003 0310 	and.w	r3, r3, #16
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d007      	beq.n	8001ec4 <HAL_CAN_IRQHandler+0x1da>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001eba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2210      	movs	r2, #16
 8001ec2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001ec4:	6a3b      	ldr	r3, [r7, #32]
 8001ec6:	f003 0320 	and.w	r3, r3, #32
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d00c      	beq.n	8001ee8 <HAL_CAN_IRQHandler+0x1fe>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	f003 0308 	and.w	r3, r3, #8
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d007      	beq.n	8001ee8 <HAL_CAN_IRQHandler+0x1fe>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2208      	movs	r2, #8
 8001ede:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001ee8:	6a3b      	ldr	r3, [r7, #32]
 8001eea:	f003 0310 	and.w	r3, r3, #16
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d00a      	beq.n	8001f08 <HAL_CAN_IRQHandler+0x21e>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	f003 0303 	and.w	r3, r3, #3
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d003      	beq.n	8001f08 <HAL_CAN_IRQHandler+0x21e>
    {
      /* Receive FIFO 1 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001f08:	6a3b      	ldr	r3, [r7, #32]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00c      	beq.n	8001f2c <HAL_CAN_IRQHandler+0x242>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	f003 0310 	and.w	r3, r3, #16
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d007      	beq.n	8001f2c <HAL_CAN_IRQHandler+0x242>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2210      	movs	r2, #16
 8001f22:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d00c      	beq.n	8001f50 <HAL_CAN_IRQHandler+0x266>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	f003 0308 	and.w	r3, r3, #8
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d007      	beq.n	8001f50 <HAL_CAN_IRQHandler+0x266>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2208      	movs	r2, #8
 8001f46:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001f50:	6a3b      	ldr	r3, [r7, #32]
 8001f52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d07b      	beq.n	8002052 <HAL_CAN_IRQHandler+0x368>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	f003 0304 	and.w	r3, r3, #4
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d072      	beq.n	800204a <HAL_CAN_IRQHandler+0x360>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001f64:	6a3b      	ldr	r3, [r7, #32]
 8001f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d008      	beq.n	8001f80 <HAL_CAN_IRQHandler+0x296>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d003      	beq.n	8001f80 <HAL_CAN_IRQHandler+0x296>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f80:	6a3b      	ldr	r3, [r7, #32]
 8001f82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d008      	beq.n	8001f9c <HAL_CAN_IRQHandler+0x2b2>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_CAN_IRQHandler+0x2b2>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f96:	f043 0302 	orr.w	r3, r3, #2
 8001f9a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001f9c:	6a3b      	ldr	r3, [r7, #32]
 8001f9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d008      	beq.n	8001fb8 <HAL_CAN_IRQHandler+0x2ce>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_CAN_IRQHandler+0x2ce>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb2:	f043 0304 	orr.w	r3, r3, #4
 8001fb6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
 8001fba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d043      	beq.n	800204a <HAL_CAN_IRQHandler+0x360>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d03e      	beq.n	800204a <HAL_CAN_IRQHandler+0x360>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001fd2:	2b60      	cmp	r3, #96	@ 0x60
 8001fd4:	d02b      	beq.n	800202e <HAL_CAN_IRQHandler+0x344>
 8001fd6:	2b60      	cmp	r3, #96	@ 0x60
 8001fd8:	d82e      	bhi.n	8002038 <HAL_CAN_IRQHandler+0x34e>
 8001fda:	2b50      	cmp	r3, #80	@ 0x50
 8001fdc:	d022      	beq.n	8002024 <HAL_CAN_IRQHandler+0x33a>
 8001fde:	2b50      	cmp	r3, #80	@ 0x50
 8001fe0:	d82a      	bhi.n	8002038 <HAL_CAN_IRQHandler+0x34e>
 8001fe2:	2b40      	cmp	r3, #64	@ 0x40
 8001fe4:	d019      	beq.n	800201a <HAL_CAN_IRQHandler+0x330>
 8001fe6:	2b40      	cmp	r3, #64	@ 0x40
 8001fe8:	d826      	bhi.n	8002038 <HAL_CAN_IRQHandler+0x34e>
 8001fea:	2b30      	cmp	r3, #48	@ 0x30
 8001fec:	d010      	beq.n	8002010 <HAL_CAN_IRQHandler+0x326>
 8001fee:	2b30      	cmp	r3, #48	@ 0x30
 8001ff0:	d822      	bhi.n	8002038 <HAL_CAN_IRQHandler+0x34e>
 8001ff2:	2b10      	cmp	r3, #16
 8001ff4:	d002      	beq.n	8001ffc <HAL_CAN_IRQHandler+0x312>
 8001ff6:	2b20      	cmp	r3, #32
 8001ff8:	d005      	beq.n	8002006 <HAL_CAN_IRQHandler+0x31c>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001ffa:	e01d      	b.n	8002038 <HAL_CAN_IRQHandler+0x34e>
            errorcode |= HAL_CAN_ERROR_STF;
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffe:	f043 0308 	orr.w	r3, r3, #8
 8002002:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002004:	e019      	b.n	800203a <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002008:	f043 0310 	orr.w	r3, r3, #16
 800200c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800200e:	e014      	b.n	800203a <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002012:	f043 0320 	orr.w	r3, r3, #32
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002018:	e00f      	b.n	800203a <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BR;
 800201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002022:	e00a      	b.n	800203a <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BD;
 8002024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800202a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800202c:	e005      	b.n	800203a <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_CRC;
 800202e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002030:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002036:	e000      	b.n	800203a <HAL_CAN_IRQHandler+0x350>
            break;
 8002038:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	699a      	ldr	r2, [r3, #24]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002048:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2204      	movs	r2, #4
 8002050:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	2b00      	cmp	r3, #0
 8002056:	d009      	beq.n	800206c <HAL_CAN_IRQHandler+0x382>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800205c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205e:	431a      	orrs	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call Error callback function */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	4798      	blx	r3
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800206c:	bf00      	nop
 800206e:	3728      	adds	r7, #40	@ 0x28
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	bc80      	pop	{r7}
 8002084:	4770      	bx	lr

08002086 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002086:	b480      	push	{r7}
 8002088:	b083      	sub	sp, #12
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr

08002098 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr

080020aa <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80020b2:	bf00      	nop
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bc80      	pop	{r7}
 80020ba:	4770      	bx	lr

080020bc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr

080020ce <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b083      	sub	sp, #12
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr

080020e0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr

080020f2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80020fa:	bf00      	nop
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr

08002104 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr

08002116 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr

08002128 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002130:	bf00      	nop
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr

0800213a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	bc80      	pop	{r7}
 800214a:	4770      	bx	lr

0800214c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800215c:	4b0c      	ldr	r3, [pc, #48]	@ (8002190 <__NVIC_SetPriorityGrouping+0x44>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002168:	4013      	ands	r3, r2
 800216a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002174:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002178:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800217c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800217e:	4a04      	ldr	r2, [pc, #16]	@ (8002190 <__NVIC_SetPriorityGrouping+0x44>)
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	60d3      	str	r3, [r2, #12]
}
 8002184:	bf00      	nop
 8002186:	3714      	adds	r7, #20
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002198:	4b04      	ldr	r3, [pc, #16]	@ (80021ac <__NVIC_GetPriorityGrouping+0x18>)
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	0a1b      	lsrs	r3, r3, #8
 800219e:	f003 0307 	and.w	r3, r3, #7
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	db0b      	blt.n	80021da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	f003 021f 	and.w	r2, r3, #31
 80021c8:	4906      	ldr	r1, [pc, #24]	@ (80021e4 <__NVIC_EnableIRQ+0x34>)
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	095b      	lsrs	r3, r3, #5
 80021d0:	2001      	movs	r0, #1
 80021d2:	fa00 f202 	lsl.w	r2, r0, r2
 80021d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	e000e100 	.word	0xe000e100

080021e8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	db12      	blt.n	8002220 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	f003 021f 	and.w	r2, r3, #31
 8002200:	490a      	ldr	r1, [pc, #40]	@ (800222c <__NVIC_DisableIRQ+0x44>)
 8002202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002206:	095b      	lsrs	r3, r3, #5
 8002208:	2001      	movs	r0, #1
 800220a:	fa00 f202 	lsl.w	r2, r0, r2
 800220e:	3320      	adds	r3, #32
 8002210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002214:	f3bf 8f4f 	dsb	sy
}
 8002218:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800221a:	f3bf 8f6f 	isb	sy
}
 800221e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	e000e100 	.word	0xe000e100

08002230 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800223a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223e:	2b00      	cmp	r3, #0
 8002240:	db0c      	blt.n	800225c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	f003 021f 	and.w	r2, r3, #31
 8002248:	4907      	ldr	r1, [pc, #28]	@ (8002268 <__NVIC_ClearPendingIRQ+0x38>)
 800224a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224e:	095b      	lsrs	r3, r3, #5
 8002250:	2001      	movs	r0, #1
 8002252:	fa00 f202 	lsl.w	r2, r0, r2
 8002256:	3360      	adds	r3, #96	@ 0x60
 8002258:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	e000e100 	.word	0xe000e100

0800226c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	6039      	str	r1, [r7, #0]
 8002276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227c:	2b00      	cmp	r3, #0
 800227e:	db0a      	blt.n	8002296 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	b2da      	uxtb	r2, r3
 8002284:	490c      	ldr	r1, [pc, #48]	@ (80022b8 <__NVIC_SetPriority+0x4c>)
 8002286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228a:	0112      	lsls	r2, r2, #4
 800228c:	b2d2      	uxtb	r2, r2
 800228e:	440b      	add	r3, r1
 8002290:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002294:	e00a      	b.n	80022ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	b2da      	uxtb	r2, r3
 800229a:	4908      	ldr	r1, [pc, #32]	@ (80022bc <__NVIC_SetPriority+0x50>)
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	f003 030f 	and.w	r3, r3, #15
 80022a2:	3b04      	subs	r3, #4
 80022a4:	0112      	lsls	r2, r2, #4
 80022a6:	b2d2      	uxtb	r2, r2
 80022a8:	440b      	add	r3, r1
 80022aa:	761a      	strb	r2, [r3, #24]
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000e100 	.word	0xe000e100
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b089      	sub	sp, #36	@ 0x24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	f1c3 0307 	rsb	r3, r3, #7
 80022da:	2b04      	cmp	r3, #4
 80022dc:	bf28      	it	cs
 80022de:	2304      	movcs	r3, #4
 80022e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	3304      	adds	r3, #4
 80022e6:	2b06      	cmp	r3, #6
 80022e8:	d902      	bls.n	80022f0 <NVIC_EncodePriority+0x30>
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	3b03      	subs	r3, #3
 80022ee:	e000      	b.n	80022f2 <NVIC_EncodePriority+0x32>
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43da      	mvns	r2, r3
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	401a      	ands	r2, r3
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002308:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	fa01 f303 	lsl.w	r3, r1, r3
 8002312:	43d9      	mvns	r1, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002318:	4313      	orrs	r3, r2
         );
}
 800231a:	4618      	mov	r0, r3
 800231c:	3724      	adds	r7, #36	@ 0x24
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr

08002324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3b01      	subs	r3, #1
 8002330:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002334:	d301      	bcc.n	800233a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002336:	2301      	movs	r3, #1
 8002338:	e00f      	b.n	800235a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800233a:	4a0a      	ldr	r2, [pc, #40]	@ (8002364 <SysTick_Config+0x40>)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3b01      	subs	r3, #1
 8002340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002342:	210f      	movs	r1, #15
 8002344:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002348:	f7ff ff90 	bl	800226c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800234c:	4b05      	ldr	r3, [pc, #20]	@ (8002364 <SysTick_Config+0x40>)
 800234e:	2200      	movs	r2, #0
 8002350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002352:	4b04      	ldr	r3, [pc, #16]	@ (8002364 <SysTick_Config+0x40>)
 8002354:	2207      	movs	r2, #7
 8002356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	e000e010 	.word	0xe000e010

08002368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7ff feeb 	bl	800214c <__NVIC_SetPriorityGrouping>
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800237e:	b580      	push	{r7, lr}
 8002380:	b086      	sub	sp, #24
 8002382:	af00      	add	r7, sp, #0
 8002384:	4603      	mov	r3, r0
 8002386:	60b9      	str	r1, [r7, #8]
 8002388:	607a      	str	r2, [r7, #4]
 800238a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002390:	f7ff ff00 	bl	8002194 <__NVIC_GetPriorityGrouping>
 8002394:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	68b9      	ldr	r1, [r7, #8]
 800239a:	6978      	ldr	r0, [r7, #20]
 800239c:	f7ff ff90 	bl	80022c0 <NVIC_EncodePriority>
 80023a0:	4602      	mov	r2, r0
 80023a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023a6:	4611      	mov	r1, r2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff ff5f 	bl	800226c <__NVIC_SetPriority>
}
 80023ae:	bf00      	nop
 80023b0:	3718      	adds	r7, #24
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	4603      	mov	r3, r0
 80023be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff fef3 	bl	80021b0 <__NVIC_EnableIRQ>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	4603      	mov	r3, r0
 80023da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80023dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff ff01 	bl	80021e8 <__NVIC_DisableIRQ>
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b082      	sub	sp, #8
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f7ff ff94 	bl	8002324 <SysTick_Config>
 80023fc:	4603      	mov	r3, r0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	4603      	mov	r3, r0
 800240e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff ff0b 	bl	8002230 <__NVIC_ClearPendingIRQ>
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
	...

08002424 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002424:	b480      	push	{r7}
 8002426:	b08b      	sub	sp, #44	@ 0x2c
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800242e:	2300      	movs	r3, #0
 8002430:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002432:	2300      	movs	r3, #0
 8002434:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002436:	e161      	b.n	80026fc <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002438:	2201      	movs	r2, #1
 800243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	69fa      	ldr	r2, [r7, #28]
 8002448:	4013      	ands	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	429a      	cmp	r2, r3
 8002452:	f040 8150 	bne.w	80026f6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	4a97      	ldr	r2, [pc, #604]	@ (80026b8 <HAL_GPIO_Init+0x294>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d05e      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 8002460:	4a95      	ldr	r2, [pc, #596]	@ (80026b8 <HAL_GPIO_Init+0x294>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d875      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 8002466:	4a95      	ldr	r2, [pc, #596]	@ (80026bc <HAL_GPIO_Init+0x298>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d058      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 800246c:	4a93      	ldr	r2, [pc, #588]	@ (80026bc <HAL_GPIO_Init+0x298>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d86f      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 8002472:	4a93      	ldr	r2, [pc, #588]	@ (80026c0 <HAL_GPIO_Init+0x29c>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d052      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 8002478:	4a91      	ldr	r2, [pc, #580]	@ (80026c0 <HAL_GPIO_Init+0x29c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d869      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 800247e:	4a91      	ldr	r2, [pc, #580]	@ (80026c4 <HAL_GPIO_Init+0x2a0>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d04c      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 8002484:	4a8f      	ldr	r2, [pc, #572]	@ (80026c4 <HAL_GPIO_Init+0x2a0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d863      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 800248a:	4a8f      	ldr	r2, [pc, #572]	@ (80026c8 <HAL_GPIO_Init+0x2a4>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d046      	beq.n	800251e <HAL_GPIO_Init+0xfa>
 8002490:	4a8d      	ldr	r2, [pc, #564]	@ (80026c8 <HAL_GPIO_Init+0x2a4>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d85d      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 8002496:	2b12      	cmp	r3, #18
 8002498:	d82a      	bhi.n	80024f0 <HAL_GPIO_Init+0xcc>
 800249a:	2b12      	cmp	r3, #18
 800249c:	d859      	bhi.n	8002552 <HAL_GPIO_Init+0x12e>
 800249e:	a201      	add	r2, pc, #4	@ (adr r2, 80024a4 <HAL_GPIO_Init+0x80>)
 80024a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a4:	0800251f 	.word	0x0800251f
 80024a8:	080024f9 	.word	0x080024f9
 80024ac:	0800250b 	.word	0x0800250b
 80024b0:	0800254d 	.word	0x0800254d
 80024b4:	08002553 	.word	0x08002553
 80024b8:	08002553 	.word	0x08002553
 80024bc:	08002553 	.word	0x08002553
 80024c0:	08002553 	.word	0x08002553
 80024c4:	08002553 	.word	0x08002553
 80024c8:	08002553 	.word	0x08002553
 80024cc:	08002553 	.word	0x08002553
 80024d0:	08002553 	.word	0x08002553
 80024d4:	08002553 	.word	0x08002553
 80024d8:	08002553 	.word	0x08002553
 80024dc:	08002553 	.word	0x08002553
 80024e0:	08002553 	.word	0x08002553
 80024e4:	08002553 	.word	0x08002553
 80024e8:	08002501 	.word	0x08002501
 80024ec:	08002515 	.word	0x08002515
 80024f0:	4a76      	ldr	r2, [pc, #472]	@ (80026cc <HAL_GPIO_Init+0x2a8>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d013      	beq.n	800251e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024f6:	e02c      	b.n	8002552 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	623b      	str	r3, [r7, #32]
          break;
 80024fe:	e029      	b.n	8002554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	3304      	adds	r3, #4
 8002506:	623b      	str	r3, [r7, #32]
          break;
 8002508:	e024      	b.n	8002554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	3308      	adds	r3, #8
 8002510:	623b      	str	r3, [r7, #32]
          break;
 8002512:	e01f      	b.n	8002554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	330c      	adds	r3, #12
 800251a:	623b      	str	r3, [r7, #32]
          break;
 800251c:	e01a      	b.n	8002554 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d102      	bne.n	800252c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002526:	2304      	movs	r3, #4
 8002528:	623b      	str	r3, [r7, #32]
          break;
 800252a:	e013      	b.n	8002554 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d105      	bne.n	8002540 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002534:	2308      	movs	r3, #8
 8002536:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	69fa      	ldr	r2, [r7, #28]
 800253c:	611a      	str	r2, [r3, #16]
          break;
 800253e:	e009      	b.n	8002554 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002540:	2308      	movs	r3, #8
 8002542:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69fa      	ldr	r2, [r7, #28]
 8002548:	615a      	str	r2, [r3, #20]
          break;
 800254a:	e003      	b.n	8002554 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800254c:	2300      	movs	r3, #0
 800254e:	623b      	str	r3, [r7, #32]
          break;
 8002550:	e000      	b.n	8002554 <HAL_GPIO_Init+0x130>
          break;
 8002552:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	2bff      	cmp	r3, #255	@ 0xff
 8002558:	d801      	bhi.n	800255e <HAL_GPIO_Init+0x13a>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	e001      	b.n	8002562 <HAL_GPIO_Init+0x13e>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3304      	adds	r3, #4
 8002562:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	2bff      	cmp	r3, #255	@ 0xff
 8002568:	d802      	bhi.n	8002570 <HAL_GPIO_Init+0x14c>
 800256a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	e002      	b.n	8002576 <HAL_GPIO_Init+0x152>
 8002570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002572:	3b08      	subs	r3, #8
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	210f      	movs	r1, #15
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	fa01 f303 	lsl.w	r3, r1, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	401a      	ands	r2, r3
 8002588:	6a39      	ldr	r1, [r7, #32]
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	fa01 f303 	lsl.w	r3, r1, r3
 8002590:	431a      	orrs	r2, r3
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f000 80a9 	beq.w	80026f6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025a4:	4b4a      	ldr	r3, [pc, #296]	@ (80026d0 <HAL_GPIO_Init+0x2ac>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	4a49      	ldr	r2, [pc, #292]	@ (80026d0 <HAL_GPIO_Init+0x2ac>)
 80025aa:	f043 0301 	orr.w	r3, r3, #1
 80025ae:	6193      	str	r3, [r2, #24]
 80025b0:	4b47      	ldr	r3, [pc, #284]	@ (80026d0 <HAL_GPIO_Init+0x2ac>)
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	60bb      	str	r3, [r7, #8]
 80025ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025bc:	4a45      	ldr	r2, [pc, #276]	@ (80026d4 <HAL_GPIO_Init+0x2b0>)
 80025be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c0:	089b      	lsrs	r3, r3, #2
 80025c2:	3302      	adds	r3, #2
 80025c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025cc:	f003 0303 	and.w	r3, r3, #3
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	220f      	movs	r2, #15
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	43db      	mvns	r3, r3
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	4013      	ands	r3, r2
 80025de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a3d      	ldr	r2, [pc, #244]	@ (80026d8 <HAL_GPIO_Init+0x2b4>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d00d      	beq.n	8002604 <HAL_GPIO_Init+0x1e0>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4a3c      	ldr	r2, [pc, #240]	@ (80026dc <HAL_GPIO_Init+0x2b8>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d007      	beq.n	8002600 <HAL_GPIO_Init+0x1dc>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a3b      	ldr	r2, [pc, #236]	@ (80026e0 <HAL_GPIO_Init+0x2bc>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d101      	bne.n	80025fc <HAL_GPIO_Init+0x1d8>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e004      	b.n	8002606 <HAL_GPIO_Init+0x1e2>
 80025fc:	2303      	movs	r3, #3
 80025fe:	e002      	b.n	8002606 <HAL_GPIO_Init+0x1e2>
 8002600:	2301      	movs	r3, #1
 8002602:	e000      	b.n	8002606 <HAL_GPIO_Init+0x1e2>
 8002604:	2300      	movs	r3, #0
 8002606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002608:	f002 0203 	and.w	r2, r2, #3
 800260c:	0092      	lsls	r2, r2, #2
 800260e:	4093      	lsls	r3, r2
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	4313      	orrs	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002616:	492f      	ldr	r1, [pc, #188]	@ (80026d4 <HAL_GPIO_Init+0x2b0>)
 8002618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261a:	089b      	lsrs	r3, r3, #2
 800261c:	3302      	adds	r3, #2
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d006      	beq.n	800263e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002630:	4b2c      	ldr	r3, [pc, #176]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	492b      	ldr	r1, [pc, #172]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	4313      	orrs	r3, r2
 800263a:	608b      	str	r3, [r1, #8]
 800263c:	e006      	b.n	800264c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800263e:	4b29      	ldr	r3, [pc, #164]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	43db      	mvns	r3, r3
 8002646:	4927      	ldr	r1, [pc, #156]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002648:	4013      	ands	r3, r2
 800264a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d006      	beq.n	8002666 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002658:	4b22      	ldr	r3, [pc, #136]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 800265a:	68da      	ldr	r2, [r3, #12]
 800265c:	4921      	ldr	r1, [pc, #132]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	4313      	orrs	r3, r2
 8002662:	60cb      	str	r3, [r1, #12]
 8002664:	e006      	b.n	8002674 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002666:	4b1f      	ldr	r3, [pc, #124]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	43db      	mvns	r3, r3
 800266e:	491d      	ldr	r1, [pc, #116]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002670:	4013      	ands	r3, r2
 8002672:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d006      	beq.n	800268e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002680:	4b18      	ldr	r3, [pc, #96]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	4917      	ldr	r1, [pc, #92]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	4313      	orrs	r3, r2
 800268a:	604b      	str	r3, [r1, #4]
 800268c:	e006      	b.n	800269c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800268e:	4b15      	ldr	r3, [pc, #84]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	43db      	mvns	r3, r3
 8002696:	4913      	ldr	r1, [pc, #76]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 8002698:	4013      	ands	r3, r2
 800269a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d01f      	beq.n	80026e8 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026a8:	4b0e      	ldr	r3, [pc, #56]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	490d      	ldr	r1, [pc, #52]	@ (80026e4 <HAL_GPIO_Init+0x2c0>)
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	600b      	str	r3, [r1, #0]
 80026b4:	e01f      	b.n	80026f6 <HAL_GPIO_Init+0x2d2>
 80026b6:	bf00      	nop
 80026b8:	10320000 	.word	0x10320000
 80026bc:	10310000 	.word	0x10310000
 80026c0:	10220000 	.word	0x10220000
 80026c4:	10210000 	.word	0x10210000
 80026c8:	10120000 	.word	0x10120000
 80026cc:	10110000 	.word	0x10110000
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40010000 	.word	0x40010000
 80026d8:	40010800 	.word	0x40010800
 80026dc:	40010c00 	.word	0x40010c00
 80026e0:	40011000 	.word	0x40011000
 80026e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002718 <HAL_GPIO_Init+0x2f4>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	43db      	mvns	r3, r3
 80026f0:	4909      	ldr	r1, [pc, #36]	@ (8002718 <HAL_GPIO_Init+0x2f4>)
 80026f2:	4013      	ands	r3, r2
 80026f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f8:	3301      	adds	r3, #1
 80026fa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002702:	fa22 f303 	lsr.w	r3, r2, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	f47f ae96 	bne.w	8002438 <HAL_GPIO_Init+0x14>
  }
}
 800270c:	bf00      	nop
 800270e:	bf00      	nop
 8002710:	372c      	adds	r7, #44	@ 0x2c
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr
 8002718:	40010400 	.word	0x40010400

0800271c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800271c:	b480      	push	{r7}
 800271e:	b089      	sub	sp, #36	@ 0x24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002726:	2300      	movs	r3, #0
 8002728:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800272a:	e094      	b.n	8002856 <HAL_GPIO_DeInit+0x13a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800272c:	2201      	movs	r2, #1
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	4013      	ands	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	2b00      	cmp	r3, #0
 800273e:	f000 8087 	beq.w	8002850 <HAL_GPIO_DeInit+0x134>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002742:	4a4b      	ldr	r2, [pc, #300]	@ (8002870 <HAL_GPIO_DeInit+0x154>)
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	089b      	lsrs	r3, r3, #2
 8002748:	3302      	adds	r3, #2
 800274a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800274e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	220f      	movs	r2, #15
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	697a      	ldr	r2, [r7, #20]
 8002760:	4013      	ands	r3, r2
 8002762:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a43      	ldr	r2, [pc, #268]	@ (8002874 <HAL_GPIO_DeInit+0x158>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d00d      	beq.n	8002788 <HAL_GPIO_DeInit+0x6c>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a42      	ldr	r2, [pc, #264]	@ (8002878 <HAL_GPIO_DeInit+0x15c>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d007      	beq.n	8002784 <HAL_GPIO_DeInit+0x68>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a41      	ldr	r2, [pc, #260]	@ (800287c <HAL_GPIO_DeInit+0x160>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d101      	bne.n	8002780 <HAL_GPIO_DeInit+0x64>
 800277c:	2302      	movs	r3, #2
 800277e:	e004      	b.n	800278a <HAL_GPIO_DeInit+0x6e>
 8002780:	2303      	movs	r3, #3
 8002782:	e002      	b.n	800278a <HAL_GPIO_DeInit+0x6e>
 8002784:	2301      	movs	r3, #1
 8002786:	e000      	b.n	800278a <HAL_GPIO_DeInit+0x6e>
 8002788:	2300      	movs	r3, #0
 800278a:	69fa      	ldr	r2, [r7, #28]
 800278c:	f002 0203 	and.w	r2, r2, #3
 8002790:	0092      	lsls	r2, r2, #2
 8002792:	4093      	lsls	r3, r2
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	429a      	cmp	r2, r3
 8002798:	d132      	bne.n	8002800 <HAL_GPIO_DeInit+0xe4>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800279a:	4b39      	ldr	r3, [pc, #228]	@ (8002880 <HAL_GPIO_DeInit+0x164>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	43db      	mvns	r3, r3
 80027a2:	4937      	ldr	r1, [pc, #220]	@ (8002880 <HAL_GPIO_DeInit+0x164>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80027a8:	4b35      	ldr	r3, [pc, #212]	@ (8002880 <HAL_GPIO_DeInit+0x164>)
 80027aa:	685a      	ldr	r2, [r3, #4]
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	43db      	mvns	r3, r3
 80027b0:	4933      	ldr	r1, [pc, #204]	@ (8002880 <HAL_GPIO_DeInit+0x164>)
 80027b2:	4013      	ands	r3, r2
 80027b4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80027b6:	4b32      	ldr	r3, [pc, #200]	@ (8002880 <HAL_GPIO_DeInit+0x164>)
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	43db      	mvns	r3, r3
 80027be:	4930      	ldr	r1, [pc, #192]	@ (8002880 <HAL_GPIO_DeInit+0x164>)
 80027c0:	4013      	ands	r3, r2
 80027c2:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80027c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002880 <HAL_GPIO_DeInit+0x164>)
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	43db      	mvns	r3, r3
 80027cc:	492c      	ldr	r1, [pc, #176]	@ (8002880 <HAL_GPIO_DeInit+0x164>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	f003 0303 	and.w	r3, r3, #3
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	220f      	movs	r2, #15
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80027e2:	4a23      	ldr	r2, [pc, #140]	@ (8002870 <HAL_GPIO_DeInit+0x154>)
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	089b      	lsrs	r3, r3, #2
 80027e8:	3302      	adds	r3, #2
 80027ea:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	43da      	mvns	r2, r3
 80027f2:	481f      	ldr	r0, [pc, #124]	@ (8002870 <HAL_GPIO_DeInit+0x154>)
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	089b      	lsrs	r3, r3, #2
 80027f8:	400a      	ands	r2, r1
 80027fa:	3302      	adds	r3, #2
 80027fc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	2bff      	cmp	r3, #255	@ 0xff
 8002804:	d801      	bhi.n	800280a <HAL_GPIO_DeInit+0xee>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	e001      	b.n	800280e <HAL_GPIO_DeInit+0xf2>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	3304      	adds	r3, #4
 800280e:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	2bff      	cmp	r3, #255	@ 0xff
 8002814:	d802      	bhi.n	800281c <HAL_GPIO_DeInit+0x100>
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	e002      	b.n	8002822 <HAL_GPIO_DeInit+0x106>
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	3b08      	subs	r3, #8
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	210f      	movs	r1, #15
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	fa01 f303 	lsl.w	r3, r1, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	401a      	ands	r2, r3
 8002834:	2104      	movs	r1, #4
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	fa01 f303 	lsl.w	r3, r1, r3
 800283c:	431a      	orrs	r2, r3
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	43db      	mvns	r3, r3
 800284a:	401a      	ands	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	3301      	adds	r3, #1
 8002854:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	fa22 f303 	lsr.w	r3, r2, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	f47f af64 	bne.w	800272c <HAL_GPIO_DeInit+0x10>
  }
}
 8002864:	bf00      	nop
 8002866:	bf00      	nop
 8002868:	3724      	adds	r7, #36	@ 0x24
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr
 8002870:	40010000 	.word	0x40010000
 8002874:	40010800 	.word	0x40010800
 8002878:	40010c00 	.word	0x40010c00
 800287c:	40011000 	.word	0x40011000
 8002880:	40010400 	.word	0x40010400

08002884 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	460b      	mov	r3, r1
 800288e:	807b      	strh	r3, [r7, #2]
 8002890:	4613      	mov	r3, r2
 8002892:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002894:	787b      	ldrb	r3, [r7, #1]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800289a:	887a      	ldrh	r2, [r7, #2]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80028a0:	e003      	b.n	80028aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028a2:	887b      	ldrh	r3, [r7, #2]
 80028a4:	041a      	lsls	r2, r3, #16
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	611a      	str	r2, [r3, #16]
}
 80028aa:	bf00      	nop
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr

080028b4 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	460b      	mov	r3, r1
 80028be:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80028c0:	4b09      	ldr	r3, [pc, #36]	@ (80028e8 <HAL_PWR_EnterSLEEPMode+0x34>)
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	4a08      	ldr	r2, [pc, #32]	@ (80028e8 <HAL_PWR_EnterSLEEPMode+0x34>)
 80028c6:	f023 0304 	bic.w	r3, r3, #4
 80028ca:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80028cc:	78fb      	ldrb	r3, [r7, #3]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d101      	bne.n	80028d6 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80028d2:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80028d4:	e002      	b.n	80028dc <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80028d6:	bf40      	sev
    __WFE();
 80028d8:	bf20      	wfe
    __WFE();
 80028da:	bf20      	wfe
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	e000ed00 	.word	0xe000ed00

080028ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b086      	sub	sp, #24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e272      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 8087 	beq.w	8002a1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800290c:	4b92      	ldr	r3, [pc, #584]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 030c 	and.w	r3, r3, #12
 8002914:	2b04      	cmp	r3, #4
 8002916:	d00c      	beq.n	8002932 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002918:	4b8f      	ldr	r3, [pc, #572]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 030c 	and.w	r3, r3, #12
 8002920:	2b08      	cmp	r3, #8
 8002922:	d112      	bne.n	800294a <HAL_RCC_OscConfig+0x5e>
 8002924:	4b8c      	ldr	r3, [pc, #560]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800292c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002930:	d10b      	bne.n	800294a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002932:	4b89      	ldr	r3, [pc, #548]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d06c      	beq.n	8002a18 <HAL_RCC_OscConfig+0x12c>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d168      	bne.n	8002a18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e24c      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002952:	d106      	bne.n	8002962 <HAL_RCC_OscConfig+0x76>
 8002954:	4b80      	ldr	r3, [pc, #512]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a7f      	ldr	r2, [pc, #508]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 800295a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	e02e      	b.n	80029c0 <HAL_RCC_OscConfig+0xd4>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10c      	bne.n	8002984 <HAL_RCC_OscConfig+0x98>
 800296a:	4b7b      	ldr	r3, [pc, #492]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a7a      	ldr	r2, [pc, #488]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002970:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002974:	6013      	str	r3, [r2, #0]
 8002976:	4b78      	ldr	r3, [pc, #480]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a77      	ldr	r2, [pc, #476]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 800297c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	e01d      	b.n	80029c0 <HAL_RCC_OscConfig+0xd4>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800298c:	d10c      	bne.n	80029a8 <HAL_RCC_OscConfig+0xbc>
 800298e:	4b72      	ldr	r3, [pc, #456]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a71      	ldr	r2, [pc, #452]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002994:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	4b6f      	ldr	r3, [pc, #444]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a6e      	ldr	r2, [pc, #440]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 80029a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	e00b      	b.n	80029c0 <HAL_RCC_OscConfig+0xd4>
 80029a8:	4b6b      	ldr	r3, [pc, #428]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a6a      	ldr	r2, [pc, #424]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 80029ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029b2:	6013      	str	r3, [r2, #0]
 80029b4:	4b68      	ldr	r3, [pc, #416]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a67      	ldr	r2, [pc, #412]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 80029ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d013      	beq.n	80029f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c8:	f7fe fd3a 	bl	8001440 <HAL_GetTick>
 80029cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ce:	e008      	b.n	80029e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d0:	f7fe fd36 	bl	8001440 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b64      	cmp	r3, #100	@ 0x64
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e200      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d0f0      	beq.n	80029d0 <HAL_RCC_OscConfig+0xe4>
 80029ee:	e014      	b.n	8002a1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7fe fd26 	bl	8001440 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f8:	f7fe fd22 	bl	8001440 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b64      	cmp	r3, #100	@ 0x64
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e1ec      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a0a:	4b53      	ldr	r3, [pc, #332]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0x10c>
 8002a16:	e000      	b.n	8002a1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d063      	beq.n	8002aee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a26:	4b4c      	ldr	r3, [pc, #304]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00b      	beq.n	8002a4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a32:	4b49      	ldr	r3, [pc, #292]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f003 030c 	and.w	r3, r3, #12
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d11c      	bne.n	8002a78 <HAL_RCC_OscConfig+0x18c>
 8002a3e:	4b46      	ldr	r3, [pc, #280]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d116      	bne.n	8002a78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a4a:	4b43      	ldr	r3, [pc, #268]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d005      	beq.n	8002a62 <HAL_RCC_OscConfig+0x176>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d001      	beq.n	8002a62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e1c0      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a62:	4b3d      	ldr	r3, [pc, #244]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4939      	ldr	r1, [pc, #228]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a76:	e03a      	b.n	8002aee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	691b      	ldr	r3, [r3, #16]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d020      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a80:	4b36      	ldr	r3, [pc, #216]	@ (8002b5c <HAL_RCC_OscConfig+0x270>)
 8002a82:	2201      	movs	r2, #1
 8002a84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a86:	f7fe fcdb 	bl	8001440 <HAL_GetTick>
 8002a8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a8c:	e008      	b.n	8002aa0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a8e:	f7fe fcd7 	bl	8001440 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e1a1      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aa0:	4b2d      	ldr	r3, [pc, #180]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0f0      	beq.n	8002a8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aac:	4b2a      	ldr	r3, [pc, #168]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	00db      	lsls	r3, r3, #3
 8002aba:	4927      	ldr	r1, [pc, #156]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	600b      	str	r3, [r1, #0]
 8002ac0:	e015      	b.n	8002aee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ac2:	4b26      	ldr	r3, [pc, #152]	@ (8002b5c <HAL_RCC_OscConfig+0x270>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac8:	f7fe fcba 	bl	8001440 <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad0:	f7fe fcb6 	bl	8001440 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e180      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1f0      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d03a      	beq.n	8002b70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d019      	beq.n	8002b36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b02:	4b17      	ldr	r3, [pc, #92]	@ (8002b60 <HAL_RCC_OscConfig+0x274>)
 8002b04:	2201      	movs	r2, #1
 8002b06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b08:	f7fe fc9a 	bl	8001440 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b10:	f7fe fc96 	bl	8001440 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e160      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b22:	4b0d      	ldr	r3, [pc, #52]	@ (8002b58 <HAL_RCC_OscConfig+0x26c>)
 8002b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0f0      	beq.n	8002b10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b2e:	2001      	movs	r0, #1
 8002b30:	f000 face 	bl	80030d0 <RCC_Delay>
 8002b34:	e01c      	b.n	8002b70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b36:	4b0a      	ldr	r3, [pc, #40]	@ (8002b60 <HAL_RCC_OscConfig+0x274>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b3c:	f7fe fc80 	bl	8001440 <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b42:	e00f      	b.n	8002b64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b44:	f7fe fc7c 	bl	8001440 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d908      	bls.n	8002b64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e146      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
 8002b56:	bf00      	nop
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	42420000 	.word	0x42420000
 8002b60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b64:	4b92      	ldr	r3, [pc, #584]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1e9      	bne.n	8002b44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0304 	and.w	r3, r3, #4
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 80a6 	beq.w	8002cca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b82:	4b8b      	ldr	r3, [pc, #556]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10d      	bne.n	8002baa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b8e:	4b88      	ldr	r3, [pc, #544]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	4a87      	ldr	r2, [pc, #540]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002b94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b98:	61d3      	str	r3, [r2, #28]
 8002b9a:	4b85      	ldr	r3, [pc, #532]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba2:	60bb      	str	r3, [r7, #8]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002baa:	4b82      	ldr	r3, [pc, #520]	@ (8002db4 <HAL_RCC_OscConfig+0x4c8>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d118      	bne.n	8002be8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bb6:	4b7f      	ldr	r3, [pc, #508]	@ (8002db4 <HAL_RCC_OscConfig+0x4c8>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a7e      	ldr	r2, [pc, #504]	@ (8002db4 <HAL_RCC_OscConfig+0x4c8>)
 8002bbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bc2:	f7fe fc3d 	bl	8001440 <HAL_GetTick>
 8002bc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bca:	f7fe fc39 	bl	8001440 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b64      	cmp	r3, #100	@ 0x64
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e103      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bdc:	4b75      	ldr	r3, [pc, #468]	@ (8002db4 <HAL_RCC_OscConfig+0x4c8>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0f0      	beq.n	8002bca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d106      	bne.n	8002bfe <HAL_RCC_OscConfig+0x312>
 8002bf0:	4b6f      	ldr	r3, [pc, #444]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	4a6e      	ldr	r2, [pc, #440]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002bf6:	f043 0301 	orr.w	r3, r3, #1
 8002bfa:	6213      	str	r3, [r2, #32]
 8002bfc:	e02d      	b.n	8002c5a <HAL_RCC_OscConfig+0x36e>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10c      	bne.n	8002c20 <HAL_RCC_OscConfig+0x334>
 8002c06:	4b6a      	ldr	r3, [pc, #424]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	4a69      	ldr	r2, [pc, #420]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c0c:	f023 0301 	bic.w	r3, r3, #1
 8002c10:	6213      	str	r3, [r2, #32]
 8002c12:	4b67      	ldr	r3, [pc, #412]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	4a66      	ldr	r2, [pc, #408]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c18:	f023 0304 	bic.w	r3, r3, #4
 8002c1c:	6213      	str	r3, [r2, #32]
 8002c1e:	e01c      	b.n	8002c5a <HAL_RCC_OscConfig+0x36e>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	2b05      	cmp	r3, #5
 8002c26:	d10c      	bne.n	8002c42 <HAL_RCC_OscConfig+0x356>
 8002c28:	4b61      	ldr	r3, [pc, #388]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	4a60      	ldr	r2, [pc, #384]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c2e:	f043 0304 	orr.w	r3, r3, #4
 8002c32:	6213      	str	r3, [r2, #32]
 8002c34:	4b5e      	ldr	r3, [pc, #376]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	4a5d      	ldr	r2, [pc, #372]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c3a:	f043 0301 	orr.w	r3, r3, #1
 8002c3e:	6213      	str	r3, [r2, #32]
 8002c40:	e00b      	b.n	8002c5a <HAL_RCC_OscConfig+0x36e>
 8002c42:	4b5b      	ldr	r3, [pc, #364]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c44:	6a1b      	ldr	r3, [r3, #32]
 8002c46:	4a5a      	ldr	r2, [pc, #360]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	f023 0301 	bic.w	r3, r3, #1
 8002c4c:	6213      	str	r3, [r2, #32]
 8002c4e:	4b58      	ldr	r3, [pc, #352]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	4a57      	ldr	r2, [pc, #348]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c54:	f023 0304 	bic.w	r3, r3, #4
 8002c58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d015      	beq.n	8002c8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c62:	f7fe fbed 	bl	8001440 <HAL_GetTick>
 8002c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c68:	e00a      	b.n	8002c80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c6a:	f7fe fbe9 	bl	8001440 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e0b1      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c80:	4b4b      	ldr	r3, [pc, #300]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d0ee      	beq.n	8002c6a <HAL_RCC_OscConfig+0x37e>
 8002c8c:	e014      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c8e:	f7fe fbd7 	bl	8001440 <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c94:	e00a      	b.n	8002cac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c96:	f7fe fbd3 	bl	8001440 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e09b      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cac:	4b40      	ldr	r3, [pc, #256]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002cae:	6a1b      	ldr	r3, [r3, #32]
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1ee      	bne.n	8002c96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002cb8:	7dfb      	ldrb	r3, [r7, #23]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d105      	bne.n	8002cca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cbe:	4b3c      	ldr	r3, [pc, #240]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	4a3b      	ldr	r2, [pc, #236]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002cc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cc8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 8087 	beq.w	8002de2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cd4:	4b36      	ldr	r3, [pc, #216]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f003 030c 	and.w	r3, r3, #12
 8002cdc:	2b08      	cmp	r3, #8
 8002cde:	d061      	beq.n	8002da4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	69db      	ldr	r3, [r3, #28]
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d146      	bne.n	8002d76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ce8:	4b33      	ldr	r3, [pc, #204]	@ (8002db8 <HAL_RCC_OscConfig+0x4cc>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cee:	f7fe fba7 	bl	8001440 <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cf4:	e008      	b.n	8002d08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cf6:	f7fe fba3 	bl	8001440 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e06d      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d08:	4b29      	ldr	r3, [pc, #164]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1f0      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d1c:	d108      	bne.n	8002d30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d1e:	4b24      	ldr	r3, [pc, #144]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	4921      	ldr	r1, [pc, #132]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d30:	4b1f      	ldr	r3, [pc, #124]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a19      	ldr	r1, [r3, #32]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d40:	430b      	orrs	r3, r1
 8002d42:	491b      	ldr	r1, [pc, #108]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d48:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <HAL_RCC_OscConfig+0x4cc>)
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4e:	f7fe fb77 	bl	8001440 <HAL_GetTick>
 8002d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d54:	e008      	b.n	8002d68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d56:	f7fe fb73 	bl	8001440 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d901      	bls.n	8002d68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e03d      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d68:	4b11      	ldr	r3, [pc, #68]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0f0      	beq.n	8002d56 <HAL_RCC_OscConfig+0x46a>
 8002d74:	e035      	b.n	8002de2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d76:	4b10      	ldr	r3, [pc, #64]	@ (8002db8 <HAL_RCC_OscConfig+0x4cc>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7c:	f7fe fb60 	bl	8001440 <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d84:	f7fe fb5c 	bl	8001440 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e026      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d96:	4b06      	ldr	r3, [pc, #24]	@ (8002db0 <HAL_RCC_OscConfig+0x4c4>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f0      	bne.n	8002d84 <HAL_RCC_OscConfig+0x498>
 8002da2:	e01e      	b.n	8002de2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69db      	ldr	r3, [r3, #28]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d107      	bne.n	8002dbc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e019      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
 8002db0:	40021000 	.word	0x40021000
 8002db4:	40007000 	.word	0x40007000
 8002db8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002dec <HAL_RCC_OscConfig+0x500>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d106      	bne.n	8002dde <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d001      	beq.n	8002de2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40021000 	.word	0x40021000

08002df0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e0d0      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e04:	4b6a      	ldr	r3, [pc, #424]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0307 	and.w	r3, r3, #7
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d910      	bls.n	8002e34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e12:	4b67      	ldr	r3, [pc, #412]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 0207 	bic.w	r2, r3, #7
 8002e1a:	4965      	ldr	r1, [pc, #404]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b63      	ldr	r3, [pc, #396]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d001      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e0b8      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d020      	beq.n	8002e82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d005      	beq.n	8002e58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e4c:	4b59      	ldr	r3, [pc, #356]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	4a58      	ldr	r2, [pc, #352]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0308 	and.w	r3, r3, #8
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d005      	beq.n	8002e70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e64:	4b53      	ldr	r3, [pc, #332]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	4a52      	ldr	r2, [pc, #328]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002e6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e70:	4b50      	ldr	r3, [pc, #320]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	494d      	ldr	r1, [pc, #308]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d040      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d107      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e96:	4b47      	ldr	r3, [pc, #284]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d115      	bne.n	8002ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e07f      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d107      	bne.n	8002ebe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eae:	4b41      	ldr	r3, [pc, #260]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d109      	bne.n	8002ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e073      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ebe:	4b3d      	ldr	r3, [pc, #244]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e06b      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ece:	4b39      	ldr	r3, [pc, #228]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f023 0203 	bic.w	r2, r3, #3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	4936      	ldr	r1, [pc, #216]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ee0:	f7fe faae 	bl	8001440 <HAL_GetTick>
 8002ee4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee6:	e00a      	b.n	8002efe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee8:	f7fe faaa 	bl	8001440 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e053      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002efe:	4b2d      	ldr	r3, [pc, #180]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f003 020c 	and.w	r2, r3, #12
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d1eb      	bne.n	8002ee8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f10:	4b27      	ldr	r3, [pc, #156]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d210      	bcs.n	8002f40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1e:	4b24      	ldr	r3, [pc, #144]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f023 0207 	bic.w	r2, r3, #7
 8002f26:	4922      	ldr	r1, [pc, #136]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2e:	4b20      	ldr	r3, [pc, #128]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0307 	and.w	r3, r3, #7
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d001      	beq.n	8002f40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e032      	b.n	8002fa6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d008      	beq.n	8002f5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f4c:	4b19      	ldr	r3, [pc, #100]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	4916      	ldr	r1, [pc, #88]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0308 	and.w	r3, r3, #8
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d009      	beq.n	8002f7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f6a:	4b12      	ldr	r3, [pc, #72]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	490e      	ldr	r1, [pc, #56]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f7e:	f000 f821 	bl	8002fc4 <HAL_RCC_GetSysClockFreq>
 8002f82:	4602      	mov	r2, r0
 8002f84:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	091b      	lsrs	r3, r3, #4
 8002f8a:	f003 030f 	and.w	r3, r3, #15
 8002f8e:	490a      	ldr	r1, [pc, #40]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1c8>)
 8002f90:	5ccb      	ldrb	r3, [r1, r3]
 8002f92:	fa22 f303 	lsr.w	r3, r2, r3
 8002f96:	4a09      	ldr	r2, [pc, #36]	@ (8002fbc <HAL_RCC_ClockConfig+0x1cc>)
 8002f98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f9a:	4b09      	ldr	r3, [pc, #36]	@ (8002fc0 <HAL_RCC_ClockConfig+0x1d0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fe fa0c 	bl	80013bc <HAL_InitTick>

  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	40022000 	.word	0x40022000
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	08006e28 	.word	0x08006e28
 8002fbc:	20000000 	.word	0x20000000
 8002fc0:	20000004 	.word	0x20000004

08002fc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b087      	sub	sp, #28
 8002fc8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	617b      	str	r3, [r7, #20]
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002fde:	4b1e      	ldr	r3, [pc, #120]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x94>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f003 030c 	and.w	r3, r3, #12
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d002      	beq.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x30>
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d003      	beq.n	8002ffa <HAL_RCC_GetSysClockFreq+0x36>
 8002ff2:	e027      	b.n	8003044 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ff4:	4b19      	ldr	r3, [pc, #100]	@ (800305c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ff6:	613b      	str	r3, [r7, #16]
      break;
 8002ff8:	e027      	b.n	800304a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	0c9b      	lsrs	r3, r3, #18
 8002ffe:	f003 030f 	and.w	r3, r3, #15
 8003002:	4a17      	ldr	r2, [pc, #92]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003004:	5cd3      	ldrb	r3, [r2, r3]
 8003006:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d010      	beq.n	8003034 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003012:	4b11      	ldr	r3, [pc, #68]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x94>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	0c5b      	lsrs	r3, r3, #17
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	4a11      	ldr	r2, [pc, #68]	@ (8003064 <HAL_RCC_GetSysClockFreq+0xa0>)
 800301e:	5cd3      	ldrb	r3, [r2, r3]
 8003020:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a0d      	ldr	r2, [pc, #52]	@ (800305c <HAL_RCC_GetSysClockFreq+0x98>)
 8003026:	fb03 f202 	mul.w	r2, r3, r2
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003030:	617b      	str	r3, [r7, #20]
 8003032:	e004      	b.n	800303e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a0c      	ldr	r2, [pc, #48]	@ (8003068 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003038:	fb02 f303 	mul.w	r3, r2, r3
 800303c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	613b      	str	r3, [r7, #16]
      break;
 8003042:	e002      	b.n	800304a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003044:	4b05      	ldr	r3, [pc, #20]	@ (800305c <HAL_RCC_GetSysClockFreq+0x98>)
 8003046:	613b      	str	r3, [r7, #16]
      break;
 8003048:	bf00      	nop
    }
  }
  return sysclockfreq;
 800304a:	693b      	ldr	r3, [r7, #16]
}
 800304c:	4618      	mov	r0, r3
 800304e:	371c      	adds	r7, #28
 8003050:	46bd      	mov	sp, r7
 8003052:	bc80      	pop	{r7}
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	40021000 	.word	0x40021000
 800305c:	007a1200 	.word	0x007a1200
 8003060:	08006e40 	.word	0x08006e40
 8003064:	08006e50 	.word	0x08006e50
 8003068:	003d0900 	.word	0x003d0900

0800306c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003070:	4b02      	ldr	r3, [pc, #8]	@ (800307c <HAL_RCC_GetHCLKFreq+0x10>)
 8003072:	681b      	ldr	r3, [r3, #0]
}
 8003074:	4618      	mov	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	bc80      	pop	{r7}
 800307a:	4770      	bx	lr
 800307c:	20000000 	.word	0x20000000

08003080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003084:	f7ff fff2 	bl	800306c <HAL_RCC_GetHCLKFreq>
 8003088:	4602      	mov	r2, r0
 800308a:	4b05      	ldr	r3, [pc, #20]	@ (80030a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	0a1b      	lsrs	r3, r3, #8
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	4903      	ldr	r1, [pc, #12]	@ (80030a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003096:	5ccb      	ldrb	r3, [r1, r3]
 8003098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800309c:	4618      	mov	r0, r3
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40021000 	.word	0x40021000
 80030a4:	08006e38 	.word	0x08006e38

080030a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030ac:	f7ff ffde 	bl	800306c <HAL_RCC_GetHCLKFreq>
 80030b0:	4602      	mov	r2, r0
 80030b2:	4b05      	ldr	r3, [pc, #20]	@ (80030c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	0adb      	lsrs	r3, r3, #11
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	4903      	ldr	r1, [pc, #12]	@ (80030cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80030be:	5ccb      	ldrb	r3, [r1, r3]
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40021000 	.word	0x40021000
 80030cc:	08006e38 	.word	0x08006e38

080030d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80030d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003104 <RCC_Delay+0x34>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a0a      	ldr	r2, [pc, #40]	@ (8003108 <RCC_Delay+0x38>)
 80030de:	fba2 2303 	umull	r2, r3, r2, r3
 80030e2:	0a5b      	lsrs	r3, r3, #9
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	fb02 f303 	mul.w	r3, r2, r3
 80030ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80030ec:	bf00      	nop
  }
  while (Delay --);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	1e5a      	subs	r2, r3, #1
 80030f2:	60fa      	str	r2, [r7, #12]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1f9      	bne.n	80030ec <RCC_Delay+0x1c>
}
 80030f8:	bf00      	nop
 80030fa:	bf00      	nop
 80030fc:	3714      	adds	r7, #20
 80030fe:	46bd      	mov	sp, r7
 8003100:	bc80      	pop	{r7}
 8003102:	4770      	bx	lr
 8003104:	20000000 	.word	0x20000000
 8003108:	10624dd3 	.word	0x10624dd3

0800310c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d101      	bne.n	800311e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e042      	b.n	80031a4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d106      	bne.n	8003138 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7fe f8b0 	bl	8001298 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2224      	movs	r2, #36	@ 0x24
 800313c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68da      	ldr	r2, [r3, #12]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800314e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f000 f971 	bl	8003438 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	691a      	ldr	r2, [r3, #16]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003164:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	695a      	ldr	r2, [r3, #20]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003174:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68da      	ldr	r2, [r3, #12]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003184:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2220      	movs	r2, #32
 8003190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2220      	movs	r2, #32
 8003198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031a2:	2300      	movs	r3, #0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b08a      	sub	sp, #40	@ 0x28
 80031b0:	af02      	add	r7, sp, #8
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	603b      	str	r3, [r7, #0]
 80031b8:	4613      	mov	r3, r2
 80031ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031bc:	2300      	movs	r3, #0
 80031be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b20      	cmp	r3, #32
 80031ca:	d175      	bne.n	80032b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d002      	beq.n	80031d8 <HAL_UART_Transmit+0x2c>
 80031d2:	88fb      	ldrh	r3, [r7, #6]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d101      	bne.n	80031dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e06e      	b.n	80032ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2221      	movs	r2, #33	@ 0x21
 80031e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031ea:	f7fe f929 	bl	8001440 <HAL_GetTick>
 80031ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	88fa      	ldrh	r2, [r7, #6]
 80031f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	88fa      	ldrh	r2, [r7, #6]
 80031fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003204:	d108      	bne.n	8003218 <HAL_UART_Transmit+0x6c>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d104      	bne.n	8003218 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800320e:	2300      	movs	r3, #0
 8003210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	61bb      	str	r3, [r7, #24]
 8003216:	e003      	b.n	8003220 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800321c:	2300      	movs	r3, #0
 800321e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003220:	e02e      	b.n	8003280 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	9300      	str	r3, [sp, #0]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	2200      	movs	r2, #0
 800322a:	2180      	movs	r1, #128	@ 0x80
 800322c:	68f8      	ldr	r0, [r7, #12]
 800322e:	f000 f848 	bl	80032c2 <UART_WaitOnFlagUntilTimeout>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d005      	beq.n	8003244 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2220      	movs	r2, #32
 800323c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e03a      	b.n	80032ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10b      	bne.n	8003262 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	881b      	ldrh	r3, [r3, #0]
 800324e:	461a      	mov	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003258:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	3302      	adds	r3, #2
 800325e:	61bb      	str	r3, [r7, #24]
 8003260:	e007      	b.n	8003272 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	781a      	ldrb	r2, [r3, #0]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	3301      	adds	r3, #1
 8003270:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003276:	b29b      	uxth	r3, r3
 8003278:	3b01      	subs	r3, #1
 800327a:	b29a      	uxth	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003284:	b29b      	uxth	r3, r3
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1cb      	bne.n	8003222 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	2200      	movs	r2, #0
 8003292:	2140      	movs	r1, #64	@ 0x40
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 f814 	bl	80032c2 <UART_WaitOnFlagUntilTimeout>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d005      	beq.n	80032ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2220      	movs	r2, #32
 80032a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e006      	b.n	80032ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2220      	movs	r2, #32
 80032b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80032b4:	2300      	movs	r3, #0
 80032b6:	e000      	b.n	80032ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80032b8:	2302      	movs	r3, #2
  }
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3720      	adds	r7, #32
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b086      	sub	sp, #24
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	60f8      	str	r0, [r7, #12]
 80032ca:	60b9      	str	r1, [r7, #8]
 80032cc:	603b      	str	r3, [r7, #0]
 80032ce:	4613      	mov	r3, r2
 80032d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032d2:	e03b      	b.n	800334c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032da:	d037      	beq.n	800334c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032dc:	f7fe f8b0 	bl	8001440 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	6a3a      	ldr	r2, [r7, #32]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d302      	bcc.n	80032f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80032ec:	6a3b      	ldr	r3, [r7, #32]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e03a      	b.n	800336c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f003 0304 	and.w	r3, r3, #4
 8003300:	2b00      	cmp	r3, #0
 8003302:	d023      	beq.n	800334c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	2b80      	cmp	r3, #128	@ 0x80
 8003308:	d020      	beq.n	800334c <UART_WaitOnFlagUntilTimeout+0x8a>
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	2b40      	cmp	r3, #64	@ 0x40
 800330e:	d01d      	beq.n	800334c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0308 	and.w	r3, r3, #8
 800331a:	2b08      	cmp	r3, #8
 800331c:	d116      	bne.n	800334c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800331e:	2300      	movs	r3, #0
 8003320:	617b      	str	r3, [r7, #20]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	617b      	str	r3, [r7, #20]
 8003332:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 f81d 	bl	8003374 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2208      	movs	r2, #8
 800333e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e00f      	b.n	800336c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	4013      	ands	r3, r2
 8003356:	68ba      	ldr	r2, [r7, #8]
 8003358:	429a      	cmp	r2, r3
 800335a:	bf0c      	ite	eq
 800335c:	2301      	moveq	r3, #1
 800335e:	2300      	movne	r3, #0
 8003360:	b2db      	uxtb	r3, r3
 8003362:	461a      	mov	r2, r3
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	429a      	cmp	r2, r3
 8003368:	d0b4      	beq.n	80032d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003374:	b480      	push	{r7}
 8003376:	b095      	sub	sp, #84	@ 0x54
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	330c      	adds	r3, #12
 8003382:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003386:	e853 3f00 	ldrex	r3, [r3]
 800338a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800338c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800338e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003392:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	330c      	adds	r3, #12
 800339a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800339c:	643a      	str	r2, [r7, #64]	@ 0x40
 800339e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033a4:	e841 2300 	strex	r3, r2, [r1]
 80033a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1e5      	bne.n	800337c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	3314      	adds	r3, #20
 80033b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b8:	6a3b      	ldr	r3, [r7, #32]
 80033ba:	e853 3f00 	ldrex	r3, [r3]
 80033be:	61fb      	str	r3, [r7, #28]
   return(result);
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	f023 0301 	bic.w	r3, r3, #1
 80033c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	3314      	adds	r3, #20
 80033ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033d8:	e841 2300 	strex	r3, r2, [r1]
 80033dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1e5      	bne.n	80033b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d119      	bne.n	8003420 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	330c      	adds	r3, #12
 80033f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	e853 3f00 	ldrex	r3, [r3]
 80033fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	f023 0310 	bic.w	r3, r3, #16
 8003402:	647b      	str	r3, [r7, #68]	@ 0x44
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	330c      	adds	r3, #12
 800340a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800340c:	61ba      	str	r2, [r7, #24]
 800340e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003410:	6979      	ldr	r1, [r7, #20]
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	e841 2300 	strex	r3, r2, [r1]
 8003418:	613b      	str	r3, [r7, #16]
   return(result);
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d1e5      	bne.n	80033ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2220      	movs	r2, #32
 8003424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800342e:	bf00      	nop
 8003430:	3754      	adds	r7, #84	@ 0x54
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr

08003438 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	431a      	orrs	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	695b      	ldr	r3, [r3, #20]
 8003464:	4313      	orrs	r3, r2
 8003466:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003472:	f023 030c 	bic.w	r3, r3, #12
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6812      	ldr	r2, [r2, #0]
 800347a:	68b9      	ldr	r1, [r7, #8]
 800347c:	430b      	orrs	r3, r1
 800347e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	699a      	ldr	r2, [r3, #24]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	430a      	orrs	r2, r1
 8003494:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a2c      	ldr	r2, [pc, #176]	@ (800354c <UART_SetConfig+0x114>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d103      	bne.n	80034a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034a0:	f7ff fe02 	bl	80030a8 <HAL_RCC_GetPCLK2Freq>
 80034a4:	60f8      	str	r0, [r7, #12]
 80034a6:	e002      	b.n	80034ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034a8:	f7ff fdea 	bl	8003080 <HAL_RCC_GetPCLK1Freq>
 80034ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034ae:	68fa      	ldr	r2, [r7, #12]
 80034b0:	4613      	mov	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4413      	add	r3, r2
 80034b6:	009a      	lsls	r2, r3, #2
 80034b8:	441a      	add	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c4:	4a22      	ldr	r2, [pc, #136]	@ (8003550 <UART_SetConfig+0x118>)
 80034c6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ca:	095b      	lsrs	r3, r3, #5
 80034cc:	0119      	lsls	r1, r3, #4
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	009a      	lsls	r2, r3, #2
 80034d8:	441a      	add	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80034e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003550 <UART_SetConfig+0x118>)
 80034e6:	fba3 0302 	umull	r0, r3, r3, r2
 80034ea:	095b      	lsrs	r3, r3, #5
 80034ec:	2064      	movs	r0, #100	@ 0x64
 80034ee:	fb00 f303 	mul.w	r3, r0, r3
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	011b      	lsls	r3, r3, #4
 80034f6:	3332      	adds	r3, #50	@ 0x32
 80034f8:	4a15      	ldr	r2, [pc, #84]	@ (8003550 <UART_SetConfig+0x118>)
 80034fa:	fba2 2303 	umull	r2, r3, r2, r3
 80034fe:	095b      	lsrs	r3, r3, #5
 8003500:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003504:	4419      	add	r1, r3
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	4613      	mov	r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	4413      	add	r3, r2
 800350e:	009a      	lsls	r2, r3, #2
 8003510:	441a      	add	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	fbb2 f2f3 	udiv	r2, r2, r3
 800351c:	4b0c      	ldr	r3, [pc, #48]	@ (8003550 <UART_SetConfig+0x118>)
 800351e:	fba3 0302 	umull	r0, r3, r3, r2
 8003522:	095b      	lsrs	r3, r3, #5
 8003524:	2064      	movs	r0, #100	@ 0x64
 8003526:	fb00 f303 	mul.w	r3, r0, r3
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	011b      	lsls	r3, r3, #4
 800352e:	3332      	adds	r3, #50	@ 0x32
 8003530:	4a07      	ldr	r2, [pc, #28]	@ (8003550 <UART_SetConfig+0x118>)
 8003532:	fba2 2303 	umull	r2, r3, r2, r3
 8003536:	095b      	lsrs	r3, r3, #5
 8003538:	f003 020f 	and.w	r2, r3, #15
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	440a      	add	r2, r1
 8003542:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003544:	bf00      	nop
 8003546:	3710      	adds	r7, #16
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40013800 	.word	0x40013800
 8003550:	51eb851f 	.word	0x51eb851f

08003554 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	4603      	mov	r3, r0
 800355c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800355e:	2300      	movs	r3, #0
 8003560:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003562:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003566:	2b84      	cmp	r3, #132	@ 0x84
 8003568:	d005      	beq.n	8003576 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800356a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4413      	add	r3, r2
 8003572:	3303      	adds	r3, #3
 8003574:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003576:	68fb      	ldr	r3, [r7, #12]
}
 8003578:	4618      	mov	r0, r3
 800357a:	3714      	adds	r7, #20
 800357c:	46bd      	mov	sp, r7
 800357e:	bc80      	pop	{r7}
 8003580:	4770      	bx	lr

08003582 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003582:	b480      	push	{r7}
 8003584:	b083      	sub	sp, #12
 8003586:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003588:	f3ef 8305 	mrs	r3, IPSR
 800358c:	607b      	str	r3, [r7, #4]
  return(result);
 800358e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003590:	2b00      	cmp	r3, #0
 8003592:	bf14      	ite	ne
 8003594:	2301      	movne	r3, #1
 8003596:	2300      	moveq	r3, #0
 8003598:	b2db      	uxtb	r3, r3
}
 800359a:	4618      	mov	r0, r3
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	bc80      	pop	{r7}
 80035a2:	4770      	bx	lr

080035a4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80035a8:	f001 fce8 	bl	8004f7c <vTaskStartScheduler>
  
  return osOK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80035b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035b4:	b089      	sub	sp, #36	@ 0x24
 80035b6:	af04      	add	r7, sp, #16
 80035b8:	6078      	str	r0, [r7, #4]
 80035ba:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d020      	beq.n	8003606 <osThreadCreate+0x54>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d01c      	beq.n	8003606 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685c      	ldr	r4, [r3, #4]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	691e      	ldr	r6, [r3, #16]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035de:	4618      	mov	r0, r3
 80035e0:	f7ff ffb8 	bl	8003554 <makeFreeRtosPriority>
 80035e4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035ee:	9202      	str	r2, [sp, #8]
 80035f0:	9301      	str	r3, [sp, #4]
 80035f2:	9100      	str	r1, [sp, #0]
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	4632      	mov	r2, r6
 80035f8:	4629      	mov	r1, r5
 80035fa:	4620      	mov	r0, r4
 80035fc:	f001 fad8 	bl	8004bb0 <xTaskCreateStatic>
 8003600:	4603      	mov	r3, r0
 8003602:	60fb      	str	r3, [r7, #12]
 8003604:	e01c      	b.n	8003640 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685c      	ldr	r4, [r3, #4]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003612:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800361a:	4618      	mov	r0, r3
 800361c:	f7ff ff9a 	bl	8003554 <makeFreeRtosPriority>
 8003620:	4602      	mov	r2, r0
 8003622:	f107 030c 	add.w	r3, r7, #12
 8003626:	9301      	str	r3, [sp, #4]
 8003628:	9200      	str	r2, [sp, #0]
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	4632      	mov	r2, r6
 800362e:	4629      	mov	r1, r5
 8003630:	4620      	mov	r0, r4
 8003632:	f001 fb1d 	bl	8004c70 <xTaskCreate>
 8003636:	4603      	mov	r3, r0
 8003638:	2b01      	cmp	r3, #1
 800363a:	d001      	beq.n	8003640 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800363c:	2300      	movs	r3, #0
 800363e:	e000      	b.n	8003642 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003640:	68fb      	ldr	r3, [r7, #12]
}
 8003642:	4618      	mov	r0, r3
 8003644:	3714      	adds	r7, #20
 8003646:	46bd      	mov	sp, r7
 8003648:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800364a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b084      	sub	sp, #16
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <osDelay+0x16>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	e000      	b.n	8003662 <osDelay+0x18>
 8003660:	2301      	movs	r3, #1
 8003662:	4618      	mov	r0, r3
 8003664:	f001 fc54 	bl	8004f10 <vTaskDelay>
  
  return osOK;
 8003668:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
	...

08003674 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af02      	add	r7, sp, #8
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	460b      	mov	r3, r1
 800367e:	607a      	str	r2, [r7, #4]
 8003680:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d013      	beq.n	80036b2 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 800368a:	7afb      	ldrb	r3, [r7, #11]
 800368c:	2b01      	cmp	r3, #1
 800368e:	d101      	bne.n	8003694 <osTimerCreate+0x20>
 8003690:	2101      	movs	r1, #1
 8003692:	e000      	b.n	8003696 <osTimerCreate+0x22>
 8003694:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 800369e:	9201      	str	r2, [sp, #4]
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	460a      	mov	r2, r1
 80036a6:	2101      	movs	r1, #1
 80036a8:	480b      	ldr	r0, [pc, #44]	@ (80036d8 <osTimerCreate+0x64>)
 80036aa:	f002 fa3c 	bl	8005b26 <xTimerCreateStatic>
 80036ae:	4603      	mov	r3, r0
 80036b0:	e00e      	b.n	80036d0 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 80036b2:	7afb      	ldrb	r3, [r7, #11]
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d101      	bne.n	80036bc <osTimerCreate+0x48>
 80036b8:	2201      	movs	r2, #1
 80036ba:	e000      	b.n	80036be <osTimerCreate+0x4a>
 80036bc:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 80036c2:	9300      	str	r3, [sp, #0]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2101      	movs	r1, #1
 80036c8:	4803      	ldr	r0, [pc, #12]	@ (80036d8 <osTimerCreate+0x64>)
 80036ca:	f002 fa0b 	bl	8005ae4 <xTimerCreate>
 80036ce:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	08006cfc 	.word	0x08006cfc

080036dc <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b088      	sub	sp, #32
 80036e0:	af02      	add	r7, sp, #8
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 80036e6:	2300      	movs	r3, #0
 80036e8:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 80036ea:	2300      	movs	r3, #0
 80036ec:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d101      	bne.n	80036fc <osTimerStart+0x20>
    ticks = 1;
 80036f8:	2301      	movs	r3, #1
 80036fa:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 80036fc:	f7ff ff41 	bl	8003582 <inHandlerMode>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d01a      	beq.n	800373c <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8003706:	f107 030c 	add.w	r3, r7, #12
 800370a:	2200      	movs	r2, #0
 800370c:	9200      	str	r2, [sp, #0]
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	2109      	movs	r1, #9
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f002 fa84 	bl	8005c20 <xTimerGenericCommand>
 8003718:	4603      	mov	r3, r0
 800371a:	2b01      	cmp	r3, #1
 800371c:	d002      	beq.n	8003724 <osTimerStart+0x48>
    {
      result = osErrorOS;
 800371e:	23ff      	movs	r3, #255	@ 0xff
 8003720:	617b      	str	r3, [r7, #20]
 8003722:	e018      	b.n	8003756 <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d015      	beq.n	8003756 <osTimerStart+0x7a>
 800372a:	4b0d      	ldr	r3, [pc, #52]	@ (8003760 <osTimerStart+0x84>)
 800372c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003730:	601a      	str	r2, [r3, #0]
 8003732:	f3bf 8f4f 	dsb	sy
 8003736:	f3bf 8f6f 	isb	sy
 800373a:	e00c      	b.n	8003756 <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 800373c:	2300      	movs	r3, #0
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	2300      	movs	r3, #0
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	2104      	movs	r1, #4
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f002 fa6a 	bl	8005c20 <xTimerGenericCommand>
 800374c:	4603      	mov	r3, r0
 800374e:	2b01      	cmp	r3, #1
 8003750:	d001      	beq.n	8003756 <osTimerStart+0x7a>
      result = osErrorOS;
 8003752:	23ff      	movs	r3, #255	@ 0xff
 8003754:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 8003756:	697b      	ldr	r3, [r7, #20]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3718      	adds	r7, #24
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	e000ed04 	.word	0xe000ed04

08003764 <osTimerStop>:
* @param  timer_id      timer ID obtained by \ref osTimerCreate
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osTimerStop shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStop (osTimerId timer_id)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af02      	add	r7, sp, #8
 800376a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800376c:	2300      	movs	r3, #0
 800376e:	60fb      	str	r3, [r7, #12]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8003770:	2300      	movs	r3, #0
 8003772:	60bb      	str	r3, [r7, #8]

  if (inHandlerMode()) {
 8003774:	f7ff ff05 	bl	8003582 <inHandlerMode>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d019      	beq.n	80037b2 <osTimerStop+0x4e>
    if (xTimerStopFromISR(timer_id, &taskWoken) != pdPASS) {
 800377e:	f107 0308 	add.w	r3, r7, #8
 8003782:	2200      	movs	r2, #0
 8003784:	9200      	str	r2, [sp, #0]
 8003786:	2200      	movs	r2, #0
 8003788:	2108      	movs	r1, #8
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f002 fa48 	bl	8005c20 <xTimerGenericCommand>
 8003790:	4603      	mov	r3, r0
 8003792:	2b01      	cmp	r3, #1
 8003794:	d001      	beq.n	800379a <osTimerStop+0x36>
      return osErrorOS;
 8003796:	23ff      	movs	r3, #255	@ 0xff
 8003798:	e019      	b.n	80037ce <osTimerStop+0x6a>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d015      	beq.n	80037cc <osTimerStop+0x68>
 80037a0:	4b0d      	ldr	r3, [pc, #52]	@ (80037d8 <osTimerStop+0x74>)
 80037a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	f3bf 8f4f 	dsb	sy
 80037ac:	f3bf 8f6f 	isb	sy
 80037b0:	e00c      	b.n	80037cc <osTimerStop+0x68>
  }
  else {
    if (xTimerStop(timer_id, 0) != pdPASS) {
 80037b2:	2300      	movs	r3, #0
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	2300      	movs	r3, #0
 80037b8:	2200      	movs	r2, #0
 80037ba:	2103      	movs	r1, #3
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f002 fa2f 	bl	8005c20 <xTimerGenericCommand>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d001      	beq.n	80037cc <osTimerStop+0x68>
      result = osErrorOS;
 80037c8:	23ff      	movs	r3, #255	@ 0xff
 80037ca:	60fb      	str	r3, [r7, #12]
    }
  }
#else 
  result = osErrorOS;
#endif 
  return result;
 80037cc:	68fb      	ldr	r3, [r7, #12]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	e000ed04 	.word	0xe000ed04

080037dc <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80037dc:	b590      	push	{r4, r7, lr}
 80037de:	b085      	sub	sp, #20
 80037e0:	af02      	add	r7, sp, #8
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d011      	beq.n	8003812 <osMessageCreate+0x36>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00d      	beq.n	8003812 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6818      	ldr	r0, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6859      	ldr	r1, [r3, #4]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689a      	ldr	r2, [r3, #8]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	2400      	movs	r4, #0
 8003808:	9400      	str	r4, [sp, #0]
 800380a:	f000 fd0b 	bl	8004224 <xQueueGenericCreateStatic>
 800380e:	4603      	mov	r3, r0
 8003810:	e008      	b.n	8003824 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6818      	ldr	r0, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	4619      	mov	r1, r3
 800381e:	f000 fd7e 	bl	800431e <xQueueGenericCreate>
 8003822:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003824:	4618      	mov	r0, r3
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	bd90      	pop	{r4, r7, pc}

0800382c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08a      	sub	sp, #40	@ 0x28
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003834:	2300      	movs	r3, #0
 8003836:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003838:	f001 fc10 	bl	800505c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800383c:	4b5c      	ldr	r3, [pc, #368]	@ (80039b0 <pvPortMalloc+0x184>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003844:	f000 f924 	bl	8003a90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003848:	4b5a      	ldr	r3, [pc, #360]	@ (80039b4 <pvPortMalloc+0x188>)
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4013      	ands	r3, r2
 8003850:	2b00      	cmp	r3, #0
 8003852:	f040 8095 	bne.w	8003980 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d01e      	beq.n	800389a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800385c:	2208      	movs	r2, #8
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4413      	add	r3, r2
 8003862:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f003 0307 	and.w	r3, r3, #7
 800386a:	2b00      	cmp	r3, #0
 800386c:	d015      	beq.n	800389a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f023 0307 	bic.w	r3, r3, #7
 8003874:	3308      	adds	r3, #8
 8003876:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00b      	beq.n	800389a <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003886:	f383 8811 	msr	BASEPRI, r3
 800388a:	f3bf 8f6f 	isb	sy
 800388e:	f3bf 8f4f 	dsb	sy
 8003892:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003894:	bf00      	nop
 8003896:	bf00      	nop
 8003898:	e7fd      	b.n	8003896 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d06f      	beq.n	8003980 <pvPortMalloc+0x154>
 80038a0:	4b45      	ldr	r3, [pc, #276]	@ (80039b8 <pvPortMalloc+0x18c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d86a      	bhi.n	8003980 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80038aa:	4b44      	ldr	r3, [pc, #272]	@ (80039bc <pvPortMalloc+0x190>)
 80038ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80038ae:	4b43      	ldr	r3, [pc, #268]	@ (80039bc <pvPortMalloc+0x190>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038b4:	e004      	b.n	80038c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80038b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80038ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d903      	bls.n	80038d2 <pvPortMalloc+0xa6>
 80038ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1f1      	bne.n	80038b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80038d2:	4b37      	ldr	r3, [pc, #220]	@ (80039b0 <pvPortMalloc+0x184>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038d8:	429a      	cmp	r2, r3
 80038da:	d051      	beq.n	8003980 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80038dc:	6a3b      	ldr	r3, [r7, #32]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2208      	movs	r2, #8
 80038e2:	4413      	add	r3, r2
 80038e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80038e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80038ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f0:	685a      	ldr	r2, [r3, #4]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	1ad2      	subs	r2, r2, r3
 80038f6:	2308      	movs	r3, #8
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d920      	bls.n	8003940 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80038fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4413      	add	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	f003 0307 	and.w	r3, r3, #7
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00b      	beq.n	8003928 <pvPortMalloc+0xfc>
	__asm volatile
 8003910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003914:	f383 8811 	msr	BASEPRI, r3
 8003918:	f3bf 8f6f 	isb	sy
 800391c:	f3bf 8f4f 	dsb	sy
 8003920:	613b      	str	r3, [r7, #16]
}
 8003922:	bf00      	nop
 8003924:	bf00      	nop
 8003926:	e7fd      	b.n	8003924 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	1ad2      	subs	r2, r2, r3
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800393a:	69b8      	ldr	r0, [r7, #24]
 800393c:	f000 f90a 	bl	8003b54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003940:	4b1d      	ldr	r3, [pc, #116]	@ (80039b8 <pvPortMalloc+0x18c>)
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	4a1b      	ldr	r2, [pc, #108]	@ (80039b8 <pvPortMalloc+0x18c>)
 800394c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800394e:	4b1a      	ldr	r3, [pc, #104]	@ (80039b8 <pvPortMalloc+0x18c>)
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	4b1b      	ldr	r3, [pc, #108]	@ (80039c0 <pvPortMalloc+0x194>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	429a      	cmp	r2, r3
 8003958:	d203      	bcs.n	8003962 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800395a:	4b17      	ldr	r3, [pc, #92]	@ (80039b8 <pvPortMalloc+0x18c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a18      	ldr	r2, [pc, #96]	@ (80039c0 <pvPortMalloc+0x194>)
 8003960:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	4b13      	ldr	r3, [pc, #76]	@ (80039b4 <pvPortMalloc+0x188>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	431a      	orrs	r2, r3
 800396c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003972:	2200      	movs	r2, #0
 8003974:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003976:	4b13      	ldr	r3, [pc, #76]	@ (80039c4 <pvPortMalloc+0x198>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	3301      	adds	r3, #1
 800397c:	4a11      	ldr	r2, [pc, #68]	@ (80039c4 <pvPortMalloc+0x198>)
 800397e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003980:	f001 fb7a 	bl	8005078 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00b      	beq.n	80039a6 <pvPortMalloc+0x17a>
	__asm volatile
 800398e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003992:	f383 8811 	msr	BASEPRI, r3
 8003996:	f3bf 8f6f 	isb	sy
 800399a:	f3bf 8f4f 	dsb	sy
 800399e:	60fb      	str	r3, [r7, #12]
}
 80039a0:	bf00      	nop
 80039a2:	bf00      	nop
 80039a4:	e7fd      	b.n	80039a2 <pvPortMalloc+0x176>
	return pvReturn;
 80039a6:	69fb      	ldr	r3, [r7, #28]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3728      	adds	r7, #40	@ 0x28
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	200016e8 	.word	0x200016e8
 80039b4:	200016fc 	.word	0x200016fc
 80039b8:	200016ec 	.word	0x200016ec
 80039bc:	200016e0 	.word	0x200016e0
 80039c0:	200016f0 	.word	0x200016f0
 80039c4:	200016f4 	.word	0x200016f4

080039c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d04f      	beq.n	8003a7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80039da:	2308      	movs	r3, #8
 80039dc:	425b      	negs	r3, r3
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	4413      	add	r3, r2
 80039e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	4b25      	ldr	r3, [pc, #148]	@ (8003a84 <vPortFree+0xbc>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4013      	ands	r3, r2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10b      	bne.n	8003a0e <vPortFree+0x46>
	__asm volatile
 80039f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039fa:	f383 8811 	msr	BASEPRI, r3
 80039fe:	f3bf 8f6f 	isb	sy
 8003a02:	f3bf 8f4f 	dsb	sy
 8003a06:	60fb      	str	r3, [r7, #12]
}
 8003a08:	bf00      	nop
 8003a0a:	bf00      	nop
 8003a0c:	e7fd      	b.n	8003a0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00b      	beq.n	8003a2e <vPortFree+0x66>
	__asm volatile
 8003a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a1a:	f383 8811 	msr	BASEPRI, r3
 8003a1e:	f3bf 8f6f 	isb	sy
 8003a22:	f3bf 8f4f 	dsb	sy
 8003a26:	60bb      	str	r3, [r7, #8]
}
 8003a28:	bf00      	nop
 8003a2a:	bf00      	nop
 8003a2c:	e7fd      	b.n	8003a2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	685a      	ldr	r2, [r3, #4]
 8003a32:	4b14      	ldr	r3, [pc, #80]	@ (8003a84 <vPortFree+0xbc>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4013      	ands	r3, r2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d01e      	beq.n	8003a7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d11a      	bne.n	8003a7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	4b0e      	ldr	r3, [pc, #56]	@ (8003a84 <vPortFree+0xbc>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	401a      	ands	r2, r3
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003a54:	f001 fb02 	bl	800505c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a88 <vPortFree+0xc0>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4413      	add	r3, r2
 8003a62:	4a09      	ldr	r2, [pc, #36]	@ (8003a88 <vPortFree+0xc0>)
 8003a64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003a66:	6938      	ldr	r0, [r7, #16]
 8003a68:	f000 f874 	bl	8003b54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003a6c:	4b07      	ldr	r3, [pc, #28]	@ (8003a8c <vPortFree+0xc4>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	3301      	adds	r3, #1
 8003a72:	4a06      	ldr	r2, [pc, #24]	@ (8003a8c <vPortFree+0xc4>)
 8003a74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003a76:	f001 faff 	bl	8005078 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003a7a:	bf00      	nop
 8003a7c:	3718      	adds	r7, #24
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	200016fc 	.word	0x200016fc
 8003a88:	200016ec 	.word	0x200016ec
 8003a8c:	200016f8 	.word	0x200016f8

08003a90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003a96:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003a9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003a9c:	4b27      	ldr	r3, [pc, #156]	@ (8003b3c <prvHeapInit+0xac>)
 8003a9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f003 0307 	and.w	r3, r3, #7
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00c      	beq.n	8003ac4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	3307      	adds	r3, #7
 8003aae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f023 0307 	bic.w	r3, r3, #7
 8003ab6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	4a1f      	ldr	r2, [pc, #124]	@ (8003b3c <prvHeapInit+0xac>)
 8003ac0:	4413      	add	r3, r2
 8003ac2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b40 <prvHeapInit+0xb0>)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003ace:	4b1c      	ldr	r3, [pc, #112]	@ (8003b40 <prvHeapInit+0xb0>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68ba      	ldr	r2, [r7, #8]
 8003ad8:	4413      	add	r3, r2
 8003ada:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003adc:	2208      	movs	r2, #8
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0307 	bic.w	r3, r3, #7
 8003aea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	4a15      	ldr	r2, [pc, #84]	@ (8003b44 <prvHeapInit+0xb4>)
 8003af0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003af2:	4b14      	ldr	r3, [pc, #80]	@ (8003b44 <prvHeapInit+0xb4>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2200      	movs	r2, #0
 8003af8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003afa:	4b12      	ldr	r3, [pc, #72]	@ (8003b44 <prvHeapInit+0xb4>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2200      	movs	r2, #0
 8003b00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	1ad2      	subs	r2, r2, r3
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003b10:	4b0c      	ldr	r3, [pc, #48]	@ (8003b44 <prvHeapInit+0xb4>)
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003b48 <prvHeapInit+0xb8>)
 8003b1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	4a09      	ldr	r2, [pc, #36]	@ (8003b4c <prvHeapInit+0xbc>)
 8003b26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003b28:	4b09      	ldr	r3, [pc, #36]	@ (8003b50 <prvHeapInit+0xc0>)
 8003b2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003b2e:	601a      	str	r2, [r3, #0]
}
 8003b30:	bf00      	nop
 8003b32:	3714      	adds	r7, #20
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bc80      	pop	{r7}
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	20000ae0 	.word	0x20000ae0
 8003b40:	200016e0 	.word	0x200016e0
 8003b44:	200016e8 	.word	0x200016e8
 8003b48:	200016f0 	.word	0x200016f0
 8003b4c:	200016ec 	.word	0x200016ec
 8003b50:	200016fc 	.word	0x200016fc

08003b54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003b5c:	4b27      	ldr	r3, [pc, #156]	@ (8003bfc <prvInsertBlockIntoFreeList+0xa8>)
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	e002      	b.n	8003b68 <prvInsertBlockIntoFreeList+0x14>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d8f7      	bhi.n	8003b62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	68ba      	ldr	r2, [r7, #8]
 8003b7c:	4413      	add	r3, r2
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d108      	bne.n	8003b96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	441a      	add	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	68ba      	ldr	r2, [r7, #8]
 8003ba0:	441a      	add	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d118      	bne.n	8003bdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	4b14      	ldr	r3, [pc, #80]	@ (8003c00 <prvInsertBlockIntoFreeList+0xac>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d00d      	beq.n	8003bd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	441a      	add	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	601a      	str	r2, [r3, #0]
 8003bd0:	e008      	b.n	8003be4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003c00 <prvInsertBlockIntoFreeList+0xac>)
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	e003      	b.n	8003be4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003be4:	68fa      	ldr	r2, [r7, #12]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d002      	beq.n	8003bf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bf2:	bf00      	nop
 8003bf4:	3714      	adds	r7, #20
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bc80      	pop	{r7}
 8003bfa:	4770      	bx	lr
 8003bfc:	200016e0 	.word	0x200016e0
 8003c00:	200016e8 	.word	0x200016e8

08003c04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f103 0208 	add.w	r2, r3, #8
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003c1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f103 0208 	add.w	r2, r3, #8
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f103 0208 	add.w	r2, r3, #8
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bc80      	pop	{r7}
 8003c40:	4770      	bx	lr

08003c42 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c42:	b480      	push	{r7}
 8003c44:	b083      	sub	sp, #12
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bc80      	pop	{r7}
 8003c58:	4770      	bx	lr

08003c5a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b085      	sub	sp, #20
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
 8003c62:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	689a      	ldr	r2, [r3, #8]
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	683a      	ldr	r2, [r7, #0]
 8003c84:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	1c5a      	adds	r2, r3, #1
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	601a      	str	r2, [r3, #0]
}
 8003c96:	bf00      	nop
 8003c98:	3714      	adds	r7, #20
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bc80      	pop	{r7}
 8003c9e:	4770      	bx	lr

08003ca0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cb6:	d103      	bne.n	8003cc0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	60fb      	str	r3, [r7, #12]
 8003cbe:	e00c      	b.n	8003cda <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3308      	adds	r3, #8
 8003cc4:	60fb      	str	r3, [r7, #12]
 8003cc6:	e002      	b.n	8003cce <vListInsert+0x2e>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d2f6      	bcs.n	8003cc8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	685a      	ldr	r2, [r3, #4]
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	683a      	ldr	r2, [r7, #0]
 8003ce8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	1c5a      	adds	r2, r3, #1
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	601a      	str	r2, [r3, #0]
}
 8003d06:	bf00      	nop
 8003d08:	3714      	adds	r7, #20
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bc80      	pop	{r7}
 8003d0e:	4770      	bx	lr

08003d10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6892      	ldr	r2, [r2, #8]
 8003d26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6852      	ldr	r2, [r2, #4]
 8003d30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d103      	bne.n	8003d44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	1e5a      	subs	r2, r3, #1
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3714      	adds	r7, #20
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bc80      	pop	{r7}
 8003d60:	4770      	bx	lr
	...

08003d64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	3b04      	subs	r3, #4
 8003d74:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003d7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	3b04      	subs	r3, #4
 8003d82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	f023 0201 	bic.w	r2, r3, #1
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	3b04      	subs	r3, #4
 8003d92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003d94:	4a08      	ldr	r2, [pc, #32]	@ (8003db8 <pxPortInitialiseStack+0x54>)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	3b14      	subs	r3, #20
 8003d9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	3b20      	subs	r3, #32
 8003daa:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003dac:	68fb      	ldr	r3, [r7, #12]
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3714      	adds	r7, #20
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bc80      	pop	{r7}
 8003db6:	4770      	bx	lr
 8003db8:	08003dbd 	.word	0x08003dbd

08003dbc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003dc6:	4b12      	ldr	r3, [pc, #72]	@ (8003e10 <prvTaskExitError+0x54>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dce:	d00b      	beq.n	8003de8 <prvTaskExitError+0x2c>
	__asm volatile
 8003dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd4:	f383 8811 	msr	BASEPRI, r3
 8003dd8:	f3bf 8f6f 	isb	sy
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	60fb      	str	r3, [r7, #12]
}
 8003de2:	bf00      	nop
 8003de4:	bf00      	nop
 8003de6:	e7fd      	b.n	8003de4 <prvTaskExitError+0x28>
	__asm volatile
 8003de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dec:	f383 8811 	msr	BASEPRI, r3
 8003df0:	f3bf 8f6f 	isb	sy
 8003df4:	f3bf 8f4f 	dsb	sy
 8003df8:	60bb      	str	r3, [r7, #8]
}
 8003dfa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003dfc:	bf00      	nop
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0fc      	beq.n	8003dfe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003e04:	bf00      	nop
 8003e06:	bf00      	nop
 8003e08:	3714      	adds	r7, #20
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bc80      	pop	{r7}
 8003e0e:	4770      	bx	lr
 8003e10:	2000000c 	.word	0x2000000c
	...

08003e20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003e20:	4b07      	ldr	r3, [pc, #28]	@ (8003e40 <pxCurrentTCBConst2>)
 8003e22:	6819      	ldr	r1, [r3, #0]
 8003e24:	6808      	ldr	r0, [r1, #0]
 8003e26:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003e2a:	f380 8809 	msr	PSP, r0
 8003e2e:	f3bf 8f6f 	isb	sy
 8003e32:	f04f 0000 	mov.w	r0, #0
 8003e36:	f380 8811 	msr	BASEPRI, r0
 8003e3a:	f04e 0e0d 	orr.w	lr, lr, #13
 8003e3e:	4770      	bx	lr

08003e40 <pxCurrentTCBConst2>:
 8003e40:	20001748 	.word	0x20001748
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003e44:	bf00      	nop
 8003e46:	bf00      	nop

08003e48 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003e48:	4806      	ldr	r0, [pc, #24]	@ (8003e64 <prvPortStartFirstTask+0x1c>)
 8003e4a:	6800      	ldr	r0, [r0, #0]
 8003e4c:	6800      	ldr	r0, [r0, #0]
 8003e4e:	f380 8808 	msr	MSP, r0
 8003e52:	b662      	cpsie	i
 8003e54:	b661      	cpsie	f
 8003e56:	f3bf 8f4f 	dsb	sy
 8003e5a:	f3bf 8f6f 	isb	sy
 8003e5e:	df00      	svc	0
 8003e60:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003e62:	bf00      	nop
 8003e64:	e000ed08 	.word	0xe000ed08

08003e68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003e6e:	4b32      	ldr	r3, [pc, #200]	@ (8003f38 <xPortStartScheduler+0xd0>)
 8003e70:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	22ff      	movs	r2, #255	@ 0xff
 8003e7e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003e88:	78fb      	ldrb	r3, [r7, #3]
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	4b2a      	ldr	r3, [pc, #168]	@ (8003f3c <xPortStartScheduler+0xd4>)
 8003e94:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003e96:	4b2a      	ldr	r3, [pc, #168]	@ (8003f40 <xPortStartScheduler+0xd8>)
 8003e98:	2207      	movs	r2, #7
 8003e9a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003e9c:	e009      	b.n	8003eb2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003e9e:	4b28      	ldr	r3, [pc, #160]	@ (8003f40 <xPortStartScheduler+0xd8>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	4a26      	ldr	r2, [pc, #152]	@ (8003f40 <xPortStartScheduler+0xd8>)
 8003ea6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003ea8:	78fb      	ldrb	r3, [r7, #3]
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003eb2:	78fb      	ldrb	r3, [r7, #3]
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eba:	2b80      	cmp	r3, #128	@ 0x80
 8003ebc:	d0ef      	beq.n	8003e9e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003ebe:	4b20      	ldr	r3, [pc, #128]	@ (8003f40 <xPortStartScheduler+0xd8>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f1c3 0307 	rsb	r3, r3, #7
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d00b      	beq.n	8003ee2 <xPortStartScheduler+0x7a>
	__asm volatile
 8003eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ece:	f383 8811 	msr	BASEPRI, r3
 8003ed2:	f3bf 8f6f 	isb	sy
 8003ed6:	f3bf 8f4f 	dsb	sy
 8003eda:	60bb      	str	r3, [r7, #8]
}
 8003edc:	bf00      	nop
 8003ede:	bf00      	nop
 8003ee0:	e7fd      	b.n	8003ede <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ee2:	4b17      	ldr	r3, [pc, #92]	@ (8003f40 <xPortStartScheduler+0xd8>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	021b      	lsls	r3, r3, #8
 8003ee8:	4a15      	ldr	r2, [pc, #84]	@ (8003f40 <xPortStartScheduler+0xd8>)
 8003eea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003eec:	4b14      	ldr	r3, [pc, #80]	@ (8003f40 <xPortStartScheduler+0xd8>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ef4:	4a12      	ldr	r2, [pc, #72]	@ (8003f40 <xPortStartScheduler+0xd8>)
 8003ef6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	b2da      	uxtb	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003f00:	4b10      	ldr	r3, [pc, #64]	@ (8003f44 <xPortStartScheduler+0xdc>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a0f      	ldr	r2, [pc, #60]	@ (8003f44 <xPortStartScheduler+0xdc>)
 8003f06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f0a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003f44 <xPortStartScheduler+0xdc>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a0c      	ldr	r2, [pc, #48]	@ (8003f44 <xPortStartScheduler+0xdc>)
 8003f12:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003f16:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003f18:	f000 f8b8 	bl	800408c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f48 <xPortStartScheduler+0xe0>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003f22:	f7ff ff91 	bl	8003e48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003f26:	f001 fa0d 	bl	8005344 <vTaskSwitchContext>
	prvTaskExitError();
 8003f2a:	f7ff ff47 	bl	8003dbc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	e000e400 	.word	0xe000e400
 8003f3c:	20001700 	.word	0x20001700
 8003f40:	20001704 	.word	0x20001704
 8003f44:	e000ed20 	.word	0xe000ed20
 8003f48:	2000000c 	.word	0x2000000c

08003f4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
	__asm volatile
 8003f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f56:	f383 8811 	msr	BASEPRI, r3
 8003f5a:	f3bf 8f6f 	isb	sy
 8003f5e:	f3bf 8f4f 	dsb	sy
 8003f62:	607b      	str	r3, [r7, #4]
}
 8003f64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003f66:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa4 <vPortEnterCritical+0x58>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8003fa4 <vPortEnterCritical+0x58>)
 8003f6e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003f70:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa4 <vPortEnterCritical+0x58>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d110      	bne.n	8003f9a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003f78:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa8 <vPortEnterCritical+0x5c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00b      	beq.n	8003f9a <vPortEnterCritical+0x4e>
	__asm volatile
 8003f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f86:	f383 8811 	msr	BASEPRI, r3
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	f3bf 8f4f 	dsb	sy
 8003f92:	603b      	str	r3, [r7, #0]
}
 8003f94:	bf00      	nop
 8003f96:	bf00      	nop
 8003f98:	e7fd      	b.n	8003f96 <vPortEnterCritical+0x4a>
	}
}
 8003f9a:	bf00      	nop
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr
 8003fa4:	2000000c 	.word	0x2000000c
 8003fa8:	e000ed04 	.word	0xe000ed04

08003fac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003fb2:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <vPortExitCritical+0x50>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10b      	bne.n	8003fd2 <vPortExitCritical+0x26>
	__asm volatile
 8003fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fbe:	f383 8811 	msr	BASEPRI, r3
 8003fc2:	f3bf 8f6f 	isb	sy
 8003fc6:	f3bf 8f4f 	dsb	sy
 8003fca:	607b      	str	r3, [r7, #4]
}
 8003fcc:	bf00      	nop
 8003fce:	bf00      	nop
 8003fd0:	e7fd      	b.n	8003fce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ffc <vPortExitCritical+0x50>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	4a08      	ldr	r2, [pc, #32]	@ (8003ffc <vPortExitCritical+0x50>)
 8003fda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003fdc:	4b07      	ldr	r3, [pc, #28]	@ (8003ffc <vPortExitCritical+0x50>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d105      	bne.n	8003ff0 <vPortExitCritical+0x44>
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003fee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bc80      	pop	{r7}
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	2000000c 	.word	0x2000000c

08004000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004000:	f3ef 8009 	mrs	r0, PSP
 8004004:	f3bf 8f6f 	isb	sy
 8004008:	4b0d      	ldr	r3, [pc, #52]	@ (8004040 <pxCurrentTCBConst>)
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004010:	6010      	str	r0, [r2, #0]
 8004012:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004016:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800401a:	f380 8811 	msr	BASEPRI, r0
 800401e:	f001 f991 	bl	8005344 <vTaskSwitchContext>
 8004022:	f04f 0000 	mov.w	r0, #0
 8004026:	f380 8811 	msr	BASEPRI, r0
 800402a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800402e:	6819      	ldr	r1, [r3, #0]
 8004030:	6808      	ldr	r0, [r1, #0]
 8004032:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004036:	f380 8809 	msr	PSP, r0
 800403a:	f3bf 8f6f 	isb	sy
 800403e:	4770      	bx	lr

08004040 <pxCurrentTCBConst>:
 8004040:	20001748 	.word	0x20001748
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004044:	bf00      	nop
 8004046:	bf00      	nop

08004048 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
	__asm volatile
 800404e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004052:	f383 8811 	msr	BASEPRI, r3
 8004056:	f3bf 8f6f 	isb	sy
 800405a:	f3bf 8f4f 	dsb	sy
 800405e:	607b      	str	r3, [r7, #4]
}
 8004060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004062:	f001 f8b5 	bl	80051d0 <xTaskIncrementTick>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800406c:	4b06      	ldr	r3, [pc, #24]	@ (8004088 <xPortSysTickHandler+0x40>)
 800406e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	2300      	movs	r3, #0
 8004076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	f383 8811 	msr	BASEPRI, r3
}
 800407e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004080:	bf00      	nop
 8004082:	3708      	adds	r7, #8
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	e000ed04 	.word	0xe000ed04

0800408c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004090:	4b0a      	ldr	r3, [pc, #40]	@ (80040bc <vPortSetupTimerInterrupt+0x30>)
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004096:	4b0a      	ldr	r3, [pc, #40]	@ (80040c0 <vPortSetupTimerInterrupt+0x34>)
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800409c:	4b09      	ldr	r3, [pc, #36]	@ (80040c4 <vPortSetupTimerInterrupt+0x38>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a09      	ldr	r2, [pc, #36]	@ (80040c8 <vPortSetupTimerInterrupt+0x3c>)
 80040a2:	fba2 2303 	umull	r2, r3, r2, r3
 80040a6:	099b      	lsrs	r3, r3, #6
 80040a8:	4a08      	ldr	r2, [pc, #32]	@ (80040cc <vPortSetupTimerInterrupt+0x40>)
 80040aa:	3b01      	subs	r3, #1
 80040ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80040ae:	4b03      	ldr	r3, [pc, #12]	@ (80040bc <vPortSetupTimerInterrupt+0x30>)
 80040b0:	2207      	movs	r2, #7
 80040b2:	601a      	str	r2, [r3, #0]
}
 80040b4:	bf00      	nop
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr
 80040bc:	e000e010 	.word	0xe000e010
 80040c0:	e000e018 	.word	0xe000e018
 80040c4:	20000000 	.word	0x20000000
 80040c8:	10624dd3 	.word	0x10624dd3
 80040cc:	e000e014 	.word	0xe000e014

080040d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80040d6:	f3ef 8305 	mrs	r3, IPSR
 80040da:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b0f      	cmp	r3, #15
 80040e0:	d915      	bls.n	800410e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80040e2:	4a17      	ldr	r2, [pc, #92]	@ (8004140 <vPortValidateInterruptPriority+0x70>)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4413      	add	r3, r2
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80040ec:	4b15      	ldr	r3, [pc, #84]	@ (8004144 <vPortValidateInterruptPriority+0x74>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	7afa      	ldrb	r2, [r7, #11]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d20b      	bcs.n	800410e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80040f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040fa:	f383 8811 	msr	BASEPRI, r3
 80040fe:	f3bf 8f6f 	isb	sy
 8004102:	f3bf 8f4f 	dsb	sy
 8004106:	607b      	str	r3, [r7, #4]
}
 8004108:	bf00      	nop
 800410a:	bf00      	nop
 800410c:	e7fd      	b.n	800410a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800410e:	4b0e      	ldr	r3, [pc, #56]	@ (8004148 <vPortValidateInterruptPriority+0x78>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004116:	4b0d      	ldr	r3, [pc, #52]	@ (800414c <vPortValidateInterruptPriority+0x7c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	429a      	cmp	r2, r3
 800411c:	d90b      	bls.n	8004136 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800411e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004122:	f383 8811 	msr	BASEPRI, r3
 8004126:	f3bf 8f6f 	isb	sy
 800412a:	f3bf 8f4f 	dsb	sy
 800412e:	603b      	str	r3, [r7, #0]
}
 8004130:	bf00      	nop
 8004132:	bf00      	nop
 8004134:	e7fd      	b.n	8004132 <vPortValidateInterruptPriority+0x62>
	}
 8004136:	bf00      	nop
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	bc80      	pop	{r7}
 800413e:	4770      	bx	lr
 8004140:	e000e3f0 	.word	0xe000e3f0
 8004144:	20001700 	.word	0x20001700
 8004148:	e000ed0c 	.word	0xe000ed0c
 800414c:	20001704 	.word	0x20001704

08004150 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10b      	bne.n	800417c <xQueueGenericReset+0x2c>
	__asm volatile
 8004164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004168:	f383 8811 	msr	BASEPRI, r3
 800416c:	f3bf 8f6f 	isb	sy
 8004170:	f3bf 8f4f 	dsb	sy
 8004174:	60bb      	str	r3, [r7, #8]
}
 8004176:	bf00      	nop
 8004178:	bf00      	nop
 800417a:	e7fd      	b.n	8004178 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800417c:	f7ff fee6 	bl	8003f4c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004188:	68f9      	ldr	r1, [r7, #12]
 800418a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800418c:	fb01 f303 	mul.w	r3, r1, r3
 8004190:	441a      	add	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ac:	3b01      	subs	r3, #1
 80041ae:	68f9      	ldr	r1, [r7, #12]
 80041b0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80041b2:	fb01 f303 	mul.w	r3, r1, r3
 80041b6:	441a      	add	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	22ff      	movs	r2, #255	@ 0xff
 80041c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	22ff      	movs	r2, #255	@ 0xff
 80041c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d114      	bne.n	80041fc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d01a      	beq.n	8004210 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	3310      	adds	r3, #16
 80041de:	4618      	mov	r0, r3
 80041e0:	f001 f964 	bl	80054ac <xTaskRemoveFromEventList>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d012      	beq.n	8004210 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80041ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004220 <xQueueGenericReset+0xd0>)
 80041ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041f0:	601a      	str	r2, [r3, #0]
 80041f2:	f3bf 8f4f 	dsb	sy
 80041f6:	f3bf 8f6f 	isb	sy
 80041fa:	e009      	b.n	8004210 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	3310      	adds	r3, #16
 8004200:	4618      	mov	r0, r3
 8004202:	f7ff fcff 	bl	8003c04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	3324      	adds	r3, #36	@ 0x24
 800420a:	4618      	mov	r0, r3
 800420c:	f7ff fcfa 	bl	8003c04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004210:	f7ff fecc 	bl	8003fac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004214:	2301      	movs	r3, #1
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	e000ed04 	.word	0xe000ed04

08004224 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004224:	b580      	push	{r7, lr}
 8004226:	b08e      	sub	sp, #56	@ 0x38
 8004228:	af02      	add	r7, sp, #8
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
 8004230:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d10b      	bne.n	8004250 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800423c:	f383 8811 	msr	BASEPRI, r3
 8004240:	f3bf 8f6f 	isb	sy
 8004244:	f3bf 8f4f 	dsb	sy
 8004248:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800424a:	bf00      	nop
 800424c:	bf00      	nop
 800424e:	e7fd      	b.n	800424c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10b      	bne.n	800426e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800425a:	f383 8811 	msr	BASEPRI, r3
 800425e:	f3bf 8f6f 	isb	sy
 8004262:	f3bf 8f4f 	dsb	sy
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004268:	bf00      	nop
 800426a:	bf00      	nop
 800426c:	e7fd      	b.n	800426a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d002      	beq.n	800427a <xQueueGenericCreateStatic+0x56>
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <xQueueGenericCreateStatic+0x5a>
 800427a:	2301      	movs	r3, #1
 800427c:	e000      	b.n	8004280 <xQueueGenericCreateStatic+0x5c>
 800427e:	2300      	movs	r3, #0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10b      	bne.n	800429c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004288:	f383 8811 	msr	BASEPRI, r3
 800428c:	f3bf 8f6f 	isb	sy
 8004290:	f3bf 8f4f 	dsb	sy
 8004294:	623b      	str	r3, [r7, #32]
}
 8004296:	bf00      	nop
 8004298:	bf00      	nop
 800429a:	e7fd      	b.n	8004298 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d102      	bne.n	80042a8 <xQueueGenericCreateStatic+0x84>
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d101      	bne.n	80042ac <xQueueGenericCreateStatic+0x88>
 80042a8:	2301      	movs	r3, #1
 80042aa:	e000      	b.n	80042ae <xQueueGenericCreateStatic+0x8a>
 80042ac:	2300      	movs	r3, #0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10b      	bne.n	80042ca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80042b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b6:	f383 8811 	msr	BASEPRI, r3
 80042ba:	f3bf 8f6f 	isb	sy
 80042be:	f3bf 8f4f 	dsb	sy
 80042c2:	61fb      	str	r3, [r7, #28]
}
 80042c4:	bf00      	nop
 80042c6:	bf00      	nop
 80042c8:	e7fd      	b.n	80042c6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80042ca:	2348      	movs	r3, #72	@ 0x48
 80042cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2b48      	cmp	r3, #72	@ 0x48
 80042d2:	d00b      	beq.n	80042ec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80042d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d8:	f383 8811 	msr	BASEPRI, r3
 80042dc:	f3bf 8f6f 	isb	sy
 80042e0:	f3bf 8f4f 	dsb	sy
 80042e4:	61bb      	str	r3, [r7, #24]
}
 80042e6:	bf00      	nop
 80042e8:	bf00      	nop
 80042ea:	e7fd      	b.n	80042e8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80042ec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80042f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00d      	beq.n	8004314 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80042f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004300:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	4613      	mov	r3, r2
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	68b9      	ldr	r1, [r7, #8]
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 f840 	bl	8004394 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004316:	4618      	mov	r0, r3
 8004318:	3730      	adds	r7, #48	@ 0x30
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800431e:	b580      	push	{r7, lr}
 8004320:	b08a      	sub	sp, #40	@ 0x28
 8004322:	af02      	add	r7, sp, #8
 8004324:	60f8      	str	r0, [r7, #12]
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	4613      	mov	r3, r2
 800432a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10b      	bne.n	800434a <xQueueGenericCreate+0x2c>
	__asm volatile
 8004332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004336:	f383 8811 	msr	BASEPRI, r3
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	613b      	str	r3, [r7, #16]
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop
 8004348:	e7fd      	b.n	8004346 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	fb02 f303 	mul.w	r3, r2, r3
 8004352:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	3348      	adds	r3, #72	@ 0x48
 8004358:	4618      	mov	r0, r3
 800435a:	f7ff fa67 	bl	800382c <pvPortMalloc>
 800435e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d011      	beq.n	800438a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	3348      	adds	r3, #72	@ 0x48
 800436e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004378:	79fa      	ldrb	r2, [r7, #7]
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	4613      	mov	r3, r2
 8004380:	697a      	ldr	r2, [r7, #20]
 8004382:	68b9      	ldr	r1, [r7, #8]
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f000 f805 	bl	8004394 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800438a:	69bb      	ldr	r3, [r7, #24]
	}
 800438c:	4618      	mov	r0, r3
 800438e:	3720      	adds	r7, #32
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
 80043a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d103      	bne.n	80043b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	69ba      	ldr	r2, [r7, #24]
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	e002      	b.n	80043b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	68ba      	ldr	r2, [r7, #8]
 80043c0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80043c2:	2101      	movs	r1, #1
 80043c4:	69b8      	ldr	r0, [r7, #24]
 80043c6:	f7ff fec3 	bl	8004150 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80043ca:	bf00      	nop
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
	...

080043d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b08e      	sub	sp, #56	@ 0x38
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
 80043e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80043e2:	2300      	movs	r3, #0
 80043e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80043ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10b      	bne.n	8004408 <xQueueGenericSend+0x34>
	__asm volatile
 80043f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f4:	f383 8811 	msr	BASEPRI, r3
 80043f8:	f3bf 8f6f 	isb	sy
 80043fc:	f3bf 8f4f 	dsb	sy
 8004400:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004402:	bf00      	nop
 8004404:	bf00      	nop
 8004406:	e7fd      	b.n	8004404 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d103      	bne.n	8004416 <xQueueGenericSend+0x42>
 800440e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <xQueueGenericSend+0x46>
 8004416:	2301      	movs	r3, #1
 8004418:	e000      	b.n	800441c <xQueueGenericSend+0x48>
 800441a:	2300      	movs	r3, #0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10b      	bne.n	8004438 <xQueueGenericSend+0x64>
	__asm volatile
 8004420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004424:	f383 8811 	msr	BASEPRI, r3
 8004428:	f3bf 8f6f 	isb	sy
 800442c:	f3bf 8f4f 	dsb	sy
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004432:	bf00      	nop
 8004434:	bf00      	nop
 8004436:	e7fd      	b.n	8004434 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	2b02      	cmp	r3, #2
 800443c:	d103      	bne.n	8004446 <xQueueGenericSend+0x72>
 800443e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004442:	2b01      	cmp	r3, #1
 8004444:	d101      	bne.n	800444a <xQueueGenericSend+0x76>
 8004446:	2301      	movs	r3, #1
 8004448:	e000      	b.n	800444c <xQueueGenericSend+0x78>
 800444a:	2300      	movs	r3, #0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10b      	bne.n	8004468 <xQueueGenericSend+0x94>
	__asm volatile
 8004450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004454:	f383 8811 	msr	BASEPRI, r3
 8004458:	f3bf 8f6f 	isb	sy
 800445c:	f3bf 8f4f 	dsb	sy
 8004460:	623b      	str	r3, [r7, #32]
}
 8004462:	bf00      	nop
 8004464:	bf00      	nop
 8004466:	e7fd      	b.n	8004464 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004468:	f001 f9e6 	bl	8005838 <xTaskGetSchedulerState>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d102      	bne.n	8004478 <xQueueGenericSend+0xa4>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <xQueueGenericSend+0xa8>
 8004478:	2301      	movs	r3, #1
 800447a:	e000      	b.n	800447e <xQueueGenericSend+0xaa>
 800447c:	2300      	movs	r3, #0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d10b      	bne.n	800449a <xQueueGenericSend+0xc6>
	__asm volatile
 8004482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004486:	f383 8811 	msr	BASEPRI, r3
 800448a:	f3bf 8f6f 	isb	sy
 800448e:	f3bf 8f4f 	dsb	sy
 8004492:	61fb      	str	r3, [r7, #28]
}
 8004494:	bf00      	nop
 8004496:	bf00      	nop
 8004498:	e7fd      	b.n	8004496 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800449a:	f7ff fd57 	bl	8003f4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800449e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d302      	bcc.n	80044b0 <xQueueGenericSend+0xdc>
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d129      	bne.n	8004504 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	68b9      	ldr	r1, [r7, #8]
 80044b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80044b6:	f000 fa0f 	bl	80048d8 <prvCopyDataToQueue>
 80044ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d010      	beq.n	80044e6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c6:	3324      	adds	r3, #36	@ 0x24
 80044c8:	4618      	mov	r0, r3
 80044ca:	f000 ffef 	bl	80054ac <xTaskRemoveFromEventList>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d013      	beq.n	80044fc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80044d4:	4b3f      	ldr	r3, [pc, #252]	@ (80045d4 <xQueueGenericSend+0x200>)
 80044d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044da:	601a      	str	r2, [r3, #0]
 80044dc:	f3bf 8f4f 	dsb	sy
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	e00a      	b.n	80044fc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80044e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d007      	beq.n	80044fc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80044ec:	4b39      	ldr	r3, [pc, #228]	@ (80045d4 <xQueueGenericSend+0x200>)
 80044ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044f2:	601a      	str	r2, [r3, #0]
 80044f4:	f3bf 8f4f 	dsb	sy
 80044f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80044fc:	f7ff fd56 	bl	8003fac <vPortExitCritical>
				return pdPASS;
 8004500:	2301      	movs	r3, #1
 8004502:	e063      	b.n	80045cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d103      	bne.n	8004512 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800450a:	f7ff fd4f 	bl	8003fac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800450e:	2300      	movs	r3, #0
 8004510:	e05c      	b.n	80045cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004514:	2b00      	cmp	r3, #0
 8004516:	d106      	bne.n	8004526 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004518:	f107 0314 	add.w	r3, r7, #20
 800451c:	4618      	mov	r0, r3
 800451e:	f001 f829 	bl	8005574 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004522:	2301      	movs	r3, #1
 8004524:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004526:	f7ff fd41 	bl	8003fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800452a:	f000 fd97 	bl	800505c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800452e:	f7ff fd0d 	bl	8003f4c <vPortEnterCritical>
 8004532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004534:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004538:	b25b      	sxtb	r3, r3
 800453a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800453e:	d103      	bne.n	8004548 <xQueueGenericSend+0x174>
 8004540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004542:	2200      	movs	r2, #0
 8004544:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800454e:	b25b      	sxtb	r3, r3
 8004550:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004554:	d103      	bne.n	800455e <xQueueGenericSend+0x18a>
 8004556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004558:	2200      	movs	r2, #0
 800455a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800455e:	f7ff fd25 	bl	8003fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004562:	1d3a      	adds	r2, r7, #4
 8004564:	f107 0314 	add.w	r3, r7, #20
 8004568:	4611      	mov	r1, r2
 800456a:	4618      	mov	r0, r3
 800456c:	f001 f818 	bl	80055a0 <xTaskCheckForTimeOut>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d124      	bne.n	80045c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004576:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004578:	f000 faa6 	bl	8004ac8 <prvIsQueueFull>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d018      	beq.n	80045b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004584:	3310      	adds	r3, #16
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	4611      	mov	r1, r2
 800458a:	4618      	mov	r0, r3
 800458c:	f000 ff3c 	bl	8005408 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004590:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004592:	f000 fa31 	bl	80049f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004596:	f000 fd6f 	bl	8005078 <xTaskResumeAll>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	f47f af7c 	bne.w	800449a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80045a2:	4b0c      	ldr	r3, [pc, #48]	@ (80045d4 <xQueueGenericSend+0x200>)
 80045a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	e772      	b.n	800449a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80045b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80045b6:	f000 fa1f 	bl	80049f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80045ba:	f000 fd5d 	bl	8005078 <xTaskResumeAll>
 80045be:	e76c      	b.n	800449a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80045c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80045c2:	f000 fa19 	bl	80049f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80045c6:	f000 fd57 	bl	8005078 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80045ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3738      	adds	r7, #56	@ 0x38
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	e000ed04 	.word	0xe000ed04

080045d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b090      	sub	sp, #64	@ 0x40
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
 80045e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80045ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10b      	bne.n	8004608 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80045f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f4:	f383 8811 	msr	BASEPRI, r3
 80045f8:	f3bf 8f6f 	isb	sy
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004602:	bf00      	nop
 8004604:	bf00      	nop
 8004606:	e7fd      	b.n	8004604 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d103      	bne.n	8004616 <xQueueGenericSendFromISR+0x3e>
 800460e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <xQueueGenericSendFromISR+0x42>
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <xQueueGenericSendFromISR+0x44>
 800461a:	2300      	movs	r3, #0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10b      	bne.n	8004638 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004624:	f383 8811 	msr	BASEPRI, r3
 8004628:	f3bf 8f6f 	isb	sy
 800462c:	f3bf 8f4f 	dsb	sy
 8004630:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004632:	bf00      	nop
 8004634:	bf00      	nop
 8004636:	e7fd      	b.n	8004634 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	2b02      	cmp	r3, #2
 800463c:	d103      	bne.n	8004646 <xQueueGenericSendFromISR+0x6e>
 800463e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004642:	2b01      	cmp	r3, #1
 8004644:	d101      	bne.n	800464a <xQueueGenericSendFromISR+0x72>
 8004646:	2301      	movs	r3, #1
 8004648:	e000      	b.n	800464c <xQueueGenericSendFromISR+0x74>
 800464a:	2300      	movs	r3, #0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10b      	bne.n	8004668 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004654:	f383 8811 	msr	BASEPRI, r3
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	f3bf 8f4f 	dsb	sy
 8004660:	623b      	str	r3, [r7, #32]
}
 8004662:	bf00      	nop
 8004664:	bf00      	nop
 8004666:	e7fd      	b.n	8004664 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004668:	f7ff fd32 	bl	80040d0 <vPortValidateInterruptPriority>
	__asm volatile
 800466c:	f3ef 8211 	mrs	r2, BASEPRI
 8004670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004674:	f383 8811 	msr	BASEPRI, r3
 8004678:	f3bf 8f6f 	isb	sy
 800467c:	f3bf 8f4f 	dsb	sy
 8004680:	61fa      	str	r2, [r7, #28]
 8004682:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8004684:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004686:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800468a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800468c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800468e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004690:	429a      	cmp	r2, r3
 8004692:	d302      	bcc.n	800469a <xQueueGenericSendFromISR+0xc2>
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	2b02      	cmp	r3, #2
 8004698:	d12f      	bne.n	80046fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800469a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800469c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046aa:	683a      	ldr	r2, [r7, #0]
 80046ac:	68b9      	ldr	r1, [r7, #8]
 80046ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80046b0:	f000 f912 	bl	80048d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80046b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80046b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046bc:	d112      	bne.n	80046e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d016      	beq.n	80046f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046c8:	3324      	adds	r3, #36	@ 0x24
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 feee 	bl	80054ac <xTaskRemoveFromEventList>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00e      	beq.n	80046f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d00b      	beq.n	80046f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	601a      	str	r2, [r3, #0]
 80046e2:	e007      	b.n	80046f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80046e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80046e8:	3301      	adds	r3, #1
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	b25a      	sxtb	r2, r3
 80046ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80046f4:	2301      	movs	r3, #1
 80046f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80046f8:	e001      	b.n	80046fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80046fa:	2300      	movs	r3, #0
 80046fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004700:	617b      	str	r3, [r7, #20]
	__asm volatile
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f383 8811 	msr	BASEPRI, r3
}
 8004708:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800470a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800470c:	4618      	mov	r0, r3
 800470e:	3740      	adds	r7, #64	@ 0x40
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b08c      	sub	sp, #48	@ 0x30
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004720:	2300      	movs	r3, #0
 8004722:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472a:	2b00      	cmp	r3, #0
 800472c:	d10b      	bne.n	8004746 <xQueueReceive+0x32>
	__asm volatile
 800472e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004732:	f383 8811 	msr	BASEPRI, r3
 8004736:	f3bf 8f6f 	isb	sy
 800473a:	f3bf 8f4f 	dsb	sy
 800473e:	623b      	str	r3, [r7, #32]
}
 8004740:	bf00      	nop
 8004742:	bf00      	nop
 8004744:	e7fd      	b.n	8004742 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d103      	bne.n	8004754 <xQueueReceive+0x40>
 800474c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004750:	2b00      	cmp	r3, #0
 8004752:	d101      	bne.n	8004758 <xQueueReceive+0x44>
 8004754:	2301      	movs	r3, #1
 8004756:	e000      	b.n	800475a <xQueueReceive+0x46>
 8004758:	2300      	movs	r3, #0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10b      	bne.n	8004776 <xQueueReceive+0x62>
	__asm volatile
 800475e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004762:	f383 8811 	msr	BASEPRI, r3
 8004766:	f3bf 8f6f 	isb	sy
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	61fb      	str	r3, [r7, #28]
}
 8004770:	bf00      	nop
 8004772:	bf00      	nop
 8004774:	e7fd      	b.n	8004772 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004776:	f001 f85f 	bl	8005838 <xTaskGetSchedulerState>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d102      	bne.n	8004786 <xQueueReceive+0x72>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <xQueueReceive+0x76>
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <xQueueReceive+0x78>
 800478a:	2300      	movs	r3, #0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10b      	bne.n	80047a8 <xQueueReceive+0x94>
	__asm volatile
 8004790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	61bb      	str	r3, [r7, #24]
}
 80047a2:	bf00      	nop
 80047a4:	bf00      	nop
 80047a6:	e7fd      	b.n	80047a4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047a8:	f7ff fbd0 	bl	8003f4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d01f      	beq.n	80047f8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80047b8:	68b9      	ldr	r1, [r7, #8]
 80047ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80047bc:	f000 f8f6 	bl	80049ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80047c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c2:	1e5a      	subs	r2, r3, #1
 80047c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00f      	beq.n	80047f0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d2:	3310      	adds	r3, #16
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 fe69 	bl	80054ac <xTaskRemoveFromEventList>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d007      	beq.n	80047f0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80047e0:	4b3c      	ldr	r3, [pc, #240]	@ (80048d4 <xQueueReceive+0x1c0>)
 80047e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047e6:	601a      	str	r2, [r3, #0]
 80047e8:	f3bf 8f4f 	dsb	sy
 80047ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80047f0:	f7ff fbdc 	bl	8003fac <vPortExitCritical>
				return pdPASS;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e069      	b.n	80048cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d103      	bne.n	8004806 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80047fe:	f7ff fbd5 	bl	8003fac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004802:	2300      	movs	r3, #0
 8004804:	e062      	b.n	80048cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004808:	2b00      	cmp	r3, #0
 800480a:	d106      	bne.n	800481a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800480c:	f107 0310 	add.w	r3, r7, #16
 8004810:	4618      	mov	r0, r3
 8004812:	f000 feaf 	bl	8005574 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004816:	2301      	movs	r3, #1
 8004818:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800481a:	f7ff fbc7 	bl	8003fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800481e:	f000 fc1d 	bl	800505c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004822:	f7ff fb93 	bl	8003f4c <vPortEnterCritical>
 8004826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004828:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800482c:	b25b      	sxtb	r3, r3
 800482e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004832:	d103      	bne.n	800483c <xQueueReceive+0x128>
 8004834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004836:	2200      	movs	r2, #0
 8004838:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800483c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800483e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004842:	b25b      	sxtb	r3, r3
 8004844:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004848:	d103      	bne.n	8004852 <xQueueReceive+0x13e>
 800484a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004852:	f7ff fbab 	bl	8003fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004856:	1d3a      	adds	r2, r7, #4
 8004858:	f107 0310 	add.w	r3, r7, #16
 800485c:	4611      	mov	r1, r2
 800485e:	4618      	mov	r0, r3
 8004860:	f000 fe9e 	bl	80055a0 <xTaskCheckForTimeOut>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d123      	bne.n	80048b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800486a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800486c:	f000 f916 	bl	8004a9c <prvIsQueueEmpty>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d017      	beq.n	80048a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004878:	3324      	adds	r3, #36	@ 0x24
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	4611      	mov	r1, r2
 800487e:	4618      	mov	r0, r3
 8004880:	f000 fdc2 	bl	8005408 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004884:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004886:	f000 f8b7 	bl	80049f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800488a:	f000 fbf5 	bl	8005078 <xTaskResumeAll>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d189      	bne.n	80047a8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004894:	4b0f      	ldr	r3, [pc, #60]	@ (80048d4 <xQueueReceive+0x1c0>)
 8004896:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	f3bf 8f6f 	isb	sy
 80048a4:	e780      	b.n	80047a8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80048a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048a8:	f000 f8a6 	bl	80049f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048ac:	f000 fbe4 	bl	8005078 <xTaskResumeAll>
 80048b0:	e77a      	b.n	80047a8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80048b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048b4:	f000 f8a0 	bl	80049f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048b8:	f000 fbde 	bl	8005078 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048be:	f000 f8ed 	bl	8004a9c <prvIsQueueEmpty>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f43f af6f 	beq.w	80047a8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80048ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3730      	adds	r7, #48	@ 0x30
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	e000ed04 	.word	0xe000ed04

080048d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80048e4:	2300      	movs	r3, #0
 80048e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d10d      	bne.n	8004912 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d14d      	bne.n	800499a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	4618      	mov	r0, r3
 8004904:	f000 ffb6 	bl	8005874 <xTaskPriorityDisinherit>
 8004908:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	609a      	str	r2, [r3, #8]
 8004910:	e043      	b.n	800499a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d119      	bne.n	800494c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6858      	ldr	r0, [r3, #4]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004920:	461a      	mov	r2, r3
 8004922:	68b9      	ldr	r1, [r7, #8]
 8004924:	f001 fd18 	bl	8006358 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	685a      	ldr	r2, [r3, #4]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004930:	441a      	add	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	429a      	cmp	r2, r3
 8004940:	d32b      	bcc.n	800499a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	605a      	str	r2, [r3, #4]
 800494a:	e026      	b.n	800499a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	68d8      	ldr	r0, [r3, #12]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004954:	461a      	mov	r2, r3
 8004956:	68b9      	ldr	r1, [r7, #8]
 8004958:	f001 fcfe 	bl	8006358 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	68da      	ldr	r2, [r3, #12]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004964:	425b      	negs	r3, r3
 8004966:	441a      	add	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	68da      	ldr	r2, [r3, #12]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d207      	bcs.n	8004988 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004980:	425b      	negs	r3, r3
 8004982:	441a      	add	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b02      	cmp	r3, #2
 800498c:	d105      	bne.n	800499a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	3b01      	subs	r3, #1
 8004998:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80049a2:	697b      	ldr	r3, [r7, #20]
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3718      	adds	r7, #24
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d018      	beq.n	80049f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	68da      	ldr	r2, [r3, #12]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c6:	441a      	add	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68da      	ldr	r2, [r3, #12]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d303      	bcc.n	80049e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68d9      	ldr	r1, [r3, #12]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e8:	461a      	mov	r2, r3
 80049ea:	6838      	ldr	r0, [r7, #0]
 80049ec:	f001 fcb4 	bl	8006358 <memcpy>
	}
}
 80049f0:	bf00      	nop
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004a00:	f7ff faa4 	bl	8003f4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a0c:	e011      	b.n	8004a32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d012      	beq.n	8004a3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	3324      	adds	r3, #36	@ 0x24
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 fd46 	bl	80054ac <xTaskRemoveFromEventList>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004a26:	f000 fe1f 	bl	8005668 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004a2a:	7bfb      	ldrb	r3, [r7, #15]
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	dce9      	bgt.n	8004a0e <prvUnlockQueue+0x16>
 8004a3a:	e000      	b.n	8004a3e <prvUnlockQueue+0x46>
					break;
 8004a3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	22ff      	movs	r2, #255	@ 0xff
 8004a42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004a46:	f7ff fab1 	bl	8003fac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004a4a:	f7ff fa7f 	bl	8003f4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a56:	e011      	b.n	8004a7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d012      	beq.n	8004a86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3310      	adds	r3, #16
 8004a64:	4618      	mov	r0, r3
 8004a66:	f000 fd21 	bl	80054ac <xTaskRemoveFromEventList>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004a70:	f000 fdfa 	bl	8005668 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004a74:	7bbb      	ldrb	r3, [r7, #14]
 8004a76:	3b01      	subs	r3, #1
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	dce9      	bgt.n	8004a58 <prvUnlockQueue+0x60>
 8004a84:	e000      	b.n	8004a88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004a86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	22ff      	movs	r2, #255	@ 0xff
 8004a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004a90:	f7ff fa8c 	bl	8003fac <vPortExitCritical>
}
 8004a94:	bf00      	nop
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004aa4:	f7ff fa52 	bl	8003f4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d102      	bne.n	8004ab6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	e001      	b.n	8004aba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004aba:	f7ff fa77 	bl	8003fac <vPortExitCritical>

	return xReturn;
 8004abe:	68fb      	ldr	r3, [r7, #12]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3710      	adds	r7, #16
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ad0:	f7ff fa3c 	bl	8003f4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d102      	bne.n	8004ae6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	60fb      	str	r3, [r7, #12]
 8004ae4:	e001      	b.n	8004aea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004aea:	f7ff fa5f 	bl	8003fac <vPortExitCritical>

	return xReturn;
 8004aee:	68fb      	ldr	r3, [r7, #12]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004af8:	b480      	push	{r7}
 8004afa:	b085      	sub	sp, #20
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b02:	2300      	movs	r3, #0
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	e014      	b.n	8004b32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004b08:	4a0e      	ldr	r2, [pc, #56]	@ (8004b44 <vQueueAddToRegistry+0x4c>)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10b      	bne.n	8004b2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004b14:	490b      	ldr	r1, [pc, #44]	@ (8004b44 <vQueueAddToRegistry+0x4c>)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004b1e:	4a09      	ldr	r2, [pc, #36]	@ (8004b44 <vQueueAddToRegistry+0x4c>)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	4413      	add	r3, r2
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004b2a:	e006      	b.n	8004b3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	60fb      	str	r3, [r7, #12]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2b07      	cmp	r3, #7
 8004b36:	d9e7      	bls.n	8004b08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004b38:	bf00      	nop
 8004b3a:	bf00      	nop
 8004b3c:	3714      	adds	r7, #20
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bc80      	pop	{r7}
 8004b42:	4770      	bx	lr
 8004b44:	20001708 	.word	0x20001708

08004b48 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004b58:	f7ff f9f8 	bl	8003f4c <vPortEnterCritical>
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b62:	b25b      	sxtb	r3, r3
 8004b64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b68:	d103      	bne.n	8004b72 <vQueueWaitForMessageRestricted+0x2a>
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b78:	b25b      	sxtb	r3, r3
 8004b7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b7e:	d103      	bne.n	8004b88 <vQueueWaitForMessageRestricted+0x40>
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b88:	f7ff fa10 	bl	8003fac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d106      	bne.n	8004ba2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	3324      	adds	r3, #36	@ 0x24
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	68b9      	ldr	r1, [r7, #8]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f000 fc59 	bl	8005454 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004ba2:	6978      	ldr	r0, [r7, #20]
 8004ba4:	f7ff ff28 	bl	80049f8 <prvUnlockQueue>
	}
 8004ba8:	bf00      	nop
 8004baa:	3718      	adds	r7, #24
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b08e      	sub	sp, #56	@ 0x38
 8004bb4:	af04      	add	r7, sp, #16
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
 8004bbc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d10b      	bne.n	8004bdc <xTaskCreateStatic+0x2c>
	__asm volatile
 8004bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc8:	f383 8811 	msr	BASEPRI, r3
 8004bcc:	f3bf 8f6f 	isb	sy
 8004bd0:	f3bf 8f4f 	dsb	sy
 8004bd4:	623b      	str	r3, [r7, #32]
}
 8004bd6:	bf00      	nop
 8004bd8:	bf00      	nop
 8004bda:	e7fd      	b.n	8004bd8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d10b      	bne.n	8004bfa <xTaskCreateStatic+0x4a>
	__asm volatile
 8004be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be6:	f383 8811 	msr	BASEPRI, r3
 8004bea:	f3bf 8f6f 	isb	sy
 8004bee:	f3bf 8f4f 	dsb	sy
 8004bf2:	61fb      	str	r3, [r7, #28]
}
 8004bf4:	bf00      	nop
 8004bf6:	bf00      	nop
 8004bf8:	e7fd      	b.n	8004bf6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004bfa:	23a0      	movs	r3, #160	@ 0xa0
 8004bfc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	2ba0      	cmp	r3, #160	@ 0xa0
 8004c02:	d00b      	beq.n	8004c1c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c08:	f383 8811 	msr	BASEPRI, r3
 8004c0c:	f3bf 8f6f 	isb	sy
 8004c10:	f3bf 8f4f 	dsb	sy
 8004c14:	61bb      	str	r3, [r7, #24]
}
 8004c16:	bf00      	nop
 8004c18:	bf00      	nop
 8004c1a:	e7fd      	b.n	8004c18 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004c1c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01e      	beq.n	8004c62 <xTaskCreateStatic+0xb2>
 8004c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d01b      	beq.n	8004c62 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c2c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c32:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c36:	2202      	movs	r2, #2
 8004c38:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	9303      	str	r3, [sp, #12]
 8004c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c42:	9302      	str	r3, [sp, #8]
 8004c44:	f107 0314 	add.w	r3, r7, #20
 8004c48:	9301      	str	r3, [sp, #4]
 8004c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c4c:	9300      	str	r3, [sp, #0]
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	68b9      	ldr	r1, [r7, #8]
 8004c54:	68f8      	ldr	r0, [r7, #12]
 8004c56:	f000 f851 	bl	8004cfc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004c5c:	f000 f8ee 	bl	8004e3c <prvAddNewTaskToReadyList>
 8004c60:	e001      	b.n	8004c66 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004c62:	2300      	movs	r3, #0
 8004c64:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004c66:	697b      	ldr	r3, [r7, #20]
	}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3728      	adds	r7, #40	@ 0x28
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b08c      	sub	sp, #48	@ 0x30
 8004c74:	af04      	add	r7, sp, #16
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	603b      	str	r3, [r7, #0]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004c80:	88fb      	ldrh	r3, [r7, #6]
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7fe fdd1 	bl	800382c <pvPortMalloc>
 8004c8a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00e      	beq.n	8004cb0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004c92:	20a0      	movs	r0, #160	@ 0xa0
 8004c94:	f7fe fdca 	bl	800382c <pvPortMalloc>
 8004c98:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d003      	beq.n	8004ca8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ca6:	e005      	b.n	8004cb4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004ca8:	6978      	ldr	r0, [r7, #20]
 8004caa:	f7fe fe8d 	bl	80039c8 <vPortFree>
 8004cae:	e001      	b.n	8004cb4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d017      	beq.n	8004cea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004cc2:	88fa      	ldrh	r2, [r7, #6]
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	9303      	str	r3, [sp, #12]
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	9302      	str	r3, [sp, #8]
 8004ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cce:	9301      	str	r3, [sp, #4]
 8004cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cd2:	9300      	str	r3, [sp, #0]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	68b9      	ldr	r1, [r7, #8]
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f000 f80f 	bl	8004cfc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004cde:	69f8      	ldr	r0, [r7, #28]
 8004ce0:	f000 f8ac 	bl	8004e3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	61bb      	str	r3, [r7, #24]
 8004ce8:	e002      	b.n	8004cf0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004cea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004cee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004cf0:	69bb      	ldr	r3, [r7, #24]
	}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3720      	adds	r7, #32
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
	...

08004cfc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b088      	sub	sp, #32
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
 8004d08:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004d14:	3b01      	subs	r3, #1
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	4413      	add	r3, r2
 8004d1a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	f023 0307 	bic.w	r3, r3, #7
 8004d22:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	f003 0307 	and.w	r3, r3, #7
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00b      	beq.n	8004d46 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d32:	f383 8811 	msr	BASEPRI, r3
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	f3bf 8f4f 	dsb	sy
 8004d3e:	617b      	str	r3, [r7, #20]
}
 8004d40:	bf00      	nop
 8004d42:	bf00      	nop
 8004d44:	e7fd      	b.n	8004d42 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d01f      	beq.n	8004d8c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	61fb      	str	r3, [r7, #28]
 8004d50:	e012      	b.n	8004d78 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	4413      	add	r3, r2
 8004d58:	7819      	ldrb	r1, [r3, #0]
 8004d5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	4413      	add	r3, r2
 8004d60:	3334      	adds	r3, #52	@ 0x34
 8004d62:	460a      	mov	r2, r1
 8004d64:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d006      	beq.n	8004d80 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	3301      	adds	r3, #1
 8004d76:	61fb      	str	r3, [r7, #28]
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	2b0f      	cmp	r3, #15
 8004d7c:	d9e9      	bls.n	8004d52 <prvInitialiseNewTask+0x56>
 8004d7e:	e000      	b.n	8004d82 <prvInitialiseNewTask+0x86>
			{
				break;
 8004d80:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d8a:	e003      	b.n	8004d94 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d96:	2b06      	cmp	r3, #6
 8004d98:	d901      	bls.n	8004d9e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d9a:	2306      	movs	r3, #6
 8004d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004da2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004da8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dac:	2200      	movs	r2, #0
 8004dae:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db2:	3304      	adds	r3, #4
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7fe ff44 	bl	8003c42 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dbc:	3318      	adds	r3, #24
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fe ff3f 	bl	8003c42 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dc8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dcc:	f1c3 0207 	rsb	r2, r3, #7
 8004dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dd8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dec:	334c      	adds	r3, #76	@ 0x4c
 8004dee:	224c      	movs	r2, #76	@ 0x4c
 8004df0:	2100      	movs	r1, #0
 8004df2:	4618      	mov	r0, r3
 8004df4:	f001 fa26 	bl	8006244 <memset>
 8004df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dfa:	4a0d      	ldr	r2, [pc, #52]	@ (8004e30 <prvInitialiseNewTask+0x134>)
 8004dfc:	651a      	str	r2, [r3, #80]	@ 0x50
 8004dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e00:	4a0c      	ldr	r2, [pc, #48]	@ (8004e34 <prvInitialiseNewTask+0x138>)
 8004e02:	655a      	str	r2, [r3, #84]	@ 0x54
 8004e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e06:	4a0c      	ldr	r2, [pc, #48]	@ (8004e38 <prvInitialiseNewTask+0x13c>)
 8004e08:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e0a:	683a      	ldr	r2, [r7, #0]
 8004e0c:	68f9      	ldr	r1, [r7, #12]
 8004e0e:	69b8      	ldr	r0, [r7, #24]
 8004e10:	f7fe ffa8 	bl	8003d64 <pxPortInitialiseStack>
 8004e14:	4602      	mov	r2, r0
 8004e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e18:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d002      	beq.n	8004e26 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e26:	bf00      	nop
 8004e28:	3720      	adds	r7, #32
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	20001970 	.word	0x20001970
 8004e34:	200019d8 	.word	0x200019d8
 8004e38:	20001a40 	.word	0x20001a40

08004e3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b082      	sub	sp, #8
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004e44:	f7ff f882 	bl	8003f4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004e48:	4b2a      	ldr	r3, [pc, #168]	@ (8004ef4 <prvAddNewTaskToReadyList+0xb8>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	4a29      	ldr	r2, [pc, #164]	@ (8004ef4 <prvAddNewTaskToReadyList+0xb8>)
 8004e50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004e52:	4b29      	ldr	r3, [pc, #164]	@ (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d109      	bne.n	8004e6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004e5a:	4a27      	ldr	r2, [pc, #156]	@ (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004e60:	4b24      	ldr	r3, [pc, #144]	@ (8004ef4 <prvAddNewTaskToReadyList+0xb8>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d110      	bne.n	8004e8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004e68:	f000 fc22 	bl	80056b0 <prvInitialiseTaskLists>
 8004e6c:	e00d      	b.n	8004e8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004e6e:	4b23      	ldr	r3, [pc, #140]	@ (8004efc <prvAddNewTaskToReadyList+0xc0>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d109      	bne.n	8004e8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004e76:	4b20      	ldr	r3, [pc, #128]	@ (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d802      	bhi.n	8004e8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004e84:	4a1c      	ldr	r2, [pc, #112]	@ (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8004f00 <prvAddNewTaskToReadyList+0xc4>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	4a1b      	ldr	r2, [pc, #108]	@ (8004f00 <prvAddNewTaskToReadyList+0xc4>)
 8004e92:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e98:	2201      	movs	r2, #1
 8004e9a:	409a      	lsls	r2, r3
 8004e9c:	4b19      	ldr	r3, [pc, #100]	@ (8004f04 <prvAddNewTaskToReadyList+0xc8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	4a18      	ldr	r2, [pc, #96]	@ (8004f04 <prvAddNewTaskToReadyList+0xc8>)
 8004ea4:	6013      	str	r3, [r2, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eaa:	4613      	mov	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	4a15      	ldr	r2, [pc, #84]	@ (8004f08 <prvAddNewTaskToReadyList+0xcc>)
 8004eb4:	441a      	add	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	f7fe fecc 	bl	8003c5a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004ec2:	f7ff f873 	bl	8003fac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8004efc <prvAddNewTaskToReadyList+0xc0>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00e      	beq.n	8004eec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ece:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d207      	bcs.n	8004eec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004edc:	4b0b      	ldr	r3, [pc, #44]	@ (8004f0c <prvAddNewTaskToReadyList+0xd0>)
 8004ede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	f3bf 8f4f 	dsb	sy
 8004ee8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004eec:	bf00      	nop
 8004eee:	3708      	adds	r7, #8
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	20001848 	.word	0x20001848
 8004ef8:	20001748 	.word	0x20001748
 8004efc:	20001854 	.word	0x20001854
 8004f00:	20001864 	.word	0x20001864
 8004f04:	20001850 	.word	0x20001850
 8004f08:	2000174c 	.word	0x2000174c
 8004f0c:	e000ed04 	.word	0xe000ed04

08004f10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d018      	beq.n	8004f54 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004f22:	4b14      	ldr	r3, [pc, #80]	@ (8004f74 <vTaskDelay+0x64>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00b      	beq.n	8004f42 <vTaskDelay+0x32>
	__asm volatile
 8004f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2e:	f383 8811 	msr	BASEPRI, r3
 8004f32:	f3bf 8f6f 	isb	sy
 8004f36:	f3bf 8f4f 	dsb	sy
 8004f3a:	60bb      	str	r3, [r7, #8]
}
 8004f3c:	bf00      	nop
 8004f3e:	bf00      	nop
 8004f40:	e7fd      	b.n	8004f3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004f42:	f000 f88b 	bl	800505c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004f46:	2100      	movs	r1, #0
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 fd1b 	bl	8005984 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004f4e:	f000 f893 	bl	8005078 <xTaskResumeAll>
 8004f52:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d107      	bne.n	8004f6a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004f5a:	4b07      	ldr	r3, [pc, #28]	@ (8004f78 <vTaskDelay+0x68>)
 8004f5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f60:	601a      	str	r2, [r3, #0]
 8004f62:	f3bf 8f4f 	dsb	sy
 8004f66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004f6a:	bf00      	nop
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	20001870 	.word	0x20001870
 8004f78:	e000ed04 	.word	0xe000ed04

08004f7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b08a      	sub	sp, #40	@ 0x28
 8004f80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004f82:	2300      	movs	r3, #0
 8004f84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004f86:	2300      	movs	r3, #0
 8004f88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004f8a:	463a      	mov	r2, r7
 8004f8c:	1d39      	adds	r1, r7, #4
 8004f8e:	f107 0308 	add.w	r3, r7, #8
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7fb fe64 	bl	8000c60 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004f98:	6839      	ldr	r1, [r7, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	9202      	str	r2, [sp, #8]
 8004fa0:	9301      	str	r3, [sp, #4]
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	460a      	mov	r2, r1
 8004faa:	4924      	ldr	r1, [pc, #144]	@ (800503c <vTaskStartScheduler+0xc0>)
 8004fac:	4824      	ldr	r0, [pc, #144]	@ (8005040 <vTaskStartScheduler+0xc4>)
 8004fae:	f7ff fdff 	bl	8004bb0 <xTaskCreateStatic>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	4a23      	ldr	r2, [pc, #140]	@ (8005044 <vTaskStartScheduler+0xc8>)
 8004fb6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004fb8:	4b22      	ldr	r3, [pc, #136]	@ (8005044 <vTaskStartScheduler+0xc8>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d002      	beq.n	8004fc6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	617b      	str	r3, [r7, #20]
 8004fc4:	e001      	b.n	8004fca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d102      	bne.n	8004fd6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004fd0:	f000 fd3e 	bl	8005a50 <xTimerCreateTimerTask>
 8004fd4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d11b      	bne.n	8005014 <vTaskStartScheduler+0x98>
	__asm volatile
 8004fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe0:	f383 8811 	msr	BASEPRI, r3
 8004fe4:	f3bf 8f6f 	isb	sy
 8004fe8:	f3bf 8f4f 	dsb	sy
 8004fec:	613b      	str	r3, [r7, #16]
}
 8004fee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004ff0:	4b15      	ldr	r3, [pc, #84]	@ (8005048 <vTaskStartScheduler+0xcc>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	334c      	adds	r3, #76	@ 0x4c
 8004ff6:	4a15      	ldr	r2, [pc, #84]	@ (800504c <vTaskStartScheduler+0xd0>)
 8004ff8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004ffa:	4b15      	ldr	r3, [pc, #84]	@ (8005050 <vTaskStartScheduler+0xd4>)
 8004ffc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005000:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005002:	4b14      	ldr	r3, [pc, #80]	@ (8005054 <vTaskStartScheduler+0xd8>)
 8005004:	2201      	movs	r2, #1
 8005006:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005008:	4b13      	ldr	r3, [pc, #76]	@ (8005058 <vTaskStartScheduler+0xdc>)
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800500e:	f7fe ff2b 	bl	8003e68 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005012:	e00f      	b.n	8005034 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800501a:	d10b      	bne.n	8005034 <vTaskStartScheduler+0xb8>
	__asm volatile
 800501c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005020:	f383 8811 	msr	BASEPRI, r3
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	f3bf 8f4f 	dsb	sy
 800502c:	60fb      	str	r3, [r7, #12]
}
 800502e:	bf00      	nop
 8005030:	bf00      	nop
 8005032:	e7fd      	b.n	8005030 <vTaskStartScheduler+0xb4>
}
 8005034:	bf00      	nop
 8005036:	3718      	adds	r7, #24
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	08006d00 	.word	0x08006d00
 8005040:	08005681 	.word	0x08005681
 8005044:	2000186c 	.word	0x2000186c
 8005048:	20001748 	.word	0x20001748
 800504c:	20000010 	.word	0x20000010
 8005050:	20001868 	.word	0x20001868
 8005054:	20001854 	.word	0x20001854
 8005058:	2000184c 	.word	0x2000184c

0800505c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005060:	4b04      	ldr	r3, [pc, #16]	@ (8005074 <vTaskSuspendAll+0x18>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3301      	adds	r3, #1
 8005066:	4a03      	ldr	r2, [pc, #12]	@ (8005074 <vTaskSuspendAll+0x18>)
 8005068:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800506a:	bf00      	nop
 800506c:	46bd      	mov	sp, r7
 800506e:	bc80      	pop	{r7}
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	20001870 	.word	0x20001870

08005078 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800507e:	2300      	movs	r3, #0
 8005080:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005082:	2300      	movs	r3, #0
 8005084:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005086:	4b42      	ldr	r3, [pc, #264]	@ (8005190 <xTaskResumeAll+0x118>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10b      	bne.n	80050a6 <xTaskResumeAll+0x2e>
	__asm volatile
 800508e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005092:	f383 8811 	msr	BASEPRI, r3
 8005096:	f3bf 8f6f 	isb	sy
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	603b      	str	r3, [r7, #0]
}
 80050a0:	bf00      	nop
 80050a2:	bf00      	nop
 80050a4:	e7fd      	b.n	80050a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80050a6:	f7fe ff51 	bl	8003f4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80050aa:	4b39      	ldr	r3, [pc, #228]	@ (8005190 <xTaskResumeAll+0x118>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	3b01      	subs	r3, #1
 80050b0:	4a37      	ldr	r2, [pc, #220]	@ (8005190 <xTaskResumeAll+0x118>)
 80050b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050b4:	4b36      	ldr	r3, [pc, #216]	@ (8005190 <xTaskResumeAll+0x118>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d161      	bne.n	8005180 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80050bc:	4b35      	ldr	r3, [pc, #212]	@ (8005194 <xTaskResumeAll+0x11c>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d05d      	beq.n	8005180 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050c4:	e02e      	b.n	8005124 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050c6:	4b34      	ldr	r3, [pc, #208]	@ (8005198 <xTaskResumeAll+0x120>)
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	3318      	adds	r3, #24
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fe fe1c 	bl	8003d10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	3304      	adds	r3, #4
 80050dc:	4618      	mov	r0, r3
 80050de:	f7fe fe17 	bl	8003d10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e6:	2201      	movs	r2, #1
 80050e8:	409a      	lsls	r2, r3
 80050ea:	4b2c      	ldr	r3, [pc, #176]	@ (800519c <xTaskResumeAll+0x124>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	4a2a      	ldr	r2, [pc, #168]	@ (800519c <xTaskResumeAll+0x124>)
 80050f2:	6013      	str	r3, [r2, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f8:	4613      	mov	r3, r2
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	4413      	add	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	4a27      	ldr	r2, [pc, #156]	@ (80051a0 <xTaskResumeAll+0x128>)
 8005102:	441a      	add	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	3304      	adds	r3, #4
 8005108:	4619      	mov	r1, r3
 800510a:	4610      	mov	r0, r2
 800510c:	f7fe fda5 	bl	8003c5a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005114:	4b23      	ldr	r3, [pc, #140]	@ (80051a4 <xTaskResumeAll+0x12c>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511a:	429a      	cmp	r2, r3
 800511c:	d302      	bcc.n	8005124 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800511e:	4b22      	ldr	r3, [pc, #136]	@ (80051a8 <xTaskResumeAll+0x130>)
 8005120:	2201      	movs	r2, #1
 8005122:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005124:	4b1c      	ldr	r3, [pc, #112]	@ (8005198 <xTaskResumeAll+0x120>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d1cc      	bne.n	80050c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d001      	beq.n	8005136 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005132:	f000 fb61 	bl	80057f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005136:	4b1d      	ldr	r3, [pc, #116]	@ (80051ac <xTaskResumeAll+0x134>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d010      	beq.n	8005164 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005142:	f000 f845 	bl	80051d0 <xTaskIncrementTick>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d002      	beq.n	8005152 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800514c:	4b16      	ldr	r3, [pc, #88]	@ (80051a8 <xTaskResumeAll+0x130>)
 800514e:	2201      	movs	r2, #1
 8005150:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	3b01      	subs	r3, #1
 8005156:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1f1      	bne.n	8005142 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800515e:	4b13      	ldr	r3, [pc, #76]	@ (80051ac <xTaskResumeAll+0x134>)
 8005160:	2200      	movs	r2, #0
 8005162:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005164:	4b10      	ldr	r3, [pc, #64]	@ (80051a8 <xTaskResumeAll+0x130>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d009      	beq.n	8005180 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800516c:	2301      	movs	r3, #1
 800516e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005170:	4b0f      	ldr	r3, [pc, #60]	@ (80051b0 <xTaskResumeAll+0x138>)
 8005172:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005176:	601a      	str	r2, [r3, #0]
 8005178:	f3bf 8f4f 	dsb	sy
 800517c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005180:	f7fe ff14 	bl	8003fac <vPortExitCritical>

	return xAlreadyYielded;
 8005184:	68bb      	ldr	r3, [r7, #8]
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	20001870 	.word	0x20001870
 8005194:	20001848 	.word	0x20001848
 8005198:	20001808 	.word	0x20001808
 800519c:	20001850 	.word	0x20001850
 80051a0:	2000174c 	.word	0x2000174c
 80051a4:	20001748 	.word	0x20001748
 80051a8:	2000185c 	.word	0x2000185c
 80051ac:	20001858 	.word	0x20001858
 80051b0:	e000ed04 	.word	0xe000ed04

080051b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80051ba:	4b04      	ldr	r3, [pc, #16]	@ (80051cc <xTaskGetTickCount+0x18>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80051c0:	687b      	ldr	r3, [r7, #4]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	370c      	adds	r7, #12
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bc80      	pop	{r7}
 80051ca:	4770      	bx	lr
 80051cc:	2000184c 	.word	0x2000184c

080051d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80051d6:	2300      	movs	r3, #0
 80051d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051da:	4b4f      	ldr	r3, [pc, #316]	@ (8005318 <xTaskIncrementTick+0x148>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f040 808f 	bne.w	8005302 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051e4:	4b4d      	ldr	r3, [pc, #308]	@ (800531c <xTaskIncrementTick+0x14c>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	3301      	adds	r3, #1
 80051ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80051ec:	4a4b      	ldr	r2, [pc, #300]	@ (800531c <xTaskIncrementTick+0x14c>)
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d121      	bne.n	800523c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80051f8:	4b49      	ldr	r3, [pc, #292]	@ (8005320 <xTaskIncrementTick+0x150>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00b      	beq.n	800521a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005206:	f383 8811 	msr	BASEPRI, r3
 800520a:	f3bf 8f6f 	isb	sy
 800520e:	f3bf 8f4f 	dsb	sy
 8005212:	603b      	str	r3, [r7, #0]
}
 8005214:	bf00      	nop
 8005216:	bf00      	nop
 8005218:	e7fd      	b.n	8005216 <xTaskIncrementTick+0x46>
 800521a:	4b41      	ldr	r3, [pc, #260]	@ (8005320 <xTaskIncrementTick+0x150>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	4b40      	ldr	r3, [pc, #256]	@ (8005324 <xTaskIncrementTick+0x154>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a3e      	ldr	r2, [pc, #248]	@ (8005320 <xTaskIncrementTick+0x150>)
 8005226:	6013      	str	r3, [r2, #0]
 8005228:	4a3e      	ldr	r2, [pc, #248]	@ (8005324 <xTaskIncrementTick+0x154>)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6013      	str	r3, [r2, #0]
 800522e:	4b3e      	ldr	r3, [pc, #248]	@ (8005328 <xTaskIncrementTick+0x158>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3301      	adds	r3, #1
 8005234:	4a3c      	ldr	r2, [pc, #240]	@ (8005328 <xTaskIncrementTick+0x158>)
 8005236:	6013      	str	r3, [r2, #0]
 8005238:	f000 fade 	bl	80057f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800523c:	4b3b      	ldr	r3, [pc, #236]	@ (800532c <xTaskIncrementTick+0x15c>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	429a      	cmp	r2, r3
 8005244:	d348      	bcc.n	80052d8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005246:	4b36      	ldr	r3, [pc, #216]	@ (8005320 <xTaskIncrementTick+0x150>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d104      	bne.n	800525a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005250:	4b36      	ldr	r3, [pc, #216]	@ (800532c <xTaskIncrementTick+0x15c>)
 8005252:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005256:	601a      	str	r2, [r3, #0]
					break;
 8005258:	e03e      	b.n	80052d8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800525a:	4b31      	ldr	r3, [pc, #196]	@ (8005320 <xTaskIncrementTick+0x150>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800526a:	693a      	ldr	r2, [r7, #16]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	429a      	cmp	r2, r3
 8005270:	d203      	bcs.n	800527a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005272:	4a2e      	ldr	r2, [pc, #184]	@ (800532c <xTaskIncrementTick+0x15c>)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005278:	e02e      	b.n	80052d8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	3304      	adds	r3, #4
 800527e:	4618      	mov	r0, r3
 8005280:	f7fe fd46 	bl	8003d10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005288:	2b00      	cmp	r3, #0
 800528a:	d004      	beq.n	8005296 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	3318      	adds	r3, #24
 8005290:	4618      	mov	r0, r3
 8005292:	f7fe fd3d 	bl	8003d10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529a:	2201      	movs	r2, #1
 800529c:	409a      	lsls	r2, r3
 800529e:	4b24      	ldr	r3, [pc, #144]	@ (8005330 <xTaskIncrementTick+0x160>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	4a22      	ldr	r2, [pc, #136]	@ (8005330 <xTaskIncrementTick+0x160>)
 80052a6:	6013      	str	r3, [r2, #0]
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052ac:	4613      	mov	r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	4413      	add	r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	4a1f      	ldr	r2, [pc, #124]	@ (8005334 <xTaskIncrementTick+0x164>)
 80052b6:	441a      	add	r2, r3
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	3304      	adds	r3, #4
 80052bc:	4619      	mov	r1, r3
 80052be:	4610      	mov	r0, r2
 80052c0:	f7fe fccb 	bl	8003c5a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005338 <xTaskIncrementTick+0x168>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d3b9      	bcc.n	8005246 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80052d2:	2301      	movs	r3, #1
 80052d4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052d6:	e7b6      	b.n	8005246 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80052d8:	4b17      	ldr	r3, [pc, #92]	@ (8005338 <xTaskIncrementTick+0x168>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052de:	4915      	ldr	r1, [pc, #84]	@ (8005334 <xTaskIncrementTick+0x164>)
 80052e0:	4613      	mov	r3, r2
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	4413      	add	r3, r2
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	440b      	add	r3, r1
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d901      	bls.n	80052f4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80052f0:	2301      	movs	r3, #1
 80052f2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80052f4:	4b11      	ldr	r3, [pc, #68]	@ (800533c <xTaskIncrementTick+0x16c>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d007      	beq.n	800530c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80052fc:	2301      	movs	r3, #1
 80052fe:	617b      	str	r3, [r7, #20]
 8005300:	e004      	b.n	800530c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005302:	4b0f      	ldr	r3, [pc, #60]	@ (8005340 <xTaskIncrementTick+0x170>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	3301      	adds	r3, #1
 8005308:	4a0d      	ldr	r2, [pc, #52]	@ (8005340 <xTaskIncrementTick+0x170>)
 800530a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800530c:	697b      	ldr	r3, [r7, #20]
}
 800530e:	4618      	mov	r0, r3
 8005310:	3718      	adds	r7, #24
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	20001870 	.word	0x20001870
 800531c:	2000184c 	.word	0x2000184c
 8005320:	20001800 	.word	0x20001800
 8005324:	20001804 	.word	0x20001804
 8005328:	20001860 	.word	0x20001860
 800532c:	20001868 	.word	0x20001868
 8005330:	20001850 	.word	0x20001850
 8005334:	2000174c 	.word	0x2000174c
 8005338:	20001748 	.word	0x20001748
 800533c:	2000185c 	.word	0x2000185c
 8005340:	20001858 	.word	0x20001858

08005344 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005344:	b480      	push	{r7}
 8005346:	b087      	sub	sp, #28
 8005348:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800534a:	4b29      	ldr	r3, [pc, #164]	@ (80053f0 <vTaskSwitchContext+0xac>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005352:	4b28      	ldr	r3, [pc, #160]	@ (80053f4 <vTaskSwitchContext+0xb0>)
 8005354:	2201      	movs	r2, #1
 8005356:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005358:	e045      	b.n	80053e6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800535a:	4b26      	ldr	r3, [pc, #152]	@ (80053f4 <vTaskSwitchContext+0xb0>)
 800535c:	2200      	movs	r2, #0
 800535e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005360:	4b25      	ldr	r3, [pc, #148]	@ (80053f8 <vTaskSwitchContext+0xb4>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	fab3 f383 	clz	r3, r3
 800536c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800536e:	7afb      	ldrb	r3, [r7, #11]
 8005370:	f1c3 031f 	rsb	r3, r3, #31
 8005374:	617b      	str	r3, [r7, #20]
 8005376:	4921      	ldr	r1, [pc, #132]	@ (80053fc <vTaskSwitchContext+0xb8>)
 8005378:	697a      	ldr	r2, [r7, #20]
 800537a:	4613      	mov	r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	4413      	add	r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	440b      	add	r3, r1
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10b      	bne.n	80053a2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800538a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538e:	f383 8811 	msr	BASEPRI, r3
 8005392:	f3bf 8f6f 	isb	sy
 8005396:	f3bf 8f4f 	dsb	sy
 800539a:	607b      	str	r3, [r7, #4]
}
 800539c:	bf00      	nop
 800539e:	bf00      	nop
 80053a0:	e7fd      	b.n	800539e <vTaskSwitchContext+0x5a>
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	4613      	mov	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	4413      	add	r3, r2
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	4a13      	ldr	r2, [pc, #76]	@ (80053fc <vTaskSwitchContext+0xb8>)
 80053ae:	4413      	add	r3, r2
 80053b0:	613b      	str	r3, [r7, #16]
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	605a      	str	r2, [r3, #4]
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	3308      	adds	r3, #8
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d104      	bne.n	80053d2 <vTaskSwitchContext+0x8e>
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	605a      	str	r2, [r3, #4]
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	4a09      	ldr	r2, [pc, #36]	@ (8005400 <vTaskSwitchContext+0xbc>)
 80053da:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80053dc:	4b08      	ldr	r3, [pc, #32]	@ (8005400 <vTaskSwitchContext+0xbc>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	334c      	adds	r3, #76	@ 0x4c
 80053e2:	4a08      	ldr	r2, [pc, #32]	@ (8005404 <vTaskSwitchContext+0xc0>)
 80053e4:	6013      	str	r3, [r2, #0]
}
 80053e6:	bf00      	nop
 80053e8:	371c      	adds	r7, #28
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bc80      	pop	{r7}
 80053ee:	4770      	bx	lr
 80053f0:	20001870 	.word	0x20001870
 80053f4:	2000185c 	.word	0x2000185c
 80053f8:	20001850 	.word	0x20001850
 80053fc:	2000174c 	.word	0x2000174c
 8005400:	20001748 	.word	0x20001748
 8005404:	20000010 	.word	0x20000010

08005408 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10b      	bne.n	8005430 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541c:	f383 8811 	msr	BASEPRI, r3
 8005420:	f3bf 8f6f 	isb	sy
 8005424:	f3bf 8f4f 	dsb	sy
 8005428:	60fb      	str	r3, [r7, #12]
}
 800542a:	bf00      	nop
 800542c:	bf00      	nop
 800542e:	e7fd      	b.n	800542c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005430:	4b07      	ldr	r3, [pc, #28]	@ (8005450 <vTaskPlaceOnEventList+0x48>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	3318      	adds	r3, #24
 8005436:	4619      	mov	r1, r3
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f7fe fc31 	bl	8003ca0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800543e:	2101      	movs	r1, #1
 8005440:	6838      	ldr	r0, [r7, #0]
 8005442:	f000 fa9f 	bl	8005984 <prvAddCurrentTaskToDelayedList>
}
 8005446:	bf00      	nop
 8005448:	3710      	adds	r7, #16
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	20001748 	.word	0x20001748

08005454 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005454:	b580      	push	{r7, lr}
 8005456:	b086      	sub	sp, #24
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10b      	bne.n	800547e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800546a:	f383 8811 	msr	BASEPRI, r3
 800546e:	f3bf 8f6f 	isb	sy
 8005472:	f3bf 8f4f 	dsb	sy
 8005476:	617b      	str	r3, [r7, #20]
}
 8005478:	bf00      	nop
 800547a:	bf00      	nop
 800547c:	e7fd      	b.n	800547a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800547e:	4b0a      	ldr	r3, [pc, #40]	@ (80054a8 <vTaskPlaceOnEventListRestricted+0x54>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	3318      	adds	r3, #24
 8005484:	4619      	mov	r1, r3
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f7fe fbe7 	bl	8003c5a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d002      	beq.n	8005498 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005492:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005496:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	68b8      	ldr	r0, [r7, #8]
 800549c:	f000 fa72 	bl	8005984 <prvAddCurrentTaskToDelayedList>
	}
 80054a0:	bf00      	nop
 80054a2:	3718      	adds	r7, #24
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}
 80054a8:	20001748 	.word	0x20001748

080054ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10b      	bne.n	80054da <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80054c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c6:	f383 8811 	msr	BASEPRI, r3
 80054ca:	f3bf 8f6f 	isb	sy
 80054ce:	f3bf 8f4f 	dsb	sy
 80054d2:	60fb      	str	r3, [r7, #12]
}
 80054d4:	bf00      	nop
 80054d6:	bf00      	nop
 80054d8:	e7fd      	b.n	80054d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	3318      	adds	r3, #24
 80054de:	4618      	mov	r0, r3
 80054e0:	f7fe fc16 	bl	8003d10 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054e4:	4b1d      	ldr	r3, [pc, #116]	@ (800555c <xTaskRemoveFromEventList+0xb0>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d11c      	bne.n	8005526 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	3304      	adds	r3, #4
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7fe fc0d 	bl	8003d10 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054fa:	2201      	movs	r2, #1
 80054fc:	409a      	lsls	r2, r3
 80054fe:	4b18      	ldr	r3, [pc, #96]	@ (8005560 <xTaskRemoveFromEventList+0xb4>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4313      	orrs	r3, r2
 8005504:	4a16      	ldr	r2, [pc, #88]	@ (8005560 <xTaskRemoveFromEventList+0xb4>)
 8005506:	6013      	str	r3, [r2, #0]
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800550c:	4613      	mov	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4413      	add	r3, r2
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	4a13      	ldr	r2, [pc, #76]	@ (8005564 <xTaskRemoveFromEventList+0xb8>)
 8005516:	441a      	add	r2, r3
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	3304      	adds	r3, #4
 800551c:	4619      	mov	r1, r3
 800551e:	4610      	mov	r0, r2
 8005520:	f7fe fb9b 	bl	8003c5a <vListInsertEnd>
 8005524:	e005      	b.n	8005532 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	3318      	adds	r3, #24
 800552a:	4619      	mov	r1, r3
 800552c:	480e      	ldr	r0, [pc, #56]	@ (8005568 <xTaskRemoveFromEventList+0xbc>)
 800552e:	f7fe fb94 	bl	8003c5a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005536:	4b0d      	ldr	r3, [pc, #52]	@ (800556c <xTaskRemoveFromEventList+0xc0>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800553c:	429a      	cmp	r2, r3
 800553e:	d905      	bls.n	800554c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005540:	2301      	movs	r3, #1
 8005542:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005544:	4b0a      	ldr	r3, [pc, #40]	@ (8005570 <xTaskRemoveFromEventList+0xc4>)
 8005546:	2201      	movs	r2, #1
 8005548:	601a      	str	r2, [r3, #0]
 800554a:	e001      	b.n	8005550 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800554c:	2300      	movs	r3, #0
 800554e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005550:	697b      	ldr	r3, [r7, #20]
}
 8005552:	4618      	mov	r0, r3
 8005554:	3718      	adds	r7, #24
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	20001870 	.word	0x20001870
 8005560:	20001850 	.word	0x20001850
 8005564:	2000174c 	.word	0x2000174c
 8005568:	20001808 	.word	0x20001808
 800556c:	20001748 	.word	0x20001748
 8005570:	2000185c 	.word	0x2000185c

08005574 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800557c:	4b06      	ldr	r3, [pc, #24]	@ (8005598 <vTaskInternalSetTimeOutState+0x24>)
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005584:	4b05      	ldr	r3, [pc, #20]	@ (800559c <vTaskInternalSetTimeOutState+0x28>)
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	605a      	str	r2, [r3, #4]
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	bc80      	pop	{r7}
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	20001860 	.word	0x20001860
 800559c:	2000184c 	.word	0x2000184c

080055a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b088      	sub	sp, #32
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d10b      	bne.n	80055c8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80055b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b4:	f383 8811 	msr	BASEPRI, r3
 80055b8:	f3bf 8f6f 	isb	sy
 80055bc:	f3bf 8f4f 	dsb	sy
 80055c0:	613b      	str	r3, [r7, #16]
}
 80055c2:	bf00      	nop
 80055c4:	bf00      	nop
 80055c6:	e7fd      	b.n	80055c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d10b      	bne.n	80055e6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80055ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d2:	f383 8811 	msr	BASEPRI, r3
 80055d6:	f3bf 8f6f 	isb	sy
 80055da:	f3bf 8f4f 	dsb	sy
 80055de:	60fb      	str	r3, [r7, #12]
}
 80055e0:	bf00      	nop
 80055e2:	bf00      	nop
 80055e4:	e7fd      	b.n	80055e2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80055e6:	f7fe fcb1 	bl	8003f4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80055ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005660 <xTaskCheckForTimeOut+0xc0>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	69ba      	ldr	r2, [r7, #24]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005602:	d102      	bne.n	800560a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005604:	2300      	movs	r3, #0
 8005606:	61fb      	str	r3, [r7, #28]
 8005608:	e023      	b.n	8005652 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	4b15      	ldr	r3, [pc, #84]	@ (8005664 <xTaskCheckForTimeOut+0xc4>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	429a      	cmp	r2, r3
 8005614:	d007      	beq.n	8005626 <xTaskCheckForTimeOut+0x86>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	429a      	cmp	r2, r3
 800561e:	d302      	bcc.n	8005626 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005620:	2301      	movs	r3, #1
 8005622:	61fb      	str	r3, [r7, #28]
 8005624:	e015      	b.n	8005652 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	429a      	cmp	r2, r3
 800562e:	d20b      	bcs.n	8005648 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	1ad2      	subs	r2, r2, r3
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f7ff ff99 	bl	8005574 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005642:	2300      	movs	r3, #0
 8005644:	61fb      	str	r3, [r7, #28]
 8005646:	e004      	b.n	8005652 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	2200      	movs	r2, #0
 800564c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800564e:	2301      	movs	r3, #1
 8005650:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005652:	f7fe fcab 	bl	8003fac <vPortExitCritical>

	return xReturn;
 8005656:	69fb      	ldr	r3, [r7, #28]
}
 8005658:	4618      	mov	r0, r3
 800565a:	3720      	adds	r7, #32
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	2000184c 	.word	0x2000184c
 8005664:	20001860 	.word	0x20001860

08005668 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800566c:	4b03      	ldr	r3, [pc, #12]	@ (800567c <vTaskMissedYield+0x14>)
 800566e:	2201      	movs	r2, #1
 8005670:	601a      	str	r2, [r3, #0]
}
 8005672:	bf00      	nop
 8005674:	46bd      	mov	sp, r7
 8005676:	bc80      	pop	{r7}
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	2000185c 	.word	0x2000185c

08005680 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005688:	f000 f852 	bl	8005730 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800568c:	4b06      	ldr	r3, [pc, #24]	@ (80056a8 <prvIdleTask+0x28>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d9f9      	bls.n	8005688 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005694:	4b05      	ldr	r3, [pc, #20]	@ (80056ac <prvIdleTask+0x2c>)
 8005696:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800569a:	601a      	str	r2, [r3, #0]
 800569c:	f3bf 8f4f 	dsb	sy
 80056a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80056a4:	e7f0      	b.n	8005688 <prvIdleTask+0x8>
 80056a6:	bf00      	nop
 80056a8:	2000174c 	.word	0x2000174c
 80056ac:	e000ed04 	.word	0xe000ed04

080056b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056b6:	2300      	movs	r3, #0
 80056b8:	607b      	str	r3, [r7, #4]
 80056ba:	e00c      	b.n	80056d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	4613      	mov	r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	4413      	add	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	4a12      	ldr	r2, [pc, #72]	@ (8005710 <prvInitialiseTaskLists+0x60>)
 80056c8:	4413      	add	r3, r2
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7fe fa9a 	bl	8003c04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	3301      	adds	r3, #1
 80056d4:	607b      	str	r3, [r7, #4]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2b06      	cmp	r3, #6
 80056da:	d9ef      	bls.n	80056bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80056dc:	480d      	ldr	r0, [pc, #52]	@ (8005714 <prvInitialiseTaskLists+0x64>)
 80056de:	f7fe fa91 	bl	8003c04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80056e2:	480d      	ldr	r0, [pc, #52]	@ (8005718 <prvInitialiseTaskLists+0x68>)
 80056e4:	f7fe fa8e 	bl	8003c04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80056e8:	480c      	ldr	r0, [pc, #48]	@ (800571c <prvInitialiseTaskLists+0x6c>)
 80056ea:	f7fe fa8b 	bl	8003c04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80056ee:	480c      	ldr	r0, [pc, #48]	@ (8005720 <prvInitialiseTaskLists+0x70>)
 80056f0:	f7fe fa88 	bl	8003c04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80056f4:	480b      	ldr	r0, [pc, #44]	@ (8005724 <prvInitialiseTaskLists+0x74>)
 80056f6:	f7fe fa85 	bl	8003c04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80056fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005728 <prvInitialiseTaskLists+0x78>)
 80056fc:	4a05      	ldr	r2, [pc, #20]	@ (8005714 <prvInitialiseTaskLists+0x64>)
 80056fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005700:	4b0a      	ldr	r3, [pc, #40]	@ (800572c <prvInitialiseTaskLists+0x7c>)
 8005702:	4a05      	ldr	r2, [pc, #20]	@ (8005718 <prvInitialiseTaskLists+0x68>)
 8005704:	601a      	str	r2, [r3, #0]
}
 8005706:	bf00      	nop
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	2000174c 	.word	0x2000174c
 8005714:	200017d8 	.word	0x200017d8
 8005718:	200017ec 	.word	0x200017ec
 800571c:	20001808 	.word	0x20001808
 8005720:	2000181c 	.word	0x2000181c
 8005724:	20001834 	.word	0x20001834
 8005728:	20001800 	.word	0x20001800
 800572c:	20001804 	.word	0x20001804

08005730 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b082      	sub	sp, #8
 8005734:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005736:	e019      	b.n	800576c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005738:	f7fe fc08 	bl	8003f4c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800573c:	4b10      	ldr	r3, [pc, #64]	@ (8005780 <prvCheckTasksWaitingTermination+0x50>)
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3304      	adds	r3, #4
 8005748:	4618      	mov	r0, r3
 800574a:	f7fe fae1 	bl	8003d10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800574e:	4b0d      	ldr	r3, [pc, #52]	@ (8005784 <prvCheckTasksWaitingTermination+0x54>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	3b01      	subs	r3, #1
 8005754:	4a0b      	ldr	r2, [pc, #44]	@ (8005784 <prvCheckTasksWaitingTermination+0x54>)
 8005756:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005758:	4b0b      	ldr	r3, [pc, #44]	@ (8005788 <prvCheckTasksWaitingTermination+0x58>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	3b01      	subs	r3, #1
 800575e:	4a0a      	ldr	r2, [pc, #40]	@ (8005788 <prvCheckTasksWaitingTermination+0x58>)
 8005760:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005762:	f7fe fc23 	bl	8003fac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f810 	bl	800578c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800576c:	4b06      	ldr	r3, [pc, #24]	@ (8005788 <prvCheckTasksWaitingTermination+0x58>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1e1      	bne.n	8005738 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005774:	bf00      	nop
 8005776:	bf00      	nop
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	2000181c 	.word	0x2000181c
 8005784:	20001848 	.word	0x20001848
 8005788:	20001830 	.word	0x20001830

0800578c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	334c      	adds	r3, #76	@ 0x4c
 8005798:	4618      	mov	r0, r3
 800579a:	f000 fd5b 	bl	8006254 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d108      	bne.n	80057ba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ac:	4618      	mov	r0, r3
 80057ae:	f7fe f90b 	bl	80039c8 <vPortFree>
				vPortFree( pxTCB );
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f7fe f908 	bl	80039c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057b8:	e019      	b.n	80057ee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d103      	bne.n	80057cc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f7fe f8ff 	bl	80039c8 <vPortFree>
	}
 80057ca:	e010      	b.n	80057ee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d00b      	beq.n	80057ee <prvDeleteTCB+0x62>
	__asm volatile
 80057d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057da:	f383 8811 	msr	BASEPRI, r3
 80057de:	f3bf 8f6f 	isb	sy
 80057e2:	f3bf 8f4f 	dsb	sy
 80057e6:	60fb      	str	r3, [r7, #12]
}
 80057e8:	bf00      	nop
 80057ea:	bf00      	nop
 80057ec:	e7fd      	b.n	80057ea <prvDeleteTCB+0x5e>
	}
 80057ee:	bf00      	nop
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
	...

080057f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005830 <prvResetNextTaskUnblockTime+0x38>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d104      	bne.n	8005812 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005808:	4b0a      	ldr	r3, [pc, #40]	@ (8005834 <prvResetNextTaskUnblockTime+0x3c>)
 800580a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800580e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005810:	e008      	b.n	8005824 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005812:	4b07      	ldr	r3, [pc, #28]	@ (8005830 <prvResetNextTaskUnblockTime+0x38>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	4a04      	ldr	r2, [pc, #16]	@ (8005834 <prvResetNextTaskUnblockTime+0x3c>)
 8005822:	6013      	str	r3, [r2, #0]
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	20001800 	.word	0x20001800
 8005834:	20001868 	.word	0x20001868

08005838 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800583e:	4b0b      	ldr	r3, [pc, #44]	@ (800586c <xTaskGetSchedulerState+0x34>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d102      	bne.n	800584c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005846:	2301      	movs	r3, #1
 8005848:	607b      	str	r3, [r7, #4]
 800584a:	e008      	b.n	800585e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800584c:	4b08      	ldr	r3, [pc, #32]	@ (8005870 <xTaskGetSchedulerState+0x38>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d102      	bne.n	800585a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005854:	2302      	movs	r3, #2
 8005856:	607b      	str	r3, [r7, #4]
 8005858:	e001      	b.n	800585e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800585a:	2300      	movs	r3, #0
 800585c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800585e:	687b      	ldr	r3, [r7, #4]
	}
 8005860:	4618      	mov	r0, r3
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	bc80      	pop	{r7}
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	20001854 	.word	0x20001854
 8005870:	20001870 	.word	0x20001870

08005874 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005880:	2300      	movs	r3, #0
 8005882:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d070      	beq.n	800596c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800588a:	4b3b      	ldr	r3, [pc, #236]	@ (8005978 <xTaskPriorityDisinherit+0x104>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	429a      	cmp	r2, r3
 8005892:	d00b      	beq.n	80058ac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005898:	f383 8811 	msr	BASEPRI, r3
 800589c:	f3bf 8f6f 	isb	sy
 80058a0:	f3bf 8f4f 	dsb	sy
 80058a4:	60fb      	str	r3, [r7, #12]
}
 80058a6:	bf00      	nop
 80058a8:	bf00      	nop
 80058aa:	e7fd      	b.n	80058a8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10b      	bne.n	80058cc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80058b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b8:	f383 8811 	msr	BASEPRI, r3
 80058bc:	f3bf 8f6f 	isb	sy
 80058c0:	f3bf 8f4f 	dsb	sy
 80058c4:	60bb      	str	r3, [r7, #8]
}
 80058c6:	bf00      	nop
 80058c8:	bf00      	nop
 80058ca:	e7fd      	b.n	80058c8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058d0:	1e5a      	subs	r2, r3, #1
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058de:	429a      	cmp	r2, r3
 80058e0:	d044      	beq.n	800596c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d140      	bne.n	800596c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	3304      	adds	r3, #4
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fe fa0e 	bl	8003d10 <uxListRemove>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d115      	bne.n	8005926 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058fe:	491f      	ldr	r1, [pc, #124]	@ (800597c <xTaskPriorityDisinherit+0x108>)
 8005900:	4613      	mov	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	440b      	add	r3, r1
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d10a      	bne.n	8005926 <xTaskPriorityDisinherit+0xb2>
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005914:	2201      	movs	r2, #1
 8005916:	fa02 f303 	lsl.w	r3, r2, r3
 800591a:	43da      	mvns	r2, r3
 800591c:	4b18      	ldr	r3, [pc, #96]	@ (8005980 <xTaskPriorityDisinherit+0x10c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4013      	ands	r3, r2
 8005922:	4a17      	ldr	r2, [pc, #92]	@ (8005980 <xTaskPriorityDisinherit+0x10c>)
 8005924:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005932:	f1c3 0207 	rsb	r2, r3, #7
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593e:	2201      	movs	r2, #1
 8005940:	409a      	lsls	r2, r3
 8005942:	4b0f      	ldr	r3, [pc, #60]	@ (8005980 <xTaskPriorityDisinherit+0x10c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4313      	orrs	r3, r2
 8005948:	4a0d      	ldr	r2, [pc, #52]	@ (8005980 <xTaskPriorityDisinherit+0x10c>)
 800594a:	6013      	str	r3, [r2, #0]
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005950:	4613      	mov	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4413      	add	r3, r2
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	4a08      	ldr	r2, [pc, #32]	@ (800597c <xTaskPriorityDisinherit+0x108>)
 800595a:	441a      	add	r2, r3
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	3304      	adds	r3, #4
 8005960:	4619      	mov	r1, r3
 8005962:	4610      	mov	r0, r2
 8005964:	f7fe f979 	bl	8003c5a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005968:	2301      	movs	r3, #1
 800596a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800596c:	697b      	ldr	r3, [r7, #20]
	}
 800596e:	4618      	mov	r0, r3
 8005970:	3718      	adds	r7, #24
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	20001748 	.word	0x20001748
 800597c:	2000174c 	.word	0x2000174c
 8005980:	20001850 	.word	0x20001850

08005984 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800598e:	4b29      	ldr	r3, [pc, #164]	@ (8005a34 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005994:	4b28      	ldr	r3, [pc, #160]	@ (8005a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	3304      	adds	r3, #4
 800599a:	4618      	mov	r0, r3
 800599c:	f7fe f9b8 	bl	8003d10 <uxListRemove>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10b      	bne.n	80059be <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80059a6:	4b24      	ldr	r3, [pc, #144]	@ (8005a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ac:	2201      	movs	r2, #1
 80059ae:	fa02 f303 	lsl.w	r3, r2, r3
 80059b2:	43da      	mvns	r2, r3
 80059b4:	4b21      	ldr	r3, [pc, #132]	@ (8005a3c <prvAddCurrentTaskToDelayedList+0xb8>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4013      	ands	r3, r2
 80059ba:	4a20      	ldr	r2, [pc, #128]	@ (8005a3c <prvAddCurrentTaskToDelayedList+0xb8>)
 80059bc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059c4:	d10a      	bne.n	80059dc <prvAddCurrentTaskToDelayedList+0x58>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d007      	beq.n	80059dc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	3304      	adds	r3, #4
 80059d2:	4619      	mov	r1, r3
 80059d4:	481a      	ldr	r0, [pc, #104]	@ (8005a40 <prvAddCurrentTaskToDelayedList+0xbc>)
 80059d6:	f7fe f940 	bl	8003c5a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80059da:	e026      	b.n	8005a2a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80059dc:	68fa      	ldr	r2, [r7, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4413      	add	r3, r2
 80059e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80059e4:	4b14      	ldr	r3, [pc, #80]	@ (8005a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68ba      	ldr	r2, [r7, #8]
 80059ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d209      	bcs.n	8005a08 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059f4:	4b13      	ldr	r3, [pc, #76]	@ (8005a44 <prvAddCurrentTaskToDelayedList+0xc0>)
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	3304      	adds	r3, #4
 80059fe:	4619      	mov	r1, r3
 8005a00:	4610      	mov	r0, r2
 8005a02:	f7fe f94d 	bl	8003ca0 <vListInsert>
}
 8005a06:	e010      	b.n	8005a2a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a08:	4b0f      	ldr	r3, [pc, #60]	@ (8005a48 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8005a38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	3304      	adds	r3, #4
 8005a12:	4619      	mov	r1, r3
 8005a14:	4610      	mov	r0, r2
 8005a16:	f7fe f943 	bl	8003ca0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d202      	bcs.n	8005a2a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005a24:	4a09      	ldr	r2, [pc, #36]	@ (8005a4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	6013      	str	r3, [r2, #0]
}
 8005a2a:	bf00      	nop
 8005a2c:	3710      	adds	r7, #16
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	2000184c 	.word	0x2000184c
 8005a38:	20001748 	.word	0x20001748
 8005a3c:	20001850 	.word	0x20001850
 8005a40:	20001834 	.word	0x20001834
 8005a44:	20001804 	.word	0x20001804
 8005a48:	20001800 	.word	0x20001800
 8005a4c:	20001868 	.word	0x20001868

08005a50 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b08a      	sub	sp, #40	@ 0x28
 8005a54:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005a56:	2300      	movs	r3, #0
 8005a58:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005a5a:	f000 fb93 	bl	8006184 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ad4 <xTimerCreateTimerTask+0x84>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d021      	beq.n	8005aaa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005a6e:	1d3a      	adds	r2, r7, #4
 8005a70:	f107 0108 	add.w	r1, r7, #8
 8005a74:	f107 030c 	add.w	r3, r7, #12
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f7fb f909 	bl	8000c90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005a7e:	6879      	ldr	r1, [r7, #4]
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	9202      	str	r2, [sp, #8]
 8005a86:	9301      	str	r3, [sp, #4]
 8005a88:	2302      	movs	r3, #2
 8005a8a:	9300      	str	r3, [sp, #0]
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	460a      	mov	r2, r1
 8005a90:	4911      	ldr	r1, [pc, #68]	@ (8005ad8 <xTimerCreateTimerTask+0x88>)
 8005a92:	4812      	ldr	r0, [pc, #72]	@ (8005adc <xTimerCreateTimerTask+0x8c>)
 8005a94:	f7ff f88c 	bl	8004bb0 <xTaskCreateStatic>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	4a11      	ldr	r2, [pc, #68]	@ (8005ae0 <xTimerCreateTimerTask+0x90>)
 8005a9c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005a9e:	4b10      	ldr	r3, [pc, #64]	@ (8005ae0 <xTimerCreateTimerTask+0x90>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d001      	beq.n	8005aaa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d10b      	bne.n	8005ac8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab4:	f383 8811 	msr	BASEPRI, r3
 8005ab8:	f3bf 8f6f 	isb	sy
 8005abc:	f3bf 8f4f 	dsb	sy
 8005ac0:	613b      	str	r3, [r7, #16]
}
 8005ac2:	bf00      	nop
 8005ac4:	bf00      	nop
 8005ac6:	e7fd      	b.n	8005ac4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005ac8:	697b      	ldr	r3, [r7, #20]
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3718      	adds	r7, #24
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	200018a4 	.word	0x200018a4
 8005ad8:	08006d08 	.word	0x08006d08
 8005adc:	08005d59 	.word	0x08005d59
 8005ae0:	200018a8 	.word	0x200018a8

08005ae4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b088      	sub	sp, #32
 8005ae8:	af02      	add	r7, sp, #8
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	607a      	str	r2, [r7, #4]
 8005af0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8005af2:	2028      	movs	r0, #40	@ 0x28
 8005af4:	f7fd fe9a 	bl	800382c <pvPortMalloc>
 8005af8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d00d      	beq.n	8005b1c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	9301      	str	r3, [sp, #4]
 8005b0c:	6a3b      	ldr	r3, [r7, #32]
 8005b0e:	9300      	str	r3, [sp, #0]
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	68b9      	ldr	r1, [r7, #8]
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	f000 f845 	bl	8005ba6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8005b1c:	697b      	ldr	r3, [r7, #20]
	}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3718      	adds	r7, #24
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}

08005b26 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8005b26:	b580      	push	{r7, lr}
 8005b28:	b08a      	sub	sp, #40	@ 0x28
 8005b2a:	af02      	add	r7, sp, #8
 8005b2c:	60f8      	str	r0, [r7, #12]
 8005b2e:	60b9      	str	r1, [r7, #8]
 8005b30:	607a      	str	r2, [r7, #4]
 8005b32:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8005b34:	2328      	movs	r3, #40	@ 0x28
 8005b36:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	2b28      	cmp	r3, #40	@ 0x28
 8005b3c:	d00b      	beq.n	8005b56 <xTimerCreateStatic+0x30>
	__asm volatile
 8005b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b42:	f383 8811 	msr	BASEPRI, r3
 8005b46:	f3bf 8f6f 	isb	sy
 8005b4a:	f3bf 8f4f 	dsb	sy
 8005b4e:	61bb      	str	r3, [r7, #24]
}
 8005b50:	bf00      	nop
 8005b52:	bf00      	nop
 8005b54:	e7fd      	b.n	8005b52 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005b56:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8005b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10b      	bne.n	8005b76 <xTimerCreateStatic+0x50>
	__asm volatile
 8005b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b62:	f383 8811 	msr	BASEPRI, r3
 8005b66:	f3bf 8f6f 	isb	sy
 8005b6a:	f3bf 8f4f 	dsb	sy
 8005b6e:	617b      	str	r3, [r7, #20]
}
 8005b70:	bf00      	nop
 8005b72:	bf00      	nop
 8005b74:	e7fd      	b.n	8005b72 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8005b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b78:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00d      	beq.n	8005b9c <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	9301      	str	r3, [sp, #4]
 8005b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	68b9      	ldr	r1, [r7, #8]
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f000 f805 	bl	8005ba6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8005b9c:	69fb      	ldr	r3, [r7, #28]
	}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3720      	adds	r7, #32
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}

08005ba6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8005ba6:	b580      	push	{r7, lr}
 8005ba8:	b086      	sub	sp, #24
 8005baa:	af00      	add	r7, sp, #0
 8005bac:	60f8      	str	r0, [r7, #12]
 8005bae:	60b9      	str	r1, [r7, #8]
 8005bb0:	607a      	str	r2, [r7, #4]
 8005bb2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d10b      	bne.n	8005bd2 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8005bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bbe:	f383 8811 	msr	BASEPRI, r3
 8005bc2:	f3bf 8f6f 	isb	sy
 8005bc6:	f3bf 8f4f 	dsb	sy
 8005bca:	617b      	str	r3, [r7, #20]
}
 8005bcc:	bf00      	nop
 8005bce:	bf00      	nop
 8005bd0:	e7fd      	b.n	8005bce <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d01e      	beq.n	8005c16 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8005bd8:	f000 fad4 	bl	8006184 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be4:	68ba      	ldr	r2, [r7, #8]
 8005be6:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8005be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bea:	683a      	ldr	r2, [r7, #0]
 8005bec:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8005bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf0:	6a3a      	ldr	r2, [r7, #32]
 8005bf2:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8005bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf6:	3304      	adds	r3, #4
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7fe f822 	bl	8003c42 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d008      	beq.n	8005c16 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005c0a:	f043 0304 	orr.w	r3, r3, #4
 8005c0e:	b2da      	uxtb	r2, r3
 8005c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8005c16:	bf00      	nop
 8005c18:	3718      	adds	r7, #24
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
	...

08005c20 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b08a      	sub	sp, #40	@ 0x28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	607a      	str	r2, [r7, #4]
 8005c2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d10b      	bne.n	8005c50 <xTimerGenericCommand+0x30>
	__asm volatile
 8005c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3c:	f383 8811 	msr	BASEPRI, r3
 8005c40:	f3bf 8f6f 	isb	sy
 8005c44:	f3bf 8f4f 	dsb	sy
 8005c48:	623b      	str	r3, [r7, #32]
}
 8005c4a:	bf00      	nop
 8005c4c:	bf00      	nop
 8005c4e:	e7fd      	b.n	8005c4c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005c50:	4b19      	ldr	r3, [pc, #100]	@ (8005cb8 <xTimerGenericCommand+0x98>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d02a      	beq.n	8005cae <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	2b05      	cmp	r3, #5
 8005c68:	dc18      	bgt.n	8005c9c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005c6a:	f7ff fde5 	bl	8005838 <xTaskGetSchedulerState>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d109      	bne.n	8005c88 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005c74:	4b10      	ldr	r3, [pc, #64]	@ (8005cb8 <xTimerGenericCommand+0x98>)
 8005c76:	6818      	ldr	r0, [r3, #0]
 8005c78:	f107 0114 	add.w	r1, r7, #20
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c80:	f7fe fba8 	bl	80043d4 <xQueueGenericSend>
 8005c84:	6278      	str	r0, [r7, #36]	@ 0x24
 8005c86:	e012      	b.n	8005cae <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005c88:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb8 <xTimerGenericCommand+0x98>)
 8005c8a:	6818      	ldr	r0, [r3, #0]
 8005c8c:	f107 0114 	add.w	r1, r7, #20
 8005c90:	2300      	movs	r3, #0
 8005c92:	2200      	movs	r2, #0
 8005c94:	f7fe fb9e 	bl	80043d4 <xQueueGenericSend>
 8005c98:	6278      	str	r0, [r7, #36]	@ 0x24
 8005c9a:	e008      	b.n	8005cae <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005c9c:	4b06      	ldr	r3, [pc, #24]	@ (8005cb8 <xTimerGenericCommand+0x98>)
 8005c9e:	6818      	ldr	r0, [r3, #0]
 8005ca0:	f107 0114 	add.w	r1, r7, #20
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	f7fe fc96 	bl	80045d8 <xQueueGenericSendFromISR>
 8005cac:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3728      	adds	r7, #40	@ 0x28
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	200018a4 	.word	0x200018a4

08005cbc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b088      	sub	sp, #32
 8005cc0:	af02      	add	r7, sp, #8
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cc6:	4b23      	ldr	r3, [pc, #140]	@ (8005d54 <prvProcessExpiredTimer+0x98>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	3304      	adds	r3, #4
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f7fe f81b 	bl	8003d10 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005ce0:	f003 0304 	and.w	r3, r3, #4
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d023      	beq.n	8005d30 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	699a      	ldr	r2, [r3, #24]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	18d1      	adds	r1, r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	6978      	ldr	r0, [r7, #20]
 8005cf6:	f000 f8d3 	bl	8005ea0 <prvInsertTimerInActiveList>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d020      	beq.n	8005d42 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d00:	2300      	movs	r3, #0
 8005d02:	9300      	str	r3, [sp, #0]
 8005d04:	2300      	movs	r3, #0
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	2100      	movs	r1, #0
 8005d0a:	6978      	ldr	r0, [r7, #20]
 8005d0c:	f7ff ff88 	bl	8005c20 <xTimerGenericCommand>
 8005d10:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d114      	bne.n	8005d42 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1c:	f383 8811 	msr	BASEPRI, r3
 8005d20:	f3bf 8f6f 	isb	sy
 8005d24:	f3bf 8f4f 	dsb	sy
 8005d28:	60fb      	str	r3, [r7, #12]
}
 8005d2a:	bf00      	nop
 8005d2c:	bf00      	nop
 8005d2e:	e7fd      	b.n	8005d2c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005d36:	f023 0301 	bic.w	r3, r3, #1
 8005d3a:	b2da      	uxtb	r2, r3
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	6a1b      	ldr	r3, [r3, #32]
 8005d46:	6978      	ldr	r0, [r7, #20]
 8005d48:	4798      	blx	r3
}
 8005d4a:	bf00      	nop
 8005d4c:	3718      	adds	r7, #24
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	2000189c 	.word	0x2000189c

08005d58 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d60:	f107 0308 	add.w	r3, r7, #8
 8005d64:	4618      	mov	r0, r3
 8005d66:	f000 f859 	bl	8005e1c <prvGetNextExpireTime>
 8005d6a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	4619      	mov	r1, r3
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f000 f805 	bl	8005d80 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005d76:	f000 f8d5 	bl	8005f24 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d7a:	bf00      	nop
 8005d7c:	e7f0      	b.n	8005d60 <prvTimerTask+0x8>
	...

08005d80 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005d8a:	f7ff f967 	bl	800505c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d8e:	f107 0308 	add.w	r3, r7, #8
 8005d92:	4618      	mov	r0, r3
 8005d94:	f000 f864 	bl	8005e60 <prvSampleTimeNow>
 8005d98:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d130      	bne.n	8005e02 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10a      	bne.n	8005dbc <prvProcessTimerOrBlockTask+0x3c>
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d806      	bhi.n	8005dbc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005dae:	f7ff f963 	bl	8005078 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005db2:	68f9      	ldr	r1, [r7, #12]
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f7ff ff81 	bl	8005cbc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005dba:	e024      	b.n	8005e06 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d008      	beq.n	8005dd4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005dc2:	4b13      	ldr	r3, [pc, #76]	@ (8005e10 <prvProcessTimerOrBlockTask+0x90>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d101      	bne.n	8005dd0 <prvProcessTimerOrBlockTask+0x50>
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e000      	b.n	8005dd2 <prvProcessTimerOrBlockTask+0x52>
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8005e14 <prvProcessTimerOrBlockTask+0x94>)
 8005dd6:	6818      	ldr	r0, [r3, #0]
 8005dd8:	687a      	ldr	r2, [r7, #4]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	683a      	ldr	r2, [r7, #0]
 8005de0:	4619      	mov	r1, r3
 8005de2:	f7fe feb1 	bl	8004b48 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005de6:	f7ff f947 	bl	8005078 <xTaskResumeAll>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10a      	bne.n	8005e06 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005df0:	4b09      	ldr	r3, [pc, #36]	@ (8005e18 <prvProcessTimerOrBlockTask+0x98>)
 8005df2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005df6:	601a      	str	r2, [r3, #0]
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	f3bf 8f6f 	isb	sy
}
 8005e00:	e001      	b.n	8005e06 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005e02:	f7ff f939 	bl	8005078 <xTaskResumeAll>
}
 8005e06:	bf00      	nop
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	200018a0 	.word	0x200018a0
 8005e14:	200018a4 	.word	0x200018a4
 8005e18:	e000ed04 	.word	0xe000ed04

08005e1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005e24:	4b0d      	ldr	r3, [pc, #52]	@ (8005e5c <prvGetNextExpireTime+0x40>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <prvGetNextExpireTime+0x16>
 8005e2e:	2201      	movs	r2, #1
 8005e30:	e000      	b.n	8005e34 <prvGetNextExpireTime+0x18>
 8005e32:	2200      	movs	r2, #0
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d105      	bne.n	8005e4c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e40:	4b06      	ldr	r3, [pc, #24]	@ (8005e5c <prvGetNextExpireTime+0x40>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	60fb      	str	r3, [r7, #12]
 8005e4a:	e001      	b.n	8005e50 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005e50:	68fb      	ldr	r3, [r7, #12]
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3714      	adds	r7, #20
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bc80      	pop	{r7}
 8005e5a:	4770      	bx	lr
 8005e5c:	2000189c 	.word	0x2000189c

08005e60 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005e68:	f7ff f9a4 	bl	80051b4 <xTaskGetTickCount>
 8005e6c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e9c <prvSampleTimeNow+0x3c>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d205      	bcs.n	8005e84 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005e78:	f000 f91e 	bl	80060b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	601a      	str	r2, [r3, #0]
 8005e82:	e002      	b.n	8005e8a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005e8a:	4a04      	ldr	r2, [pc, #16]	@ (8005e9c <prvSampleTimeNow+0x3c>)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005e90:	68fb      	ldr	r3, [r7, #12]
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3710      	adds	r7, #16
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	200018ac 	.word	0x200018ac

08005ea0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b086      	sub	sp, #24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	607a      	str	r2, [r7, #4]
 8005eac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d812      	bhi.n	8005eec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	1ad2      	subs	r2, r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	699b      	ldr	r3, [r3, #24]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d302      	bcc.n	8005eda <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	617b      	str	r3, [r7, #20]
 8005ed8:	e01b      	b.n	8005f12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005eda:	4b10      	ldr	r3, [pc, #64]	@ (8005f1c <prvInsertTimerInActiveList+0x7c>)
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	3304      	adds	r3, #4
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	4610      	mov	r0, r2
 8005ee6:	f7fd fedb 	bl	8003ca0 <vListInsert>
 8005eea:	e012      	b.n	8005f12 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005eec:	687a      	ldr	r2, [r7, #4]
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d206      	bcs.n	8005f02 <prvInsertTimerInActiveList+0x62>
 8005ef4:	68ba      	ldr	r2, [r7, #8]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d302      	bcc.n	8005f02 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005efc:	2301      	movs	r3, #1
 8005efe:	617b      	str	r3, [r7, #20]
 8005f00:	e007      	b.n	8005f12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f02:	4b07      	ldr	r3, [pc, #28]	@ (8005f20 <prvInsertTimerInActiveList+0x80>)
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	3304      	adds	r3, #4
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	4610      	mov	r0, r2
 8005f0e:	f7fd fec7 	bl	8003ca0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005f12:	697b      	ldr	r3, [r7, #20]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3718      	adds	r7, #24
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	200018a0 	.word	0x200018a0
 8005f20:	2000189c 	.word	0x2000189c

08005f24 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b08c      	sub	sp, #48	@ 0x30
 8005f28:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f2a:	e0b2      	b.n	8006092 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f2c0 80af 	blt.w	8006092 <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3a:	695b      	ldr	r3, [r3, #20]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d004      	beq.n	8005f4a <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f42:	3304      	adds	r3, #4
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7fd fee3 	bl	8003d10 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f4a:	1d3b      	adds	r3, r7, #4
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7ff ff87 	bl	8005e60 <prvSampleTimeNow>
 8005f52:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	2b09      	cmp	r3, #9
 8005f58:	f200 8098 	bhi.w	800608c <prvProcessReceivedCommands+0x168>
 8005f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f64 <prvProcessReceivedCommands+0x40>)
 8005f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f62:	bf00      	nop
 8005f64:	08005f8d 	.word	0x08005f8d
 8005f68:	08005f8d 	.word	0x08005f8d
 8005f6c:	08005f8d 	.word	0x08005f8d
 8005f70:	08006003 	.word	0x08006003
 8005f74:	08006017 	.word	0x08006017
 8005f78:	08006063 	.word	0x08006063
 8005f7c:	08005f8d 	.word	0x08005f8d
 8005f80:	08005f8d 	.word	0x08005f8d
 8005f84:	08006003 	.word	0x08006003
 8005f88:	08006017 	.word	0x08006017
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005f92:	f043 0301 	orr.w	r3, r3, #1
 8005f96:	b2da      	uxtb	r2, r3
 8005f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	18d1      	adds	r1, r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a3a      	ldr	r2, [r7, #32]
 8005faa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005fac:	f7ff ff78 	bl	8005ea0 <prvInsertTimerInActiveList>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d06c      	beq.n	8006090 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005fbc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005fc4:	f003 0304 	and.w	r3, r3, #4
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d061      	beq.n	8006090 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd0:	699b      	ldr	r3, [r3, #24]
 8005fd2:	441a      	add	r2, r3
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	9300      	str	r3, [sp, #0]
 8005fd8:	2300      	movs	r3, #0
 8005fda:	2100      	movs	r1, #0
 8005fdc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005fde:	f7ff fe1f 	bl	8005c20 <xTimerGenericCommand>
 8005fe2:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d152      	bne.n	8006090 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8005fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fee:	f383 8811 	msr	BASEPRI, r3
 8005ff2:	f3bf 8f6f 	isb	sy
 8005ff6:	f3bf 8f4f 	dsb	sy
 8005ffa:	61bb      	str	r3, [r7, #24]
}
 8005ffc:	bf00      	nop
 8005ffe:	bf00      	nop
 8006000:	e7fd      	b.n	8005ffe <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006004:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006008:	f023 0301 	bic.w	r3, r3, #1
 800600c:	b2da      	uxtb	r2, r3
 800600e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006010:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8006014:	e03d      	b.n	8006092 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006018:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800601c:	f043 0301 	orr.w	r3, r3, #1
 8006020:	b2da      	uxtb	r2, r3
 8006022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006024:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800602e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10b      	bne.n	800604e <prvProcessReceivedCommands+0x12a>
	__asm volatile
 8006036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800603a:	f383 8811 	msr	BASEPRI, r3
 800603e:	f3bf 8f6f 	isb	sy
 8006042:	f3bf 8f4f 	dsb	sy
 8006046:	617b      	str	r3, [r7, #20]
}
 8006048:	bf00      	nop
 800604a:	bf00      	nop
 800604c:	e7fd      	b.n	800604a <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800604e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006050:	699a      	ldr	r2, [r3, #24]
 8006052:	6a3b      	ldr	r3, [r7, #32]
 8006054:	18d1      	adds	r1, r2, r3
 8006056:	6a3b      	ldr	r3, [r7, #32]
 8006058:	6a3a      	ldr	r2, [r7, #32]
 800605a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800605c:	f7ff ff20 	bl	8005ea0 <prvInsertTimerInActiveList>
					break;
 8006060:	e017      	b.n	8006092 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006064:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006068:	f003 0302 	and.w	r3, r3, #2
 800606c:	2b00      	cmp	r3, #0
 800606e:	d103      	bne.n	8006078 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8006070:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006072:	f7fd fca9 	bl	80039c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006076:	e00c      	b.n	8006092 <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800607e:	f023 0301 	bic.w	r3, r3, #1
 8006082:	b2da      	uxtb	r2, r3
 8006084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006086:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 800608a:	e002      	b.n	8006092 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 800608c:	bf00      	nop
 800608e:	e000      	b.n	8006092 <prvProcessReceivedCommands+0x16e>
					break;
 8006090:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006092:	4b08      	ldr	r3, [pc, #32]	@ (80060b4 <prvProcessReceivedCommands+0x190>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f107 0108 	add.w	r1, r7, #8
 800609a:	2200      	movs	r2, #0
 800609c:	4618      	mov	r0, r3
 800609e:	f7fe fb39 	bl	8004714 <xQueueReceive>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f47f af41 	bne.w	8005f2c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80060aa:	bf00      	nop
 80060ac:	bf00      	nop
 80060ae:	3728      	adds	r7, #40	@ 0x28
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	200018a4 	.word	0x200018a4

080060b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b088      	sub	sp, #32
 80060bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060be:	e049      	b.n	8006154 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060c0:	4b2e      	ldr	r3, [pc, #184]	@ (800617c <prvSwitchTimerLists+0xc4>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060ca:	4b2c      	ldr	r3, [pc, #176]	@ (800617c <prvSwitchTimerLists+0xc4>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	3304      	adds	r3, #4
 80060d8:	4618      	mov	r0, r3
 80060da:	f7fd fe19 	bl	8003d10 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6a1b      	ldr	r3, [r3, #32]
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80060ec:	f003 0304 	and.w	r3, r3, #4
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d02f      	beq.n	8006154 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	699b      	ldr	r3, [r3, #24]
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	4413      	add	r3, r2
 80060fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	429a      	cmp	r2, r3
 8006104:	d90e      	bls.n	8006124 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006112:	4b1a      	ldr	r3, [pc, #104]	@ (800617c <prvSwitchTimerLists+0xc4>)
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	3304      	adds	r3, #4
 800611a:	4619      	mov	r1, r3
 800611c:	4610      	mov	r0, r2
 800611e:	f7fd fdbf 	bl	8003ca0 <vListInsert>
 8006122:	e017      	b.n	8006154 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006124:	2300      	movs	r3, #0
 8006126:	9300      	str	r3, [sp, #0]
 8006128:	2300      	movs	r3, #0
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	2100      	movs	r1, #0
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f7ff fd76 	bl	8005c20 <xTimerGenericCommand>
 8006134:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10b      	bne.n	8006154 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800613c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006140:	f383 8811 	msr	BASEPRI, r3
 8006144:	f3bf 8f6f 	isb	sy
 8006148:	f3bf 8f4f 	dsb	sy
 800614c:	603b      	str	r3, [r7, #0]
}
 800614e:	bf00      	nop
 8006150:	bf00      	nop
 8006152:	e7fd      	b.n	8006150 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006154:	4b09      	ldr	r3, [pc, #36]	@ (800617c <prvSwitchTimerLists+0xc4>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1b0      	bne.n	80060c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800615e:	4b07      	ldr	r3, [pc, #28]	@ (800617c <prvSwitchTimerLists+0xc4>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006164:	4b06      	ldr	r3, [pc, #24]	@ (8006180 <prvSwitchTimerLists+0xc8>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a04      	ldr	r2, [pc, #16]	@ (800617c <prvSwitchTimerLists+0xc4>)
 800616a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800616c:	4a04      	ldr	r2, [pc, #16]	@ (8006180 <prvSwitchTimerLists+0xc8>)
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	6013      	str	r3, [r2, #0]
}
 8006172:	bf00      	nop
 8006174:	3718      	adds	r7, #24
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	2000189c 	.word	0x2000189c
 8006180:	200018a0 	.word	0x200018a0

08006184 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800618a:	f7fd fedf 	bl	8003f4c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800618e:	4b15      	ldr	r3, [pc, #84]	@ (80061e4 <prvCheckForValidListAndQueue+0x60>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d120      	bne.n	80061d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006196:	4814      	ldr	r0, [pc, #80]	@ (80061e8 <prvCheckForValidListAndQueue+0x64>)
 8006198:	f7fd fd34 	bl	8003c04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800619c:	4813      	ldr	r0, [pc, #76]	@ (80061ec <prvCheckForValidListAndQueue+0x68>)
 800619e:	f7fd fd31 	bl	8003c04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80061a2:	4b13      	ldr	r3, [pc, #76]	@ (80061f0 <prvCheckForValidListAndQueue+0x6c>)
 80061a4:	4a10      	ldr	r2, [pc, #64]	@ (80061e8 <prvCheckForValidListAndQueue+0x64>)
 80061a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80061a8:	4b12      	ldr	r3, [pc, #72]	@ (80061f4 <prvCheckForValidListAndQueue+0x70>)
 80061aa:	4a10      	ldr	r2, [pc, #64]	@ (80061ec <prvCheckForValidListAndQueue+0x68>)
 80061ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80061ae:	2300      	movs	r3, #0
 80061b0:	9300      	str	r3, [sp, #0]
 80061b2:	4b11      	ldr	r3, [pc, #68]	@ (80061f8 <prvCheckForValidListAndQueue+0x74>)
 80061b4:	4a11      	ldr	r2, [pc, #68]	@ (80061fc <prvCheckForValidListAndQueue+0x78>)
 80061b6:	210c      	movs	r1, #12
 80061b8:	200a      	movs	r0, #10
 80061ba:	f7fe f833 	bl	8004224 <xQueueGenericCreateStatic>
 80061be:	4603      	mov	r3, r0
 80061c0:	4a08      	ldr	r2, [pc, #32]	@ (80061e4 <prvCheckForValidListAndQueue+0x60>)
 80061c2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80061c4:	4b07      	ldr	r3, [pc, #28]	@ (80061e4 <prvCheckForValidListAndQueue+0x60>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d005      	beq.n	80061d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80061cc:	4b05      	ldr	r3, [pc, #20]	@ (80061e4 <prvCheckForValidListAndQueue+0x60>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	490b      	ldr	r1, [pc, #44]	@ (8006200 <prvCheckForValidListAndQueue+0x7c>)
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7fe fc90 	bl	8004af8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80061d8:	f7fd fee8 	bl	8003fac <vPortExitCritical>
}
 80061dc:	bf00      	nop
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop
 80061e4:	200018a4 	.word	0x200018a4
 80061e8:	20001874 	.word	0x20001874
 80061ec:	20001888 	.word	0x20001888
 80061f0:	2000189c 	.word	0x2000189c
 80061f4:	200018a0 	.word	0x200018a0
 80061f8:	20001928 	.word	0x20001928
 80061fc:	200018b0 	.word	0x200018b0
 8006200:	08006d10 	.word	0x08006d10

08006204 <siprintf>:
 8006204:	b40e      	push	{r1, r2, r3}
 8006206:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800620a:	b500      	push	{lr}
 800620c:	b09c      	sub	sp, #112	@ 0x70
 800620e:	ab1d      	add	r3, sp, #116	@ 0x74
 8006210:	9002      	str	r0, [sp, #8]
 8006212:	9006      	str	r0, [sp, #24]
 8006214:	9107      	str	r1, [sp, #28]
 8006216:	9104      	str	r1, [sp, #16]
 8006218:	4808      	ldr	r0, [pc, #32]	@ (800623c <siprintf+0x38>)
 800621a:	4909      	ldr	r1, [pc, #36]	@ (8006240 <siprintf+0x3c>)
 800621c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006220:	9105      	str	r1, [sp, #20]
 8006222:	6800      	ldr	r0, [r0, #0]
 8006224:	a902      	add	r1, sp, #8
 8006226:	9301      	str	r3, [sp, #4]
 8006228:	f000 f9f6 	bl	8006618 <_svfiprintf_r>
 800622c:	2200      	movs	r2, #0
 800622e:	9b02      	ldr	r3, [sp, #8]
 8006230:	701a      	strb	r2, [r3, #0]
 8006232:	b01c      	add	sp, #112	@ 0x70
 8006234:	f85d eb04 	ldr.w	lr, [sp], #4
 8006238:	b003      	add	sp, #12
 800623a:	4770      	bx	lr
 800623c:	20000010 	.word	0x20000010
 8006240:	ffff0208 	.word	0xffff0208

08006244 <memset>:
 8006244:	4603      	mov	r3, r0
 8006246:	4402      	add	r2, r0
 8006248:	4293      	cmp	r3, r2
 800624a:	d100      	bne.n	800624e <memset+0xa>
 800624c:	4770      	bx	lr
 800624e:	f803 1b01 	strb.w	r1, [r3], #1
 8006252:	e7f9      	b.n	8006248 <memset+0x4>

08006254 <_reclaim_reent>:
 8006254:	4b29      	ldr	r3, [pc, #164]	@ (80062fc <_reclaim_reent+0xa8>)
 8006256:	b570      	push	{r4, r5, r6, lr}
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4604      	mov	r4, r0
 800625c:	4283      	cmp	r3, r0
 800625e:	d04b      	beq.n	80062f8 <_reclaim_reent+0xa4>
 8006260:	69c3      	ldr	r3, [r0, #28]
 8006262:	b1ab      	cbz	r3, 8006290 <_reclaim_reent+0x3c>
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	b16b      	cbz	r3, 8006284 <_reclaim_reent+0x30>
 8006268:	2500      	movs	r5, #0
 800626a:	69e3      	ldr	r3, [r4, #28]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	5959      	ldr	r1, [r3, r5]
 8006270:	2900      	cmp	r1, #0
 8006272:	d13b      	bne.n	80062ec <_reclaim_reent+0x98>
 8006274:	3504      	adds	r5, #4
 8006276:	2d80      	cmp	r5, #128	@ 0x80
 8006278:	d1f7      	bne.n	800626a <_reclaim_reent+0x16>
 800627a:	69e3      	ldr	r3, [r4, #28]
 800627c:	4620      	mov	r0, r4
 800627e:	68d9      	ldr	r1, [r3, #12]
 8006280:	f000 f878 	bl	8006374 <_free_r>
 8006284:	69e3      	ldr	r3, [r4, #28]
 8006286:	6819      	ldr	r1, [r3, #0]
 8006288:	b111      	cbz	r1, 8006290 <_reclaim_reent+0x3c>
 800628a:	4620      	mov	r0, r4
 800628c:	f000 f872 	bl	8006374 <_free_r>
 8006290:	6961      	ldr	r1, [r4, #20]
 8006292:	b111      	cbz	r1, 800629a <_reclaim_reent+0x46>
 8006294:	4620      	mov	r0, r4
 8006296:	f000 f86d 	bl	8006374 <_free_r>
 800629a:	69e1      	ldr	r1, [r4, #28]
 800629c:	b111      	cbz	r1, 80062a4 <_reclaim_reent+0x50>
 800629e:	4620      	mov	r0, r4
 80062a0:	f000 f868 	bl	8006374 <_free_r>
 80062a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80062a6:	b111      	cbz	r1, 80062ae <_reclaim_reent+0x5a>
 80062a8:	4620      	mov	r0, r4
 80062aa:	f000 f863 	bl	8006374 <_free_r>
 80062ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80062b0:	b111      	cbz	r1, 80062b8 <_reclaim_reent+0x64>
 80062b2:	4620      	mov	r0, r4
 80062b4:	f000 f85e 	bl	8006374 <_free_r>
 80062b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80062ba:	b111      	cbz	r1, 80062c2 <_reclaim_reent+0x6e>
 80062bc:	4620      	mov	r0, r4
 80062be:	f000 f859 	bl	8006374 <_free_r>
 80062c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80062c4:	b111      	cbz	r1, 80062cc <_reclaim_reent+0x78>
 80062c6:	4620      	mov	r0, r4
 80062c8:	f000 f854 	bl	8006374 <_free_r>
 80062cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80062ce:	b111      	cbz	r1, 80062d6 <_reclaim_reent+0x82>
 80062d0:	4620      	mov	r0, r4
 80062d2:	f000 f84f 	bl	8006374 <_free_r>
 80062d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80062d8:	b111      	cbz	r1, 80062e0 <_reclaim_reent+0x8c>
 80062da:	4620      	mov	r0, r4
 80062dc:	f000 f84a 	bl	8006374 <_free_r>
 80062e0:	6a23      	ldr	r3, [r4, #32]
 80062e2:	b14b      	cbz	r3, 80062f8 <_reclaim_reent+0xa4>
 80062e4:	4620      	mov	r0, r4
 80062e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80062ea:	4718      	bx	r3
 80062ec:	680e      	ldr	r6, [r1, #0]
 80062ee:	4620      	mov	r0, r4
 80062f0:	f000 f840 	bl	8006374 <_free_r>
 80062f4:	4631      	mov	r1, r6
 80062f6:	e7bb      	b.n	8006270 <_reclaim_reent+0x1c>
 80062f8:	bd70      	pop	{r4, r5, r6, pc}
 80062fa:	bf00      	nop
 80062fc:	20000010 	.word	0x20000010

08006300 <__errno>:
 8006300:	4b01      	ldr	r3, [pc, #4]	@ (8006308 <__errno+0x8>)
 8006302:	6818      	ldr	r0, [r3, #0]
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	20000010 	.word	0x20000010

0800630c <__libc_init_array>:
 800630c:	b570      	push	{r4, r5, r6, lr}
 800630e:	2600      	movs	r6, #0
 8006310:	4d0c      	ldr	r5, [pc, #48]	@ (8006344 <__libc_init_array+0x38>)
 8006312:	4c0d      	ldr	r4, [pc, #52]	@ (8006348 <__libc_init_array+0x3c>)
 8006314:	1b64      	subs	r4, r4, r5
 8006316:	10a4      	asrs	r4, r4, #2
 8006318:	42a6      	cmp	r6, r4
 800631a:	d109      	bne.n	8006330 <__libc_init_array+0x24>
 800631c:	f000 fc78 	bl	8006c10 <_init>
 8006320:	2600      	movs	r6, #0
 8006322:	4d0a      	ldr	r5, [pc, #40]	@ (800634c <__libc_init_array+0x40>)
 8006324:	4c0a      	ldr	r4, [pc, #40]	@ (8006350 <__libc_init_array+0x44>)
 8006326:	1b64      	subs	r4, r4, r5
 8006328:	10a4      	asrs	r4, r4, #2
 800632a:	42a6      	cmp	r6, r4
 800632c:	d105      	bne.n	800633a <__libc_init_array+0x2e>
 800632e:	bd70      	pop	{r4, r5, r6, pc}
 8006330:	f855 3b04 	ldr.w	r3, [r5], #4
 8006334:	4798      	blx	r3
 8006336:	3601      	adds	r6, #1
 8006338:	e7ee      	b.n	8006318 <__libc_init_array+0xc>
 800633a:	f855 3b04 	ldr.w	r3, [r5], #4
 800633e:	4798      	blx	r3
 8006340:	3601      	adds	r6, #1
 8006342:	e7f2      	b.n	800632a <__libc_init_array+0x1e>
 8006344:	08006e90 	.word	0x08006e90
 8006348:	08006e90 	.word	0x08006e90
 800634c:	08006e90 	.word	0x08006e90
 8006350:	08006e94 	.word	0x08006e94

08006354 <__retarget_lock_acquire_recursive>:
 8006354:	4770      	bx	lr

08006356 <__retarget_lock_release_recursive>:
 8006356:	4770      	bx	lr

08006358 <memcpy>:
 8006358:	440a      	add	r2, r1
 800635a:	4291      	cmp	r1, r2
 800635c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006360:	d100      	bne.n	8006364 <memcpy+0xc>
 8006362:	4770      	bx	lr
 8006364:	b510      	push	{r4, lr}
 8006366:	f811 4b01 	ldrb.w	r4, [r1], #1
 800636a:	4291      	cmp	r1, r2
 800636c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006370:	d1f9      	bne.n	8006366 <memcpy+0xe>
 8006372:	bd10      	pop	{r4, pc}

08006374 <_free_r>:
 8006374:	b538      	push	{r3, r4, r5, lr}
 8006376:	4605      	mov	r5, r0
 8006378:	2900      	cmp	r1, #0
 800637a:	d040      	beq.n	80063fe <_free_r+0x8a>
 800637c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006380:	1f0c      	subs	r4, r1, #4
 8006382:	2b00      	cmp	r3, #0
 8006384:	bfb8      	it	lt
 8006386:	18e4      	addlt	r4, r4, r3
 8006388:	f000 f8de 	bl	8006548 <__malloc_lock>
 800638c:	4a1c      	ldr	r2, [pc, #112]	@ (8006400 <_free_r+0x8c>)
 800638e:	6813      	ldr	r3, [r2, #0]
 8006390:	b933      	cbnz	r3, 80063a0 <_free_r+0x2c>
 8006392:	6063      	str	r3, [r4, #4]
 8006394:	6014      	str	r4, [r2, #0]
 8006396:	4628      	mov	r0, r5
 8006398:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800639c:	f000 b8da 	b.w	8006554 <__malloc_unlock>
 80063a0:	42a3      	cmp	r3, r4
 80063a2:	d908      	bls.n	80063b6 <_free_r+0x42>
 80063a4:	6820      	ldr	r0, [r4, #0]
 80063a6:	1821      	adds	r1, r4, r0
 80063a8:	428b      	cmp	r3, r1
 80063aa:	bf01      	itttt	eq
 80063ac:	6819      	ldreq	r1, [r3, #0]
 80063ae:	685b      	ldreq	r3, [r3, #4]
 80063b0:	1809      	addeq	r1, r1, r0
 80063b2:	6021      	streq	r1, [r4, #0]
 80063b4:	e7ed      	b.n	8006392 <_free_r+0x1e>
 80063b6:	461a      	mov	r2, r3
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	b10b      	cbz	r3, 80063c0 <_free_r+0x4c>
 80063bc:	42a3      	cmp	r3, r4
 80063be:	d9fa      	bls.n	80063b6 <_free_r+0x42>
 80063c0:	6811      	ldr	r1, [r2, #0]
 80063c2:	1850      	adds	r0, r2, r1
 80063c4:	42a0      	cmp	r0, r4
 80063c6:	d10b      	bne.n	80063e0 <_free_r+0x6c>
 80063c8:	6820      	ldr	r0, [r4, #0]
 80063ca:	4401      	add	r1, r0
 80063cc:	1850      	adds	r0, r2, r1
 80063ce:	4283      	cmp	r3, r0
 80063d0:	6011      	str	r1, [r2, #0]
 80063d2:	d1e0      	bne.n	8006396 <_free_r+0x22>
 80063d4:	6818      	ldr	r0, [r3, #0]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	4408      	add	r0, r1
 80063da:	6010      	str	r0, [r2, #0]
 80063dc:	6053      	str	r3, [r2, #4]
 80063de:	e7da      	b.n	8006396 <_free_r+0x22>
 80063e0:	d902      	bls.n	80063e8 <_free_r+0x74>
 80063e2:	230c      	movs	r3, #12
 80063e4:	602b      	str	r3, [r5, #0]
 80063e6:	e7d6      	b.n	8006396 <_free_r+0x22>
 80063e8:	6820      	ldr	r0, [r4, #0]
 80063ea:	1821      	adds	r1, r4, r0
 80063ec:	428b      	cmp	r3, r1
 80063ee:	bf01      	itttt	eq
 80063f0:	6819      	ldreq	r1, [r3, #0]
 80063f2:	685b      	ldreq	r3, [r3, #4]
 80063f4:	1809      	addeq	r1, r1, r0
 80063f6:	6021      	streq	r1, [r4, #0]
 80063f8:	6063      	str	r3, [r4, #4]
 80063fa:	6054      	str	r4, [r2, #4]
 80063fc:	e7cb      	b.n	8006396 <_free_r+0x22>
 80063fe:	bd38      	pop	{r3, r4, r5, pc}
 8006400:	20001ab4 	.word	0x20001ab4

08006404 <sbrk_aligned>:
 8006404:	b570      	push	{r4, r5, r6, lr}
 8006406:	4e0f      	ldr	r6, [pc, #60]	@ (8006444 <sbrk_aligned+0x40>)
 8006408:	460c      	mov	r4, r1
 800640a:	6831      	ldr	r1, [r6, #0]
 800640c:	4605      	mov	r5, r0
 800640e:	b911      	cbnz	r1, 8006416 <sbrk_aligned+0x12>
 8006410:	f000 fbaa 	bl	8006b68 <_sbrk_r>
 8006414:	6030      	str	r0, [r6, #0]
 8006416:	4621      	mov	r1, r4
 8006418:	4628      	mov	r0, r5
 800641a:	f000 fba5 	bl	8006b68 <_sbrk_r>
 800641e:	1c43      	adds	r3, r0, #1
 8006420:	d103      	bne.n	800642a <sbrk_aligned+0x26>
 8006422:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006426:	4620      	mov	r0, r4
 8006428:	bd70      	pop	{r4, r5, r6, pc}
 800642a:	1cc4      	adds	r4, r0, #3
 800642c:	f024 0403 	bic.w	r4, r4, #3
 8006430:	42a0      	cmp	r0, r4
 8006432:	d0f8      	beq.n	8006426 <sbrk_aligned+0x22>
 8006434:	1a21      	subs	r1, r4, r0
 8006436:	4628      	mov	r0, r5
 8006438:	f000 fb96 	bl	8006b68 <_sbrk_r>
 800643c:	3001      	adds	r0, #1
 800643e:	d1f2      	bne.n	8006426 <sbrk_aligned+0x22>
 8006440:	e7ef      	b.n	8006422 <sbrk_aligned+0x1e>
 8006442:	bf00      	nop
 8006444:	20001ab0 	.word	0x20001ab0

08006448 <_malloc_r>:
 8006448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800644c:	1ccd      	adds	r5, r1, #3
 800644e:	f025 0503 	bic.w	r5, r5, #3
 8006452:	3508      	adds	r5, #8
 8006454:	2d0c      	cmp	r5, #12
 8006456:	bf38      	it	cc
 8006458:	250c      	movcc	r5, #12
 800645a:	2d00      	cmp	r5, #0
 800645c:	4606      	mov	r6, r0
 800645e:	db01      	blt.n	8006464 <_malloc_r+0x1c>
 8006460:	42a9      	cmp	r1, r5
 8006462:	d904      	bls.n	800646e <_malloc_r+0x26>
 8006464:	230c      	movs	r3, #12
 8006466:	6033      	str	r3, [r6, #0]
 8006468:	2000      	movs	r0, #0
 800646a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800646e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006544 <_malloc_r+0xfc>
 8006472:	f000 f869 	bl	8006548 <__malloc_lock>
 8006476:	f8d8 3000 	ldr.w	r3, [r8]
 800647a:	461c      	mov	r4, r3
 800647c:	bb44      	cbnz	r4, 80064d0 <_malloc_r+0x88>
 800647e:	4629      	mov	r1, r5
 8006480:	4630      	mov	r0, r6
 8006482:	f7ff ffbf 	bl	8006404 <sbrk_aligned>
 8006486:	1c43      	adds	r3, r0, #1
 8006488:	4604      	mov	r4, r0
 800648a:	d158      	bne.n	800653e <_malloc_r+0xf6>
 800648c:	f8d8 4000 	ldr.w	r4, [r8]
 8006490:	4627      	mov	r7, r4
 8006492:	2f00      	cmp	r7, #0
 8006494:	d143      	bne.n	800651e <_malloc_r+0xd6>
 8006496:	2c00      	cmp	r4, #0
 8006498:	d04b      	beq.n	8006532 <_malloc_r+0xea>
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	4639      	mov	r1, r7
 800649e:	4630      	mov	r0, r6
 80064a0:	eb04 0903 	add.w	r9, r4, r3
 80064a4:	f000 fb60 	bl	8006b68 <_sbrk_r>
 80064a8:	4581      	cmp	r9, r0
 80064aa:	d142      	bne.n	8006532 <_malloc_r+0xea>
 80064ac:	6821      	ldr	r1, [r4, #0]
 80064ae:	4630      	mov	r0, r6
 80064b0:	1a6d      	subs	r5, r5, r1
 80064b2:	4629      	mov	r1, r5
 80064b4:	f7ff ffa6 	bl	8006404 <sbrk_aligned>
 80064b8:	3001      	adds	r0, #1
 80064ba:	d03a      	beq.n	8006532 <_malloc_r+0xea>
 80064bc:	6823      	ldr	r3, [r4, #0]
 80064be:	442b      	add	r3, r5
 80064c0:	6023      	str	r3, [r4, #0]
 80064c2:	f8d8 3000 	ldr.w	r3, [r8]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	bb62      	cbnz	r2, 8006524 <_malloc_r+0xdc>
 80064ca:	f8c8 7000 	str.w	r7, [r8]
 80064ce:	e00f      	b.n	80064f0 <_malloc_r+0xa8>
 80064d0:	6822      	ldr	r2, [r4, #0]
 80064d2:	1b52      	subs	r2, r2, r5
 80064d4:	d420      	bmi.n	8006518 <_malloc_r+0xd0>
 80064d6:	2a0b      	cmp	r2, #11
 80064d8:	d917      	bls.n	800650a <_malloc_r+0xc2>
 80064da:	1961      	adds	r1, r4, r5
 80064dc:	42a3      	cmp	r3, r4
 80064de:	6025      	str	r5, [r4, #0]
 80064e0:	bf18      	it	ne
 80064e2:	6059      	strne	r1, [r3, #4]
 80064e4:	6863      	ldr	r3, [r4, #4]
 80064e6:	bf08      	it	eq
 80064e8:	f8c8 1000 	streq.w	r1, [r8]
 80064ec:	5162      	str	r2, [r4, r5]
 80064ee:	604b      	str	r3, [r1, #4]
 80064f0:	4630      	mov	r0, r6
 80064f2:	f000 f82f 	bl	8006554 <__malloc_unlock>
 80064f6:	f104 000b 	add.w	r0, r4, #11
 80064fa:	1d23      	adds	r3, r4, #4
 80064fc:	f020 0007 	bic.w	r0, r0, #7
 8006500:	1ac2      	subs	r2, r0, r3
 8006502:	bf1c      	itt	ne
 8006504:	1a1b      	subne	r3, r3, r0
 8006506:	50a3      	strne	r3, [r4, r2]
 8006508:	e7af      	b.n	800646a <_malloc_r+0x22>
 800650a:	6862      	ldr	r2, [r4, #4]
 800650c:	42a3      	cmp	r3, r4
 800650e:	bf0c      	ite	eq
 8006510:	f8c8 2000 	streq.w	r2, [r8]
 8006514:	605a      	strne	r2, [r3, #4]
 8006516:	e7eb      	b.n	80064f0 <_malloc_r+0xa8>
 8006518:	4623      	mov	r3, r4
 800651a:	6864      	ldr	r4, [r4, #4]
 800651c:	e7ae      	b.n	800647c <_malloc_r+0x34>
 800651e:	463c      	mov	r4, r7
 8006520:	687f      	ldr	r7, [r7, #4]
 8006522:	e7b6      	b.n	8006492 <_malloc_r+0x4a>
 8006524:	461a      	mov	r2, r3
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	42a3      	cmp	r3, r4
 800652a:	d1fb      	bne.n	8006524 <_malloc_r+0xdc>
 800652c:	2300      	movs	r3, #0
 800652e:	6053      	str	r3, [r2, #4]
 8006530:	e7de      	b.n	80064f0 <_malloc_r+0xa8>
 8006532:	230c      	movs	r3, #12
 8006534:	4630      	mov	r0, r6
 8006536:	6033      	str	r3, [r6, #0]
 8006538:	f000 f80c 	bl	8006554 <__malloc_unlock>
 800653c:	e794      	b.n	8006468 <_malloc_r+0x20>
 800653e:	6005      	str	r5, [r0, #0]
 8006540:	e7d6      	b.n	80064f0 <_malloc_r+0xa8>
 8006542:	bf00      	nop
 8006544:	20001ab4 	.word	0x20001ab4

08006548 <__malloc_lock>:
 8006548:	4801      	ldr	r0, [pc, #4]	@ (8006550 <__malloc_lock+0x8>)
 800654a:	f7ff bf03 	b.w	8006354 <__retarget_lock_acquire_recursive>
 800654e:	bf00      	nop
 8006550:	20001aac 	.word	0x20001aac

08006554 <__malloc_unlock>:
 8006554:	4801      	ldr	r0, [pc, #4]	@ (800655c <__malloc_unlock+0x8>)
 8006556:	f7ff befe 	b.w	8006356 <__retarget_lock_release_recursive>
 800655a:	bf00      	nop
 800655c:	20001aac 	.word	0x20001aac

08006560 <__ssputs_r>:
 8006560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006564:	461f      	mov	r7, r3
 8006566:	688e      	ldr	r6, [r1, #8]
 8006568:	4682      	mov	sl, r0
 800656a:	42be      	cmp	r6, r7
 800656c:	460c      	mov	r4, r1
 800656e:	4690      	mov	r8, r2
 8006570:	680b      	ldr	r3, [r1, #0]
 8006572:	d82d      	bhi.n	80065d0 <__ssputs_r+0x70>
 8006574:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006578:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800657c:	d026      	beq.n	80065cc <__ssputs_r+0x6c>
 800657e:	6965      	ldr	r5, [r4, #20]
 8006580:	6909      	ldr	r1, [r1, #16]
 8006582:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006586:	eba3 0901 	sub.w	r9, r3, r1
 800658a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800658e:	1c7b      	adds	r3, r7, #1
 8006590:	444b      	add	r3, r9
 8006592:	106d      	asrs	r5, r5, #1
 8006594:	429d      	cmp	r5, r3
 8006596:	bf38      	it	cc
 8006598:	461d      	movcc	r5, r3
 800659a:	0553      	lsls	r3, r2, #21
 800659c:	d527      	bpl.n	80065ee <__ssputs_r+0x8e>
 800659e:	4629      	mov	r1, r5
 80065a0:	f7ff ff52 	bl	8006448 <_malloc_r>
 80065a4:	4606      	mov	r6, r0
 80065a6:	b360      	cbz	r0, 8006602 <__ssputs_r+0xa2>
 80065a8:	464a      	mov	r2, r9
 80065aa:	6921      	ldr	r1, [r4, #16]
 80065ac:	f7ff fed4 	bl	8006358 <memcpy>
 80065b0:	89a3      	ldrh	r3, [r4, #12]
 80065b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80065b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065ba:	81a3      	strh	r3, [r4, #12]
 80065bc:	6126      	str	r6, [r4, #16]
 80065be:	444e      	add	r6, r9
 80065c0:	6026      	str	r6, [r4, #0]
 80065c2:	463e      	mov	r6, r7
 80065c4:	6165      	str	r5, [r4, #20]
 80065c6:	eba5 0509 	sub.w	r5, r5, r9
 80065ca:	60a5      	str	r5, [r4, #8]
 80065cc:	42be      	cmp	r6, r7
 80065ce:	d900      	bls.n	80065d2 <__ssputs_r+0x72>
 80065d0:	463e      	mov	r6, r7
 80065d2:	4632      	mov	r2, r6
 80065d4:	4641      	mov	r1, r8
 80065d6:	6820      	ldr	r0, [r4, #0]
 80065d8:	f000 faac 	bl	8006b34 <memmove>
 80065dc:	2000      	movs	r0, #0
 80065de:	68a3      	ldr	r3, [r4, #8]
 80065e0:	1b9b      	subs	r3, r3, r6
 80065e2:	60a3      	str	r3, [r4, #8]
 80065e4:	6823      	ldr	r3, [r4, #0]
 80065e6:	4433      	add	r3, r6
 80065e8:	6023      	str	r3, [r4, #0]
 80065ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065ee:	462a      	mov	r2, r5
 80065f0:	f000 fad8 	bl	8006ba4 <_realloc_r>
 80065f4:	4606      	mov	r6, r0
 80065f6:	2800      	cmp	r0, #0
 80065f8:	d1e0      	bne.n	80065bc <__ssputs_r+0x5c>
 80065fa:	4650      	mov	r0, sl
 80065fc:	6921      	ldr	r1, [r4, #16]
 80065fe:	f7ff feb9 	bl	8006374 <_free_r>
 8006602:	230c      	movs	r3, #12
 8006604:	f8ca 3000 	str.w	r3, [sl]
 8006608:	89a3      	ldrh	r3, [r4, #12]
 800660a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800660e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006612:	81a3      	strh	r3, [r4, #12]
 8006614:	e7e9      	b.n	80065ea <__ssputs_r+0x8a>
	...

08006618 <_svfiprintf_r>:
 8006618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800661c:	4698      	mov	r8, r3
 800661e:	898b      	ldrh	r3, [r1, #12]
 8006620:	4607      	mov	r7, r0
 8006622:	061b      	lsls	r3, r3, #24
 8006624:	460d      	mov	r5, r1
 8006626:	4614      	mov	r4, r2
 8006628:	b09d      	sub	sp, #116	@ 0x74
 800662a:	d510      	bpl.n	800664e <_svfiprintf_r+0x36>
 800662c:	690b      	ldr	r3, [r1, #16]
 800662e:	b973      	cbnz	r3, 800664e <_svfiprintf_r+0x36>
 8006630:	2140      	movs	r1, #64	@ 0x40
 8006632:	f7ff ff09 	bl	8006448 <_malloc_r>
 8006636:	6028      	str	r0, [r5, #0]
 8006638:	6128      	str	r0, [r5, #16]
 800663a:	b930      	cbnz	r0, 800664a <_svfiprintf_r+0x32>
 800663c:	230c      	movs	r3, #12
 800663e:	603b      	str	r3, [r7, #0]
 8006640:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006644:	b01d      	add	sp, #116	@ 0x74
 8006646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800664a:	2340      	movs	r3, #64	@ 0x40
 800664c:	616b      	str	r3, [r5, #20]
 800664e:	2300      	movs	r3, #0
 8006650:	9309      	str	r3, [sp, #36]	@ 0x24
 8006652:	2320      	movs	r3, #32
 8006654:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006658:	2330      	movs	r3, #48	@ 0x30
 800665a:	f04f 0901 	mov.w	r9, #1
 800665e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006662:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80067fc <_svfiprintf_r+0x1e4>
 8006666:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800666a:	4623      	mov	r3, r4
 800666c:	469a      	mov	sl, r3
 800666e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006672:	b10a      	cbz	r2, 8006678 <_svfiprintf_r+0x60>
 8006674:	2a25      	cmp	r2, #37	@ 0x25
 8006676:	d1f9      	bne.n	800666c <_svfiprintf_r+0x54>
 8006678:	ebba 0b04 	subs.w	fp, sl, r4
 800667c:	d00b      	beq.n	8006696 <_svfiprintf_r+0x7e>
 800667e:	465b      	mov	r3, fp
 8006680:	4622      	mov	r2, r4
 8006682:	4629      	mov	r1, r5
 8006684:	4638      	mov	r0, r7
 8006686:	f7ff ff6b 	bl	8006560 <__ssputs_r>
 800668a:	3001      	adds	r0, #1
 800668c:	f000 80a7 	beq.w	80067de <_svfiprintf_r+0x1c6>
 8006690:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006692:	445a      	add	r2, fp
 8006694:	9209      	str	r2, [sp, #36]	@ 0x24
 8006696:	f89a 3000 	ldrb.w	r3, [sl]
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 809f 	beq.w	80067de <_svfiprintf_r+0x1c6>
 80066a0:	2300      	movs	r3, #0
 80066a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80066a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066aa:	f10a 0a01 	add.w	sl, sl, #1
 80066ae:	9304      	str	r3, [sp, #16]
 80066b0:	9307      	str	r3, [sp, #28]
 80066b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80066b8:	4654      	mov	r4, sl
 80066ba:	2205      	movs	r2, #5
 80066bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066c0:	484e      	ldr	r0, [pc, #312]	@ (80067fc <_svfiprintf_r+0x1e4>)
 80066c2:	f000 fa61 	bl	8006b88 <memchr>
 80066c6:	9a04      	ldr	r2, [sp, #16]
 80066c8:	b9d8      	cbnz	r0, 8006702 <_svfiprintf_r+0xea>
 80066ca:	06d0      	lsls	r0, r2, #27
 80066cc:	bf44      	itt	mi
 80066ce:	2320      	movmi	r3, #32
 80066d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066d4:	0711      	lsls	r1, r2, #28
 80066d6:	bf44      	itt	mi
 80066d8:	232b      	movmi	r3, #43	@ 0x2b
 80066da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066de:	f89a 3000 	ldrb.w	r3, [sl]
 80066e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80066e4:	d015      	beq.n	8006712 <_svfiprintf_r+0xfa>
 80066e6:	4654      	mov	r4, sl
 80066e8:	2000      	movs	r0, #0
 80066ea:	f04f 0c0a 	mov.w	ip, #10
 80066ee:	9a07      	ldr	r2, [sp, #28]
 80066f0:	4621      	mov	r1, r4
 80066f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066f6:	3b30      	subs	r3, #48	@ 0x30
 80066f8:	2b09      	cmp	r3, #9
 80066fa:	d94b      	bls.n	8006794 <_svfiprintf_r+0x17c>
 80066fc:	b1b0      	cbz	r0, 800672c <_svfiprintf_r+0x114>
 80066fe:	9207      	str	r2, [sp, #28]
 8006700:	e014      	b.n	800672c <_svfiprintf_r+0x114>
 8006702:	eba0 0308 	sub.w	r3, r0, r8
 8006706:	fa09 f303 	lsl.w	r3, r9, r3
 800670a:	4313      	orrs	r3, r2
 800670c:	46a2      	mov	sl, r4
 800670e:	9304      	str	r3, [sp, #16]
 8006710:	e7d2      	b.n	80066b8 <_svfiprintf_r+0xa0>
 8006712:	9b03      	ldr	r3, [sp, #12]
 8006714:	1d19      	adds	r1, r3, #4
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	9103      	str	r1, [sp, #12]
 800671a:	2b00      	cmp	r3, #0
 800671c:	bfbb      	ittet	lt
 800671e:	425b      	neglt	r3, r3
 8006720:	f042 0202 	orrlt.w	r2, r2, #2
 8006724:	9307      	strge	r3, [sp, #28]
 8006726:	9307      	strlt	r3, [sp, #28]
 8006728:	bfb8      	it	lt
 800672a:	9204      	strlt	r2, [sp, #16]
 800672c:	7823      	ldrb	r3, [r4, #0]
 800672e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006730:	d10a      	bne.n	8006748 <_svfiprintf_r+0x130>
 8006732:	7863      	ldrb	r3, [r4, #1]
 8006734:	2b2a      	cmp	r3, #42	@ 0x2a
 8006736:	d132      	bne.n	800679e <_svfiprintf_r+0x186>
 8006738:	9b03      	ldr	r3, [sp, #12]
 800673a:	3402      	adds	r4, #2
 800673c:	1d1a      	adds	r2, r3, #4
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	9203      	str	r2, [sp, #12]
 8006742:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006746:	9305      	str	r3, [sp, #20]
 8006748:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006800 <_svfiprintf_r+0x1e8>
 800674c:	2203      	movs	r2, #3
 800674e:	4650      	mov	r0, sl
 8006750:	7821      	ldrb	r1, [r4, #0]
 8006752:	f000 fa19 	bl	8006b88 <memchr>
 8006756:	b138      	cbz	r0, 8006768 <_svfiprintf_r+0x150>
 8006758:	2240      	movs	r2, #64	@ 0x40
 800675a:	9b04      	ldr	r3, [sp, #16]
 800675c:	eba0 000a 	sub.w	r0, r0, sl
 8006760:	4082      	lsls	r2, r0
 8006762:	4313      	orrs	r3, r2
 8006764:	3401      	adds	r4, #1
 8006766:	9304      	str	r3, [sp, #16]
 8006768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800676c:	2206      	movs	r2, #6
 800676e:	4825      	ldr	r0, [pc, #148]	@ (8006804 <_svfiprintf_r+0x1ec>)
 8006770:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006774:	f000 fa08 	bl	8006b88 <memchr>
 8006778:	2800      	cmp	r0, #0
 800677a:	d036      	beq.n	80067ea <_svfiprintf_r+0x1d2>
 800677c:	4b22      	ldr	r3, [pc, #136]	@ (8006808 <_svfiprintf_r+0x1f0>)
 800677e:	bb1b      	cbnz	r3, 80067c8 <_svfiprintf_r+0x1b0>
 8006780:	9b03      	ldr	r3, [sp, #12]
 8006782:	3307      	adds	r3, #7
 8006784:	f023 0307 	bic.w	r3, r3, #7
 8006788:	3308      	adds	r3, #8
 800678a:	9303      	str	r3, [sp, #12]
 800678c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800678e:	4433      	add	r3, r6
 8006790:	9309      	str	r3, [sp, #36]	@ 0x24
 8006792:	e76a      	b.n	800666a <_svfiprintf_r+0x52>
 8006794:	460c      	mov	r4, r1
 8006796:	2001      	movs	r0, #1
 8006798:	fb0c 3202 	mla	r2, ip, r2, r3
 800679c:	e7a8      	b.n	80066f0 <_svfiprintf_r+0xd8>
 800679e:	2300      	movs	r3, #0
 80067a0:	f04f 0c0a 	mov.w	ip, #10
 80067a4:	4619      	mov	r1, r3
 80067a6:	3401      	adds	r4, #1
 80067a8:	9305      	str	r3, [sp, #20]
 80067aa:	4620      	mov	r0, r4
 80067ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067b0:	3a30      	subs	r2, #48	@ 0x30
 80067b2:	2a09      	cmp	r2, #9
 80067b4:	d903      	bls.n	80067be <_svfiprintf_r+0x1a6>
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d0c6      	beq.n	8006748 <_svfiprintf_r+0x130>
 80067ba:	9105      	str	r1, [sp, #20]
 80067bc:	e7c4      	b.n	8006748 <_svfiprintf_r+0x130>
 80067be:	4604      	mov	r4, r0
 80067c0:	2301      	movs	r3, #1
 80067c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80067c6:	e7f0      	b.n	80067aa <_svfiprintf_r+0x192>
 80067c8:	ab03      	add	r3, sp, #12
 80067ca:	9300      	str	r3, [sp, #0]
 80067cc:	462a      	mov	r2, r5
 80067ce:	4638      	mov	r0, r7
 80067d0:	4b0e      	ldr	r3, [pc, #56]	@ (800680c <_svfiprintf_r+0x1f4>)
 80067d2:	a904      	add	r1, sp, #16
 80067d4:	f3af 8000 	nop.w
 80067d8:	1c42      	adds	r2, r0, #1
 80067da:	4606      	mov	r6, r0
 80067dc:	d1d6      	bne.n	800678c <_svfiprintf_r+0x174>
 80067de:	89ab      	ldrh	r3, [r5, #12]
 80067e0:	065b      	lsls	r3, r3, #25
 80067e2:	f53f af2d 	bmi.w	8006640 <_svfiprintf_r+0x28>
 80067e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067e8:	e72c      	b.n	8006644 <_svfiprintf_r+0x2c>
 80067ea:	ab03      	add	r3, sp, #12
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	462a      	mov	r2, r5
 80067f0:	4638      	mov	r0, r7
 80067f2:	4b06      	ldr	r3, [pc, #24]	@ (800680c <_svfiprintf_r+0x1f4>)
 80067f4:	a904      	add	r1, sp, #16
 80067f6:	f000 f87d 	bl	80068f4 <_printf_i>
 80067fa:	e7ed      	b.n	80067d8 <_svfiprintf_r+0x1c0>
 80067fc:	08006e52 	.word	0x08006e52
 8006800:	08006e58 	.word	0x08006e58
 8006804:	08006e5c 	.word	0x08006e5c
 8006808:	00000000 	.word	0x00000000
 800680c:	08006561 	.word	0x08006561

08006810 <_printf_common>:
 8006810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006814:	4616      	mov	r6, r2
 8006816:	4698      	mov	r8, r3
 8006818:	688a      	ldr	r2, [r1, #8]
 800681a:	690b      	ldr	r3, [r1, #16]
 800681c:	4607      	mov	r7, r0
 800681e:	4293      	cmp	r3, r2
 8006820:	bfb8      	it	lt
 8006822:	4613      	movlt	r3, r2
 8006824:	6033      	str	r3, [r6, #0]
 8006826:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800682a:	460c      	mov	r4, r1
 800682c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006830:	b10a      	cbz	r2, 8006836 <_printf_common+0x26>
 8006832:	3301      	adds	r3, #1
 8006834:	6033      	str	r3, [r6, #0]
 8006836:	6823      	ldr	r3, [r4, #0]
 8006838:	0699      	lsls	r1, r3, #26
 800683a:	bf42      	ittt	mi
 800683c:	6833      	ldrmi	r3, [r6, #0]
 800683e:	3302      	addmi	r3, #2
 8006840:	6033      	strmi	r3, [r6, #0]
 8006842:	6825      	ldr	r5, [r4, #0]
 8006844:	f015 0506 	ands.w	r5, r5, #6
 8006848:	d106      	bne.n	8006858 <_printf_common+0x48>
 800684a:	f104 0a19 	add.w	sl, r4, #25
 800684e:	68e3      	ldr	r3, [r4, #12]
 8006850:	6832      	ldr	r2, [r6, #0]
 8006852:	1a9b      	subs	r3, r3, r2
 8006854:	42ab      	cmp	r3, r5
 8006856:	dc2b      	bgt.n	80068b0 <_printf_common+0xa0>
 8006858:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800685c:	6822      	ldr	r2, [r4, #0]
 800685e:	3b00      	subs	r3, #0
 8006860:	bf18      	it	ne
 8006862:	2301      	movne	r3, #1
 8006864:	0692      	lsls	r2, r2, #26
 8006866:	d430      	bmi.n	80068ca <_printf_common+0xba>
 8006868:	4641      	mov	r1, r8
 800686a:	4638      	mov	r0, r7
 800686c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006870:	47c8      	blx	r9
 8006872:	3001      	adds	r0, #1
 8006874:	d023      	beq.n	80068be <_printf_common+0xae>
 8006876:	6823      	ldr	r3, [r4, #0]
 8006878:	6922      	ldr	r2, [r4, #16]
 800687a:	f003 0306 	and.w	r3, r3, #6
 800687e:	2b04      	cmp	r3, #4
 8006880:	bf14      	ite	ne
 8006882:	2500      	movne	r5, #0
 8006884:	6833      	ldreq	r3, [r6, #0]
 8006886:	f04f 0600 	mov.w	r6, #0
 800688a:	bf08      	it	eq
 800688c:	68e5      	ldreq	r5, [r4, #12]
 800688e:	f104 041a 	add.w	r4, r4, #26
 8006892:	bf08      	it	eq
 8006894:	1aed      	subeq	r5, r5, r3
 8006896:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800689a:	bf08      	it	eq
 800689c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068a0:	4293      	cmp	r3, r2
 80068a2:	bfc4      	itt	gt
 80068a4:	1a9b      	subgt	r3, r3, r2
 80068a6:	18ed      	addgt	r5, r5, r3
 80068a8:	42b5      	cmp	r5, r6
 80068aa:	d11a      	bne.n	80068e2 <_printf_common+0xd2>
 80068ac:	2000      	movs	r0, #0
 80068ae:	e008      	b.n	80068c2 <_printf_common+0xb2>
 80068b0:	2301      	movs	r3, #1
 80068b2:	4652      	mov	r2, sl
 80068b4:	4641      	mov	r1, r8
 80068b6:	4638      	mov	r0, r7
 80068b8:	47c8      	blx	r9
 80068ba:	3001      	adds	r0, #1
 80068bc:	d103      	bne.n	80068c6 <_printf_common+0xb6>
 80068be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068c6:	3501      	adds	r5, #1
 80068c8:	e7c1      	b.n	800684e <_printf_common+0x3e>
 80068ca:	2030      	movs	r0, #48	@ 0x30
 80068cc:	18e1      	adds	r1, r4, r3
 80068ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068d2:	1c5a      	adds	r2, r3, #1
 80068d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068d8:	4422      	add	r2, r4
 80068da:	3302      	adds	r3, #2
 80068dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068e0:	e7c2      	b.n	8006868 <_printf_common+0x58>
 80068e2:	2301      	movs	r3, #1
 80068e4:	4622      	mov	r2, r4
 80068e6:	4641      	mov	r1, r8
 80068e8:	4638      	mov	r0, r7
 80068ea:	47c8      	blx	r9
 80068ec:	3001      	adds	r0, #1
 80068ee:	d0e6      	beq.n	80068be <_printf_common+0xae>
 80068f0:	3601      	adds	r6, #1
 80068f2:	e7d9      	b.n	80068a8 <_printf_common+0x98>

080068f4 <_printf_i>:
 80068f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068f8:	7e0f      	ldrb	r7, [r1, #24]
 80068fa:	4691      	mov	r9, r2
 80068fc:	2f78      	cmp	r7, #120	@ 0x78
 80068fe:	4680      	mov	r8, r0
 8006900:	460c      	mov	r4, r1
 8006902:	469a      	mov	sl, r3
 8006904:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006906:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800690a:	d807      	bhi.n	800691c <_printf_i+0x28>
 800690c:	2f62      	cmp	r7, #98	@ 0x62
 800690e:	d80a      	bhi.n	8006926 <_printf_i+0x32>
 8006910:	2f00      	cmp	r7, #0
 8006912:	f000 80d3 	beq.w	8006abc <_printf_i+0x1c8>
 8006916:	2f58      	cmp	r7, #88	@ 0x58
 8006918:	f000 80ba 	beq.w	8006a90 <_printf_i+0x19c>
 800691c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006920:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006924:	e03a      	b.n	800699c <_printf_i+0xa8>
 8006926:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800692a:	2b15      	cmp	r3, #21
 800692c:	d8f6      	bhi.n	800691c <_printf_i+0x28>
 800692e:	a101      	add	r1, pc, #4	@ (adr r1, 8006934 <_printf_i+0x40>)
 8006930:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006934:	0800698d 	.word	0x0800698d
 8006938:	080069a1 	.word	0x080069a1
 800693c:	0800691d 	.word	0x0800691d
 8006940:	0800691d 	.word	0x0800691d
 8006944:	0800691d 	.word	0x0800691d
 8006948:	0800691d 	.word	0x0800691d
 800694c:	080069a1 	.word	0x080069a1
 8006950:	0800691d 	.word	0x0800691d
 8006954:	0800691d 	.word	0x0800691d
 8006958:	0800691d 	.word	0x0800691d
 800695c:	0800691d 	.word	0x0800691d
 8006960:	08006aa3 	.word	0x08006aa3
 8006964:	080069cb 	.word	0x080069cb
 8006968:	08006a5d 	.word	0x08006a5d
 800696c:	0800691d 	.word	0x0800691d
 8006970:	0800691d 	.word	0x0800691d
 8006974:	08006ac5 	.word	0x08006ac5
 8006978:	0800691d 	.word	0x0800691d
 800697c:	080069cb 	.word	0x080069cb
 8006980:	0800691d 	.word	0x0800691d
 8006984:	0800691d 	.word	0x0800691d
 8006988:	08006a65 	.word	0x08006a65
 800698c:	6833      	ldr	r3, [r6, #0]
 800698e:	1d1a      	adds	r2, r3, #4
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	6032      	str	r2, [r6, #0]
 8006994:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006998:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800699c:	2301      	movs	r3, #1
 800699e:	e09e      	b.n	8006ade <_printf_i+0x1ea>
 80069a0:	6833      	ldr	r3, [r6, #0]
 80069a2:	6820      	ldr	r0, [r4, #0]
 80069a4:	1d19      	adds	r1, r3, #4
 80069a6:	6031      	str	r1, [r6, #0]
 80069a8:	0606      	lsls	r6, r0, #24
 80069aa:	d501      	bpl.n	80069b0 <_printf_i+0xbc>
 80069ac:	681d      	ldr	r5, [r3, #0]
 80069ae:	e003      	b.n	80069b8 <_printf_i+0xc4>
 80069b0:	0645      	lsls	r5, r0, #25
 80069b2:	d5fb      	bpl.n	80069ac <_printf_i+0xb8>
 80069b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80069b8:	2d00      	cmp	r5, #0
 80069ba:	da03      	bge.n	80069c4 <_printf_i+0xd0>
 80069bc:	232d      	movs	r3, #45	@ 0x2d
 80069be:	426d      	negs	r5, r5
 80069c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069c4:	230a      	movs	r3, #10
 80069c6:	4859      	ldr	r0, [pc, #356]	@ (8006b2c <_printf_i+0x238>)
 80069c8:	e011      	b.n	80069ee <_printf_i+0xfa>
 80069ca:	6821      	ldr	r1, [r4, #0]
 80069cc:	6833      	ldr	r3, [r6, #0]
 80069ce:	0608      	lsls	r0, r1, #24
 80069d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80069d4:	d402      	bmi.n	80069dc <_printf_i+0xe8>
 80069d6:	0649      	lsls	r1, r1, #25
 80069d8:	bf48      	it	mi
 80069da:	b2ad      	uxthmi	r5, r5
 80069dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80069de:	6033      	str	r3, [r6, #0]
 80069e0:	bf14      	ite	ne
 80069e2:	230a      	movne	r3, #10
 80069e4:	2308      	moveq	r3, #8
 80069e6:	4851      	ldr	r0, [pc, #324]	@ (8006b2c <_printf_i+0x238>)
 80069e8:	2100      	movs	r1, #0
 80069ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069ee:	6866      	ldr	r6, [r4, #4]
 80069f0:	2e00      	cmp	r6, #0
 80069f2:	bfa8      	it	ge
 80069f4:	6821      	ldrge	r1, [r4, #0]
 80069f6:	60a6      	str	r6, [r4, #8]
 80069f8:	bfa4      	itt	ge
 80069fa:	f021 0104 	bicge.w	r1, r1, #4
 80069fe:	6021      	strge	r1, [r4, #0]
 8006a00:	b90d      	cbnz	r5, 8006a06 <_printf_i+0x112>
 8006a02:	2e00      	cmp	r6, #0
 8006a04:	d04b      	beq.n	8006a9e <_printf_i+0x1aa>
 8006a06:	4616      	mov	r6, r2
 8006a08:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a0c:	fb03 5711 	mls	r7, r3, r1, r5
 8006a10:	5dc7      	ldrb	r7, [r0, r7]
 8006a12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a16:	462f      	mov	r7, r5
 8006a18:	42bb      	cmp	r3, r7
 8006a1a:	460d      	mov	r5, r1
 8006a1c:	d9f4      	bls.n	8006a08 <_printf_i+0x114>
 8006a1e:	2b08      	cmp	r3, #8
 8006a20:	d10b      	bne.n	8006a3a <_printf_i+0x146>
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	07df      	lsls	r7, r3, #31
 8006a26:	d508      	bpl.n	8006a3a <_printf_i+0x146>
 8006a28:	6923      	ldr	r3, [r4, #16]
 8006a2a:	6861      	ldr	r1, [r4, #4]
 8006a2c:	4299      	cmp	r1, r3
 8006a2e:	bfde      	ittt	le
 8006a30:	2330      	movle	r3, #48	@ 0x30
 8006a32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a36:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006a3a:	1b92      	subs	r2, r2, r6
 8006a3c:	6122      	str	r2, [r4, #16]
 8006a3e:	464b      	mov	r3, r9
 8006a40:	4621      	mov	r1, r4
 8006a42:	4640      	mov	r0, r8
 8006a44:	f8cd a000 	str.w	sl, [sp]
 8006a48:	aa03      	add	r2, sp, #12
 8006a4a:	f7ff fee1 	bl	8006810 <_printf_common>
 8006a4e:	3001      	adds	r0, #1
 8006a50:	d14a      	bne.n	8006ae8 <_printf_i+0x1f4>
 8006a52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a56:	b004      	add	sp, #16
 8006a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a5c:	6823      	ldr	r3, [r4, #0]
 8006a5e:	f043 0320 	orr.w	r3, r3, #32
 8006a62:	6023      	str	r3, [r4, #0]
 8006a64:	2778      	movs	r7, #120	@ 0x78
 8006a66:	4832      	ldr	r0, [pc, #200]	@ (8006b30 <_printf_i+0x23c>)
 8006a68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a6c:	6823      	ldr	r3, [r4, #0]
 8006a6e:	6831      	ldr	r1, [r6, #0]
 8006a70:	061f      	lsls	r7, r3, #24
 8006a72:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a76:	d402      	bmi.n	8006a7e <_printf_i+0x18a>
 8006a78:	065f      	lsls	r7, r3, #25
 8006a7a:	bf48      	it	mi
 8006a7c:	b2ad      	uxthmi	r5, r5
 8006a7e:	6031      	str	r1, [r6, #0]
 8006a80:	07d9      	lsls	r1, r3, #31
 8006a82:	bf44      	itt	mi
 8006a84:	f043 0320 	orrmi.w	r3, r3, #32
 8006a88:	6023      	strmi	r3, [r4, #0]
 8006a8a:	b11d      	cbz	r5, 8006a94 <_printf_i+0x1a0>
 8006a8c:	2310      	movs	r3, #16
 8006a8e:	e7ab      	b.n	80069e8 <_printf_i+0xf4>
 8006a90:	4826      	ldr	r0, [pc, #152]	@ (8006b2c <_printf_i+0x238>)
 8006a92:	e7e9      	b.n	8006a68 <_printf_i+0x174>
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	f023 0320 	bic.w	r3, r3, #32
 8006a9a:	6023      	str	r3, [r4, #0]
 8006a9c:	e7f6      	b.n	8006a8c <_printf_i+0x198>
 8006a9e:	4616      	mov	r6, r2
 8006aa0:	e7bd      	b.n	8006a1e <_printf_i+0x12a>
 8006aa2:	6833      	ldr	r3, [r6, #0]
 8006aa4:	6825      	ldr	r5, [r4, #0]
 8006aa6:	1d18      	adds	r0, r3, #4
 8006aa8:	6961      	ldr	r1, [r4, #20]
 8006aaa:	6030      	str	r0, [r6, #0]
 8006aac:	062e      	lsls	r6, r5, #24
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	d501      	bpl.n	8006ab6 <_printf_i+0x1c2>
 8006ab2:	6019      	str	r1, [r3, #0]
 8006ab4:	e002      	b.n	8006abc <_printf_i+0x1c8>
 8006ab6:	0668      	lsls	r0, r5, #25
 8006ab8:	d5fb      	bpl.n	8006ab2 <_printf_i+0x1be>
 8006aba:	8019      	strh	r1, [r3, #0]
 8006abc:	2300      	movs	r3, #0
 8006abe:	4616      	mov	r6, r2
 8006ac0:	6123      	str	r3, [r4, #16]
 8006ac2:	e7bc      	b.n	8006a3e <_printf_i+0x14a>
 8006ac4:	6833      	ldr	r3, [r6, #0]
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	1d1a      	adds	r2, r3, #4
 8006aca:	6032      	str	r2, [r6, #0]
 8006acc:	681e      	ldr	r6, [r3, #0]
 8006ace:	6862      	ldr	r2, [r4, #4]
 8006ad0:	4630      	mov	r0, r6
 8006ad2:	f000 f859 	bl	8006b88 <memchr>
 8006ad6:	b108      	cbz	r0, 8006adc <_printf_i+0x1e8>
 8006ad8:	1b80      	subs	r0, r0, r6
 8006ada:	6060      	str	r0, [r4, #4]
 8006adc:	6863      	ldr	r3, [r4, #4]
 8006ade:	6123      	str	r3, [r4, #16]
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ae6:	e7aa      	b.n	8006a3e <_printf_i+0x14a>
 8006ae8:	4632      	mov	r2, r6
 8006aea:	4649      	mov	r1, r9
 8006aec:	4640      	mov	r0, r8
 8006aee:	6923      	ldr	r3, [r4, #16]
 8006af0:	47d0      	blx	sl
 8006af2:	3001      	adds	r0, #1
 8006af4:	d0ad      	beq.n	8006a52 <_printf_i+0x15e>
 8006af6:	6823      	ldr	r3, [r4, #0]
 8006af8:	079b      	lsls	r3, r3, #30
 8006afa:	d413      	bmi.n	8006b24 <_printf_i+0x230>
 8006afc:	68e0      	ldr	r0, [r4, #12]
 8006afe:	9b03      	ldr	r3, [sp, #12]
 8006b00:	4298      	cmp	r0, r3
 8006b02:	bfb8      	it	lt
 8006b04:	4618      	movlt	r0, r3
 8006b06:	e7a6      	b.n	8006a56 <_printf_i+0x162>
 8006b08:	2301      	movs	r3, #1
 8006b0a:	4632      	mov	r2, r6
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	4640      	mov	r0, r8
 8006b10:	47d0      	blx	sl
 8006b12:	3001      	adds	r0, #1
 8006b14:	d09d      	beq.n	8006a52 <_printf_i+0x15e>
 8006b16:	3501      	adds	r5, #1
 8006b18:	68e3      	ldr	r3, [r4, #12]
 8006b1a:	9903      	ldr	r1, [sp, #12]
 8006b1c:	1a5b      	subs	r3, r3, r1
 8006b1e:	42ab      	cmp	r3, r5
 8006b20:	dcf2      	bgt.n	8006b08 <_printf_i+0x214>
 8006b22:	e7eb      	b.n	8006afc <_printf_i+0x208>
 8006b24:	2500      	movs	r5, #0
 8006b26:	f104 0619 	add.w	r6, r4, #25
 8006b2a:	e7f5      	b.n	8006b18 <_printf_i+0x224>
 8006b2c:	08006e63 	.word	0x08006e63
 8006b30:	08006e74 	.word	0x08006e74

08006b34 <memmove>:
 8006b34:	4288      	cmp	r0, r1
 8006b36:	b510      	push	{r4, lr}
 8006b38:	eb01 0402 	add.w	r4, r1, r2
 8006b3c:	d902      	bls.n	8006b44 <memmove+0x10>
 8006b3e:	4284      	cmp	r4, r0
 8006b40:	4623      	mov	r3, r4
 8006b42:	d807      	bhi.n	8006b54 <memmove+0x20>
 8006b44:	1e43      	subs	r3, r0, #1
 8006b46:	42a1      	cmp	r1, r4
 8006b48:	d008      	beq.n	8006b5c <memmove+0x28>
 8006b4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b52:	e7f8      	b.n	8006b46 <memmove+0x12>
 8006b54:	4601      	mov	r1, r0
 8006b56:	4402      	add	r2, r0
 8006b58:	428a      	cmp	r2, r1
 8006b5a:	d100      	bne.n	8006b5e <memmove+0x2a>
 8006b5c:	bd10      	pop	{r4, pc}
 8006b5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b66:	e7f7      	b.n	8006b58 <memmove+0x24>

08006b68 <_sbrk_r>:
 8006b68:	b538      	push	{r3, r4, r5, lr}
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	4d05      	ldr	r5, [pc, #20]	@ (8006b84 <_sbrk_r+0x1c>)
 8006b6e:	4604      	mov	r4, r0
 8006b70:	4608      	mov	r0, r1
 8006b72:	602b      	str	r3, [r5, #0]
 8006b74:	f7fa fb2a 	bl	80011cc <_sbrk>
 8006b78:	1c43      	adds	r3, r0, #1
 8006b7a:	d102      	bne.n	8006b82 <_sbrk_r+0x1a>
 8006b7c:	682b      	ldr	r3, [r5, #0]
 8006b7e:	b103      	cbz	r3, 8006b82 <_sbrk_r+0x1a>
 8006b80:	6023      	str	r3, [r4, #0]
 8006b82:	bd38      	pop	{r3, r4, r5, pc}
 8006b84:	20001aa8 	.word	0x20001aa8

08006b88 <memchr>:
 8006b88:	4603      	mov	r3, r0
 8006b8a:	b510      	push	{r4, lr}
 8006b8c:	b2c9      	uxtb	r1, r1
 8006b8e:	4402      	add	r2, r0
 8006b90:	4293      	cmp	r3, r2
 8006b92:	4618      	mov	r0, r3
 8006b94:	d101      	bne.n	8006b9a <memchr+0x12>
 8006b96:	2000      	movs	r0, #0
 8006b98:	e003      	b.n	8006ba2 <memchr+0x1a>
 8006b9a:	7804      	ldrb	r4, [r0, #0]
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	428c      	cmp	r4, r1
 8006ba0:	d1f6      	bne.n	8006b90 <memchr+0x8>
 8006ba2:	bd10      	pop	{r4, pc}

08006ba4 <_realloc_r>:
 8006ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ba8:	4680      	mov	r8, r0
 8006baa:	4615      	mov	r5, r2
 8006bac:	460c      	mov	r4, r1
 8006bae:	b921      	cbnz	r1, 8006bba <_realloc_r+0x16>
 8006bb0:	4611      	mov	r1, r2
 8006bb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bb6:	f7ff bc47 	b.w	8006448 <_malloc_r>
 8006bba:	b92a      	cbnz	r2, 8006bc8 <_realloc_r+0x24>
 8006bbc:	f7ff fbda 	bl	8006374 <_free_r>
 8006bc0:	2400      	movs	r4, #0
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bc8:	f000 f81a 	bl	8006c00 <_malloc_usable_size_r>
 8006bcc:	4285      	cmp	r5, r0
 8006bce:	4606      	mov	r6, r0
 8006bd0:	d802      	bhi.n	8006bd8 <_realloc_r+0x34>
 8006bd2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006bd6:	d8f4      	bhi.n	8006bc2 <_realloc_r+0x1e>
 8006bd8:	4629      	mov	r1, r5
 8006bda:	4640      	mov	r0, r8
 8006bdc:	f7ff fc34 	bl	8006448 <_malloc_r>
 8006be0:	4607      	mov	r7, r0
 8006be2:	2800      	cmp	r0, #0
 8006be4:	d0ec      	beq.n	8006bc0 <_realloc_r+0x1c>
 8006be6:	42b5      	cmp	r5, r6
 8006be8:	462a      	mov	r2, r5
 8006bea:	4621      	mov	r1, r4
 8006bec:	bf28      	it	cs
 8006bee:	4632      	movcs	r2, r6
 8006bf0:	f7ff fbb2 	bl	8006358 <memcpy>
 8006bf4:	4621      	mov	r1, r4
 8006bf6:	4640      	mov	r0, r8
 8006bf8:	f7ff fbbc 	bl	8006374 <_free_r>
 8006bfc:	463c      	mov	r4, r7
 8006bfe:	e7e0      	b.n	8006bc2 <_realloc_r+0x1e>

08006c00 <_malloc_usable_size_r>:
 8006c00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c04:	1f18      	subs	r0, r3, #4
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	bfbc      	itt	lt
 8006c0a:	580b      	ldrlt	r3, [r1, r0]
 8006c0c:	18c0      	addlt	r0, r0, r3
 8006c0e:	4770      	bx	lr

08006c10 <_init>:
 8006c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c12:	bf00      	nop
 8006c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c16:	bc08      	pop	{r3}
 8006c18:	469e      	mov	lr, r3
 8006c1a:	4770      	bx	lr

08006c1c <_fini>:
 8006c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c1e:	bf00      	nop
 8006c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c22:	bc08      	pop	{r3}
 8006c24:	469e      	mov	lr, r3
 8006c26:	4770      	bx	lr
