ARM GAS  /tmp/ccd0TfrJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Src/stm32l4xx_hal_msp.c"
   1:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32l4xx_hal_msp.c **** /**
   3:Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32l4xx_hal_msp.c ****   * File Name          : stm32l4xx_hal_msp.c
   5:Src/stm32l4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32l4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Src/stm32l4xx_hal_msp.c ****   *
  10:Src/stm32l4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Src/stm32l4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32l4xx_hal_msp.c ****   *
  13:Src/stm32l4xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Src/stm32l4xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Src/stm32l4xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Src/stm32l4xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Src/stm32l4xx_hal_msp.c ****   *
  18:Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32l4xx_hal_msp.c ****   */
  20:Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32l4xx_hal_msp.c **** 
  22:Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32l4xx_hal_msp.c **** #include "main.h"
  24:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32l4xx_hal_msp.c **** 
  26:Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32l4xx_hal_msp.c **** 
  28:Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccd0TfrJ.s 			page 2


  31:Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Src/stm32l4xx_hal_msp.c **** 
  33:Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32l4xx_hal_msp.c ****  
  36:Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32l4xx_hal_msp.c **** 
  38:Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32l4xx_hal_msp.c **** 
  41:Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32l4xx_hal_msp.c **** 
  43:Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32l4xx_hal_msp.c **** 
  46:Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32l4xx_hal_msp.c **** 
  48:Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32l4xx_hal_msp.c **** 
  51:Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32l4xx_hal_msp.c **** 
  53:Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32l4xx_hal_msp.c **** 
  56:Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32l4xx_hal_msp.c **** 
  58:Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32l4xx_hal_msp.c **** 
  60:Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32l4xx_hal_msp.c **** /**
  62:Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Src/stm32l4xx_hal_msp.c ****   */
  64:Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44              	.LBB2:
  66:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Src/stm32l4xx_hal_msp.c **** 
  68:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Src/stm32l4xx_hal_msp.c **** 
  70:Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  45              		.loc 1 70 3
ARM GAS  /tmp/ccd0TfrJ.s 			page 3


  46 0006 0F4B     		ldr	r3, .L2
  47 0008 1B6E     		ldr	r3, [r3, #96]
  48 000a 0E4A     		ldr	r2, .L2
  49 000c 43F00103 		orr	r3, r3, #1
  50 0010 1366     		str	r3, [r2, #96]
  51 0012 0C4B     		ldr	r3, .L2
  52 0014 1B6E     		ldr	r3, [r3, #96]
  53 0016 03F00103 		and	r3, r3, #1
  54 001a 7B60     		str	r3, [r7, #4]
  55 001c 7B68     		ldr	r3, [r7, #4]
  56              	.LBE2:
  57              	.LBB3:
  71:Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3
  59 001e 094B     		ldr	r3, .L2
  60 0020 9B6D     		ldr	r3, [r3, #88]
  61 0022 084A     		ldr	r2, .L2
  62 0024 43F08053 		orr	r3, r3, #268435456
  63 0028 9365     		str	r3, [r2, #88]
  64 002a 064B     		ldr	r3, .L2
  65 002c 9B6D     		ldr	r3, [r3, #88]
  66 002e 03F08053 		and	r3, r3, #268435456
  67 0032 3B60     		str	r3, [r7]
  68 0034 3B68     		ldr	r3, [r7]
  69              	.LBE3:
  72:Src/stm32l4xx_hal_msp.c **** 
  73:Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:Src/stm32l4xx_hal_msp.c **** 
  75:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Src/stm32l4xx_hal_msp.c **** 
  77:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Src/stm32l4xx_hal_msp.c **** }
  70              		.loc 1 78 1
  71 0036 00BF     		nop
  72 0038 0C37     		adds	r7, r7, #12
  73              	.LCFI3:
  74              		.cfi_def_cfa_offset 4
  75 003a BD46     		mov	sp, r7
  76              	.LCFI4:
  77              		.cfi_def_cfa_register 13
  78              		@ sp needed
  79 003c 5DF8047B 		ldr	r7, [sp], #4
  80              	.LCFI5:
  81              		.cfi_restore 7
  82              		.cfi_def_cfa_offset 0
  83 0040 7047     		bx	lr
  84              	.L3:
  85 0042 00BF     		.align	2
  86              	.L2:
  87 0044 00100240 		.word	1073876992
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_SPI_MspInit
  94              		.syntax unified
  95              		.thumb
ARM GAS  /tmp/ccd0TfrJ.s 			page 4


  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	HAL_SPI_MspInit:
 100              	.LFB131:
  79:Src/stm32l4xx_hal_msp.c **** 
  80:Src/stm32l4xx_hal_msp.c **** /**
  81:Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP Initialization
  82:Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
  84:Src/stm32l4xx_hal_msp.c **** * @retval None
  85:Src/stm32l4xx_hal_msp.c **** */
  86:Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  87:Src/stm32l4xx_hal_msp.c **** {
 101              		.loc 1 87 1
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 40
 104              		@ frame_needed = 1, uses_anonymous_args = 0
 105 0000 80B5     		push	{r7, lr}
 106              	.LCFI6:
 107              		.cfi_def_cfa_offset 8
 108              		.cfi_offset 7, -8
 109              		.cfi_offset 14, -4
 110 0002 8AB0     		sub	sp, sp, #40
 111              	.LCFI7:
 112              		.cfi_def_cfa_offset 48
 113 0004 00AF     		add	r7, sp, #0
 114              	.LCFI8:
 115              		.cfi_def_cfa_register 7
 116 0006 7860     		str	r0, [r7, #4]
  88:Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 88 20
 118 0008 07F11403 		add	r3, r7, #20
 119 000c 0022     		movs	r2, #0
 120 000e 1A60     		str	r2, [r3]
 121 0010 5A60     		str	r2, [r3, #4]
 122 0012 9A60     		str	r2, [r3, #8]
 123 0014 DA60     		str	r2, [r3, #12]
 124 0016 1A61     		str	r2, [r3, #16]
  89:Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 125              		.loc 1 89 10
 126 0018 7B68     		ldr	r3, [r7, #4]
 127 001a 1B68     		ldr	r3, [r3]
 128              		.loc 1 89 5
 129 001c 174A     		ldr	r2, .L7
 130 001e 9342     		cmp	r3, r2
 131 0020 28D1     		bne	.L6
 132              	.LBB4:
  90:Src/stm32l4xx_hal_msp.c ****   {
  91:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  92:Src/stm32l4xx_hal_msp.c **** 
  93:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  94:Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 133              		.loc 1 95 5
 134 0022 174B     		ldr	r3, .L7+4
 135 0024 1B6E     		ldr	r3, [r3, #96]
 136 0026 164A     		ldr	r2, .L7+4
ARM GAS  /tmp/ccd0TfrJ.s 			page 5


 137 0028 43F48053 		orr	r3, r3, #4096
 138 002c 1366     		str	r3, [r2, #96]
 139 002e 144B     		ldr	r3, .L7+4
 140 0030 1B6E     		ldr	r3, [r3, #96]
 141 0032 03F48053 		and	r3, r3, #4096
 142 0036 3B61     		str	r3, [r7, #16]
 143 0038 3B69     		ldr	r3, [r7, #16]
 144              	.LBE4:
 145              	.LBB5:
  96:Src/stm32l4xx_hal_msp.c ****   
  97:Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 97 5
 147 003a 114B     		ldr	r3, .L7+4
 148 003c DB6C     		ldr	r3, [r3, #76]
 149 003e 104A     		ldr	r2, .L7+4
 150 0040 43F00103 		orr	r3, r3, #1
 151 0044 D364     		str	r3, [r2, #76]
 152 0046 0E4B     		ldr	r3, .L7+4
 153 0048 DB6C     		ldr	r3, [r3, #76]
 154 004a 03F00103 		and	r3, r3, #1
 155 004e FB60     		str	r3, [r7, #12]
 156 0050 FB68     		ldr	r3, [r7, #12]
 157              	.LBE5:
  98:Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
  99:Src/stm32l4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 100:Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 101:Src/stm32l4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 102:Src/stm32l4xx_hal_msp.c ****     */
 103:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 158              		.loc 1 103 25
 159 0052 E023     		movs	r3, #224
 160 0054 7B61     		str	r3, [r7, #20]
 104:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 104 26
 162 0056 0223     		movs	r3, #2
 163 0058 BB61     		str	r3, [r7, #24]
 105:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 164              		.loc 1 105 26
 165 005a 0023     		movs	r3, #0
 166 005c FB61     		str	r3, [r7, #28]
 106:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 167              		.loc 1 106 27
 168 005e 0323     		movs	r3, #3
 169 0060 3B62     		str	r3, [r7, #32]
 107:Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 170              		.loc 1 107 31
 171 0062 0523     		movs	r3, #5
 172 0064 7B62     		str	r3, [r7, #36]
 108:Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 108 5
 174 0066 07F11403 		add	r3, r7, #20
 175 006a 1946     		mov	r1, r3
 176 006c 4FF09040 		mov	r0, #1207959552
 177 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.L6:
 109:Src/stm32l4xx_hal_msp.c **** 
 110:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
ARM GAS  /tmp/ccd0TfrJ.s 			page 6


 111:Src/stm32l4xx_hal_msp.c **** 
 112:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 113:Src/stm32l4xx_hal_msp.c ****   }
 114:Src/stm32l4xx_hal_msp.c **** 
 115:Src/stm32l4xx_hal_msp.c **** }
 179              		.loc 1 115 1
 180 0074 00BF     		nop
 181 0076 2837     		adds	r7, r7, #40
 182              	.LCFI9:
 183              		.cfi_def_cfa_offset 8
 184 0078 BD46     		mov	sp, r7
 185              	.LCFI10:
 186              		.cfi_def_cfa_register 13
 187              		@ sp needed
 188 007a 80BD     		pop	{r7, pc}
 189              	.L8:
 190              		.align	2
 191              	.L7:
 192 007c 00300140 		.word	1073819648
 193 0080 00100240 		.word	1073876992
 194              		.cfi_endproc
 195              	.LFE131:
 197              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 198              		.align	1
 199              		.global	HAL_SPI_MspDeInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu fpv4-sp-d16
 205              	HAL_SPI_MspDeInit:
 206              	.LFB132:
 116:Src/stm32l4xx_hal_msp.c **** 
 117:Src/stm32l4xx_hal_msp.c **** /**
 118:Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 119:Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 121:Src/stm32l4xx_hal_msp.c **** * @retval None
 122:Src/stm32l4xx_hal_msp.c **** */
 123:Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 124:Src/stm32l4xx_hal_msp.c **** {
 207              		.loc 1 124 1
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 8
 210              		@ frame_needed = 1, uses_anonymous_args = 0
 211 0000 80B5     		push	{r7, lr}
 212              	.LCFI11:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 7, -8
 215              		.cfi_offset 14, -4
 216 0002 82B0     		sub	sp, sp, #8
 217              	.LCFI12:
 218              		.cfi_def_cfa_offset 16
 219 0004 00AF     		add	r7, sp, #0
 220              	.LCFI13:
 221              		.cfi_def_cfa_register 7
 222 0006 7860     		str	r0, [r7, #4]
 125:Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
ARM GAS  /tmp/ccd0TfrJ.s 			page 7


 223              		.loc 1 125 10
 224 0008 7B68     		ldr	r3, [r7, #4]
 225 000a 1B68     		ldr	r3, [r3]
 226              		.loc 1 125 5
 227 000c 084A     		ldr	r2, .L12
 228 000e 9342     		cmp	r3, r2
 229 0010 0AD1     		bne	.L11
 126:Src/stm32l4xx_hal_msp.c ****   {
 127:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 128:Src/stm32l4xx_hal_msp.c **** 
 129:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 130:Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 230              		.loc 1 131 5
 231 0012 084B     		ldr	r3, .L12+4
 232 0014 1B6E     		ldr	r3, [r3, #96]
 233 0016 074A     		ldr	r2, .L12+4
 234 0018 23F48053 		bic	r3, r3, #4096
 235 001c 1366     		str	r3, [r2, #96]
 132:Src/stm32l4xx_hal_msp.c ****   
 133:Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 134:Src/stm32l4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 135:Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 136:Src/stm32l4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 137:Src/stm32l4xx_hal_msp.c ****     */
 138:Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 236              		.loc 1 138 5
 237 001e E021     		movs	r1, #224
 238 0020 4FF09040 		mov	r0, #1207959552
 239 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 240              	.L11:
 139:Src/stm32l4xx_hal_msp.c **** 
 140:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 141:Src/stm32l4xx_hal_msp.c **** 
 142:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 143:Src/stm32l4xx_hal_msp.c ****   }
 144:Src/stm32l4xx_hal_msp.c **** 
 145:Src/stm32l4xx_hal_msp.c **** }
 241              		.loc 1 145 1
 242 0028 00BF     		nop
 243 002a 0837     		adds	r7, r7, #8
 244              	.LCFI14:
 245              		.cfi_def_cfa_offset 8
 246 002c BD46     		mov	sp, r7
 247              	.LCFI15:
 248              		.cfi_def_cfa_register 13
 249              		@ sp needed
 250 002e 80BD     		pop	{r7, pc}
 251              	.L13:
 252              		.align	2
 253              	.L12:
 254 0030 00300140 		.word	1073819648
 255 0034 00100240 		.word	1073876992
 256              		.cfi_endproc
 257              	.LFE132:
 259              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 260              		.align	1
ARM GAS  /tmp/ccd0TfrJ.s 			page 8


 261              		.global	HAL_TIM_Base_MspInit
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 265              		.fpu fpv4-sp-d16
 267              	HAL_TIM_Base_MspInit:
 268              	.LFB133:
 146:Src/stm32l4xx_hal_msp.c **** 
 147:Src/stm32l4xx_hal_msp.c **** /**
 148:Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 149:Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 151:Src/stm32l4xx_hal_msp.c **** * @retval None
 152:Src/stm32l4xx_hal_msp.c **** */
 153:Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 154:Src/stm32l4xx_hal_msp.c **** {
 269              		.loc 1 154 1
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 16
 272              		@ frame_needed = 1, uses_anonymous_args = 0
 273 0000 80B5     		push	{r7, lr}
 274              	.LCFI16:
 275              		.cfi_def_cfa_offset 8
 276              		.cfi_offset 7, -8
 277              		.cfi_offset 14, -4
 278 0002 84B0     		sub	sp, sp, #16
 279              	.LCFI17:
 280              		.cfi_def_cfa_offset 24
 281 0004 00AF     		add	r7, sp, #0
 282              	.LCFI18:
 283              		.cfi_def_cfa_register 7
 284 0006 7860     		str	r0, [r7, #4]
 155:Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 285              		.loc 1 155 15
 286 0008 7B68     		ldr	r3, [r7, #4]
 287 000a 1B68     		ldr	r3, [r3]
 288              		.loc 1 155 5
 289 000c B3F1804F 		cmp	r3, #1073741824
 290 0010 13D1     		bne	.L16
 291              	.LBB6:
 156:Src/stm32l4xx_hal_msp.c ****   {
 157:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 158:Src/stm32l4xx_hal_msp.c **** 
 159:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 160:Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 161:Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 292              		.loc 1 161 5
 293 0012 0C4B     		ldr	r3, .L17
 294 0014 9B6D     		ldr	r3, [r3, #88]
 295 0016 0B4A     		ldr	r2, .L17
 296 0018 43F00103 		orr	r3, r3, #1
 297 001c 9365     		str	r3, [r2, #88]
 298 001e 094B     		ldr	r3, .L17
 299 0020 9B6D     		ldr	r3, [r3, #88]
 300 0022 03F00103 		and	r3, r3, #1
 301 0026 FB60     		str	r3, [r7, #12]
 302 0028 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccd0TfrJ.s 			page 9


 303              	.LBE6:
 162:Src/stm32l4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 163:Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 304              		.loc 1 163 5
 305 002a 0022     		movs	r2, #0
 306 002c 0021     		movs	r1, #0
 307 002e 1C20     		movs	r0, #28
 308 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 164:Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 309              		.loc 1 164 5
 310 0034 1C20     		movs	r0, #28
 311 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 312              	.L16:
 165:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 166:Src/stm32l4xx_hal_msp.c **** 
 167:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 168:Src/stm32l4xx_hal_msp.c ****   }
 169:Src/stm32l4xx_hal_msp.c **** 
 170:Src/stm32l4xx_hal_msp.c **** }
 313              		.loc 1 170 1
 314 003a 00BF     		nop
 315 003c 1037     		adds	r7, r7, #16
 316              	.LCFI19:
 317              		.cfi_def_cfa_offset 8
 318 003e BD46     		mov	sp, r7
 319              	.LCFI20:
 320              		.cfi_def_cfa_register 13
 321              		@ sp needed
 322 0040 80BD     		pop	{r7, pc}
 323              	.L18:
 324 0042 00BF     		.align	2
 325              	.L17:
 326 0044 00100240 		.word	1073876992
 327              		.cfi_endproc
 328              	.LFE133:
 330              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 331              		.align	1
 332              		.global	HAL_TIM_Base_MspDeInit
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.fpu fpv4-sp-d16
 338              	HAL_TIM_Base_MspDeInit:
 339              	.LFB134:
 171:Src/stm32l4xx_hal_msp.c **** 
 172:Src/stm32l4xx_hal_msp.c **** /**
 173:Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 174:Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 175:Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 176:Src/stm32l4xx_hal_msp.c **** * @retval None
 177:Src/stm32l4xx_hal_msp.c **** */
 178:Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 179:Src/stm32l4xx_hal_msp.c **** {
 340              		.loc 1 179 1
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 8
 343              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccd0TfrJ.s 			page 10


 344 0000 80B5     		push	{r7, lr}
 345              	.LCFI21:
 346              		.cfi_def_cfa_offset 8
 347              		.cfi_offset 7, -8
 348              		.cfi_offset 14, -4
 349 0002 82B0     		sub	sp, sp, #8
 350              	.LCFI22:
 351              		.cfi_def_cfa_offset 16
 352 0004 00AF     		add	r7, sp, #0
 353              	.LCFI23:
 354              		.cfi_def_cfa_register 7
 355 0006 7860     		str	r0, [r7, #4]
 180:Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 356              		.loc 1 180 15
 357 0008 7B68     		ldr	r3, [r7, #4]
 358 000a 1B68     		ldr	r3, [r3]
 359              		.loc 1 180 5
 360 000c B3F1804F 		cmp	r3, #1073741824
 361 0010 08D1     		bne	.L21
 181:Src/stm32l4xx_hal_msp.c ****   {
 182:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 183:Src/stm32l4xx_hal_msp.c **** 
 184:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 185:Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 186:Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 362              		.loc 1 186 5
 363 0012 064B     		ldr	r3, .L22
 364 0014 9B6D     		ldr	r3, [r3, #88]
 365 0016 054A     		ldr	r2, .L22
 366 0018 23F00103 		bic	r3, r3, #1
 367 001c 9365     		str	r3, [r2, #88]
 187:Src/stm32l4xx_hal_msp.c **** 
 188:Src/stm32l4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 189:Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 368              		.loc 1 189 5
 369 001e 1C20     		movs	r0, #28
 370 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 371              	.L21:
 190:Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 191:Src/stm32l4xx_hal_msp.c **** 
 192:Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 193:Src/stm32l4xx_hal_msp.c ****   }
 194:Src/stm32l4xx_hal_msp.c **** 
 195:Src/stm32l4xx_hal_msp.c **** }
 372              		.loc 1 195 1
 373 0024 00BF     		nop
 374 0026 0837     		adds	r7, r7, #8
 375              	.LCFI24:
 376              		.cfi_def_cfa_offset 8
 377 0028 BD46     		mov	sp, r7
 378              	.LCFI25:
 379              		.cfi_def_cfa_register 13
 380              		@ sp needed
 381 002a 80BD     		pop	{r7, pc}
 382              	.L23:
 383              		.align	2
 384              	.L22:
ARM GAS  /tmp/ccd0TfrJ.s 			page 11


 385 002c 00100240 		.word	1073876992
 386              		.cfi_endproc
 387              	.LFE134:
 389              		.text
 390              	.Letext0:
 391              		.file 2 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default
 392              		.file 3 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 393              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 394              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 395              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l433xx.h"
 396              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 397              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 398              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 399              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 400              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 401              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 402              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/ccd0TfrJ.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccd0TfrJ.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccd0TfrJ.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccd0TfrJ.s:87     .text.HAL_MspInit:0000000000000044 $d
     /tmp/ccd0TfrJ.s:92     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccd0TfrJ.s:99     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccd0TfrJ.s:192    .text.HAL_SPI_MspInit:000000000000007c $d
     /tmp/ccd0TfrJ.s:198    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccd0TfrJ.s:205    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccd0TfrJ.s:254    .text.HAL_SPI_MspDeInit:0000000000000030 $d
     /tmp/ccd0TfrJ.s:260    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccd0TfrJ.s:267    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccd0TfrJ.s:326    .text.HAL_TIM_Base_MspInit:0000000000000044 $d
     /tmp/ccd0TfrJ.s:331    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccd0TfrJ.s:338    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccd0TfrJ.s:385    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
