// Seed: 3917747759
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output wire id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    output tri0 id_8,
    input wor id_9,
    input tri id_10,
    output supply1 id_11,
    output tri0 id_12,
    input uwire id_13,
    input wor id_14,
    input wor id_15,
    input supply1 id_16,
    output tri1 id_17,
    output tri0 id_18,
    output supply0 id_19,
    input supply0 id_20,
    output wand id_21,
    input supply1 id_22
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    output uwire id_9,
    input wor id_10,
    input uwire id_11,
    input wire id_12,
    output uwire id_13,
    output logic id_14,
    output tri id_15,
    input supply1 id_16,
    input tri id_17,
    output wor id_18,
    output supply1 id_19,
    output logic id_20
);
  final id_14 <= 1;
  logic id_22;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_4,
      id_9,
      id_19,
      id_4,
      id_11,
      id_18,
      id_11,
      id_4,
      id_15,
      id_2,
      id_0,
      id_8,
      id_10,
      id_10,
      id_13,
      id_6,
      id_18,
      id_4,
      id_5,
      id_17
  );
  assign modCall_1.id_21 = 0;
  always_comb id_20 <= (1'h0);
  assign id_22 = -1;
  wire id_23;
endmodule
