// Seed: 1882592877
module module_0;
  assign module_2.type_31 = 0;
  wire id_3;
endmodule
module module_1;
  logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1[1] = 1;
  id_2(
      .id_0(!1), .id_1(1)
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input wand id_7,
    output tri1 id_8,
    input supply0 id_9,
    output wire id_10,
    input wor id_11,
    input wire id_12,
    input tri id_13,
    output supply1 id_14,
    input wand id_15,
    output tri0 id_16,
    input tri1 id_17
);
  assign id_1 = 1;
  wire id_19;
  wire id_20;
  wire id_21;
  module_0 modCall_1 ();
  wire id_22;
  wire id_23;
endmodule
