// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2018 PHYTEC America, LLC - https://www.phytec.com
 */

#include "k3-am654.dtsi"
#include <dt-bindings/net/ti-dp83867.h>

/ {
	model = "PHYTEC phyCORE-AM65x";
	compatible =  "phytec,am65xx-phycore-som", "ti,am654";

	memory@80000000 {
		device_type = "memory";
		/* 2G RAM */
		reg = <0x00000000 0x40000000
		       0x00000000 0x40000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		secure_ddr: secure_ddr@9e800000 {
			reg = <0 0x9e800000 0 0x01800000>;	/* for OP-TEE */
			alignment = <0x1000>;
			no-map;
		};
	};
};

&main_pmx0 {
	main_mmc0_pins_default: main_mmc0_pins_default {
		pinctrl-single,pins = <
			AM65X_IOPAD(0x0188, PIN_INPUT | MUX_MODE0)		/* (D25) MMC0_DAT7 */
			AM65X_IOPAD(0x018c, PIN_INPUT | MUX_MODE0)		/* (B26) MMC0_DAT6 */
			AM65X_IOPAD(0x0190, PIN_INPUT | MUX_MODE0)		/* (A24) MMC0_DAT5 */
			AM65X_IOPAD(0x0194, PIN_INPUT | MUX_MODE0)		/* (E24) MMC0_DAT4 */
			AM65X_IOPAD(0x0198, PIN_INPUT | MUX_MODE0)		/* (A25) MMC0_DAT3 */
			AM65X_IOPAD(0x019c, PIN_INPUT | MUX_MODE0)		/* (C26) MMC0_DAT2 */
			AM65X_IOPAD(0x01a0, PIN_INPUT | MUX_MODE0)		/* (E25) MMC0_DAT1 */
			AM65X_IOPAD(0x01a4, PIN_INPUT | MUX_MODE0)		/* (A26) MMC0_DAT0 */
			AM65X_IOPAD(0x01a8, PIN_INPUT_PULLDOWN | MUX_MODE0)	/* (B25) MMC0_CLK */
			AM65X_IOPAD(0x01ac, PIN_INPUT | MUX_MODE0)		/* (B27) MMC0_CMD */
			AM65X_IOPAD(0x01b0, PIN_INPUT | MUX_MODE0)		/* (C25) MMC0_DS */
		>;
	};
};

&main_pmx1 {
	main_i2c0_pins_default: main_i2c0_pins_default {
		pinctrl-single,pins = <
			AM65X_IOPAD(0x0000, PIN_INPUT | MUX_MODE0)      /* (D20) I2C0_SCL */
			AM65X_IOPAD(0x0004, PIN_INPUT | MUX_MODE0)      /* (C21) I2C0_SDA */
		>;
	};
};

&wkup_pmx0 {
	mcu_cpsw_pins_default: mcu_cpsw_pins_default {
		pinctrl-single,pins = <
			AM65X_WKUP_IOPAD(0x0058, PIN_OUTPUT | MUX_MODE0)	/* (N4) MCU_RGMII1_TX_CTL */
			AM65X_WKUP_IOPAD(0x005c, PIN_INPUT | MUX_MODE0)		/* (N5) MCU_RGMII1_RX_CTL */
			AM65X_WKUP_IOPAD(0x0060, PIN_OUTPUT | MUX_MODE0)	/* (M2) MCU_RGMII1_TD3 */
			AM65X_WKUP_IOPAD(0x0064, PIN_OUTPUT | MUX_MODE0)	/* (M3) MCU_RGMII1_TD2 */
			AM65X_WKUP_IOPAD(0x0068, PIN_OUTPUT | MUX_MODE0)	/* (M4) MCU_RGMII1_TD1 */
			AM65X_WKUP_IOPAD(0x006c, PIN_OUTPUT | MUX_MODE0)	/* (M5) MCU_RGMII1_TD0 */
			AM65X_WKUP_IOPAD(0x0070, PIN_INPUT | MUX_MODE0)		/* (N1) MCU_RGMII1_TXC */
			AM65X_WKUP_IOPAD(0x0074, PIN_INPUT | MUX_MODE0)		/* (M1) MCU_RGMII1_RXC */
			AM65X_WKUP_IOPAD(0x0078, PIN_INPUT | MUX_MODE0)		/* (L2) MCU_RGMII1_RD3 */
			AM65X_WKUP_IOPAD(0x007c, PIN_INPUT | MUX_MODE0)		/* (L5) MCU_RGMII1_RD2 */
			AM65X_WKUP_IOPAD(0x0080, PIN_INPUT | MUX_MODE0)		/* (M6) MCU_RGMII1_RD1 */
			AM65X_WKUP_IOPAD(0x0084, PIN_INPUT | MUX_MODE0)		/* (L6) MCU_RGMII1_RD0 */
		>;
	};

	mcu_mdio_pins_default: mcu_mdio_pins_default {
		pinctrl-single,pins = <
			AM65X_WKUP_IOPAD(0x0088, PIN_INPUT | MUX_MODE0)		/* (L4) MCU_MDIO0_MDIO */
			AM65X_WKUP_IOPAD(0x008c, PIN_OUTPUT | MUX_MODE0)	/* (L1) MCU_MDIO0_MDC */
		>;
	};
};

&main_i2c0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&main_i2c0_pins_default>;
	clock-frequency = <400000>;

	i2c_eeprom: eeprom@50 {
		status = "okay";
		compatible = "at,24c32";
		reg = <0x50>;
		pagesize = <32>;
	};
};

&mmc_phy0 {
	status = "okay";
	ti,drv-strength-ohm = <50>;
};

&sdhci0 {
	status = "okay";
	non-removable;
	xlnx,fails-without-test-cd;
	bus-width = <8>;
	pinctrl-names = "default";
	pinctrl-0 = <&main_mmc0_pins_default>;
};

&mcu_cpsw {
	pinctrl-names = "default";
	pinctrl-0 = <&mcu_cpsw_pins_default &mcu_mdio_pins_default>;
};

&davinci_mdio {
	mcu_eth0_phy: ethernet-phy@1 {
		reg = <1>;
		/* TODO: phy reset: TCA9555RTWR(i2c:0x21)[p04].GPIO_MCU_RGMII_RSTN */
		ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
		ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
		ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
	};
};

&cpsw_port1 {
	phy-mode = "rgmii-id";
	phy-handle = <&mcu_eth0_phy>;
};
