{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590173006632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590173006634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 22 19:43:26 2020 " "Processing started: Fri May 22 19:43:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590173006634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173006634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro -c micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173006634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590173006870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590173006870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-testbench " "Found design unit 1: datapath_tb-testbench" {  } { { "src/datapath_tb.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath_tb.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015970 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "src/datapath_tb.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath_tb.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctr_unit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ctr_unit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctr_unit_tb-Stimulus " "Found design unit 1: ctr_unit_tb-Stimulus" {  } { { "src/ctr_unit_tb.vhd" "" { Text "/home/duarte/repomipsogait/src/ctr_unit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015971 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctr_unit_tb " "Found entity 1: ctr_unit_tb" {  } { { "src/ctr_unit_tb.vhd" "" { Text "/home/duarte/repomipsogait/src/ctr_unit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/output_files/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/output_files/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "src/output_files/ControlUnit.vhd" "" { Text "/home/duarte/repomipsogait/src/output_files/ControlUnit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015972 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/output_files/ControlUnit.vhd" "" { Text "/home/duarte/repomipsogait/src/output_files/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015972 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015972 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/mux.vhd " "Entity \"mux\" obtained from \"src/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "src/mux.vhd" "" { Text "/home/duarte/repomipsogait/src/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1590173015973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "src/mux.vhd" "" { Text "/home/duarte/repomipsogait/src/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015973 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/mux.vhd" "" { Text "/home/duarte/repomipsogait/src/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Behavioral " "Found design unit 1: pc-Behavioral" {  } { { "src/pc.vhd" "" { Text "/home/duarte/repomipsogait/src/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015973 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "src/pc.vhd" "" { Text "/home/duarte/repomipsogait/src/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-Behavioral " "Found design unit 1: registers-Behavioral" {  } { { "src/registers.vhd" "" { Text "/home/duarte/repomipsogait/src/registers.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015974 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "src/registers.vhd" "" { Text "/home/duarte/repomipsogait/src/registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015975 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signal_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/signal_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_extender-Behavioral " "Found design unit 1: signal_extender-Behavioral" {  } { { "src/signal_extender.vhd" "" { Text "/home/duarte/repomipsogait/src/signal_extender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015975 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_extender " "Found entity 1: signal_extender" {  } { { "src/signal_extender.vhd" "" { Text "/home/duarte/repomipsogait/src/signal_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/IMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/IMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory-Behavioral " "Found design unit 1: IMemory-Behavioral" {  } { { "src/IMemory.vhd" "" { Text "/home/duarte/repomipsogait/src/IMemory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015976 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Found entity 1: IMemory" {  } { { "src/IMemory.vhd" "" { Text "/home/duarte/repomipsogait/src/IMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/DMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory-Behavioral " "Found design unit 1: DMemory-Behavioral" {  } { { "src/DMemory.vhd" "" { Text "/home/duarte/repomipsogait/src/DMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015976 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory " "Found entity 1: DMemory" {  } { { "src/DMemory.vhd" "" { Text "/home/duarte/repomipsogait/src/DMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590173015976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173015976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590173016030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pc pc:pc A:behavioral " "Elaborating entity \"pc\" using architecture \"A:behavioral\" for hierarchy \"pc:pc\"" {  } { { "src/datapath.vhd" "pc" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590173016032 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk pc.vhd(20) " "VHDL Process Statement warning at pc.vhd(20): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/pc.vhd" "" { Text "/home/duarte/repomipsogait/src/pc.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590173016033 "|datapath|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IMemory IMemory:IMemory A:behavioral " "Elaborating entity \"IMemory\" using architecture \"A:behavioral\" for hierarchy \"IMemory:IMemory\"" {  } { { "src/datapath.vhd" "IMemory" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590173016033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "signal_extender signal_extender:SIG_EXTENDER A:behavioral " "Elaborating entity \"signal_extender\" using architecture \"A:behavioral\" for hierarchy \"signal_extender:SIG_EXTENDER\"" {  } { { "src/datapath.vhd" "SIG_EXTENDER" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590173016034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux mux:wa_mux A:behavioral " "Elaborating entity \"mux\" using architecture \"A:behavioral\" for hierarchy \"mux:wa_mux\"" {  } { { "src/datapath.vhd" "wa_mux" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590173016034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registers registers:registers A:behavioral " "Elaborating entity \"registers\" using architecture \"A:behavioral\" for hierarchy \"registers:registers\"" {  } { { "src/datapath.vhd" "registers" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590173016035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux mux:alu_mux A:behavioral " "Elaborating entity \"mux\" using architecture \"A:behavioral\" for hierarchy \"mux:alu_mux\"" {  } { { "src/datapath.vhd" "alu_mux" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590173016065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu alu:alu A:behavioral " "Elaborating entity \"alu\" using architecture \"A:behavioral\" for hierarchy \"alu:alu\"" {  } { { "src/datapath.vhd" "alu" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 117 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590173016089 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_resultaux alu.vhd(23) " "VHDL Process Statement warning at alu.vhd(23): inferring latch(es) for signal or variable \"s_resultaux\", which holds its previous value in one or more paths through the process" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590173016091 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_resultaux\[0\] alu.vhd(23) " "Inferred latch for \"s_resultaux\[0\]\" at alu.vhd(23)" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173016093 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_resultaux\[1\] alu.vhd(23) " "Inferred latch for \"s_resultaux\[1\]\" at alu.vhd(23)" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173016093 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_resultaux\[2\] alu.vhd(23) " "Inferred latch for \"s_resultaux\[2\]\" at alu.vhd(23)" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173016093 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_resultaux\[3\] alu.vhd(23) " "Inferred latch for \"s_resultaux\[3\]\" at alu.vhd(23)" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173016093 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_resultaux\[4\] alu.vhd(23) " "Inferred latch for \"s_resultaux\[4\]\" at alu.vhd(23)" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173016093 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_resultaux\[5\] alu.vhd(23) " "Inferred latch for \"s_resultaux\[5\]\" at alu.vhd(23)" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173016093 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_resultaux\[6\] alu.vhd(23) " "Inferred latch for \"s_resultaux\[6\]\" at alu.vhd(23)" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173016093 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_resultaux\[7\] alu.vhd(23) " "Inferred latch for \"s_resultaux\[7\]\" at alu.vhd(23)" {  } { { "src/alu.vhd" "" { Text "/home/duarte/repomipsogait/src/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173016094 "|datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DMemory DMemory:data_memory A:behavioral " "Elaborating entity \"DMemory\" using architecture \"A:behavioral\" for hierarchy \"DMemory:data_memory\"" {  } { { "src/datapath.vhd" "data_memory" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590173016099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590173016836 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590173017296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590173017400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590173017400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWr " "No output dependent on input pin \"RegWr\"" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590173017449 "|datapath|RegWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegDst " "No output dependent on input pin \"RegDst\"" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590173017449 "|datapath|RegDst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AluSrc " "No output dependent on input pin \"AluSrc\"" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590173017449 "|datapath|AluSrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemtoReg " "No output dependent on input pin \"MemtoReg\"" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590173017449 "|datapath|MemtoReg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemWr " "No output dependent on input pin \"MemWr\"" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590173017449 "|datapath|MemWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AluOp\[0\] " "No output dependent on input pin \"AluOp\[0\]\"" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590173017449 "|datapath|AluOp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AluOp\[1\] " "No output dependent on input pin \"AluOp\[1\]\"" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590173017449 "|datapath|AluOp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AluOp\[2\] " "No output dependent on input pin \"AluOp\[2\]\"" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590173017449 "|datapath|AluOp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AluOp\[3\] " "No output dependent on input pin \"AluOp\[3\]\"" {  } { { "src/datapath.vhd" "" { Text "/home/duarte/repomipsogait/src/datapath.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590173017449 "|datapath|AluOp[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590173017449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590173017450 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590173017450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590173017450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590173017450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1002 " "Peak virtual memory: 1002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590173017458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 22 19:43:37 2020 " "Processing ended: Fri May 22 19:43:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590173017458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590173017458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590173017458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590173017458 ""}
