--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ROM_mod.twx ROM_mod.ncd -o ROM_mod.twr ROM_mod.pcf

Design file:              ROM_mod.ncd
Physical constraint file: ROM_mod.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
address<0>  |    0.431(R)|    0.990(R)|clk_BUFGP         |   0.000|
address<1>  |    0.909(R)|    0.608(R)|clk_BUFGP         |   0.000|
address<2>  |    0.939(R)|    0.584(R)|clk_BUFGP         |   0.000|
cs          |    1.600(R)|    0.310(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out<0>      |    9.186(R)|clk_BUFGP         |   0.000|
out<1>      |    9.035(R)|clk_BUFGP         |   0.000|
out<2>      |    9.455(R)|clk_BUFGP         |   0.000|
out<3>      |    9.001(R)|clk_BUFGP         |   0.000|
out<4>      |    8.786(R)|clk_BUFGP         |   0.000|
out<5>      |    9.285(R)|clk_BUFGP         |   0.000|
out<6>      |    9.216(R)|clk_BUFGP         |   0.000|
out<7>      |    8.995(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Tue Nov 03 16:01:50 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4486 MB



