{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 22:09:48 2021 " "Info: Processing started: Thu May 06 22:09:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off usbconnection -c usbconnection --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usbconnection -c usbconnection --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[0\]\$latch " "Warning: Node \"dout\[0\]\$latch\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[0\] " "Warning: Node \"temp\[0\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[1\]\$latch " "Warning: Node \"dout\[1\]\$latch\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[2\]\$latch " "Warning: Node \"dout\[2\]\$latch\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\] " "Warning: Node \"temp\[2\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[3\]\$latch " "Warning: Node \"dout\[3\]\$latch\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\] " "Warning: Node \"temp\[3\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[4\]\$latch " "Warning: Node \"dout\[4\]\$latch\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\] " "Warning: Node \"temp\[4\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[5\]\$latch " "Warning: Node \"dout\[5\]\$latch\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\] " "Warning: Node \"temp\[5\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[6\]\$latch " "Warning: Node \"dout\[6\]\$latch\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\] " "Warning: Node \"temp\[6\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dout\[7\]\$latch " "Warning: Node \"dout\[7\]\$latch\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\] " "Warning: Node \"temp\[7\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fstate.latch_data_from_host " "Info: Detected ripple clock \"fstate.latch_data_from_host\" as buffer" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "fstate.latch_data_from_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fstate.send_data_host " "Info: Detected ripple clock \"fstate.send_data_host\" as buffer" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "fstate.send_data_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register fstate.send_data_host fstate.wait_nRXF_low 340.02 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 340.02 MHz between source register \"fstate.send_data_host\" and destination register \"fstate.wait_nRXF_low\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.747 ns + Longest register register " "Info: + Longest register to register delay is 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fstate.send_data_host 1 REG LCFF_X27_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 2; REG Node = 'fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.202 ns) 0.639 ns Selector0~0 2 COMB LCCOMB_X27_Y6_N18 1 " "Info: 2: + IC(0.437 ns) + CELL(0.202 ns) = 0.639 ns; Loc. = LCCOMB_X27_Y6_N18; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { fstate.send_data_host Selector0~0 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.747 ns fstate.wait_nRXF_low 3 REG LCFF_X27_Y6_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.747 ns; Loc. = LCFF_X27_Y6_N19; Fanout = 2; REG Node = 'fstate.wait_nRXF_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector0~0 fstate.wait_nRXF_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 41.50 % ) " "Info: Total cell delay = 0.310 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 58.50 % ) " "Info: Total interconnect delay = 0.437 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { fstate.send_data_host Selector0~0 fstate.wait_nRXF_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.747 ns" { fstate.send_data_host {} Selector0~0 {} fstate.wait_nRXF_low {} } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.864 ns - Smallest " "Info: - Smallest clock skew is -0.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.736 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns fstate.wait_nRXF_low 3 REG LCFF_X27_Y6_N19 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X27_Y6_N19; Fanout = 2; REG Node = 'fstate.wait_nRXF_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clock~clkctrl fstate.wait_nRXF_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock clock~clkctrl fstate.wait_nRXF_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.wait_nRXF_low {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.666 ns) 3.600 ns fstate.send_data_host 2 REG LCFF_X27_Y6_N23 2 " "Info: 2: + IC(1.834 ns) + CELL(0.666 ns) = 3.600 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 2; REG Node = 'fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 49.06 % ) " "Info: Total cell delay = 1.766 ns ( 49.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.834 ns ( 50.94 % ) " "Info: Total interconnect delay = 1.834 ns ( 50.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clock {} clock~combout {} fstate.send_data_host {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock clock~clkctrl fstate.wait_nRXF_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.wait_nRXF_low {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clock {} clock~combout {} fstate.send_data_host {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { fstate.send_data_host Selector0~0 fstate.wait_nRXF_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.747 ns" { fstate.send_data_host {} Selector0~0 {} fstate.wait_nRXF_low {} } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock clock~clkctrl fstate.wait_nRXF_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.wait_nRXF_low {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clock {} clock~combout {} fstate.send_data_host {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fstate.wait_nRXF_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { fstate.wait_nRXF_low {} } {  } {  } "" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "fstate.set_WR_high fstate.send_data_host clock 120 ps " "Info: Found hold time violation between source  pin or register \"fstate.set_WR_high\" and destination pin or register \"fstate.send_data_host\" for clock \"clock\" (Hold time is 120 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.864 ns + Largest " "Info: + Largest clock skew is 0.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.600 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.666 ns) 3.600 ns fstate.send_data_host 2 REG LCFF_X27_Y6_N23 2 " "Info: 2: + IC(1.834 ns) + CELL(0.666 ns) = 3.600 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 2; REG Node = 'fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 49.06 % ) " "Info: Total cell delay = 1.766 ns ( 49.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.834 ns ( 50.94 % ) " "Info: Total interconnect delay = 1.834 ns ( 50.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clock {} clock~combout {} fstate.send_data_host {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns fstate.set_WR_high 3 REG LCFF_X27_Y6_N11 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X27_Y6_N11; Fanout = 2; REG Node = 'fstate.set_WR_high'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clock~clkctrl fstate.set_WR_high } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock clock~clkctrl fstate.set_WR_high } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.set_WR_high {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clock {} clock~combout {} fstate.send_data_host {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 1.100ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock clock~clkctrl fstate.set_WR_high } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.set_WR_high {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.746 ns - Shortest register register " "Info: - Shortest register to register delay is 0.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fstate.set_WR_high 1 REG LCFF_X27_Y6_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N11; Fanout = 2; REG Node = 'fstate.set_WR_high'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { fstate.set_WR_high } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns fstate.send_data_host~feeder 2 COMB LCCOMB_X27_Y6_N22 1 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X27_Y6_N22; Fanout = 1; COMB Node = 'fstate.send_data_host~feeder'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { fstate.set_WR_high fstate.send_data_host~feeder } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.746 ns fstate.send_data_host 3 REG LCFF_X27_Y6_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.746 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 2; REG Node = 'fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fstate.send_data_host~feeder fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.09 % ) " "Info: Total cell delay = 0.314 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.432 ns ( 57.91 % ) " "Info: Total interconnect delay = 0.432 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { fstate.set_WR_high fstate.send_data_host~feeder fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.746 ns" { fstate.set_WR_high {} fstate.send_data_host~feeder {} fstate.send_data_host {} } { 0.000ns 0.432ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clock {} clock~combout {} fstate.send_data_host {} } { 0.000ns 0.000ns 1.834ns } { 0.000ns 1.100ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock clock~clkctrl fstate.set_WR_high } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.set_WR_high {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { fstate.set_WR_high fstate.send_data_host~feeder fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.746 ns" { fstate.set_WR_high {} fstate.send_data_host~feeder {} fstate.send_data_host {} } { 0.000ns 0.432ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fstate.wait_nTXE_low ntxe clock 4.245 ns register " "Info: tsu for register \"fstate.wait_nTXE_low\" (data pin = \"ntxe\", clock pin = \"clock\") is 4.245 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.021 ns + Longest pin register " "Info: + Longest pin to register delay is 7.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns ntxe 1 PIN PIN_86 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_86; Fanout = 2; PIN Node = 'ntxe'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ntxe } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.317 ns) + CELL(0.651 ns) 6.913 ns Selector1~0 2 COMB LCCOMB_X27_Y6_N16 1 " "Info: 2: + IC(5.317 ns) + CELL(0.651 ns) = 6.913 ns; Loc. = LCCOMB_X27_Y6_N16; Fanout = 1; COMB Node = 'Selector1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { ntxe Selector1~0 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.021 ns fstate.wait_nTXE_low 3 REG LCFF_X27_Y6_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.021 ns; Loc. = LCFF_X27_Y6_N17; Fanout = 2; REG Node = 'fstate.wait_nTXE_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector1~0 fstate.wait_nTXE_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 24.27 % ) " "Info: Total cell delay = 1.704 ns ( 24.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.317 ns ( 75.73 % ) " "Info: Total interconnect delay = 5.317 ns ( 75.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.021 ns" { ntxe Selector1~0 fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.021 ns" { ntxe {} ntxe~combout {} Selector1~0 {} fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 5.317ns 0.000ns } { 0.000ns 0.945ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns fstate.wait_nTXE_low 3 REG LCFF_X27_Y6_N17 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X27_Y6_N17; Fanout = 2; REG Node = 'fstate.wait_nTXE_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clock~clkctrl fstate.wait_nTXE_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock clock~clkctrl fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.021 ns" { ntxe Selector1~0 fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.021 ns" { ntxe {} ntxe~combout {} Selector1~0 {} fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 5.317ns 0.000ns } { 0.000ns 0.945ns 0.651ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clock clock~clkctrl fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clock {} clock~combout {} clock~clkctrl {} fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock dout\[4\] dout\[4\]\$latch 13.517 ns register " "Info: tco from clock \"clock\" to destination pin \"dout\[4\]\" through register \"dout\[4\]\$latch\" is 13.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.784 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.970 ns) 3.904 ns fstate.send_data_host 2 REG LCFF_X27_Y6_N23 2 " "Info: 2: + IC(1.834 ns) + CELL(0.970 ns) = 3.904 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 2; REG Node = 'fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { clock fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.000 ns) 5.081 ns fstate.send_data_host~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.177 ns) + CELL(0.000 ns) = 5.081 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'fstate.send_data_host~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { fstate.send_data_host fstate.send_data_host~clkctrl } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.366 ns) 6.784 ns dout\[4\]\$latch 4 REG LCCOMB_X26_Y8_N8 1 " "Info: 4: + IC(1.337 ns) + CELL(0.366 ns) = 6.784 ns; Loc. = LCCOMB_X26_Y8_N8; Fanout = 1; REG Node = 'dout\[4\]\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { fstate.send_data_host~clkctrl dout[4]$latch } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 35.91 % ) " "Info: Total cell delay = 2.436 ns ( 35.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.348 ns ( 64.09 % ) " "Info: Total interconnect delay = 4.348 ns ( 64.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.784 ns" { clock fstate.send_data_host fstate.send_data_host~clkctrl dout[4]$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.784 ns" { clock {} clock~combout {} fstate.send_data_host {} fstate.send_data_host~clkctrl {} dout[4]$latch {} } { 0.000ns 0.000ns 1.834ns 1.177ns 1.337ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.733 ns + Longest register pin " "Info: + Longest register to pin delay is 6.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dout\[4\]\$latch 1 REG LCCOMB_X26_Y8_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y8_N8; Fanout = 1; REG Node = 'dout\[4\]\$latch'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4]$latch } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.677 ns) + CELL(3.056 ns) 6.733 ns dout\[4\] 2 PIN PIN_25 0 " "Info: 2: + IC(3.677 ns) + CELL(3.056 ns) = 6.733 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'dout\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { dout[4]$latch dout[4] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 45.39 % ) " "Info: Total cell delay = 3.056 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.677 ns ( 54.61 % ) " "Info: Total interconnect delay = 3.677 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { dout[4]$latch dout[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { dout[4]$latch {} dout[4] {} } { 0.000ns 3.677ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.784 ns" { clock fstate.send_data_host fstate.send_data_host~clkctrl dout[4]$latch } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.784 ns" { clock {} clock~combout {} fstate.send_data_host {} fstate.send_data_host~clkctrl {} dout[4]$latch {} } { 0.000ns 0.000ns 1.834ns 1.177ns 1.337ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { dout[4]$latch dout[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.733 ns" { dout[4]$latch {} dout[4] {} } { 0.000ns 3.677ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp\[6\] din\[6\] clock 4.261 ns register " "Info: th for register \"temp\[6\]\" (data pin = \"din\[6\]\", clock pin = \"clock\") is 4.261 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.651 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.970 ns) 3.904 ns fstate.latch_data_from_host 2 REG LCFF_X27_Y6_N27 3 " "Info: 2: + IC(1.834 ns) + CELL(0.970 ns) = 3.904 ns; Loc. = LCFF_X27_Y6_N27; Fanout = 3; REG Node = 'fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { clock fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.000 ns) 5.133 ns fstate.latch_data_from_host~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.229 ns) + CELL(0.000 ns) = 5.133 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'fstate.latch_data_from_host~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.206 ns) 6.651 ns temp\[6\] 4 REG LCCOMB_X25_Y7_N26 1 " "Info: 4: + IC(1.312 ns) + CELL(0.206 ns) = 6.651 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { fstate.latch_data_from_host~clkctrl temp[6] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.276 ns ( 34.22 % ) " "Info: Total cell delay = 2.276 ns ( 34.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.375 ns ( 65.78 % ) " "Info: Total interconnect delay = 4.375 ns ( 65.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { clock fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { clock {} clock~combout {} fstate.latch_data_from_host {} fstate.latch_data_from_host~clkctrl {} temp[6] {} } { 0.000ns 0.000ns 1.834ns 1.229ns 1.312ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.390 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns din\[6\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'din\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.366 ns) 2.390 ns temp\[6\] 2 REG LCCOMB_X25_Y7_N26 1 " "Info: 2: + IC(0.914 ns) + CELL(0.366 ns) = 2.390 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { din[6] temp[6] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/b级任务/usbconnection.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 61.76 % ) " "Info: Total cell delay = 1.476 ns ( 61.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.914 ns ( 38.24 % ) " "Info: Total interconnect delay = 0.914 ns ( 38.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { din[6] temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { din[6] {} din[6]~combout {} temp[6] {} } { 0.000ns 0.000ns 0.914ns } { 0.000ns 1.110ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { clock fstate.latch_data_from_host fstate.latch_data_from_host~clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { clock {} clock~combout {} fstate.latch_data_from_host {} fstate.latch_data_from_host~clkctrl {} temp[6] {} } { 0.000ns 0.000ns 1.834ns 1.229ns 1.312ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { din[6] temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { din[6] {} din[6]~combout {} temp[6] {} } { 0.000ns 0.000ns 0.914ns } { 0.000ns 1.110ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 22:09:48 2021 " "Info: Processing ended: Thu May 06 22:09:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
