# Caravel_N5_SoC

The repo contains the N5 SoC integratin with the [Caravel](https://github.com/efabless/caravel/tree/master) chip. For the SoC related development, refer to [N5 SoC](https://github.com/shalan/N5_SoC)

# Caravel Integration 

### Verilog View

The SoC utilizes the caravel IO ports and logic analyzer probes. Refer to [user_project_wrapper.v](verilog/rtl/user_project_wrapper.v) and [this](io.md).

### GDS View
<p align=”center”>
<img src="doc/gds.png" width="40%" height="40%">
</p>
