<html>
<!-- Generated by Harlequin WebMaker 2.2.6 (30-Apr-1996)Macintosh Common Lisp Version 3.0kp2p2 [AppGen 3.0b1kp2p2] -->


<!-- Mirrored from www.arl.wustl.edu/~lockwood/class/cs306/books/artofasm/Chapter_4/CH04-3.html by HTTrack Website Copier/3.x [XR&CO'2008], Fri, 05 Dec 2008 15:25:58 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8"><!-- /Added by HTTrack -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
<meta http-equiv="pragma" content="no-cache">
<title>CHAPTER FOUR: MEMORY LAYOUT AND ACCESS (Part 3)</title>
</head>

<body topmargin="10" stylesrc="../toc.html" bgcolor="#FFFFFF" text="#000000" link="#008000" vlink="#000000">
<div align="center"><center>

<table border="0" width="100%" cellspacing="0" cellpadding="0">
  <tr>
    <td width="100%" colspan="3"><p align="right"><a name="top"></a><font size="1" face="Arial">The Art of<br>
    </font><font face="Arial Black" size="1">ASSEMBLY LANGUAGE PROGRAMMING</font></td>
  </tr>
  <tr>
    <td width="100%" valign="middle" align="center" nowrap bgcolor="#000000" height="1" colspan="3"><a NAME="HEADING3"></a></td>
  </tr>
  <tr>
    <td width="34%" valign="middle" align="center" bgcolor="#FFFFFF" nowrap><p align="left"><a href="CH04-2.html"><img src="../images/WB00823_.GIF" align="absmiddle" border="0" WIDTH="12" HEIGHT="24"></a><font face="Arial" size="2"><strong> <a href="CH04-2.html">Chapter Four</a> (Part 2)</strong></font></td>
    <td width="33%" valign="middle" align="center" bgcolor="#FFFFFF" nowrap><a href="../toc.html"><font face="Arial" size="2"><strong>Table of Content</strong></font></a></td>
    <td width="33%" valign="middle" align="center" bgcolor="#FFFFFF" nowrap><p align="right"><font face="Arial" size="2"><strong><a href="../Chapter_5/CH05-1.html">Chapter Five</a>&nbsp; </strong></font><a href="../Chapter_5/CH05-1.html"><img src="../images/WB00827_.GIF" align="absmiddle" border="0" WIDTH="12" HEIGHT="24"></a></td>
  </tr>
</table>
</center></div><div align="center"><center>

<table border="0" width="100%" cellspacing="0" cellpadding="0">
  <tr>
    <td width="100%" bgcolor="#FFFFFF" nowrap height="10" colspan="2"><a NAME="HEADING3-0"></a></td>
  </tr>
  <tr>
    <td width="100%" bgcolor="#F0F0F0" colspan="2"><font face="Arial" size="4"><strong>CHAPTER
    FOUR:<br>
    MEMORY LAYOUT AND ACCESS (Part 3)</strong></font></td>
  </tr>
  <tr>
    <td width="100%" nowrap height="10" colspan="2"></td>
  </tr>
  <tr>
    <td width="50%" valign="top"><font face="Arial" size="2"><a HREF="#HEADING3-1"><b>4.6.3 </b>-
    80386 Register Addressing Modes</a> <br>
    <a HREF="#HEADING3-3"><b>4.6.4 </b>- 80386 Memory Addressing Modes</a> <br>
    <a HREF="#HEADING3-5"><b>4.6.4.1 </b>- Register Indirect Addressing Modes</a> <br>
    <a HREF="#HEADING3-16"><b>4.6.4.2 </b>- 80386 Indexed, Base/Indexed, and Base/Indexed/Disp
    Addressing Modes</a> </font></td>
    <td width="50%" valign="top"><font face="Arial" size="2"><a HREF="#HEADING3-49"><b>4.6.4.3
    </b>- 80386 Scaled Indexed Addressing Modes</a> <br>
    <a HREF="#HEADING3-69"><b>4.6.4.4 </b>- Some Final Notes About the 80386 Memory Addressing
    Modes</a> <br>
    <a HREF="#HEADING3-79"><b>4.7 </b>- The 80x86 MOV Instruction</a> <br>
    <a HREF="#HEADING3-113"><b>4.8 </b>- Some Final Comments on the MOV Instructions</a> </font></td>
  </tr>
  <tr>
    <td width="100%" nowrap height="20" colspan="2"></td>
  </tr>
</table>
</center></div>

<p><strong><font face="Arial" size="3"><a NAME="HEADING3-1"></a>4.6.3 80386 Register
Addressing Modes</font></strong></p>

<p><font face="Arial" size="2">The 80386 (and later) processors provide 32 bit registers.
The eight general-purpose registers all have 32 bit equivalents. They are <code>eax, ebx,
ecx, edx, esi, edi, ebp,</code> and <code>esp</code>. If you are using an 80386 or later
processor you can use these registers as operands to several 80386 instructions.</font></p>

<p><strong><font face="Arial" size="3"><a NAME="HEADING3-3"></a>4.6.4 80386 Memory
Addressing Modes</font></strong></p>

<p><font face="Arial" size="2">The 80386 processor generalized the memory addressing
modes. Whereas the 8086 only allowed you to use <code>bx</code> or <code>bp</code> as base
registers and <code>si</code> or <code>di</code> as index registers, the 80386 lets you
use almost any general purpose 32 bit register as a base or index register. Furthermore,
the 80386 introduced new scaled indexed addressing modes that simplify accessing elements
of arrays. Beyond the increase to 32 bits, the new addressing modes on the 80386 are
probably the biggest improvement to the chip over earlier processors.</font></p>

<p><strong><font face="Arial" size="3"><a NAME="HEADING3-5"></a>4.6.4.1 Register Indirect
Addressing Modes</font></strong></p>

<p><font face="Arial" size="2">On the 80386 you may specify any general purpose 32 bit
register when using the register indirect addressing mode.<code> [eax], [ebx], [ecx],
[edx], [esi], </code>and<code> [edi] </code>all provide offsets, by default, into the data
segment. The <code>[ebp]</code> and <code>[esp] </code>addressing modes use the stack
segment by default.</font></p>

<p><font face="Arial" size="2">Note that while running in 16 bit real mode on the 80386,
offsets in these 32 bit registers must still be in the range 0...0FFFFh. You cannot use
values larger than this to access more than 64K in a segment. Also note that you must use
the 32 bit names of the registers. You cannot use the 16 bit names. The following
instructions demonstrate all the legal forms: </font></p>

<pre><font face="Courier New" size="2">                mov     al, [eax]
                mov     al, [ebx]
                mov     al, [ecx]
                mov     al, [edx]
                mov     al, [esi]
                mov     al, [edi]
                mov     al, [ebp]               ;Uses SS by default.
                mov     al, [esp]               ;Uses SS by default.</font></pre>

<h3><a name="HEADING3-16"></a><strong><font face="Arial" size="3">4.6.4.2 80386 Indexed,
Base/Indexed, and Base/Indexed/Disp Addressing Modes</font></strong></h3>

<p><font face="Arial" size="2">The indexed addressing modes (register indirect plus a
displacement) allow you to mix a 32 bit register with a constant. The base/indexed
addressing modes let you pair up two 32 bit registers. Finally, the
base/indexed/displacement addressing modes let you combine a constant and two registers to
form the effective address. Keep in mind that the offset produced by the effective address
computation must still be 16 bits long when operating in real mode.</font></p>

<p><font face="Arial" size="2">On the 80386 the terms base register and index register
actually take on some meaning. When combining two 32 bit registers in an addressing mode,
the first register is the base register and the second register is the index register.
This is true regardless of the register names. Note that the 80386 allows you to use the
same register as both a base and index register, which is actually useful on occasion. The
following instructions provide representative samples of the various base and indexed
address modes along with syntactical variations: </font></p>

<pre><font face="Courier New" size="2">                mov     al, disp[eax]           ;Indexed addressing 
                mov     al, [ebx+disp]          ; modes.
                mov     al, [ecx][disp]
                mov     al, disp[edx]
                mov     al, disp[esi]
                mov     al, disp[edi]
                mov     al, disp[ebp]           ;Uses SS by default.
                mov     al, disp[esp]           ;Uses SS by default.</font></pre>

<p><font face="Arial" size="2">The following instructions all use the base+indexed
addressing mode. The first register in the second operand is the base register, the second
is the index register. If the base register is <code>esp </code>or <code>ebp </code>the
effective address is relative to the stack segment. Otherwise the effective address is
relative to the data segment. Note that the choice of index register does not affect the
choice of the default segment. </font></p>

<pre><font face="Courier New" size="2">                mov     al, [eax][ebx]          ;Base+indexed addressing 
                mov     al, [ebx+ebx]           ; modes.
                mov     al, [ecx][edx]
                mov     al, [edx][ebp]          ;Uses DS by default.
                mov     al, [esi][edi]
                mov     al, [edi][esi]
                mov     al, [ebp+ebx]           ;Uses SS by default.
                mov     al, [esp][ecx]          ;Uses SS by default.</font></pre>

<p><font face="Arial" size="2">Naturally, you can add a displacement to the above
addressing modes to produce the base+indexed+displacement addressing mode. The following
instructions provide a representative sample of the possible addressing modes:</font> </p>

<pre><font face="Courier New" size="2">                mov     al, disp[eax][ebx]      ;Base+indexed addressing 
                mov     al, disp[ebx+ebx]       ; modes.
                mov     al, [ecx+edx+disp]
                mov     al, disp[edx+ebp]       ;Uses DS by default.
                mov     al, [esi][edi][disp]
                mov     al, [edi][disp][esi]
                mov     al, disp[ebp+ebx]       ;Uses SS by default.
                mov     al, [esp+ecx][disp]     ;Uses SS by default.</font></pre>

<p><font face="Arial" size="2">There is one restriction the 80386 places on the index
register. You cannot use the <code>esp</code> register as an index register. It's okay to
use <code>esp</code> as the base register, but not as the index register.</font></p>

<p><strong><font face="Arial" size="3"><a NAME="HEADING3-49"></a>4.6.4.3 80386 Scaled
Indexed Addressing Modes</font></strong></p>

<p><font face="Arial" size="2">The indexed, base/indexed, and base/indexed/disp addressing
modes described above are really special instances of the 80386 scaled indexed addressing
modes. These addressing modes are particularly useful for accessing elements of arrays,
though they are not limited to such purposes. These modes let you multiply the index
register in the addressing mode by one, two, four, or eight. The general syntax for these
addressing modes is </font></p>

<pre><font face="Courier New" size="2">                disp[index*n]
                [base][index*n]</font></pre>

<p><font face="Arial" size="2">or </font></p>

<pre><font face="Courier New" size="2">                disp[base][index*n]</font></pre>

<p><font face="Arial" size="2">where &quot;base&quot; and &quot;index&quot; represent any
80386 32 bit general purpose registers and &quot;n&quot; is the value one, two, four, or
eight.</font></p>

<p><font face="Arial" size="2">The 80386 computes the effective address by adding disp,
base, and index*n together. For example, if <code>ebx</code> contains 1000h and <code>esi</code>
contains 4, then </font></p>

<pre><font face="Courier New" size="2"><code>                mov al,8[ebx][esi*4]            ;Loads AL from location 1018h
                mov al,1000h[ebx][ebx*2]        ;Loads AL from location 4000h
                mov al,1000h[esi*8]             ;Loads AL from location 1020h</code></font></pre>

<p><font face="Arial" size="2">Note that the 80386 extended indexed, base/indexed, and
base/indexed/displacement addressing modes really are special cases of this scaled indexed
addressing mode with &quot;n&quot; equal to one. That is, the following pairs of
instructions are absolutely identical to the 80386: </font></p>

<pre><font face="Courier New" size="2">mov     al, 2[ebx][esi*1]               mov     al, 2[ebx][esi]
mov     al, [ebx][esi*1]                mov     al, [ebx][esi]
mov     al, 2[esi*1]                    mov     al, 2[esi]</font></pre>

<p><font face="Arial" size="2">Of course, MASM allows lots of different variations on
these addressing modes. The following provide a small sampling of the possibilities: </font></p>

<p><font face="Courier New" size="2">disp[bx][si*2], [bx+disp][si*2], [bx+si*2+disp],
[si*2+bx][disp], disp[si*2][bx], [si*2+disp][bx], [disp+bx][si*2]</font></p>

<h3><a name="HEADING3-69"></a><strong><font face="Arial" size="3">4.6.4.4 Some Final Notes
About the 80386 Memory Addressing Modes</font></strong></h3>

<p><font face="Arial" size="2">Because the 80386's addressing modes are more orthogonal,
they are much easier to memorize than the 8086's addressing modes. For programmers working
on the 80386 processor, there is always the temptation to skip the 8086 addressing modes
and use the 80386 set exclusively. However, as you'll see in the next section, the 8086
addressing modes really are more efficient than the comparable 80386 addressing modes.
Therefore, it is important that you know all the addressing modes and choose the mode
appropriate to the problem at hand.</font></p>

<p><font face="Arial" size="2">When using base/indexed and base/indexed/disp addressing
modes on the 80386, without a scaling option (that is, letting the scaling default to
&quot;*1&quot;), the first register appearing in the addressing mode is the base register
and the second is the index register. This is an important point because the choice of the
default segment is made by the choice of the base register. If the base register is <code>ebp</code>
or <code>esp</code>, the 80386 defaults to the stack segment. In all other cases the 80386
accesses the data segment by default, even if the index register is <code>ebp</code>. If
you use the scaled index operator (&quot;*n&quot;) on a register, that register is always
the index register regardless of where it appears in the addressing mode: </font></p>

<pre><font face="Courier New" size="2">                [ebx][ebp]              ;Uses DS by default.
                [ebp][ebx]              ;Uses SS by default.
                [ebp*1][ebx]            ;Uses DS by default.
                [ebx][ebp*1]            ;Uses DS by default.
                [ebp][ebx*1]            ;Uses SS by default.
                [ebx*1][ebp]            ;Uses SS by default.
                es:[ebx][ebp*1]         ;Uses ES.</font></pre>
<div align="center"><center>

<table border="0" width="100%" cellspacing="0" cellpadding="0">
  <tr>
    <td width="100%"><strong><font face="Arial" size="3"><a name="HEADING3-79"></a>4.7 The
    80x86 MOV Instruction</font></strong></td>
  </tr>
  <tr>
    <td width="100%" nowrap bgcolor="#000000" height="1"></td>
  </tr>
</table>
</center></div>

<p><font face="Arial" size="2">The examples throughout this chapter will make extensive
use of the 80x86 <code>mov</code> (move) instruction. Furthermore, the <code>mov</code>
instruction is the most common 80x86 machine instruction. Therefore, it's worthwhile to
spend a few moments discussing the operation of this instruction.</font></p>

<p><font face="Arial" size="2">Like it's x86 counterpart, the <code>mov</code> instruction
is very simple. It takes the form: </font></p>

<pre><font face="Courier New" size="2">                mov     Dest,   Source</font></pre>
<code>

<p><font face="Arial" size="2">Mov</code> makes a copy of Source and stores this value
into Dest. This instruction does not affect the original contents of Source. It overwrites
the previous value in Dest. For the most part, the operation of this instruction is
completely described by the Pascal statement: </font></p>

<pre><font face="Courier New" size="2">		Dest := Source;</font></pre>

<p><font face="Arial" size="2">This instruction has many limitations. You'll get ample
opportunity to deal with them throughout your study of 80x86 assembly language. To
understand why these limitations exist, you're going to have to take a look at the machine
code for the various forms of this instruction. One word of warning, they don't call the
80386 a CISC (Complex Instruction Set Computer) for nothing. The encoding for the <code>mov</code>
instruction is probably the most complex in the instruction set. Nonetheless, without
studying the machine code for this instruction you will not be able to appreciate it, nor
will you have a good understanding of how to write optimal code using this instruction.
You'll see why you worked with the x86 processors in the previous chapters rather than
using actual 80x86 instructions.</font></p>

<p><font face="Arial" size="2">There are several versions of the <code>mov</code>
instruction. The mnemonic <code>mov</code> describes over a dozen different instructions
on the 80386. The most commonly used form of the <code>mov</code> instruction has the
following binary encoding shownbelow:</font></p>

<p align="center"><font face="Arial" size="2"><img SRC="images/ch04a18.gif" tppabs="http://webster.cs.ucr.edu/asm/ArtofAssembly/CH04/ch04a18.gif" NATURALSIZEFLAG="3" ALIGN="bottom" WIDTH="268" HEIGHT="92"> </font></p>

<p><font face="Arial" size="2">The opcode is the first eight bits of the instruction. Bits
zero and one define the width of the instruction (8, 16, or 32 bits) and the direction of
the transfer. When discussing specific instructions this text will always fill in the
values of d and w for you. They appear here only because almost every other text on this
subject requires that you fill in these values.</font></p>

<p><font face="Arial" size="2">Following the opcode is the addressing mode byte,
affectionately called the &quot;mod-reg-r/m&quot; byte by most programmers. This byte
chooses which of 256 different possible operand combinations the generic <code>mov</code>
instruction allows. The generic <code>mov </code>instruction takes three different
assembly language forms: </font></p>

<pre><font face="Courier New" size="2">        mov     reg, memory
        mov     memory, reg
        mov     reg, reg</font></pre>

<p><font face="Arial" size="2">Note that at least one of the operands is always a general
purpose register. The reg field in the mod/reg/rm byte specifies that register (or one of
the registers if using the third form above). The d (direction) bit in the opcode decides
whether the instruction stores data into the register (d=1) or into memory (d=0).</font></p>

<p><font face="Arial" size="2">The bits in the reg field let you select one of eight
different registers. The 8086 supports 8 eight bit registers and 8 sixteen bit general
purpose registers. The 80386 also supports eight 32 bit general purpose registers. The CPU
decodes the meaning of the reg field as follows: </font></p>
<div align="center"><center>

<table BORDER="1" bordercolor="#C0C0C0" cellspacing="0" cellpadding="0" width="30%">
  <caption><strong><font face="Arial" size="2">REG Bit Encodings</font></strong></caption>
  <tr>
    <th align="center" bgcolor="#F0F0F0"><font face="Arial" size="2">reg</font></th>
    <th align="center" bgcolor="#F0F0F0"><font face="Arial" size="2">w=0</font></th>
    <th align="center" bgcolor="#F0F0F0"><font face="Arial" size="2">16 bit mode<br>
    w=1</font></th>
    <th align="center" bgcolor="#F0F0F0"><font face="Arial" size="2">32 bit mode<br>
    w=1</font></th>
  </tr>
  <tr>
    <td align="center"><font face="Arial" size="2">000</font></td>
    <td align="center"><font face="Arial" size="2">AL</font></td>
    <td align="center"><font face="Arial" size="2">AX</font></td>
    <td align="center"><font face="Arial" size="2">EAX</font></td>
  </tr>
  <tr>
    <td align="center"><font face="Arial" size="2">001</font></td>
    <td align="center"><font face="Arial" size="2">CL</font></td>
    <td align="center"><font face="Arial" size="2">CX</font></td>
    <td align="center"><font face="Arial" size="2">ECX</font></td>
  </tr>
  <tr>
    <td align="center"><font face="Arial" size="2">010</font></td>
    <td align="center"><font face="Arial" size="2">DL</font></td>
    <td align="center"><font face="Arial" size="2">DX</font></td>
    <td align="center"><font face="Arial" size="2">EDX</font></td>
  </tr>
  <tr>
    <td align="center"><font face="Arial" size="2">011</font></td>
    <td align="center"><font face="Arial" size="2">BL</font></td>
    <td align="center"><font face="Arial" size="2">BX</font></td>
    <td align="center"><font face="Arial" size="2">EBX</font></td>
  </tr>
  <tr>
    <td align="center"><font face="Arial" size="2">100</font></td>
    <td align="center"><font face="Arial" size="2">AH</font></td>
    <td align="center"><font face="Arial" size="2">SP</font></td>
    <td align="center"><font face="Arial" size="2">ESP</font></td>
  </tr>
  <tr>
    <td align="center"><font face="Arial" size="2">101</font></td>
    <td align="center"><font face="Arial" size="2">CH</font></td>
    <td align="center"><font face="Arial" size="2">BP</font></td>
    <td align="center"><font face="Arial" size="2">EBP</font></td>
  </tr>
  <tr>
    <td align="center"><font face="Arial" size="2">110</font></td>
    <td align="center"><font face="Arial" size="2">DH</font></td>
    <td align="center"><font face="Arial" size="2">SI</font></td>
    <td align="center"><font face="Arial" size="2">ESI</font></td>
  </tr>
  <tr>
    <td align="center"><font face="Arial" size="2">111</font></td>
    <td align="center"><font face="Arial" size="2">BH</font></td>
    <td align="center"><font face="Arial" size="2">DI</font></td>
    <td align="center"><font face="Arial" size="2">EDI</font></td>
  </tr>
</table>
</center></div>

<p><font face="Arial" size="2">To differentiate 16 and 32 bit register, the 80386 and
later processors use a special opcode prefix byte before instructions using the 32 bit
registers. Otherwise, the instruction encodings are the same for both types of
instructions.</font></p>

<p><font face="Arial" size="2">The r/m field, in conjunction with the mod field, chooses
the addressing mode. The mod field encoding is the following: </font></p>
<div align="center"><center>

<table BORDER="1" bordercolor="#C0C0C0" width="100%" cellspacing="0" cellpadding="0">
  <caption><strong><font face="Arial" size="2">MOD Encoding</font></strong></caption>
  <tr>
    <th align="center" bgcolor="#F0F0F0" width="5%"><font face="Arial" size="2">MOD</font></th>
    <th align="center" bgcolor="#F0F0F0" width="95%"><font face="Arial" size="2">Meaning</font></th>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">00</font></strong></td>
    <td width="95%"><font face="Arial" size="2">The r/m field denotes a register indirect
    memory addressing mode or a base/indexed addressing mode (see the encodings for r/m)
    unless the r/m field contains 110. If MOD=00 and r/m=110 the mod and r/m fields denote
    displacement-only (direct) addressing.</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">01</font></strong></td>
    <td width="95%"><font face="Arial" size="2">The r/m field denotes an indexed or
    base/indexed/displacement addressing mode. There is an eight bit signed displacement
    following the mod/reg/rm byte.</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">10</font></strong></td>
    <td width="95%"><font face="Arial" size="2">The r/m field denotes an indexed or
    base/indexed/displacement addressing mode. There is a 16 bit signed displacement (in 16
    bit mode) or a 32 bit signed displacement (in 32 bit mode) following the mod/reg/rm byte .</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">11</font></strong></td>
    <td width="95%"><font face="Arial" size="2">The r/m field denotes a register and uses the
    same encoding as the reg field</font></td>
  </tr>
</table>
</center></div>

<p><font face="Arial" size="2">The mod field chooses between a register-to-register move
and a register-to/from-memory move. It also chooses the size of the displacement (zero,
one, two, or four bytes) that follows the instruction for memory addressing modes. If
MOD=00, then you have one of the addressing modes without a displacement (register
indirect or base/indexed). Note the special case where MOD=00 and r/m=110. This would
normally correspond to the <code>[bp]</code> addressing mode. The 8086 uses this encoding
for the displacement-only addressing mode. This means that there isn't a true <code>[bp]</code>
addressing mode on the 8086.</font></p>

<p><font face="Arial" size="2">To understand why you can use the<code> [bp] </code>addressing
mode in your programs, look at MOD=01 and MOD=10 in the above table. These bit patterns
activate the <code>disp[reg] </code>and the <code>disp[reg][reg] </code>addressing modes.
&quot;So what?&quot; you say. &quot;That's not the same as the<code> [bp]</code>
addressing mode.&quot; And you're right. However, consider the following instructions: </font></p>

<pre><font face="Courier New" size="2">                mov     al, 0[bx]
                mov     ah, 0[bp]
                mov     0[si], al
                mov     0[di], ah</font></pre>

<p><font face="Arial" size="2">These statements, using the indexed addressing modes,
perform the same operations as their register indirect counterparts (obtained by removing
the displacement from the above instructions). The only real difference between the two
forms is that the indexed addressing mode is one byte longer (if MOD=01, two bytes longer
if MOD=10) to hold the displacement of zero. Because they are longer, these instructions
may also run a little slower. </font></p>

<p><font face="Arial" size="2">This trait of the 8086 - providing two or more ways to
accomplish the same thing - appears throughout the instruction set. In fact, you're going
to see several more examples before you're through with the <code>mov</code> instruction.
MASM generally picks the best form of the instruction automatically. Were you to enter the
code above and assemble it using MASM, it would still generate the register indirect
addressing mode for all the instructions except<code> mov ah,0[bp]. </code>It would,
however, emit only a one-byte displacement that is shorter and faster than the same
instruction with a two-byte displacement of zero. Note that MASM does not require that you
enter<code> 0[bp],</code> you can enter <code>[bp] </code>and MASM will automatically
supply the zero byte for you.</font></p>

<p><font face="Arial" size="2">If MOD does not equal 11b, the r/m field encodes the memory
addressing mode as follows: </font></p>
<div align="center"><center>

<table BORDER="1" bordercolor="#C0C0C0" width="40%" cellspacing="0" cellpadding="0">
  <caption><strong><font face="Arial" size="2">R/M Field Encoding</font></strong></caption>
  <tr>
    <th bgcolor="#F0F0F0" align="center" width="5%"><strong><font face="Arial" size="2">R/M</font></strong></th>
    <th bgcolor="#F0F0F0" width="95%"><font face="Arial" size="2">Addressing mode (Assuming
    MOD=00, 01, or 10)</font></th>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">000</font></strong></td>
    <td width="95%"><font face="Arial" size="2">[BX+SI] or DISP[BX][SI] (depends on MOD)</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">001</font></strong></td>
    <td width="95%"><font face="Arial" size="2">[BX+DI] or DISP[BX+DI] (depends on MOD)</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">010</font></strong></td>
    <td width="95%"><font face="Arial" size="2">[BP+SI] or DISP[BP+SI] (depends on MOD)</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">011</font></strong></td>
    <td width="95%"><font face="Arial" size="2">[BP+DI] or DISP[BP+DI] (depends on MOD)</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">100</font></strong></td>
    <td width="95%"><font face="Arial" size="2">[SI] or DISP[SI] (depends on MOD)</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">101</font></strong></td>
    <td width="95%"><font face="Arial" size="2">[DI] or DISP[DI] (depends on MOD)</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">110</font></strong></td>
    <td width="95%"><font face="Arial" size="2">Displacement-only or DISP[BP] (depends on MOD)</font></td>
  </tr>
  <tr>
    <td align="center" bgcolor="#F0F0F0" width="5%"><strong><font face="Arial" size="2">111</font></strong></td>
    <td width="95%"><font face="Arial" size="2">[BX] or DISP[BX] (depends on MOD)</font></td>
  </tr>
</table>
</center></div>

<p><font face="Arial" size="2">Don't forget that addressing modes involving <code>bp</code>
use the stack segment (<code>ss</code>) by default. All others use the data segment (<code>ds</code>)
by default.</font></p>

<p><font face="Arial" size="2">If this discussion has got you totally lost, you haven't
even seen the worst of it yet. Keep in mind, these are just some of the 8086 addressing
modes. You've still got all the 80386 addressing modes to look at. You're probably
beginning to understand what they mean when they say complex instruction set computer.
However, the important concept to note is that you can construct 80x86 instructions the
same way you constructed x86 instructions in Chapter Three - by building up the
instruction bit by bit. For full details on how the 80x86 encodes instructions, see the
appendices.</font></p>
<div align="center"><center>

<table border="0" width="100%" cellspacing="0" cellpadding="0">
  <tr>
    <td width="100%"><strong><font face="Arial" size="3"><a NAME="HEADING3-113"></a>4.8 Some
    Final Comments on the MOV Instructions</font></strong></td>
  </tr>
  <tr>
    <td width="100%" nowrap bgcolor="#000000" height="1"></td>
  </tr>
</table>
</center></div>

<p><font face="Arial" size="2">There are several important facts you should always
remember about the <code>mov</code> instruction. First of all, there are no memory to
memory moves. For some reason, newcomers to assembly language have a hard time grasping
this point. While there are a couple of instructions that perform memory to memory moves,
loading a register and then storing that register is almost always more efficient. Another
important fact to remember about the <code>mov</code> instruction is that there are many
different <code>mov</code> instructions that accomplish the same thing. Likewise, there
are several different addressing modes you can use to access the same memory location. If
you are interested in writing the shortest and fastest possible programs in assembly
language, you must be constantly aware of the trade-offs between equivalent instructions.</font></p>

<p><font face="Arial" size="2">The discussion in this chapter deals mainly with the
generic <code>mov</code> instruction so you can see how the 80x86 processors encode the
memory and register addressing modes into the <code>mov</code> instruction. Other forms of
the <code>mov</code> instruction let you transfer data between 16-bit general purpose
registers and the 80x86 segment registers. Others let you load a register or memory
location with a constant. These variants of the <code>mov</code> instruction use a
different opcode. For more details, see the instruction encodings in Appendix D.</font></p>

<p><font face="Arial" size="2">There are several additional <code>mov</code> instructions
on the 80386 that let you load the 80386 special purpose registers. This text will not
consider them. There are also some string instructions on the 80x86 that perform memory to
memory operations. Such instructions appear in the next chapter. They are not a good
substitute for the <code>mov</code> instruction. </font></p>
<div align="center"><center>

<table border="0" width="100%" cellspacing="0" cellpadding="0">
  <tr>
    <td width="100%" valign="middle" align="center" nowrap bgcolor="#000000" height="1" colspan="3"></td>
  </tr>
  <tr>
    <td width="34%" valign="middle" align="center" bgcolor="#FFFFFF" nowrap><p align="left"><a href="CH04-2.html"><img src="../images/WB00823_.GIF" align="absmiddle" border="0" WIDTH="12" HEIGHT="24"></a><font face="Arial" size="2"><strong> <a href="CH04-2.html">Chapter Four</a> (Part 2)</strong></font></td>
    <td width="33%" valign="middle" align="center" bgcolor="#FFFFFF" nowrap><a href="../toc.html"><font face="Arial" size="2"><strong>Table of Content</strong></font></a></td>
    <td width="33%" valign="middle" align="center" bgcolor="#FFFFFF" nowrap><p align="right"><font face="Arial" size="2"><strong><a href="../Chapter_5/CH05-1.html">Chapter Five</a>&nbsp; </strong></font><a href="../Chapter_5/CH05-1.html"><img src="../images/WB00827_.GIF" align="absmiddle" border="0" WIDTH="12" HEIGHT="24"></a></td>
  </tr>
</table>
</center></div>

<p align="right"><font face="Arial" size="2"><strong>Chapter Four: Memory Layout and
Access (Part 3)<br>
26 SEP 1996</strong></font></p>
</body>

<!-- Mirrored from www.arl.wustl.edu/~lockwood/class/cs306/books/artofasm/Chapter_4/CH04-3.html by HTTrack Website Copier/3.x [XR&CO'2008], Fri, 05 Dec 2008 15:26:00 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8"><!-- /Added by HTTrack -->
</html>
