
*** Running vivado
    with args -log data_dpram.vds -m64 -mode batch -messageDb vivado.pb -notrace -source data_dpram.tcl


****** Vivado v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source data_dpram.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/data/ip'.
Command: synth_design -top data_dpram -part xc7z045fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 249.840 ; gain = 77.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_dpram' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:23]
	Parameter DATA_WIDTH bound to: 5'b10000 
	Parameter SYN_DATA_WIDTH bound to: 4'b1101 
	Parameter RAM_ADDR_WIDTH bound to: 4'b1010 
	Parameter SYNC_IDLE bound to: 3'b000 
	Parameter SYNC_COARSE_SEARCH bound to: 3'b001 
	Parameter SYNC_COARSE_DONE bound to: 3'b010 
	Parameter SYNC_FINE_SEARCH bound to: 3'b011 
	Parameter SYNC_FINE_DONE bound to: 3'b100 
	Parameter SYNC_DATA_OUTPUT bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'dpram_1024_ip' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-3096-FUTURE2/realtime/dpram_1024_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dpram_1024_ip' (1#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-3096-FUTURE2/realtime/dpram_1024_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'axis_interface_fifo' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:23]
	Parameter DATA_WIDTH bound to: 7'b1000000 
	Parameter DATA_DEPTH bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'axis_interface_fifo' (2#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:23]
WARNING: [Synth 8-3848] Net s_axis_ctrl_trdy in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:57]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tvalid in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:64]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tlast in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:65]
WARNING: [Synth 8-3848] Net m_axis_ctrl_tdata in module/entity data_dpram does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:66]
INFO: [Synth 8-256] done synthesizing module 'data_dpram' (3#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:23]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_trdy
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tvalid
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tlast
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[31]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[30]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[29]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[28]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[27]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[26]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[25]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[24]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[23]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[22]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[21]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[20]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[19]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[18]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[17]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[16]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[15]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[14]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[13]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[12]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[11]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[10]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[9]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[8]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[7]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[6]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[5]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[4]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[3]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[2]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[1]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[0]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tvalid
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tlast
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[31]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[30]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[29]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[28]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[27]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[26]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[25]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[24]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[23]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[22]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[21]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[20]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[19]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[18]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[17]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[16]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[15]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[14]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[13]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[12]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[11]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[10]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[9]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[8]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[7]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[6]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[5]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[4]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[3]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[2]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[1]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_tdata[0]
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_data_tlast
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_trdy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 284.137 ; gain = 112.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 284.137 ; gain = 112.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 658.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u1_dpram_1024_ip. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ram_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 9     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_dpram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axis_interface_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design data_dpram has unconnected port s_axis_ctrl_trdy
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tvalid
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tlast
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[31]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[30]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[29]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[28]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[27]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[26]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[25]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[24]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[23]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[22]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[21]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[20]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[19]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[18]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[17]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[16]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[15]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[14]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[13]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[12]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[11]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[10]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[9]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[8]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[7]
WARNING: [Synth 8-3331] design data_dpram has unconnected port m_axis_ctrl_tdata[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 658.855 ; gain = 486.758

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.855 ; gain = 486.758

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\u3_axis_interface_fifo/ram_reg[6][64] ) is unused and will be removed from module data_dpram.
WARNING: [Synth 8-3332] Sequential element (\u3_axis_interface_fifo/ram_reg[5][64] ) is unused and will be removed from module data_dpram.
WARNING: [Synth 8-3332] Sequential element (\u3_axis_interface_fifo/ram_reg[4][64] ) is unused and will be removed from module data_dpram.
WARNING: [Synth 8-3332] Sequential element (\u3_axis_interface_fifo/ram_reg[3][64] ) is unused and will be removed from module data_dpram.
WARNING: [Synth 8-3332] Sequential element (\u3_axis_interface_fifo/ram_reg[2][64] ) is unused and will be removed from module data_dpram.
WARNING: [Synth 8-3332] Sequential element (\u3_axis_interface_fifo/ram_reg[1][64] ) is unused and will be removed from module data_dpram.
WARNING: [Synth 8-3332] Sequential element (\u3_axis_interface_fifo/ram_reg[0][64] ) is unused and will be removed from module data_dpram.
WARNING: [Synth 8-3332] Sequential element (\u3_axis_interface_fifo/ram_reg[7][64] ) is unused and will be removed from module data_dpram.
WARNING: [Synth 8-3332] Sequential element (\u3_axis_interface_fifo/rdata_reg[64] ) is unused and will be removed from module data_dpram.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u3_axis_interface_fifo/almost_full_reg is being inverted and renamed to u3_axis_interface_fifo/almost_full_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dpram_1024_ip |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |dpram_1024_ip |     1|
|2     |BUFG          |     1|
|3     |LUT1          |     4|
|4     |LUT2          |     9|
|5     |LUT3          |    17|
|6     |LUT4          |    15|
|7     |LUT5          |    71|
|8     |LUT6          |   269|
|9     |MUXF7         |    64|
|10    |FDCE          |   201|
|11    |FDPE          |     1|
|12    |FDRE          |   448|
|13    |IBUF          |    36|
|14    |OBUF          |    67|
|15    |OBUFT         |    35|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------+--------------------+------+
|      |Instance                 |Module              |Cells |
+------+-------------------------+--------------------+------+
|1     |top                      |                    |  1302|
|2     |  u3_axis_interface_fifo |axis_interface_fifo |   988|
+------+-------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 658.855 ; gain = 486.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 658.855 ; gain = 78.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 658.855 ; gain = 486.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 658.855 ; gain = 457.621
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 658.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 23:43:27 2016...
