Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 19 14:19:11 2018
| Host         : AKUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             181 |          100 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[8][15]             |                               |                2 |              4 |
|  clk_IBUF_BUFG | UART_RX_INST/temp_address_reg[0][0]     |                               |                1 |              4 |
|  clk_IBUF_BUFG | UART_RX_INST/E[0]                       |                               |                4 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[0][7]_0[0]         |                               |                5 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[13][7]_0[0]        |                               |                5 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[14][7][0]          |                               |                5 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[11][7][0]          |                               |                4 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[10][7][0]          |                               |                4 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/r_TX_BYTE_reg[0][0]        |                               |                6 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[2][7]_0[0]         |                               |                3 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[15][7][0]          |                               |                3 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[1][7]_0[0]         |                               |                7 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[3][7]_0[0]         |                               |                6 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[9][7]_0[0]         |                               |                7 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[4][7]_0[0]         |                               |                4 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[7][0][0]           |                               |                4 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[8][7]_0[0]         |                               |                4 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[5][7]_0[0]         |                               |                5 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[6][7]_0[0]         |                               |                5 |              8 |
|  clk_IBUF_BUFG | UART_TX_INST/r_TX_Data[7]_i_1_n_0       |                               |                3 |              8 |
|  clk_IBUF_BUFG | UART_RX_INST/r_Clk_Count                |                               |                6 |             14 |
|  clk_IBUF_BUFG | UART_TX_INST/r_Clk_Count[13]_i_1__0_n_0 |                               |                7 |             15 |
|  clk_IBUF_BUFG | UART_RX_INST/ram_reg[8][15]             | UART_RX_INST/ram_reg[8][15]_0 |               11 |             20 |
|  clk_IBUF_BUFG |                                         |                               |               14 |             28 |
+----------------+-----------------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 8      |                    18 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


