{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609240771620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609240771620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 29 14:19:30 2020 " "Processing started: Tue Dec 29 14:19:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609240771620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1609240771620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc top -c top " "Command: quartus_drc top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1609240771621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1609240772304 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1609240772305 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 31 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 31 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK50M " "Node  \"CLK50M\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count_enable~0 " "Node  \"quad:o_quad1\|count_enable~0\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count_enable~1 " "Node  \"quad:o_quad1\|count_enable~1\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[4\]~9 " "Node  \"quad:o_quad1\|count\[4\]~9\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|quadA_delayed\[1\] " "Node  \"quad:o_quad1\|quadA_delayed\[1\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[5\] " "Node  \"quad:o_quad1\|count\[5\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[6\] " "Node  \"quad:o_quad1\|count\[6\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[4\] " "Node  \"quad:o_quad1\|count\[4\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[7\] " "Node  \"quad:o_quad1\|count\[7\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[3\] " "Node  \"quad:o_quad1\|count\[3\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|quadB_delayed\[1\] " "Node  \"quad:o_quad1\|quadB_delayed\[1\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[2\] " "Node  \"quad:o_quad1\|count\[2\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[1\] " "Node  \"quad:o_quad1\|count\[1\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[0\] " "Node  \"quad:o_quad1\|count\[0\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " x_dt " "Node  \"x_dt\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[0\]~1 " "Node  \"quad:o_quad1\|count\[0\]~1\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|quadB_delayed\[2\] " "Node  \"quad:o_quad1\|quadB_delayed\[2\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[0\]~1COUT1_17 " "Node  \"quad:o_quad1\|count\[0\]~1COUT1_17\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " x_clk " "Node  \"x_clk\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[1\]~3 " "Node  \"quad:o_quad1\|count\[1\]~3\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|quadA_delayed\[0\] " "Node  \"quad:o_quad1\|quadA_delayed\[0\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[1\]~3COUT1_18 " "Node  \"quad:o_quad1\|count\[1\]~3COUT1_18\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|quadB_delayed\[0\] " "Node  \"quad:o_quad1\|quadB_delayed\[0\]\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[2\]~5 " "Node  \"quad:o_quad1\|count\[2\]~5\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[2\]~5COUT1_19 " "Node  \"quad:o_quad1\|count\[2\]~5COUT1_19\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[6\]~13COUT1_22 " "Node  \"quad:o_quad1\|count\[6\]~13COUT1_22\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[6\]~13 " "Node  \"quad:o_quad1\|count\[6\]~13\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[3\]~7 " "Node  \"quad:o_quad1\|count\[3\]~7\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[3\]~7COUT1_20 " "Node  \"quad:o_quad1\|count\[3\]~7COUT1_20\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_NODES_INFO" " quad:o_quad1\|count\[5\]~11COUT1_21 " "Node  \"quad:o_quad1\|count\[5\]~11COUT1_21\"" {  } { { "top.v" "" { Text "/home/nvv/fpga_prg/m2/test2/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/m2/test2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1609240772337 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1609240772337 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1609240772337 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "31 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 31 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1609240772343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "768 " "Peak virtual memory: 768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609240772380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 29 14:19:32 2020 " "Processing ended: Tue Dec 29 14:19:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609240772380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609240772380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609240772380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1609240772380 ""}
