 
****************************************
Report : qor
Design : xed_decoder_10
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:44:20 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              56.00
  Critical Path Length:          2.39
  Critical Path Slack:          -2.07
  Critical Path Clk Period:      0.62
  Total Negative Slack:      -2130.57
  No. of Violating Paths:     1032.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        154
  Hierarchical Port Count:       6608
  Leaf Cell Count:              27608
  Buf/Inv Cell Count:            5668
  Buf Cell Count:                 548
  Inv Cell Count:                5175
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     27599
  Sequential Cell Count:            9
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    15331.142238
  Noncombinational Area:     9.590400
  Buf/Inv Area:           2263.156785
  Total Buffer Area:           620.76
  Total Inverter Area:        1732.75
  Macro/Black Box Area:      0.000000
  Net Area:              15587.047228
  -----------------------------------
  Cell Area:             15340.732638
  Design Area:           30927.779866


  Design Rules
  -----------------------------------
  Total Number of Nets:         29026
  Nets With Violations:           108
  Max Trans Violations:           108
  Max Cap Violations:               0
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.80
  Logic Optimization:                337.47
  Mapping Optimization:              451.85
  -----------------------------------------
  Overall Compile Time:              821.61
  Overall Compile Wall Clock Time:   827.13

  --------------------------------------------------------------------

  Design  WNS: 2.07  TNS: 2130.57  Number of Violating Paths: 1032


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
