<stg><name>softmax<10></name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="64">
<![CDATA[
entry:0 %sum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64">
<![CDATA[
entry:1 %softmax_input_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="softmax_input_load_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_0_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %agg_result_0_addr_1 = getelementptr i64 %agg_result_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:12 %store_ln0 = store i64 0, i4 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:13 %store_ln0 = store i64 0, i4 %agg_result_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %agg_result_0_addr_2 = getelementptr i64 %agg_result_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %agg_result_0_addr_3 = getelementptr i64 %agg_result_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_3"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:14 %store_ln0 = store i64 0, i4 %agg_result_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:15 %store_ln0 = store i64 0, i4 %agg_result_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %agg_result_0_addr_4 = getelementptr i64 %agg_result_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_4"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %agg_result_0_addr_5 = getelementptr i64 %agg_result_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_5"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:16 %store_ln0 = store i64 0, i4 %agg_result_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:17 %store_ln0 = store i64 0, i4 %agg_result_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %agg_result_0_addr_6 = getelementptr i64 %agg_result_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_6"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %agg_result_0_addr_7 = getelementptr i64 %agg_result_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_7"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:18 %store_ln0 = store i64 0, i4 %agg_result_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:19 %store_ln0 = store i64 0, i4 %agg_result_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %call_ln0 = call void @softmax<10>_Pipeline_1, i64 %softmax_input, i64 %softmax_input_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %agg_result_0_addr_8 = getelementptr i64 %agg_result_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_8"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %agg_result_0_addr_9 = getelementptr i64 %agg_result_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_9"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:20 %store_ln0 = store i64 0, i4 %agg_result_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
entry:21 %store_ln0 = store i64 0, i4 %agg_result_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %call_ln0 = call void @softmax<10>_Pipeline_1, i64 %softmax_input, i64 %softmax_input_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
entry:23 %softmax_input_load = load i64 %softmax_input_load_loc

]]></Node>
<StgValue><ssdm name="softmax_input_load"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_89_1, i64 %softmax_input_load, i64 %softmax_input, i64 %agg_result_0, i64 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="36" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_89_1, i64 %softmax_input_load, i64 %softmax_input, i64 %agg_result_0, i64 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
entry:25 %sum_loc_load = load i64 %sum_loc

]]></Node>
<StgValue><ssdm name="sum_loc_load"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:26 %call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_114_3, i64 %agg_result_0, i64 %sum_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="39" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:26 %call_ln0 = call void @softmax<10>_Pipeline_VITIS_LOOP_114_3, i64 %agg_result_0, i64 %sum_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
entry:27 %ret_ln129 = ret

]]></Node>
<StgValue><ssdm name="ret_ln129"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
