<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RAIL: RAIL_PtiConfig_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RAIL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_r_a_i_l___pti_config__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">RAIL_PtiConfig_t Struct Reference<div class="ingroups"><a class="el" href="group___r_a_i_l___a_p_i.html">RAIL API</a> &raquo; <a class="el" href="group___p_t_i.html">Packet Trace (PTI)</a> &raquo; <a class="el" href="group___p_t_i___e_f_r32.html">EFR32</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>A configuration for PTI.  
 <a href="struct_r_a_i_l___pti_config__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="rail__chip__specific_8h_source.html">rail_chip_specific.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a357f1510d1553227288b93c6dfcc8bb9"><td class="memItemLeft" align="right" valign="top"><a id="a357f1510d1553227288b93c6dfcc8bb9"></a>
<a class="el" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">mode</a></td></tr>
<tr class="memdesc:a357f1510d1553227288b93c6dfcc8bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet Trace mode (UART or SPI) <br /></td></tr>
<tr class="separator:a357f1510d1553227288b93c6dfcc8bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e373e48de02520fb4030b660e8dc5b3"><td class="memItemLeft" align="right" valign="top"><a id="a8e373e48de02520fb4030b660e8dc5b3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">baud</a></td></tr>
<tr class="memdesc:a8e373e48de02520fb4030b660e8dc5b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output baudrate for PTI in Hz. <br /></td></tr>
<tr class="separator:a8e373e48de02520fb4030b660e8dc5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729f48843039493484cfb78f5cc120cf"><td class="memItemLeft" align="right" valign="top"><a id="a729f48843039493484cfb78f5cc120cf"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">doutLoc</a></td></tr>
<tr class="memdesc:a729f48843039493484cfb78f5cc120cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data output (DOUT) location for pin/port. <br /></td></tr>
<tr class="separator:a729f48843039493484cfb78f5cc120cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68da8b6d1f1deb47427a4b3e6a62209a"><td class="memItemLeft" align="right" valign="top"><a id="a68da8b6d1f1deb47427a4b3e6a62209a"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#a68da8b6d1f1deb47427a4b3e6a62209a">doutPort</a></td></tr>
<tr class="memdesc:a68da8b6d1f1deb47427a4b3e6a62209a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data output (DOUT) GPIO port. <br /></td></tr>
<tr class="separator:a68da8b6d1f1deb47427a4b3e6a62209a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7888d07537366f8496b5a4970c3cc5f"><td class="memItemLeft" align="right" valign="top"><a id="ab7888d07537366f8496b5a4970c3cc5f"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">doutPin</a></td></tr>
<tr class="memdesc:ab7888d07537366f8496b5a4970c3cc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data output (DOUT) GPIO pin. <br /></td></tr>
<tr class="separator:ab7888d07537366f8496b5a4970c3cc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade51ab1741c191e3c5bf6fb873379d10"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">dclkLoc</a></td></tr>
<tr class="memdesc:ade51ab1741c191e3c5bf6fb873379d10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data clock (DCLK) location for pin/port.  <a href="#ade51ab1741c191e3c5bf6fb873379d10">More...</a><br /></td></tr>
<tr class="separator:ade51ab1741c191e3c5bf6fb873379d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5de5c661076a27819de6980577281ad"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#ae5de5c661076a27819de6980577281ad">dclkPort</a></td></tr>
<tr class="memdesc:ae5de5c661076a27819de6980577281ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data clock (DCLK) GPIO port.  <a href="#ae5de5c661076a27819de6980577281ad">More...</a><br /></td></tr>
<tr class="separator:ae5de5c661076a27819de6980577281ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4f272e76dd2dbd73fbc094d07ad7809"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">dclkPin</a></td></tr>
<tr class="memdesc:ae4f272e76dd2dbd73fbc094d07ad7809"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data clock (DCLK) GPIO pin.  <a href="#ae4f272e76dd2dbd73fbc094d07ad7809">More...</a><br /></td></tr>
<tr class="separator:ae4f272e76dd2dbd73fbc094d07ad7809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce5f2afd247264334f97594c8fab590"><td class="memItemLeft" align="right" valign="top"><a id="a7ce5f2afd247264334f97594c8fab590"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">dframeLoc</a></td></tr>
<tr class="memdesc:a7ce5f2afd247264334f97594c8fab590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data frame (DFRAME) location for pin/port. <br /></td></tr>
<tr class="separator:a7ce5f2afd247264334f97594c8fab590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ebf97b539faff1de2d286aa889daf4"><td class="memItemLeft" align="right" valign="top"><a id="a28ebf97b539faff1de2d286aa889daf4"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#a28ebf97b539faff1de2d286aa889daf4">dframePort</a></td></tr>
<tr class="memdesc:a28ebf97b539faff1de2d286aa889daf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data frame (DFRAME) GPIO port. <br /></td></tr>
<tr class="separator:a28ebf97b539faff1de2d286aa889daf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae5aba8eaa90f3ea9203a3aa6f550ef"><td class="memItemLeft" align="right" valign="top"><a id="abae5aba8eaa90f3ea9203a3aa6f550ef"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">dframePin</a></td></tr>
<tr class="memdesc:abae5aba8eaa90f3ea9203a3aa6f550ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data frame (DFRAME) GPIO pin. <br /></td></tr>
<tr class="separator:abae5aba8eaa90f3ea9203a3aa6f550ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>A configuration for PTI. </p>

<p class="definition">Definition at line <a class="el" href="rail__chip__specific_8h_source.html#l00630">630</a> of file <a class="el" href="rail__chip__specific_8h_source.html">rail_chip_specific.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ade51ab1741c191e3c5bf6fb873379d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade51ab1741c191e3c5bf6fb873379d10">&#9670;&nbsp;</a></span>dclkLoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RAIL_PtiConfig_t::dclkLoc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data clock (DCLK) location for pin/port. </p>
<p>Only used in SPI mode </p>

<p class="definition">Definition at line <a class="el" href="rail__chip__specific_8h_source.html#l00642">642</a> of file <a class="el" href="rail__chip__specific_8h_source.html">rail_chip_specific.h</a>.</p>

</div>
</div>
<a id="ae4f272e76dd2dbd73fbc094d07ad7809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f272e76dd2dbd73fbc094d07ad7809">&#9670;&nbsp;</a></span>dclkPin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RAIL_PtiConfig_t::dclkPin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data clock (DCLK) GPIO pin. </p>
<p>Only used in SPI mode </p>

<p class="definition">Definition at line <a class="el" href="rail__chip__specific_8h_source.html#l00646">646</a> of file <a class="el" href="rail__chip__specific_8h_source.html">rail_chip_specific.h</a>.</p>

</div>
</div>
<a id="ae5de5c661076a27819de6980577281ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5de5c661076a27819de6980577281ad">&#9670;&nbsp;</a></span>dclkPort</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RAIL_PtiConfig_t::dclkPort</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data clock (DCLK) GPIO port. </p>
<p>Only used in SPI mode </p>

<p class="definition">Definition at line <a class="el" href="rail__chip__specific_8h_source.html#l00644">644</a> of file <a class="el" href="rail__chip__specific_8h_source.html">rail_chip_specific.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>chip/efr32/efr32xg1x/<a class="el" href="rail__chip__specific_8h_source.html">rail_chip_specific.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_r_a_i_l___pti_config__t.html">RAIL_PtiConfig_t</a></li>
    <li class="footer">Generated on Wed Aug 18 2021 13:32:01 for RAIL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
