0.6
2017.4
Dec 15 2017
21:07:18
E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.sim/sim_1/behav/xsim/glbl.v,1684391631,verilog,,,,glbl,,,,,,,,
E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sim_1/new/IO_Test.v,1684399960,verilog,,,,IO_Test,,,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sim_1/new/clk_tb.v,1684391631,verilog,,,,clk_tb,,,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/RAM_64K/sim/RAM_64K.v,1684396397,verilog,,E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/data_memory.v,,RAM_64K,,,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1684391631,verilog,,E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/cpu_clk.v,,clk_wiz_0,,,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1684391631,verilog,,E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/cpu_clk.v,1684391631,verilog,,E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sim_1/new/clk_tb.v,,cpu_clk,,,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/data_memory.v,1684391631,verilog,,E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/io.v,,data_memory,,,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/io.v,1684399034,verilog,,E:/GitHub/Artanisax/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sim_1/new/IO_Test.v,,io,,,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
