strict digraph "" {
	node [label="\N"];
	"84:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4415e11690>",
		clk_sens=True,
		fillcolor=gold,
		label="84:AL",
		sens="['clk48']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sync2', 'end_of_Ethernet_frame', 'transition_timeout']"];
	"84:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4415e11790>",
		fillcolor=turquoise,
		label="84:BL
RcvStop <= 0;
end_of_Ethernet_frame <= &transition_timeout;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e117d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4415e11950>]",
		style=filled,
		typ=Block];
	"84:AL" -> "84:BL"	 [cond="[]",
		lineno=None];
	"87:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4415e11b50>",
		fillcolor=springgreen,
		label="87:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"84:BL" -> "87:IF"	 [cond="[]",
		lineno=None];
	"88:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11c10>",
		fillcolor=firebrick,
		label="88:NS
RcvStop <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4415e11c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_84:AL"	 [def_var="['end_of_Ethernet_frame', 'RcvStop']",
		label="Leaf_84:AL"];
	"88:NS" -> "Leaf_84:AL"	 [cond="[]",
		lineno=None];
	"87:IF" -> "88:NS"	 [cond="['end_of_Ethernet_frame', 'transition_timeout', 'sync2']",
		label="(!end_of_Ethernet_frame && &transition_timeout && |sync2)",
		lineno=87];
}
