<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4812" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4812{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4812{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4812{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4812{left:189px;bottom:943px;letter-spacing:-0.12px;}
#t5_4812{left:526px;bottom:943px;letter-spacing:-0.14px;}
#t6_4812{left:189px;bottom:918px;letter-spacing:-0.15px;}
#t7_4812{left:526px;bottom:918px;letter-spacing:-0.12px;}
#t8_4812{left:189px;bottom:894px;letter-spacing:-0.13px;}
#t9_4812{left:526px;bottom:894px;letter-spacing:-0.12px;}
#ta_4812{left:189px;bottom:869px;letter-spacing:-0.14px;}
#tb_4812{left:526px;bottom:869px;letter-spacing:-0.14px;}
#tc_4812{left:81px;bottom:845px;letter-spacing:-0.16px;}
#td_4812{left:138px;bottom:845px;letter-spacing:-0.16px;}
#te_4812{left:189px;bottom:845px;letter-spacing:-0.15px;}
#tf_4812{left:433px;bottom:845px;letter-spacing:-0.14px;}
#tg_4812{left:526px;bottom:845px;letter-spacing:-0.12px;}
#th_4812{left:526px;bottom:828px;letter-spacing:-0.12px;}
#ti_4812{left:189px;bottom:804px;}
#tj_4812{left:526px;bottom:804px;letter-spacing:-0.13px;}
#tk_4812{left:526px;bottom:782px;letter-spacing:-0.11px;}
#tl_4812{left:526px;bottom:765px;letter-spacing:-0.12px;}
#tm_4812{left:189px;bottom:741px;letter-spacing:-0.14px;}
#tn_4812{left:526px;bottom:741px;letter-spacing:-0.14px;}
#to_4812{left:189px;bottom:716px;letter-spacing:-0.15px;}
#tp_4812{left:526px;bottom:716px;letter-spacing:-0.14px;}
#tq_4812{left:526px;bottom:695px;letter-spacing:-0.11px;}
#tr_4812{left:526px;bottom:678px;letter-spacing:-0.12px;}
#ts_4812{left:189px;bottom:654px;letter-spacing:-0.14px;}
#tt_4812{left:526px;bottom:654px;letter-spacing:-0.14px;}
#tu_4812{left:81px;bottom:629px;letter-spacing:-0.17px;}
#tv_4812{left:138px;bottom:629px;letter-spacing:-0.17px;}
#tw_4812{left:188px;bottom:629px;letter-spacing:-0.15px;}
#tx_4812{left:433px;bottom:629px;letter-spacing:-0.12px;}
#ty_4812{left:526px;bottom:629px;letter-spacing:-0.12px;}
#tz_4812{left:526px;bottom:608px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t10_4812{left:81px;bottom:584px;letter-spacing:-0.17px;}
#t11_4812{left:138px;bottom:584px;letter-spacing:-0.17px;}
#t12_4812{left:188px;bottom:584px;letter-spacing:-0.14px;}
#t13_4812{left:433px;bottom:584px;letter-spacing:-0.14px;}
#t14_4812{left:526px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_4812{left:526px;bottom:562px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t16_4812{left:81px;bottom:538px;letter-spacing:-0.18px;}
#t17_4812{left:138px;bottom:538px;letter-spacing:-0.17px;}
#t18_4812{left:188px;bottom:538px;letter-spacing:-0.14px;}
#t19_4812{left:433px;bottom:538px;letter-spacing:-0.13px;}
#t1a_4812{left:526px;bottom:538px;letter-spacing:-0.11px;}
#t1b_4812{left:189px;bottom:513px;}
#t1c_4812{left:526px;bottom:513px;letter-spacing:-0.14px;}
#t1d_4812{left:189px;bottom:489px;}
#t1e_4812{left:526px;bottom:489px;letter-spacing:-0.15px;}
#t1f_4812{left:189px;bottom:464px;}
#t1g_4812{left:526px;bottom:464px;letter-spacing:-0.2px;}
#t1h_4812{left:189px;bottom:440px;}
#t1i_4812{left:526px;bottom:440px;letter-spacing:-0.13px;}
#t1j_4812{left:189px;bottom:415px;letter-spacing:-0.11px;}
#t1k_4812{left:526px;bottom:415px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_4812{left:189px;bottom:391px;}
#t1m_4812{left:526px;bottom:391px;letter-spacing:-0.12px;}
#t1n_4812{left:189px;bottom:367px;}
#t1o_4812{left:526px;bottom:367px;letter-spacing:-0.16px;}
#t1p_4812{left:526px;bottom:345px;letter-spacing:-0.11px;}
#t1q_4812{left:189px;bottom:321px;}
#t1r_4812{left:526px;bottom:321px;letter-spacing:-0.16px;}
#t1s_4812{left:189px;bottom:296px;letter-spacing:-0.14px;}
#t1t_4812{left:526px;bottom:296px;letter-spacing:-0.14px;}
#t1u_4812{left:189px;bottom:272px;letter-spacing:-0.13px;}
#t1v_4812{left:526px;bottom:272px;letter-spacing:-0.13px;}
#t1w_4812{left:189px;bottom:247px;letter-spacing:-0.15px;}
#t1x_4812{left:526px;bottom:247px;letter-spacing:-0.12px;}
#t1y_4812{left:189px;bottom:223px;letter-spacing:-0.14px;}
#t1z_4812{left:526px;bottom:223px;letter-spacing:-0.13px;}
#t20_4812{left:189px;bottom:199px;letter-spacing:-0.14px;}
#t21_4812{left:526px;bottom:199px;letter-spacing:-0.14px;}
#t22_4812{left:189px;bottom:174px;letter-spacing:-0.15px;}
#t23_4812{left:526px;bottom:174px;letter-spacing:-0.12px;}
#t24_4812{left:189px;bottom:150px;letter-spacing:-0.14px;}
#t25_4812{left:526px;bottom:150px;letter-spacing:-0.13px;}
#t26_4812{left:189px;bottom:125px;letter-spacing:-0.15px;}
#t27_4812{left:526px;bottom:125px;letter-spacing:-0.12px;}
#t28_4812{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t29_4812{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2a_4812{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2b_4812{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2c_4812{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2d_4812{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t2e_4812{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t2f_4812{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2g_4812{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t2h_4812{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2i_4812{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t2j_4812{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_4812{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4812{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4812{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4812{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4812{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4812" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4812Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4812" style="-webkit-user-select: none;"><object width="935" height="1210" data="4812/4812.svg" type="image/svg+xml" id="pdf4812" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4812" class="t s1_4812">2-290 </span><span id="t2_4812" class="t s1_4812">Vol. 4 </span>
<span id="t3_4812" class="t s2_4812">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4812" class="t s3_4812">7:5 </span><span id="t5_4812" class="t s3_4812">Reserved </span>
<span id="t6_4812" class="t s3_4812">19:8 </span><span id="t7_4812" class="t s3_4812">IDQ_Bubble_Length Specifier </span>
<span id="t8_4812" class="t s3_4812">22:20 </span><span id="t9_4812" class="t s3_4812">IDQ_Bubble_Width Specifier </span>
<span id="ta_4812" class="t s3_4812">63:23 </span><span id="tb_4812" class="t s3_4812">Reserved </span>
<span id="tc_4812" class="t s3_4812">500H </span><span id="td_4812" class="t s3_4812">1280 </span><span id="te_4812" class="t s3_4812">IA32_SGX_SVN_STATUS </span><span id="tf_4812" class="t s3_4812">Thread </span><span id="tg_4812" class="t s3_4812">Status and SVN Threshold of SGX Support for ACM </span>
<span id="th_4812" class="t s3_4812">(R/O) </span>
<span id="ti_4812" class="t s3_4812">0 </span><span id="tj_4812" class="t s3_4812">Lock </span>
<span id="tk_4812" class="t s3_4812">See Section 39.11.3, “Interactions with Authenticated </span>
<span id="tl_4812" class="t s3_4812">Code Modules (ACMs).” </span>
<span id="tm_4812" class="t s3_4812">15:1 </span><span id="tn_4812" class="t s3_4812">Reserved </span>
<span id="to_4812" class="t s3_4812">23:16 </span><span id="tp_4812" class="t s3_4812">SGX_SVN_SINIT </span>
<span id="tq_4812" class="t s3_4812">See Section 39.11.3, “Interactions with Authenticated </span>
<span id="tr_4812" class="t s3_4812">Code Modules (ACMs).” </span>
<span id="ts_4812" class="t s3_4812">63:24 </span><span id="tt_4812" class="t s3_4812">Reserved </span>
<span id="tu_4812" class="t s3_4812">560H </span><span id="tv_4812" class="t s3_4812">1376 </span><span id="tw_4812" class="t s3_4812">IA32_RTIT_OUTPUT_BASE </span><span id="tx_4812" class="t s3_4812">Thread </span><span id="ty_4812" class="t s3_4812">Trace Output Base Register (R/W) </span>
<span id="tz_4812" class="t s3_4812">See Table 2-2. </span>
<span id="t10_4812" class="t s3_4812">561H </span><span id="t11_4812" class="t s3_4812">1377 </span><span id="t12_4812" class="t s3_4812">IA32_RTIT_OUTPUT_MASK_PTRS </span><span id="t13_4812" class="t s3_4812">Thread </span><span id="t14_4812" class="t s3_4812">Trace Output Mask Pointers Register (R/W) </span>
<span id="t15_4812" class="t s3_4812">See Table 2-2. </span>
<span id="t16_4812" class="t s3_4812">570H </span><span id="t17_4812" class="t s3_4812">1392 </span><span id="t18_4812" class="t s3_4812">IA32_RTIT_CTL </span><span id="t19_4812" class="t s3_4812">Thread </span><span id="t1a_4812" class="t s3_4812">Trace Control Register (R/W) </span>
<span id="t1b_4812" class="t s3_4812">0 </span><span id="t1c_4812" class="t s3_4812">TraceEn </span>
<span id="t1d_4812" class="t s3_4812">1 </span><span id="t1e_4812" class="t s3_4812">CYCEn </span>
<span id="t1f_4812" class="t s3_4812">2 </span><span id="t1g_4812" class="t s3_4812">OS </span>
<span id="t1h_4812" class="t s3_4812">3 </span><span id="t1i_4812" class="t s3_4812">User </span>
<span id="t1j_4812" class="t s3_4812">6:4 </span><span id="t1k_4812" class="t s3_4812">Reserved, must be zero. </span>
<span id="t1l_4812" class="t s3_4812">7 </span><span id="t1m_4812" class="t s3_4812">CR3Filter </span>
<span id="t1n_4812" class="t s3_4812">8 </span><span id="t1o_4812" class="t s3_4812">ToPA </span>
<span id="t1p_4812" class="t s3_4812">Writing 0 will #GP if also setting TraceEn. </span>
<span id="t1q_4812" class="t s3_4812">9 </span><span id="t1r_4812" class="t s3_4812">MTCEn </span>
<span id="t1s_4812" class="t s3_4812">10 </span><span id="t1t_4812" class="t s3_4812">TSCEn </span>
<span id="t1u_4812" class="t s3_4812">11 </span><span id="t1v_4812" class="t s3_4812">DisRETC </span>
<span id="t1w_4812" class="t s3_4812">12 </span><span id="t1x_4812" class="t s3_4812">Reserved, must be zero. </span>
<span id="t1y_4812" class="t s3_4812">13 </span><span id="t1z_4812" class="t s3_4812">BranchEn </span>
<span id="t20_4812" class="t s3_4812">17:14 </span><span id="t21_4812" class="t s3_4812">MTCFreq </span>
<span id="t22_4812" class="t s3_4812">18 </span><span id="t23_4812" class="t s3_4812">Reserved, must be zero. </span>
<span id="t24_4812" class="t s3_4812">22:19 </span><span id="t25_4812" class="t s3_4812">CycThresh </span>
<span id="t26_4812" class="t s3_4812">23 </span><span id="t27_4812" class="t s3_4812">Reserved, must be zero. </span>
<span id="t28_4812" class="t s4_4812">Table 2-39. </span><span id="t29_4812" class="t s4_4812">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t2a_4812" class="t s4_4812">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t2b_4812" class="t s4_4812">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t2c_4812" class="t s4_4812">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t2d_4812" class="t s5_4812">Register </span>
<span id="t2e_4812" class="t s5_4812">Address </span><span id="t2f_4812" class="t s5_4812">Register Name / Bit Fields </span><span id="t2g_4812" class="t s5_4812">Scope </span><span id="t2h_4812" class="t s5_4812">Bit Description </span>
<span id="t2i_4812" class="t s5_4812">Hex </span><span id="t2j_4812" class="t s5_4812">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
