 
****************************************
Report : clocks
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 30 21:09:59 2025
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_Gated_CLK   20.00   {0 10}              G d       {alu_inst/CLK}
CLK_scan       100.00   {0 50}              d         {scan_clk}
REF_CLK         20.00   {0 10}              d         {REF_CLK}
UART_CLK       271.27   {0 135.633}         d         {UART_CLK}
UART_RX_CLK    271.27   {0 135.633}         G d       {clk_div2_inst/div_clk}
UART_TX_CLK   8680.54   {0 4340.27}         G d       {clk_div_inst/div_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_Gated_CLK REF_CLK        {alu_inst/CLK} REF_CLK        divide_by(1)
UART_RX_CLK   UART_CLK       {clk_div2_inst/div_clk}
                                            UART_CLK       divide_by(1)
UART_TX_CLK   UART_CLK       {clk_div_inst/div_clk}
                                            UART_CLK       divide_by(32)
--------------------------------------------------------------------------------
1
