set_property PACKAGE_PIN AR47 [get_ports CH0_DDR4_0_0_act_n]
set_property PACKAGE_PIN AL46 [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property PACKAGE_PIN AU44 [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property PACKAGE_PIN AR44 [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property PACKAGE_PIN AM41 [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property PACKAGE_PIN AL41 [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property PACKAGE_PIN AL37 [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property PACKAGE_PIN AM38 [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property PACKAGE_PIN AP43 [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property PACKAGE_PIN AN47 [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property PACKAGE_PIN AT44 [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property PACKAGE_PIN AL42 [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property PACKAGE_PIN AK38 [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property PACKAGE_PIN AN42 [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property PACKAGE_PIN AU45 [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property PACKAGE_PIN AK39 [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property PACKAGE_PIN AK40 [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property PACKAGE_PIN AL44 [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property PACKAGE_PIN AN43 [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property PACKAGE_PIN AL47 [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property PACKAGE_PIN AP42 [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property PACKAGE_PIN AT47 [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property PACKAGE_PIN AR46 [get_ports CH0_DDR4_0_0_ck_t]
set_property PACKAGE_PIN AT46 [get_ports CH0_DDR4_0_0_ck_c]
set_property PACKAGE_PIN AR45 [get_ports CH0_DDR4_0_0_cke]
set_property PACKAGE_PIN AL43 [get_ports CH0_DDR4_0_0_cs_n]
set_property PACKAGE_PIN BC41 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property PACKAGE_PIN BB43 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property PACKAGE_PIN BB44 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property PACKAGE_PIN AR42 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property PACKAGE_PIN AH46 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property PACKAGE_PIN AH45 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property PACKAGE_PIN AG41 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property PACKAGE_PIN AG39 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property PACKAGE_PIN BE41 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property PACKAGE_PIN BF41 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property PACKAGE_PIN AV41 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property PACKAGE_PIN AU41 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property PACKAGE_PIN BG41 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property PACKAGE_PIN BF42 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property PACKAGE_PIN AW41 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property PACKAGE_PIN AW40 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property PACKAGE_PIN BC42 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property PACKAGE_PIN BC43 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property PACKAGE_PIN AV42 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property PACKAGE_PIN AV43 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property PACKAGE_PIN BE42 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property PACKAGE_PIN BD42 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property PACKAGE_PIN AW43 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property PACKAGE_PIN AW42 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property PACKAGE_PIN BD45 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property PACKAGE_PIN BC45 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property PACKAGE_PIN AV45 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property PACKAGE_PIN AW44 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property PACKAGE_PIN BD44 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property PACKAGE_PIN BE45 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property PACKAGE_PIN AW45 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property PACKAGE_PIN AY44 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property PACKAGE_PIN AM37 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property PACKAGE_PIN AN38 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property PACKAGE_PIN AR39 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property PACKAGE_PIN AT39 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property PACKAGE_PIN AT40 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property PACKAGE_PIN AT41 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property PACKAGE_PIN AP39 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property PACKAGE_PIN AN40 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property PACKAGE_PIN AJ47 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property PACKAGE_PIN AH47 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property PACKAGE_PIN AE46 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property PACKAGE_PIN AD45 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property PACKAGE_PIN AK47 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property PACKAGE_PIN AK46 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property PACKAGE_PIN AE47 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property PACKAGE_PIN AD47 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property PACKAGE_PIN AJ45 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property PACKAGE_PIN AJ44 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property PACKAGE_PIN AE44 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property PACKAGE_PIN AD44 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property PACKAGE_PIN AK45 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property PACKAGE_PIN AK44 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property PACKAGE_PIN AE45 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property PACKAGE_PIN AF44 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property PACKAGE_PIN AH41 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property PACKAGE_PIN AH40 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property PACKAGE_PIN AD40 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property PACKAGE_PIN AC39 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property PACKAGE_PIN AH39 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property PACKAGE_PIN AJ40 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property PACKAGE_PIN AD41 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property PACKAGE_PIN AE40 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property PACKAGE_PIN AG37 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property PACKAGE_PIN AH38 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property PACKAGE_PIN AD37 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property PACKAGE_PIN AC37 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property PACKAGE_PIN AH37 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property PACKAGE_PIN AJ38 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property PACKAGE_PIN AD39 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property PACKAGE_PIN AD38 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property PACKAGE_PIN AY41 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property PACKAGE_PIN BA41 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property PACKAGE_PIN AY42 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property PACKAGE_PIN BA43 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property PACKAGE_PIN AY45 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property PACKAGE_PIN BA44 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property PACKAGE_PIN AP40 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property PACKAGE_PIN AP41 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property PACKAGE_PIN AF47 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property PACKAGE_PIN AF46 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property PACKAGE_PIN AH43 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property PACKAGE_PIN AG44 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property PACKAGE_PIN AF39 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property PACKAGE_PIN AF40 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property PACKAGE_PIN AE38 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property PACKAGE_PIN AF37 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property PACKAGE_PIN AM39 [get_ports CH0_DDR4_0_0_odt]
set_property PACKAGE_PIN AD42 [get_ports CH0_DDR4_0_0_reset_n]
set_property PACKAGE_PIN AE42 [get_ports sys_clk0_0_clk_p]
set_property PACKAGE_PIN AF43 [get_ports sys_clk0_0_clk_n]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_act_n]
set_property IOSTANDARD SSTL12 [get_ports CH0_DDR4_0_0_act_n]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_act_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_act_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_act_n]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_ck_c]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CH0_DDR4_0_0_ck_c]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_ck_c]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_ck_c]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_ck_c]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_ck_t]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CH0_DDR4_0_0_ck_t]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_ck_t]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_ck_t]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_ck_t]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_cke]
set_property IOSTANDARD SSTL12 [get_ports CH0_DDR4_0_0_cke]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_cke]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_cke]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_cke]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_cs_n]
set_property IOSTANDARD SSTL12 [get_ports CH0_DDR4_0_0_cs_n]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_cs_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_cs_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_cs_n]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_odt]
set_property IOSTANDARD SSTL12 [get_ports CH0_DDR4_0_0_odt]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_odt]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_odt]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_odt]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports CH0_DDR4_0_0_reset_n]
set_property DRIVE 8 [get_ports CH0_DDR4_0_0_reset_n]
set_property SLEW SLOW [get_ports CH0_DDR4_0_0_reset_n]
set_property DIRECTION IN [get_ports sys_clk0_0_clk_n]
set_property IOSTANDARD LVDS15 [get_ports sys_clk0_0_clk_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports sys_clk0_0_clk_n]
set_property EQUALIZATION EQ_LEVEL2 [get_ports sys_clk0_0_clk_n]
set_property DIFF_TERM_ADV TERM_NONE [get_ports sys_clk0_0_clk_n]
set_property LVDS_PRE_EMPHASIS FALSE [get_ports sys_clk0_0_clk_n]
set_property DIRECTION IN [get_ports sys_clk0_0_clk_p]
set_property IOSTANDARD LVDS15 [get_ports sys_clk0_0_clk_p]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports sys_clk0_0_clk_p]
set_property EQUALIZATION EQ_LEVEL2 [get_ports sys_clk0_0_clk_p]
set_property DIFF_TERM_ADV TERM_NONE [get_ports sys_clk0_0_clk_p]
set_property LVDS_PRE_EMPHASIS FALSE [get_ports sys_clk0_0_clk_p]
#revert back to original instance
current_instance -quiet
