{"abstract":[{"type":"text","text":"The includes in this representation."}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"includes","kind":"identifier"},{"text":": [","kind":"text"},{"text":"Include","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing7IncludeO"},{"text":"]","kind":"text"}]}]}],"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/includes"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/arrangementrepresentation\/includes"]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"metadata":{"fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":"]"}],"roleHeading":"Instance Property","role":"symbol","title":"includes","externalID":"s:12VHDLMachines25ArrangementRepresentationV8includesSay11VHDLParsing7IncludeOGvp","symbolKind":"property","modules":[{"name":"VHDLMachines"}]},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation"]]},"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"ArrangementRepresentation"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","kind":"symbol","abstract":[{"type":"text","text":"This representation simply instantiates the machines within itâ€™s scope."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation","title":"ArrangementRepresentation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementRepresentation"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/includes":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/includes","type":"topic","kind":"symbol","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"includes","kind":"identifier"},{"text":": [","kind":"text"},{"text":"Include","preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"role":"symbol","title":"includes","url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/includes","abstract":[{"text":"The includes in this representation.","type":"text"}]}}}