/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/sim/func_sim/mem_path.vh
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/sim/func_sim/opcode.vh
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/sim/func_sim/sim_define.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/PCSrc_logic.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/RV32I_System.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/alu.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/aludec.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/branch_logic.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/building_blocks/adder.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/building_blocks/be_logic.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/building_blocks/extend.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/building_blocks/flopenr.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/building_blocks/flopenr_clr.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/building_blocks/flopr.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/building_blocks/mux2.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/building_blocks/mux2_2.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/building_blocks/mux3.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/controller.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/datapath.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/dualport_mem_synch_rw_dualclk.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/hazard_unit.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/maindec.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/reg_file_async.v
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev02/riscvsingle.sv
/home/user/project/lab_cpu/3j_cpu_design_2023/week12_pipeline_synch/hardware/10.RV32I_Integrated_Test_update_with_CSR/testbench/cpu_tb.v
