
####################################################################################
# Generated by Vivado 2015.1 built on 'Mon Apr 27 19:07:21 MDT 2015' by 'xbuild'
####################################################################################


####################################################################################
# Constraints from file : 'system_axi_dma_0_0.xdc'
####################################################################################

# file: system_axi_dma_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'system_axi_emc_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN {linear_flash_dq_t[0]} [get_ports {linear_flash_dq_io[0]}]
set_property PACKAGE_PIN AM36 [get_ports {linear_flash_dq_io[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[0]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[1]} [get_ports {linear_flash_dq_io[1]}]
set_property PACKAGE_PIN AN36 [get_ports {linear_flash_dq_io[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[1]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[2]} [get_ports {linear_flash_dq_io[2]}]
set_property PACKAGE_PIN AJ36 [get_ports {linear_flash_dq_io[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[2]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[3]} [get_ports {linear_flash_dq_io[3]}]
set_property PACKAGE_PIN AJ37 [get_ports {linear_flash_dq_io[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[3]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[4]} [get_ports {linear_flash_dq_io[4]}]
set_property PACKAGE_PIN AK37 [get_ports {linear_flash_dq_io[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[4]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[5]} [get_ports {linear_flash_dq_io[5]}]
set_property PACKAGE_PIN AL37 [get_ports {linear_flash_dq_io[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[5]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[6]} [get_ports {linear_flash_dq_io[6]}]
set_property PACKAGE_PIN AN35 [get_ports {linear_flash_dq_io[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[6]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[7]} [get_ports {linear_flash_dq_io[7]}]
set_property PACKAGE_PIN AP35 [get_ports {linear_flash_dq_io[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[7]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[8]} [get_ports {linear_flash_dq_io[8]}]
set_property PACKAGE_PIN AM37 [get_ports {linear_flash_dq_io[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[8]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[9]} [get_ports {linear_flash_dq_io[9]}]
set_property PACKAGE_PIN AG33 [get_ports {linear_flash_dq_io[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[9]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[10]} [get_ports {linear_flash_dq_io[10]}]
set_property PACKAGE_PIN AH33 [get_ports {linear_flash_dq_io[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[10]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[11]} [get_ports {linear_flash_dq_io[11]}]
set_property PACKAGE_PIN AK35 [get_ports {linear_flash_dq_io[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[11]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[12]} [get_ports {linear_flash_dq_io[12]}]
set_property PACKAGE_PIN AL35 [get_ports {linear_flash_dq_io[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[12]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[13]} [get_ports {linear_flash_dq_io[13]}]
set_property PACKAGE_PIN AJ31 [get_ports {linear_flash_dq_io[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[13]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[14]} [get_ports {linear_flash_dq_io[14]}]
set_property PACKAGE_PIN AH34 [get_ports {linear_flash_dq_io[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[14]}]

set_property BOARD_PART_PIN {linear_flash_dq_t[15]} [get_ports {linear_flash_dq_io[15]}]
set_property PACKAGE_PIN AJ35 [get_ports {linear_flash_dq_io[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[15]}]

set_property BOARD_PART_PIN linear_flash_adv_ldn [get_ports linear_flash_adv_ldn]
set_property PACKAGE_PIN AY37 [get_ports linear_flash_adv_ldn]
set_property IOSTANDARD LVCMOS18 [get_ports linear_flash_adv_ldn]
set_property BOARD_PART_PIN linear_flash_ce_n [get_ports linear_flash_ce_n]
set_property PACKAGE_PIN AL36 [get_ports linear_flash_ce_n]
set_property IOSTANDARD LVCMOS18 [get_ports linear_flash_ce_n]
set_property BOARD_PART_PIN linear_flash_oen [get_ports linear_flash_oen]
set_property PACKAGE_PIN BA41 [get_ports linear_flash_oen]
set_property IOSTANDARD LVCMOS18 [get_ports linear_flash_oen]
set_property BOARD_PART_PIN {linear_flash_addr[1]} [get_ports {linear_flash_addr[1]}]
set_property PACKAGE_PIN AJ28 [get_ports {linear_flash_addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[1]}]

set_property BOARD_PART_PIN {linear_flash_addr[2]} [get_ports {linear_flash_addr[2]}]
set_property PACKAGE_PIN AH28 [get_ports {linear_flash_addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[2]}]

set_property BOARD_PART_PIN {linear_flash_addr[3]} [get_ports {linear_flash_addr[3]}]
set_property PACKAGE_PIN AG31 [get_ports {linear_flash_addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[3]}]

set_property BOARD_PART_PIN {linear_flash_addr[4]} [get_ports {linear_flash_addr[4]}]
set_property PACKAGE_PIN AF30 [get_ports {linear_flash_addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[4]}]

set_property BOARD_PART_PIN {linear_flash_addr[5]} [get_ports {linear_flash_addr[5]}]
set_property PACKAGE_PIN AK29 [get_ports {linear_flash_addr[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[5]}]

set_property BOARD_PART_PIN {linear_flash_addr[6]} [get_ports {linear_flash_addr[6]}]
set_property PACKAGE_PIN AK28 [get_ports {linear_flash_addr[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[6]}]

set_property BOARD_PART_PIN {linear_flash_addr[7]} [get_ports {linear_flash_addr[7]}]
set_property PACKAGE_PIN AG29 [get_ports {linear_flash_addr[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[7]}]

set_property BOARD_PART_PIN {linear_flash_addr[8]} [get_ports {linear_flash_addr[8]}]
set_property PACKAGE_PIN AK30 [get_ports {linear_flash_addr[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[8]}]

set_property BOARD_PART_PIN {linear_flash_addr[9]} [get_ports {linear_flash_addr[9]}]
set_property PACKAGE_PIN AJ30 [get_ports {linear_flash_addr[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[9]}]

set_property BOARD_PART_PIN {linear_flash_addr[10]} [get_ports {linear_flash_addr[10]}]
set_property PACKAGE_PIN AH30 [get_ports {linear_flash_addr[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[10]}]

set_property BOARD_PART_PIN {linear_flash_addr[11]} [get_ports {linear_flash_addr[11]}]
set_property PACKAGE_PIN AH29 [get_ports {linear_flash_addr[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[11]}]

set_property BOARD_PART_PIN {linear_flash_addr[12]} [get_ports {linear_flash_addr[12]}]
set_property PACKAGE_PIN AL30 [get_ports {linear_flash_addr[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[12]}]

set_property BOARD_PART_PIN {linear_flash_addr[13]} [get_ports {linear_flash_addr[13]}]
set_property PACKAGE_PIN AL29 [get_ports {linear_flash_addr[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[13]}]

set_property BOARD_PART_PIN {linear_flash_addr[14]} [get_ports {linear_flash_addr[14]}]
set_property PACKAGE_PIN AN33 [get_ports {linear_flash_addr[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[14]}]

set_property BOARD_PART_PIN {linear_flash_addr[15]} [get_ports {linear_flash_addr[15]}]
set_property PACKAGE_PIN AM33 [get_ports {linear_flash_addr[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[15]}]

set_property BOARD_PART_PIN {linear_flash_addr[16]} [get_ports {linear_flash_addr[16]}]
set_property PACKAGE_PIN AM32 [get_ports {linear_flash_addr[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[16]}]

set_property BOARD_PART_PIN {linear_flash_addr[17]} [get_ports {linear_flash_addr[17]}]
set_property PACKAGE_PIN AV41 [get_ports {linear_flash_addr[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[17]}]

set_property BOARD_PART_PIN {linear_flash_addr[18]} [get_ports {linear_flash_addr[18]}]
set_property PACKAGE_PIN AU41 [get_ports {linear_flash_addr[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[18]}]

set_property BOARD_PART_PIN {linear_flash_addr[19]} [get_ports {linear_flash_addr[19]}]
set_property PACKAGE_PIN BA42 [get_ports {linear_flash_addr[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[19]}]

set_property BOARD_PART_PIN {linear_flash_addr[20]} [get_ports {linear_flash_addr[20]}]
set_property PACKAGE_PIN AU42 [get_ports {linear_flash_addr[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[20]}]

set_property BOARD_PART_PIN {linear_flash_addr[21]} [get_ports {linear_flash_addr[21]}]
set_property PACKAGE_PIN AT41 [get_ports {linear_flash_addr[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[21]}]

set_property BOARD_PART_PIN {linear_flash_addr[22]} [get_ports {linear_flash_addr[22]}]
set_property PACKAGE_PIN BA40 [get_ports {linear_flash_addr[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[22]}]

set_property BOARD_PART_PIN {linear_flash_addr[23]} [get_ports {linear_flash_addr[23]}]
set_property PACKAGE_PIN BA39 [get_ports {linear_flash_addr[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[23]}]

set_property BOARD_PART_PIN {linear_flash_addr[24]} [get_ports {linear_flash_addr[24]}]
set_property PACKAGE_PIN BB39 [get_ports {linear_flash_addr[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[24]}]

set_property BOARD_PART_PIN {linear_flash_addr[25]} [get_ports {linear_flash_addr[25]}]
set_property PACKAGE_PIN AW42 [get_ports {linear_flash_addr[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[25]}]

set_property BOARD_PART_PIN {linear_flash_addr[26]} [get_ports {linear_flash_addr[26]}]
set_property PACKAGE_PIN AW41 [get_ports {linear_flash_addr[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[26]}]

set_property BOARD_PART_PIN linear_flash_wen [get_ports linear_flash_wen]
set_property PACKAGE_PIN BB41 [get_ports linear_flash_wen]
set_property IOSTANDARD LVCMOS18 [get_ports linear_flash_wen]


####################################################################################
# Constraints from file : 'bd_0_eth_buf_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------
set_property BOARD_PART_PIN phy_rst_out [get_ports phy_reset_out]
set_property PACKAGE_PIN AJ33 [get_ports phy_reset_out]
set_property IOSTANDARD LVCMOS18 [get_ports phy_reset_out]



####################################################################################
# Constraints from file : 'bd_0_eth_mac_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_0_eth_mac_0.xdc'
####################################################################################


# PART is xc7vx485tffg1761-1

############################################################
# Clock Period Constraints                                 #
############################################################

#
####
#######
##########
#############
#################
#BLOCK CONSTRAINTS

############################################################
# None
############################################################


#
####
#######
##########
#############
#################
#CORE CONSTRAINTS



############################################################
# Crossing of Clock Domain Constraints: please do not edit #
############################################################

# control signal is synced separately so we want a max delay to ensure the signal has settled by the time the control signal has passed through the synch
current_instance bd/system_i/axi_ethernet_0/U0/eth_mac/U0
set_max_delay -datapath_only -from [get_cells {bd_0_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells bd_0_eth_mac_0_core/flow/tx_pause/count_set*reg] 32.000
set_max_delay -datapath_only -from [get_cells {bd_0_eth_mac_0_core/flow/rx_pause/pause*to_tx_reg[*]}] -to [get_cells {bd_0_eth_mac_0_core/flow/tx_pause/pause_count*reg[*]}] 32.000
set_max_delay -datapath_only -from [get_cells bd_0_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg] -to [get_cells bd_0_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0] 6.000


# set a false path for the clock path from the address filter dist rams
# the paths we care about timing are either the write interface OR the read interface
# this path is from the write to the read which should be ignored
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/*/DP}] -to [get_cells -hierarchical -filter {NAME =~ *bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/*addr*/bit_match*reg[*]}]

# false path due to synced control path
set_max_delay -datapath_only -from [get_cells {bd_0_eth_mac_0_core/*statistics_counters/rd_data_ref_reg[*]}] -to [get_cells {bd_0_eth_mac_0_core/*statistics_counters/ip2bus_data_reg[*]}] 6.000
set_max_delay -datapath_only -from [get_cells bd_0_eth_mac_0_core/*statistics_counters/response_toggle_reg] -to [get_cells bd_0_eth_mac_0_core/*statistics_counters/sync_response/data_sync_reg0] 6.000
set_max_delay -datapath_only -from [get_cells bd_0_eth_mac_0_core/*statistics_counters/request_toggle_reg] -to [get_cells bd_0_eth_mac_0_core/*statistics_counters/sync_request/data_sync_reg0] 6.000


############################################################
# Ignore paths to resync flops
############################################################
set_false_path -to [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]
set_max_delay -datapath_only -from [get_cells bd_0_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg] -to [get_cells bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0] 6.000
set_max_delay -datapath_only -from [get_cells {bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[*]}] -to [get_cells {bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[*].sync_enable/data_sync_reg0}] 6.000
set_max_delay -datapath_only -from [get_cells bd_0_eth_mac_0_core/*managen/conf/update_pause_ad_int_reg] -to [get_cells bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0] 6.000

# the mdio interface is clocked from the axi clock but the clock is so slow is can be considered to be data
# the data related outputs are output on the falling edge of the MDC output so both can simply be considered to be multicycle paths
set_multicycle_path -setup -from [get_cells bd_0_eth_mac_0_core/*managen/mdio_enabled.miim_clk_int_reg] -through [get_ports -scoped_to_current_instance mdc] 10
set_multicycle_path -hold -from [get_cells bd_0_eth_mac_0_core/*managen/mdio_enabled.miim_clk_int_reg] -through [get_ports -scoped_to_current_instance mdc] 9
set_multicycle_path -setup -from [get_cells bd_0_eth_mac_0_core/*managen/mdio_enabled.phy/enable_reg_reg] -through [get_ports -scoped_to_current_instance mdc] 10
set_multicycle_path -hold -from [get_cells bd_0_eth_mac_0_core/*managen/mdio_enabled.phy/enable_reg_reg] -through [get_ports -scoped_to_current_instance mdc] 9
set_multicycle_path -setup -from [get_cells bd_0_eth_mac_0_core/*managen/mdio_enabled.phy/mdio*reg] -through [get_ports -scoped_to_current_instance mdio_o] 10
set_multicycle_path -hold -from [get_cells bd_0_eth_mac_0_core/*managen/mdio_enabled.phy/mdio*reg] -through [get_ports -scoped_to_current_instance mdio_o] 9
set_multicycle_path -setup -from [get_cells bd_0_eth_mac_0_core/*managen/mdio_enabled.phy/mdio*reg] -through [get_ports -scoped_to_current_instance mdio_t] 10
set_multicycle_path -hold -from [get_cells bd_0_eth_mac_0_core/*managen/mdio_enabled.phy/mdio*reg] -through [get_ports -scoped_to_current_instance mdio_t] 9





####################################################################################
# Constraints from file : 'bd_0_pcs_pma_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------
current_instance -quiet
current_instance bd/system_i/axi_ethernet_0/U0/pcs_pma
set_property LOC GTXE2_CHANNEL_X1Y1 [get_cells -hi -regexp .*transceiver_inst/gtwizard_inst/.*GTWIZARD_i/gt.e2_i]

current_instance -quiet
set_property BOARD_PART_PIN sgmii_mgt_clkp [get_ports sgmii_mgt_clk_clk_p]
set_property BOARD_PART_PIN sgmii_mgt_clkn [get_ports sgmii_mgt_clk_clk_n]
set_property PACKAGE_PIN AH8 [get_ports sgmii_mgt_clk_clk_p]
set_property PACKAGE_PIN AH7 [get_ports sgmii_mgt_clk_clk_n]
set_property BOARD_PART_PIN mdc [get_ports mdio_io_mdc]
set_property PACKAGE_PIN AH31 [get_ports mdio_io_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_mdc]
set_property BOARD_PART_PIN mdio_o [get_ports mdio_io_mdio_io]
set_property PACKAGE_PIN AK33 [get_ports mdio_io_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_mdio_io]



####################################################################################
# Constraints from file : 'bd_0_pcs_pma_0.xdc'
####################################################################################


#-----------------------------------------------------------
# PCS/PMA Clock period Constraints: please do not relax    -
#-----------------------------------------------------------


# Clock period for the Txout clock
current_instance bd/system_i/axi_ethernet_0/U0/pcs_pma
create_clock -period 16.000 [get_pins -hier -filter {name =~  *pcs_pma_block_i/transceiver_inst/gtwizard_inst/*/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK}]


#-----------------------------------------------------------
# Receive Clock period Constraint: please do not relax
#-----------------------------------------------------------
# Clock period for the recovered Rx clock
create_clock -period 16.000 [get_pins -hier -filter { name =~ *pcs_pma_block_i/transceiver_inst/gtwizard_inst/*/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK}]



set_false_path -to [get_pins -hier -filter {name =~  *core_resets_i/pma_reset_pipe_reg*/PRE}]
set_false_path -to [get_pins -hier -filter {name =~  *core_resets_i/pma_reset_pipe*[0]/D}]


#***********************************************************
# The following constraints target the Transceiver Physical*
# Interface which is instantiated in the Example Design.   *
#***********************************************************


#-----------------------------------------------------------
# PCS/PMA Clock period Constraints: please do not relax    -
#-----------------------------------------------------------





# Control Gray Code delay and skew across clock boundary
set_max_delay -datapath_only -from [get_cells -hier -filter {name =~ *pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_*_reg[*]}] -to [get_pins -hier -filter { name =~ *reclock_wr_addrgray[*].sync_wr_addrgray/data_sync*/D}] 16.000
set_max_delay -datapath_only -from [get_cells -hier -filter {name =~  *pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_*_reg[*]}] -to [get_pins -hier -filter { name =~ *reclock_rd_addrgray[*].sync_rd_addrgray/data_sync*/D}] 8.000

# Constrain between Distributed Memory (output data) and the 1st set of flip-flops
set_false_path -from [get_clocks -of [get_pins -hier -filter { name =~ *pcs_pma_block_i/transceiver_inst/gtwizard_inst/*/gtwizard_i/gt0_GTWIZARD_i/gt*e2_i/RXOUTCLK}]] -to [get_pins -hierarchical -filter { name =~ *rx_elastic_buffer_inst/rd_data_reg*/D }]
set_false_path -from [get_pins -hierarchical -filter { name =~  *transceiver_inst/rx_elastic_buffer_inst/initialize_ram_complete_reg/C}] -to [get_pins -hierarchical -filter { name =~ *rx_elastic_buffer_inst/sync_initialize_ram_comp/data_sync_reg*/D }]


#-----------------------------------------------------------
# GT Initialization circuitry clock domain crossing
#-----------------------------------------------------------

set_false_path -to [get_pins -hier -filter { name =~ */gtwizard_inst/*/gt0_txresetfsm_i/sync_*/*D }]
set_false_path -to [get_pins -hier -filter { name =~ */gtwizard_inst/*/gt0_rxresetfsm_i/sync_*/*D }]

set_false_path -to [get_pins -hier -filter { name =~ */gtwizard_inst/*/sync_*/*D }]

set_false_path -to [get_pins -of [get_cells -hier -filter { name =~ *gtwizard_inst/*/sync_block_gtrxreset/data_sync* }] -filter { name =~ *D }]




# false path constraints to async inputs coming directly to synchronizer
set_false_path -to [get_pins -hier -filter {name =~ *SYNC_*/data_sync*/D }]
set_false_path -to [get_pins -hier -filter {name =~ *pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync*/D }]
set_false_path -to [get_pins -hier -filter {name =~ *sync_block_reset_done/data_sync*/D }]

set_false_path -to [get_pins -hier -filter {name =~ */*sync_speed_10*/data_sync*/D }]
set_false_path -to [get_pins -hier -filter {name =~ */*gen_sync_reset/reset_sync*/PRE }]

set_false_path -to [get_pins -hier -filter {name =~ *gpcs_pma_inst/MGT_RESET.RESET_INT_*/PRE }]

set_false_path -to [get_pins -hier -filter {name =~ *reset_sync*/PRE }]

## timing for MDIO interface
set_max_delay -datapath_only -from [get_pins -hier -filter { name =~ */MDIO_INTERFACE_*/MDIO_OUT_reg/C }] 6.000
set_max_delay -datapath_only -from [get_pins -hier -filter { name =~ */MDIO_INTERFACE_*/MDIO_TRI_reg/C }] 6.000



####################################################################################
# Constraints from file : 'system_axi_gpio_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN {dip_switches_tri_i[0]} [get_ports {dip_switches_8bits_tri_i[0]}]
set_property PACKAGE_PIN AV30 [get_ports {dip_switches_8bits_tri_i[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[0]}]

set_property BOARD_PART_PIN {dip_switches_tri_i[1]} [get_ports {dip_switches_8bits_tri_i[1]}]
set_property PACKAGE_PIN AY33 [get_ports {dip_switches_8bits_tri_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[1]}]

set_property BOARD_PART_PIN {dip_switches_tri_i[2]} [get_ports {dip_switches_8bits_tri_i[2]}]
set_property PACKAGE_PIN BA31 [get_ports {dip_switches_8bits_tri_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[2]}]

set_property BOARD_PART_PIN {dip_switches_tri_i[3]} [get_ports {dip_switches_8bits_tri_i[3]}]
set_property PACKAGE_PIN BA32 [get_ports {dip_switches_8bits_tri_i[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[3]}]

set_property BOARD_PART_PIN {dip_switches_tri_i[4]} [get_ports {dip_switches_8bits_tri_i[4]}]
set_property PACKAGE_PIN AW30 [get_ports {dip_switches_8bits_tri_i[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[4]}]

set_property BOARD_PART_PIN {dip_switches_tri_i[5]} [get_ports {dip_switches_8bits_tri_i[5]}]
set_property PACKAGE_PIN AY30 [get_ports {dip_switches_8bits_tri_i[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[5]}]

set_property BOARD_PART_PIN {dip_switches_tri_i[6]} [get_ports {dip_switches_8bits_tri_i[6]}]
set_property PACKAGE_PIN BA30 [get_ports {dip_switches_8bits_tri_i[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[6]}]

set_property BOARD_PART_PIN {dip_switches_tri_i[7]} [get_ports {dip_switches_8bits_tri_i[7]}]
set_property PACKAGE_PIN BB31 [get_ports {dip_switches_8bits_tri_i[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[7]}]



####################################################################################
# Constraints from file : 'system_axi_gpio_0_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance bd/system_i/axi_gpio_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'system_axi_gpio_1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN {lcd_7bits_tri_o[0]} [get_ports {lcd_7bits_tri_o[0]}]
set_property PACKAGE_PIN AT40 [get_ports {lcd_7bits_tri_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[0]}]

set_property BOARD_PART_PIN {lcd_7bits_tri_o[1]} [get_ports {lcd_7bits_tri_o[1]}]
set_property PACKAGE_PIN AN41 [get_ports {lcd_7bits_tri_o[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[1]}]

set_property BOARD_PART_PIN {lcd_7bits_tri_o[2]} [get_ports {lcd_7bits_tri_o[2]}]
set_property PACKAGE_PIN AR42 [get_ports {lcd_7bits_tri_o[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[2]}]

set_property BOARD_PART_PIN {lcd_7bits_tri_o[3]} [get_ports {lcd_7bits_tri_o[3]}]
set_property PACKAGE_PIN AN40 [get_ports {lcd_7bits_tri_o[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[3]}]

set_property BOARD_PART_PIN {lcd_7bits_tri_o[4]} [get_ports {lcd_7bits_tri_o[4]}]
set_property PACKAGE_PIN AR39 [get_ports {lcd_7bits_tri_o[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[4]}]

set_property BOARD_PART_PIN {lcd_7bits_tri_o[5]} [get_ports {lcd_7bits_tri_o[5]}]
set_property PACKAGE_PIN AR38 [get_ports {lcd_7bits_tri_o[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[5]}]

set_property BOARD_PART_PIN {lcd_7bits_tri_o[6]} [get_ports {lcd_7bits_tri_o[6]}]
set_property PACKAGE_PIN AT42 [get_ports {lcd_7bits_tri_o[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[6]}]



####################################################################################
# Constraints from file : 'system_axi_gpio_1_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance bd/system_i/axi_gpio_1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'system_axi_gpio_2_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

###set_property BOARD_PART_PIN {leds_8bits_tri_o[0]} [get_ports {led_8bits_tri_o[0]}]
###set_property PACKAGE_PIN AM39 [get_ports {led_8bits_tri_o[0]}]
###set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[0]}]
###
###set_property BOARD_PART_PIN {leds_8bits_tri_o[1]} [get_ports {led_8bits_tri_o[1]}]
###set_property PACKAGE_PIN AN39 [get_ports {led_8bits_tri_o[1]}]
###set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[1]}]
###
###set_property BOARD_PART_PIN {leds_8bits_tri_o[2]} [get_ports {led_8bits_tri_o[2]}]
###set_property PACKAGE_PIN AR37 [get_ports {led_8bits_tri_o[2]}]
###set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[2]}]
###
###set_property BOARD_PART_PIN {leds_8bits_tri_o[3]} [get_ports {led_8bits_tri_o[3]}]
###set_property PACKAGE_PIN AT37 [get_ports {led_8bits_tri_o[3]}]
###set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[3]}]
###
###set_property BOARD_PART_PIN {leds_8bits_tri_o[4]} [get_ports {led_8bits_tri_o[4]}]
###set_property PACKAGE_PIN AR35 [get_ports {led_8bits_tri_o[4]}]
###set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[4]}]
###
###set_property BOARD_PART_PIN {leds_8bits_tri_o[5]} [get_ports {led_8bits_tri_o[5]}]
###set_property PACKAGE_PIN AP41 [get_ports {led_8bits_tri_o[5]}]
###set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[5]}]
###
###set_property BOARD_PART_PIN {leds_8bits_tri_o[6]} [get_ports {led_8bits_tri_o[6]}]
###set_property PACKAGE_PIN AP42 [get_ports {led_8bits_tri_o[6]}]
###set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[6]}]
###
###set_property BOARD_PART_PIN {leds_8bits_tri_o[7]} [get_ports {led_8bits_tri_o[7]}]
###set_property PACKAGE_PIN AU39 [get_ports {led_8bits_tri_o[7]}]
###set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[7]}]
###
###
###
####################################################################################
# Constraints from file : 'system_axi_gpio_2_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance -quiet
current_instance bd/system_i/axi_gpio_2/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'system_axi_gpio_3_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN {push_buttons_5bits_tri_i[0]} [get_ports {push_buttons_5bits_tri_i[0]}]
set_property PACKAGE_PIN AV39 [get_ports {push_buttons_5bits_tri_i[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[0]}]

set_property BOARD_PART_PIN {push_buttons_5bits_tri_i[1]} [get_ports {push_buttons_5bits_tri_i[1]}]
set_property PACKAGE_PIN AW40 [get_ports {push_buttons_5bits_tri_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[1]}]

set_property BOARD_PART_PIN {push_buttons_5bits_tri_i[2]} [get_ports {push_buttons_5bits_tri_i[2]}]
set_property PACKAGE_PIN AP40 [get_ports {push_buttons_5bits_tri_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[2]}]

set_property BOARD_PART_PIN {push_buttons_5bits_tri_i[3]} [get_ports {push_buttons_5bits_tri_i[3]}]
set_property PACKAGE_PIN AU38 [get_ports {push_buttons_5bits_tri_i[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[3]}]

set_property BOARD_PART_PIN {push_buttons_5bits_tri_i[4]} [get_ports {push_buttons_5bits_tri_i[4]}]
set_property PACKAGE_PIN AR40 [get_ports {push_buttons_5bits_tri_i[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[4]}]



####################################################################################
# Constraints from file : 'system_axi_gpio_3_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance bd/system_i/axi_gpio_3/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'system_axi_gpio_4_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN {rotary_inca_push_incb_tri_i[0]} [get_ports {rotary_switch_tri_i[0]}]
set_property PACKAGE_PIN AR33 [get_ports {rotary_switch_tri_i[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rotary_switch_tri_i[0]}]

set_property BOARD_PART_PIN {rotary_inca_push_incb_tri_i[1]} [get_ports {rotary_switch_tri_i[1]}]
set_property PACKAGE_PIN AW31 [get_ports {rotary_switch_tri_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rotary_switch_tri_i[1]}]

set_property BOARD_PART_PIN {rotary_inca_push_incb_tri_i[2]} [get_ports {rotary_switch_tri_i[2]}]
set_property PACKAGE_PIN AT31 [get_ports {rotary_switch_tri_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rotary_switch_tri_i[2]}]



####################################################################################
# Constraints from file : 'system_axi_gpio_4_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance bd/system_i/axi_gpio_4/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'system_axi_iic_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN iic_main_scl_t [get_ports iic_main_scl_io]
set_property DRIVE 8 [get_ports iic_main_scl_io]
set_property SLEW SLOW [get_ports iic_main_scl_io]
set_property BOARD_PART_PIN iic_main_sda_t [get_ports iic_main_sda_io]
set_property DRIVE 8 [get_ports iic_main_sda_io]
set_property SLEW SLOW [get_ports iic_main_sda_io]


####################################################################################
# Constraints from file : 'system_axi_timer_0_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance bd/system_i/axi_timer_0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'system_axi_uart16550_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN rs232_uart_txd [get_ports rs232_uart_txd]
set_property PACKAGE_PIN AU36 [get_ports rs232_uart_txd]
set_property IOSTANDARD LVCMOS18 [get_ports rs232_uart_txd]
set_property BOARD_PART_PIN rs232_uart_rxd [get_ports rs232_uart_rxd]
set_property PACKAGE_PIN AU33 [get_ports rs232_uart_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports rs232_uart_rxd]


####################################################################################
# Constraints from file : 'system_axi_uart16550_0_0.xdc'
####################################################################################


################################################################################
# (c) Copyright 2012 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

################################################################################

# This XDC is used only for OOC mode of synthesis, implementation
# User should update the correct clock period before proceeding further
# This constraints file contains default clock frequencies to be used during
# out-of-context flows such as OOC Synthesis and Hierarchical Designs.
# For best results the frequencies should be modified# to match the target
# frequencies.
# This constraints file is not used in normal top-down synthesis (the default flow of Vivado)
################################################################################
#create_clock -name clock_name -period 10 [get_ports clock_name]
################################################################################




################################################################################


####################################################################################
# Constraints from file : 'system_mdm_1_0.xdc'
####################################################################################

# file: system_mdm_1_0.xdc
# (c) Copyright 2013-2014 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance bd/system_i/mdm_1/U0
create_clock -period 33.333 [get_pins Use*.BSCAN*/DRCK]
create_clock -period 33.333 [get_pins Use*.BSCAN*/UPDATE]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins Use*.BSCAN*/DRCK]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins Use*.BSCAN*/UPDATE]]
set_clock_groups -logically_exclusive -group [get_clocks -of_objects [get_pins Use*.BSCAN*/DRCK]] -group [get_clocks -of_objects [get_pins Use*.BSCAN*/UPDATE]]


####################################################################################
# Constraints from file : 'system_microblaze_0_0.xdc'
####################################################################################

current_instance -quiet
current_instance bd/system_i/microblaze_0/U0
set_false_path -to [get_pins MicroBlaze_Core_I/Reset_DFF/*/D]


####################################################################################
# Constraints from file : 'system_microblaze_0_axi_intc_0.xdc'
####################################################################################

# file: system_microblaze_0_axi_intc_0.xdc
# (c) Copyright 1984 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
current_instance -quiet
current_instance bd/system_i/microblaze_0_axi_intc/U0
set_false_path -to [get_cells -filter IS_SEQUENTIAL {INTC_CORE_I/*ASYNC_GEN.intr_ff*[0]}]


####################################################################################
# Constraints from file : 'system_dlmb_v10_0.xdc'
####################################################################################

current_instance -quiet
current_instance bd/system_i/microblaze_0_local_memory/dlmb_v10/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd/system_ilmb_v10_0.xdc'
####################################################################################

current_instance -quiet
current_instance bd/system_i/microblaze_0_local_memory/ilmb_v10/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'system_mig_7series_0_0.xdc'
####################################################################################

##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  Thu May 4 17:11:00 2017
##  Generated by MIG Version 2.3
##
##################################################################################################
##  File name :       system_mig_7series_0_0.xdc
##  Details :     Constraints file
##                    FPGA Family:       VIRTEX7
##                    FPGA Part:         XC7VX485T-FFG1761
##                    Speedgrade:        -2
##                    Design Entry:      VERILOG
##                    Frequency:         0 MHz
##                    Time Period:       1250 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->sodimms->MT8JTF12864HZ-1G6
## Data Width: 64
## Time Period: 1250
## Data Mask: 1
##################################################################################################

current_instance -quiet
create_clock -period 5.000 [get_ports sys_diff_clock_clk_p]
#set_propagated_clock sys_clk_p

# Note: CLK_REF FALSE Constraint

current_instance bd/system_i/mig_7series_0
set_property CLOCK_DEDICATED_ROUTE FALSE [get_pins -hierarchical *clk_ref_mmcm_gen.mmcm_i*CLKIN1]


############## NET - IOSTANDARD ##################


# PadFunction: IO_L23N_T3_39
current_instance -quiet
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[0]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[0]}]
set_property PACKAGE_PIN N14 [get_ports {ddr3_sdram_dq[0]}]

# PadFunction: IO_L22P_T3_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[1]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[1]}]
set_property PACKAGE_PIN N13 [get_ports {ddr3_sdram_dq[1]}]

# PadFunction: IO_L20N_T3_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[2]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[2]}]
set_property PACKAGE_PIN L14 [get_ports {ddr3_sdram_dq[2]}]

# PadFunction: IO_L20P_T3_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[3]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[3]}]
set_property PACKAGE_PIN M14 [get_ports {ddr3_sdram_dq[3]}]

# PadFunction: IO_L24P_T3_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[4]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[4]}]
set_property PACKAGE_PIN M12 [get_ports {ddr3_sdram_dq[4]}]

# PadFunction: IO_L23P_T3_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[5]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[5]}]
set_property PACKAGE_PIN N15 [get_ports {ddr3_sdram_dq[5]}]

# PadFunction: IO_L24N_T3_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[6]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[6]}]
set_property PACKAGE_PIN M11 [get_ports {ddr3_sdram_dq[6]}]

# PadFunction: IO_L19P_T3_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[7]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[7]}]
set_property PACKAGE_PIN L12 [get_ports {ddr3_sdram_dq[7]}]

# PadFunction: IO_L17P_T2_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[8]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[8]}]
set_property PACKAGE_PIN K14 [get_ports {ddr3_sdram_dq[8]}]

# PadFunction: IO_L17N_T2_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[9]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[9]}]
set_property PACKAGE_PIN K13 [get_ports {ddr3_sdram_dq[9]}]

# PadFunction: IO_L14N_T2_SRCC_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[10]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[10]}]
set_property PACKAGE_PIN H13 [get_ports {ddr3_sdram_dq[10]}]

# PadFunction: IO_L14P_T2_SRCC_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[11]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[11]}]
set_property PACKAGE_PIN J13 [get_ports {ddr3_sdram_dq[11]}]

# PadFunction: IO_L18P_T2_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[12]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[12]}]
set_property PACKAGE_PIN L16 [get_ports {ddr3_sdram_dq[12]}]

# PadFunction: IO_L18N_T2_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[13]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[13]}]
set_property PACKAGE_PIN L15 [get_ports {ddr3_sdram_dq[13]}]

# PadFunction: IO_L13N_T2_MRCC_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[14]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[14]}]
set_property PACKAGE_PIN H14 [get_ports {ddr3_sdram_dq[14]}]

# PadFunction: IO_L16N_T2_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[15]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[15]}]
set_property PACKAGE_PIN J15 [get_ports {ddr3_sdram_dq[15]}]

# PadFunction: IO_L7N_T1_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[16]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[16]}]
set_property PACKAGE_PIN E15 [get_ports {ddr3_sdram_dq[16]}]

# PadFunction: IO_L8N_T1_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[17]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[17]}]
set_property PACKAGE_PIN E13 [get_ports {ddr3_sdram_dq[17]}]

# PadFunction: IO_L11P_T1_SRCC_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[18]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[18]}]
set_property PACKAGE_PIN F15 [get_ports {ddr3_sdram_dq[18]}]

# PadFunction: IO_L8P_T1_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[19]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[19]}]
set_property PACKAGE_PIN E14 [get_ports {ddr3_sdram_dq[19]}]

# PadFunction: IO_L12N_T1_MRCC_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[20]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[20]}]
set_property PACKAGE_PIN G13 [get_ports {ddr3_sdram_dq[20]}]

# PadFunction: IO_L10P_T1_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[21]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[21]}]
set_property PACKAGE_PIN G12 [get_ports {ddr3_sdram_dq[21]}]

# PadFunction: IO_L11N_T1_SRCC_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[22]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[22]}]
set_property PACKAGE_PIN F14 [get_ports {ddr3_sdram_dq[22]}]

# PadFunction: IO_L12P_T1_MRCC_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[23]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[23]}]
set_property PACKAGE_PIN G14 [get_ports {ddr3_sdram_dq[23]}]

# PadFunction: IO_L2P_T0_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[24]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[24]}]
set_property PACKAGE_PIN B14 [get_ports {ddr3_sdram_dq[24]}]

# PadFunction: IO_L4N_T0_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[25]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[25]}]
set_property PACKAGE_PIN C13 [get_ports {ddr3_sdram_dq[25]}]

# PadFunction: IO_L1N_T0_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[26]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[26]}]
set_property PACKAGE_PIN B16 [get_ports {ddr3_sdram_dq[26]}]

# PadFunction: IO_L5N_T0_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[27]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[27]}]
set_property PACKAGE_PIN D15 [get_ports {ddr3_sdram_dq[27]}]

# PadFunction: IO_L4P_T0_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[28]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[28]}]
set_property PACKAGE_PIN D13 [get_ports {ddr3_sdram_dq[28]}]

# PadFunction: IO_L6P_T0_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[29]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[29]}]
set_property PACKAGE_PIN E12 [get_ports {ddr3_sdram_dq[29]}]

# PadFunction: IO_L1P_T0_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[30]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[30]}]
set_property PACKAGE_PIN C16 [get_ports {ddr3_sdram_dq[30]}]

# PadFunction: IO_L5P_T0_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[31]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[31]}]
set_property PACKAGE_PIN D16 [get_ports {ddr3_sdram_dq[31]}]

# PadFunction: IO_L1P_T0_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[32]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[32]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[32]}]
set_property PACKAGE_PIN A24 [get_ports {ddr3_sdram_dq[32]}]

# PadFunction: IO_L4N_T0_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[33]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[33]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[33]}]
set_property PACKAGE_PIN B23 [get_ports {ddr3_sdram_dq[33]}]

# PadFunction: IO_L5N_T0_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[34]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[34]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[34]}]
set_property PACKAGE_PIN B27 [get_ports {ddr3_sdram_dq[34]}]

# PadFunction: IO_L5P_T0_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[35]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[35]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[35]}]
set_property PACKAGE_PIN B26 [get_ports {ddr3_sdram_dq[35]}]

# PadFunction: IO_L2N_T0_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[36]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[36]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[36]}]
set_property PACKAGE_PIN A22 [get_ports {ddr3_sdram_dq[36]}]

# PadFunction: IO_L2P_T0_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[37]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[37]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[37]}]
set_property PACKAGE_PIN B22 [get_ports {ddr3_sdram_dq[37]}]

# PadFunction: IO_L1N_T0_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[38]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[38]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[38]}]
set_property PACKAGE_PIN A25 [get_ports {ddr3_sdram_dq[38]}]

# PadFunction: IO_L6P_T0_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[39]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[39]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[39]}]
set_property PACKAGE_PIN C24 [get_ports {ddr3_sdram_dq[39]}]

# PadFunction: IO_L7N_T1_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[40]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[40]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[40]}]
set_property PACKAGE_PIN E24 [get_ports {ddr3_sdram_dq[40]}]

# PadFunction: IO_L10N_T1_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[41]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[41]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[41]}]
set_property PACKAGE_PIN D23 [get_ports {ddr3_sdram_dq[41]}]

# PadFunction: IO_L11N_T1_SRCC_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[42]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[42]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[42]}]
set_property PACKAGE_PIN D26 [get_ports {ddr3_sdram_dq[42]}]

# PadFunction: IO_L12P_T1_MRCC_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[43]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[43]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[43]}]
set_property PACKAGE_PIN C25 [get_ports {ddr3_sdram_dq[43]}]

# PadFunction: IO_L7P_T1_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[44]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[44]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[44]}]
set_property PACKAGE_PIN E23 [get_ports {ddr3_sdram_dq[44]}]

# PadFunction: IO_L10P_T1_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[45]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[45]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[45]}]
set_property PACKAGE_PIN D22 [get_ports {ddr3_sdram_dq[45]}]

# PadFunction: IO_L8P_T1_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[46]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[46]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[46]}]
set_property PACKAGE_PIN F22 [get_ports {ddr3_sdram_dq[46]}]

# PadFunction: IO_L8N_T1_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[47]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[47]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[47]}]
set_property PACKAGE_PIN E22 [get_ports {ddr3_sdram_dq[47]}]

# PadFunction: IO_L17N_T2_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[48]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[48]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[48]}]
set_property PACKAGE_PIN A30 [get_ports {ddr3_sdram_dq[48]}]

# PadFunction: IO_L13P_T2_MRCC_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[49]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[49]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[49]}]
set_property PACKAGE_PIN D27 [get_ports {ddr3_sdram_dq[49]}]

# PadFunction: IO_L17P_T2_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[50]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[50]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[50]}]
set_property PACKAGE_PIN A29 [get_ports {ddr3_sdram_dq[50]}]

# PadFunction: IO_L14P_T2_SRCC_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[51]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[51]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[51]}]
set_property PACKAGE_PIN C28 [get_ports {ddr3_sdram_dq[51]}]

# PadFunction: IO_L13N_T2_MRCC_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[52]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[52]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[52]}]
set_property PACKAGE_PIN D28 [get_ports {ddr3_sdram_dq[52]}]

# PadFunction: IO_L18N_T2_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[53]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[53]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[53]}]
set_property PACKAGE_PIN B31 [get_ports {ddr3_sdram_dq[53]}]

# PadFunction: IO_L16P_T2_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[54]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[54]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[54]}]
set_property PACKAGE_PIN A31 [get_ports {ddr3_sdram_dq[54]}]

# PadFunction: IO_L16N_T2_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[55]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[55]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[55]}]
set_property PACKAGE_PIN A32 [get_ports {ddr3_sdram_dq[55]}]

# PadFunction: IO_L19P_T3_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[56]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[56]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[56]}]
set_property PACKAGE_PIN E30 [get_ports {ddr3_sdram_dq[56]}]

# PadFunction: IO_L22P_T3_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[57]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[57]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[57]}]
set_property PACKAGE_PIN F29 [get_ports {ddr3_sdram_dq[57]}]

# PadFunction: IO_L24P_T3_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[58]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[58]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[58]}]
set_property PACKAGE_PIN F30 [get_ports {ddr3_sdram_dq[58]}]

# PadFunction: IO_L23N_T3_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[59]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[59]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[59]}]
set_property PACKAGE_PIN F27 [get_ports {ddr3_sdram_dq[59]}]

# PadFunction: IO_L20N_T3_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[60]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[60]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[60]}]
set_property PACKAGE_PIN C30 [get_ports {ddr3_sdram_dq[60]}]

# PadFunction: IO_L22N_T3_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[61]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[61]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[61]}]
set_property PACKAGE_PIN E29 [get_ports {ddr3_sdram_dq[61]}]

# PadFunction: IO_L23P_T3_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[62]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[62]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[62]}]
set_property PACKAGE_PIN F26 [get_ports {ddr3_sdram_dq[62]}]

# PadFunction: IO_L20P_T3_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dq[63]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[63]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[63]}]
set_property PACKAGE_PIN D30 [get_ports {ddr3_sdram_dq[63]}]

# PadFunction: IO_L5N_T0_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[13]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[13]}]
set_property PACKAGE_PIN A21 [get_ports {ddr3_sdram_addr[13]}]

# PadFunction: IO_L2N_T0_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[12]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[12]}]
set_property PACKAGE_PIN A15 [get_ports {ddr3_sdram_addr[12]}]

# PadFunction: IO_L4P_T0_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[11]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[11]}]
set_property PACKAGE_PIN B17 [get_ports {ddr3_sdram_addr[11]}]

# PadFunction: IO_L5P_T0_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[10]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[10]}]
set_property PACKAGE_PIN B21 [get_ports {ddr3_sdram_addr[10]}]

# PadFunction: IO_L1P_T0_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[9]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[9]}]
set_property PACKAGE_PIN C19 [get_ports {ddr3_sdram_addr[9]}]

# PadFunction: IO_L10N_T1_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[8]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[8]}]
set_property PACKAGE_PIN D17 [get_ports {ddr3_sdram_addr[8]}]

# PadFunction: IO_L6P_T0_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[7]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[7]}]
set_property PACKAGE_PIN C18 [get_ports {ddr3_sdram_addr[7]}]

# PadFunction: IO_L7P_T1_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[6]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[6]}]
set_property PACKAGE_PIN D20 [get_ports {ddr3_sdram_addr[6]}]

# PadFunction: IO_L2P_T0_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[5]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[5]}]
set_property PACKAGE_PIN A16 [get_ports {ddr3_sdram_addr[5]}]

# PadFunction: IO_L4N_T0_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[4]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[4]}]
set_property PACKAGE_PIN A17 [get_ports {ddr3_sdram_addr[4]}]

# PadFunction: IO_L3N_T0_DQS_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[3]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[3]}]
set_property PACKAGE_PIN A19 [get_ports {ddr3_sdram_addr[3]}]

# PadFunction: IO_L7N_T1_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[2]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[2]}]
set_property PACKAGE_PIN C20 [get_ports {ddr3_sdram_addr[2]}]

# PadFunction: IO_L1N_T0_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[1]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[1]}]
set_property PACKAGE_PIN B19 [get_ports {ddr3_sdram_addr[1]}]

# PadFunction: IO_L3P_T0_DQS_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_addr[0]}]
set_property SLEW FAST [get_ports {ddr3_sdram_addr[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[0]}]
set_property PACKAGE_PIN A20 [get_ports {ddr3_sdram_addr[0]}]

# PadFunction: IO_L10P_T1_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_ba[2]}]
set_property SLEW FAST [get_ports {ddr3_sdram_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_ba[2]}]
set_property PACKAGE_PIN D18 [get_ports {ddr3_sdram_ba[2]}]

# PadFunction: IO_L9N_T1_DQS_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_ba[1]}]
set_property SLEW FAST [get_ports {ddr3_sdram_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_ba[1]}]
set_property PACKAGE_PIN C21 [get_ports {ddr3_sdram_ba[1]}]

# PadFunction: IO_L9P_T1_DQS_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_ba[0]}]
set_property SLEW FAST [get_ports {ddr3_sdram_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_ba[0]}]
set_property PACKAGE_PIN D21 [get_ports {ddr3_sdram_ba[0]}]

# PadFunction: IO_L15N_T2_DQS_38
set_property VCCAUX_IO HIGH [get_ports ddr3_sdram_ras_n]
set_property SLEW FAST [get_ports ddr3_sdram_ras_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_sdram_ras_n]
set_property PACKAGE_PIN E20 [get_ports ddr3_sdram_ras_n]

# PadFunction: IO_L16P_T2_38
set_property VCCAUX_IO HIGH [get_ports ddr3_sdram_cas_n]
set_property SLEW FAST [get_ports ddr3_sdram_cas_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_sdram_cas_n]
set_property PACKAGE_PIN K17 [get_ports ddr3_sdram_cas_n]

# PadFunction: IO_L15P_T2_DQS_38
set_property VCCAUX_IO HIGH [get_ports ddr3_sdram_we_n]
set_property SLEW FAST [get_ports ddr3_sdram_we_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_sdram_we_n]
set_property PACKAGE_PIN F20 [get_ports ddr3_sdram_we_n]

# PadFunction: IO_L14N_T2_SRCC_37
set_property VCCAUX_IO HIGH [get_ports ddr3_sdram_reset_n]
set_property SLEW FAST [get_ports ddr3_sdram_reset_n]
set_property IOSTANDARD LVCMOS15 [get_ports ddr3_sdram_reset_n]
set_property PACKAGE_PIN C29 [get_ports ddr3_sdram_reset_n]

# PadFunction: IO_L14P_T2_SRCC_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_cke[0]}]
set_property SLEW FAST [get_ports {ddr3_sdram_cke[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_cke[0]}]
set_property PACKAGE_PIN K19 [get_ports {ddr3_sdram_cke[0]}]

# PadFunction: IO_L17N_T2_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_odt[0]}]
set_property SLEW FAST [get_ports {ddr3_sdram_odt[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_odt[0]}]
set_property PACKAGE_PIN H20 [get_ports {ddr3_sdram_odt[0]}]

# PadFunction: IO_L16N_T2_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_cs_n[0]}]
set_property SLEW FAST [get_ports {ddr3_sdram_cs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_cs_n[0]}]
set_property PACKAGE_PIN J17 [get_ports {ddr3_sdram_cs_n[0]}]

# PadFunction: IO_L22N_T3_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dm[0]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[0]}]
set_property PACKAGE_PIN M13 [get_ports {ddr3_sdram_dm[0]}]

# PadFunction: IO_L16P_T2_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dm[1]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dm[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[1]}]
set_property PACKAGE_PIN K15 [get_ports {ddr3_sdram_dm[1]}]

# PadFunction: IO_L10N_T1_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dm[2]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dm[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[2]}]
set_property PACKAGE_PIN F12 [get_ports {ddr3_sdram_dm[2]}]

# PadFunction: IO_L2N_T0_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dm[3]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dm[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[3]}]
set_property PACKAGE_PIN A14 [get_ports {ddr3_sdram_dm[3]}]

# PadFunction: IO_L4P_T0_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dm[4]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dm[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[4]}]
set_property PACKAGE_PIN C23 [get_ports {ddr3_sdram_dm[4]}]

# PadFunction: IO_L11P_T1_SRCC_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dm[5]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dm[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[5]}]
set_property PACKAGE_PIN D25 [get_ports {ddr3_sdram_dm[5]}]

# PadFunction: IO_L18P_T2_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dm[6]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dm[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[6]}]
set_property PACKAGE_PIN C31 [get_ports {ddr3_sdram_dm[6]}]

# PadFunction: IO_L24N_T3_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dm[7]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dm[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[7]}]
set_property PACKAGE_PIN F31 [get_ports {ddr3_sdram_dm[7]}]

# PadFunction: IO_L12P_T1_MRCC_38
set_property VCCAUX_IO DONTCARE [get_ports sys_diff_clock_clk_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_diff_clock_clk_p]

# PadFunction: IO_L12N_T1_MRCC_38
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_diff_clock_clk_n]
set_property PACKAGE_PIN E19 [get_ports sys_diff_clock_clk_p]
set_property PACKAGE_PIN E18 [get_ports sys_diff_clock_clk_n]

# PadFunction: IO_L21P_T3_DQS_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dqs_p[0]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[0]}]

# PadFunction: IO_L21N_T3_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[0]}]
set_property PACKAGE_PIN N16 [get_ports {ddr3_sdram_dqs_p[0]}]
set_property PACKAGE_PIN M16 [get_ports {ddr3_sdram_dqs_n[0]}]

# PadFunction: IO_L15P_T2_DQS_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dqs_p[1]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[1]}]

# PadFunction: IO_L15N_T2_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[1]}]
set_property PACKAGE_PIN K12 [get_ports {ddr3_sdram_dqs_p[1]}]
set_property PACKAGE_PIN J12 [get_ports {ddr3_sdram_dqs_n[1]}]

# PadFunction: IO_L9P_T1_DQS_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dqs_p[2]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[2]}]

# PadFunction: IO_L9N_T1_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[2]}]
set_property PACKAGE_PIN H16 [get_ports {ddr3_sdram_dqs_p[2]}]
set_property PACKAGE_PIN G16 [get_ports {ddr3_sdram_dqs_n[2]}]

# PadFunction: IO_L3P_T0_DQS_39
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dqs_p[3]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[3]}]

# PadFunction: IO_L3N_T0_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[3]}]
set_property PACKAGE_PIN C15 [get_ports {ddr3_sdram_dqs_p[3]}]
set_property PACKAGE_PIN C14 [get_ports {ddr3_sdram_dqs_n[3]}]

# PadFunction: IO_L3P_T0_DQS_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dqs_p[4]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[4]}]

# PadFunction: IO_L3N_T0_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[4]}]
set_property PACKAGE_PIN A26 [get_ports {ddr3_sdram_dqs_p[4]}]
set_property PACKAGE_PIN A27 [get_ports {ddr3_sdram_dqs_n[4]}]

# PadFunction: IO_L9P_T1_DQS_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dqs_p[5]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[5]}]

# PadFunction: IO_L9N_T1_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[5]}]
set_property PACKAGE_PIN F25 [get_ports {ddr3_sdram_dqs_p[5]}]
set_property PACKAGE_PIN E25 [get_ports {ddr3_sdram_dqs_n[5]}]

# PadFunction: IO_L15P_T2_DQS_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dqs_p[6]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[6]}]

# PadFunction: IO_L15N_T2_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[6]}]
set_property PACKAGE_PIN B28 [get_ports {ddr3_sdram_dqs_p[6]}]
set_property PACKAGE_PIN B29 [get_ports {ddr3_sdram_dqs_n[6]}]

# PadFunction: IO_L21P_T3_DQS_37
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_dqs_p[7]}]
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[7]}]

# PadFunction: IO_L21N_T3_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[7]}]
set_property PACKAGE_PIN E27 [get_ports {ddr3_sdram_dqs_p[7]}]
set_property PACKAGE_PIN E28 [get_ports {ddr3_sdram_dqs_n[7]}]

# PadFunction: IO_L13P_T2_MRCC_38
set_property VCCAUX_IO HIGH [get_ports {ddr3_sdram_ck_p[0]}]
set_property SLEW FAST [get_ports {ddr3_sdram_ck_p[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_sdram_ck_p[0]}]

# PadFunction: IO_L13N_T2_MRCC_38
set_property SLEW FAST [get_ports {ddr3_sdram_ck_n[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_sdram_ck_n[0]}]
set_property PACKAGE_PIN G18 [get_ports {ddr3_sdram_ck_n[0]}]
set_property PACKAGE_PIN H19 [get_ports {ddr3_sdram_ck_p[0]}]



current_instance bd/system_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y23 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y22 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y21 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y27 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]

set_property LOC PHASER_IN_PHY_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y23 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y22 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y21 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y27 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]



set_property LOC OUT_FIFO_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X1Y23 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y22 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y21 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y27 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]
set_property LOC OUT_FIFO_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]

set_property LOC IN_FIFO_X1Y19 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y18 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y17 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y16 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y27 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y26 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y25 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y24 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo}]

set_property LOC PHY_CONTROL_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i}]
set_property LOC PHY_CONTROL_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]

set_property LOC PHASER_REF_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i}]
set_property LOC PHASER_REF_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]

set_property LOC OLOGIC_X1Y243 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y231 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y219 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y207 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y343 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y331 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y319 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y307 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts}]

set_property LOC PLLE2_ADV_X1Y5 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/plle2_i}]
set_property LOC MMCME2_ADV_X1Y5 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i}]


set_multicycle_path -setup -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] 6

set_multicycle_path -hold -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] 5

#set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r*}] #                    -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] #                    -setup 6

#set_multicycle_path -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r*}] #                    -to   [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] #                    -hold 5

#set_max_delay -from [get_cells -hier -filter {NAME =~ */u_phase_detector && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *pos_edge_samp*}] 1.250000
#set_max_delay -from [get_cells -hier -filter {NAME =~ */u_phase_detector && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *neg_edge_samp*}] 1.250000

set_false_path -through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]

set_multicycle_path -setup -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 2
set_multicycle_path -hold -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 1

set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/* && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20.000
set_max_delay -datapath_only -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] 5.000
#set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20
#set_max_delay -from [get_cells -hier rstdiv0_sync_r1*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] -datapath_only 5



####################################################################################
# Constraints from file : 'system_mig_7series_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'system_proc_sys_reset_1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN reset [get_ports reset]
set_property PACKAGE_PIN AV40 [get_ports reset]
set_property IOSTANDARD LVCMOS18 [get_ports reset]


####################################################################################
# Constraints from file : 'system_proc_sys_reset_1_0.xdc'
####################################################################################


# file: system_proc_sys_reset_1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance bd/system_i/proc_sys_reset_1
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'system_xadc_wiz_1_0.xdc'
####################################################################################

# file: system_xadc_wiz_1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


# Input clock periods. These duplicate the values entered for the
#  input clocks. You can use these to time your system
#----------------------------------------------------------------
#create_clock -period 10 [get_ports s_axi_aclk]


####################################################################################
# Constraints from file : 'system.xdc'
####################################################################################




#set_property PACKAGE_PIN Aj32 [get_ports USER_SMA_CLOCK_P]
#set_property IOSTANDARD LVDS [get_ports USER_SMA_CLOCK_P]

current_instance -quiet
set_property PACKAGE_PIN K39 [get_ports iic_main_scl_io]
set_property IOSTANDARD LVCMOS18 [get_ports iic_main_scl_io]

set_property PACKAGE_PIN K40 [get_ports iic_main_sda_io]
set_property IOSTANDARD LVCMOS18 [get_ports iic_main_sda_io]

set_property PACKAGE_PIN AY42 [get_ports {iic_mux_reset_b[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {iic_mux_reset_b[0]}]

set_property PACKAGE_PIN AT36 [get_ports {iic_mux_reset_b[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {iic_mux_reset_b[1]}]

set_property IOSTANDARD LVCMOS18 [get_ports Vaux0_v_p]

set_property IOSTANDARD LVCMOS18 [get_ports Vaux0_v_n]

set_property IOSTANDARD LVCMOS18 [get_ports Vaux8_v_p]

set_property PACKAGE_PIN AM42 [get_ports Vaux8_v_n]
set_property IOSTANDARD LVCMOS18 [get_ports Vaux8_v_n]

set_property PACKAGE_PIN BA37 [get_ports {SM_FAN_PWM[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SM_FAN_PWM[0]}]

set_property PACKAGE_PIN G19 [get_ports {DDR3_CLK1_P[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_CLK1_P[0]}]

set_property PACKAGE_PIN F19 [get_ports {DDR3_CLK1_N[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_CLK1_N[0]}]

set_property PACKAGE_PIN J18 [get_ports {DDR3_CKE1[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_CKE1[0]}]

set_property PACKAGE_PIN J20 [get_ports {DDR3_S1_B[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_S1_B[0]}]

set_property PACKAGE_PIN H18 [get_ports {DDR3_ODT1[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_ODT1[0]}]

set_property PACKAGE_PIN F17 [get_ports {DDR3_A14[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A14[0]}]

set_property PACKAGE_PIN E17 [get_ports {DDR3_A15[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A15[0]}]


#set_property PACKAGE_PIN AY32 [get_ports ULPI_clk]
#set_property IOSTANDARD LVCMOS18 [get_ports ULPI_clk]

#set_property PACKAGE_PIN BB33 [get_ports ULPI_dir]
#set_property IOSTANDARD LVCMOS18 [get_ports ULPI_dir]

#set_property PACKAGE_PIN BA35 [get_ports ULPI_next]
#set_property IOSTANDARD LVCMOS18 [get_ports ULPI_next]

#set_property PACKAGE_PIN BB36 [get_ports ULPI_rst]
#set_property IOSTANDARD LVCMOS18 [get_ports ULPI_rst]

#set_property PACKAGE_PIN BB32 [get_ports ULPI_stop]
#set_property IOSTANDARD LVCMOS18 [get_ports ULPI_stop]

#set_property PACKAGE_PIN AV36 [get_ports {ulpi_data_io[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {ulpi_data_io[0]}]#set_property PACKAGE_PIN AW36 [get_ports {ulpi_data_io[1]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {ulpi_data_io[1]}]

#set_property PACKAGE_PIN BA34 [get_ports {ulpi_data_io[2]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {ulpi_data_io[2]}]

#set_property PACKAGE_PIN BB34 [get_ports {ulpi_data_io[3]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {ulpi_data_io[3]}]

#set_property PACKAGE_PIN BA36 [get_ports {ulpi_data_io[4]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {ulpi_data_io[4]}]

#set_property PACKAGE_PIN AT34 [get_ports {ulpi_data_io[5]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {ulpi_data_io[5]}]

#set_property PACKAGE_PIN AY35 [get_ports {ulpi_data_io[6]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {ulpi_data_io[6]}]

#set_property PACKAGE_PIN AW35 [get_ports {ulpi_data_io[7]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {ulpi_data_io[7]}]

#set_property LOC BSCAN_X0Y0 [get_cells GEN_GBT_LINK.gbt_interface_1/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS]

#timestamp register
set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]

create_clock -period 8.000 -name sgmii_mgt_clk_clk_p -waveform {0.000 4.000} [get_ports sgmii_mgt_clk_clk_p]
# get information for generated clock with report_clocks command


#######################################################################
# temp clock false paths.  Replace with sync fifos




######################################################################






####################################################################################
# Constraints from file : 'system_axi_dma_0_0_clocks.xdc'
####################################################################################

# file: system_axi_dma_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
# Design is synchronous. No constraints needed in this mode.



####################################################################################
# Constraints from file : 'bd_0_eth_buf_0.xdc'
####################################################################################



# Single bit CDC synchronisers to set/clear interrupt signals
# -----------------------------------------------------------

# The timing of these single bits is judged to be none critical so false_path is used instead of
# max_delay.  Interrupts will fire when the false_path signals cross the clock domain; using a
# max_delay constraint may make interrupts fire a few ns earlier, but since these are used by
# SW, a few ns makes little difference.

current_instance bd/system_i/axi_ethernet_0/U0/eth_buf/U0
set_false_path -from [get_cells *TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg] -to [get_cells *TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i]
set_false_path -from [get_cells *TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg] -to [get_cells *TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i]
#set_false_path -from [get_ports {EMAC_RX_DCM_LOCKED_INT}] # May be needed in 1000BASE-X/SGMII mode or always optimised away in the system?
#set_false_path -from [get_ports {EMAC_RESET_DONE_INT}]    # Always being optimised away in the system?
set_false_path -from [get_cells *COMBINE_RESETS/PHY_RESET_CMPLTE_reg] -to [get_cells *TXCLCLK2AXICLK_ISR_8/data_sync0_i]
set_false_path -from [get_cells *RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg] -to [get_cells *RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i]
set_false_path -from [get_cells *RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg] -to [get_cells *RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i]
set_false_path -from [get_cells *RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg] -to [get_cells *RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i]

# Tx Pause value passed from AXI-Lite domain into the MAC Tx - pause_req / pause_value
# ------------------------------------------------------------------------------------

# This is very standard bus crossings methodology.  When the bus is updated (clk_a2b_bus_reg[*]) in
# its source clock domain, a single bit is toggled (ClkASignalToggle_reg); this single bit is
# passed across the clock domain and its change of state is detected in the new clock domain.  When
# this occurs, the bus, held stable on the source clock domain, can be sampled in the new clock
# domain safely.  The rules for this are:
#   * We are not concerned with how long it takes for the toggle bit to cross the clock domain so
#     it is false_path -ed
#   * However, we NEED the bus to be stable when sampled, so we need to use a max_delay on all bits
#     so we know that all bits of the bus have arrived at the destination sampling flip-flops when
#     sampled.  The minimum route delay for the toggle signal is here assumed to be 0 ns for the
#     CDC route, then we have 5 synchronisation flip-flops in the new clock domain before
#     combinatorial toggle detection is performed (requiring one further clock period).  The first
#     of these 5 sync flip-flops could be transparant (change to new logic state immediately), so we
#     have 4 clock periods remaining for the synchroniser, plus one for the toggle detection = 5
#     clock periods. So maximum route delay (worst case) can be 5 x 8 ns = 40 ns (minus the setup
#     requirement of the sampling flip-flop) for the circuit to guarantee that it will work. Here I
#     used 32 ns to provide more than enough margin (8ns) for the flip-flop setup requirement.
#
#     So all bits of clk_a2b_bus_reg[*] will be routed in < 32 ns and the circuit will be reliable.
#     Were this unconstrainted, and if the router sent just one of these bits around the FPGA and
#     its unconstrainted route was greated than approximately 40 ns, this circuit could sample an
#     incorrect value.

set_false_path -from [get_cells *TX_PAUSE_FRAME_CROSS_I/ClkASignalToggle_reg] -to [get_cells *TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i]
set_max_delay -datapath_only -from [get_cells {*TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[*]}] -to [get_cells {*TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[*]}] 8.000

# Configuration logic CDC
# -----------------------

# Standard bus crossings methodology again (see above comments for Tx Pause).  Again the control
# (toggle) signal is false-path ed, but the static bus to be sampled is max_delay constrained.  This
# is also the same calculation as above (5 clock periods max delay into the new clock domain).  Note
# that here, There are 3 different toggle control signals: all from the AXI-Lite clock domain into:
#    * TEMAC Rx clock domain (max 125MHz)
#    * TEMAC Tx clock domain (max 125MHz)
#    * AXI-S  (assumed to be max 125 MHz) - this seems to be stripped through so is commented out

set_false_path -from [get_cells *gen_sample_rx_mac_config/ClkASignalToggle_reg] -to [get_cells *gen_sample_rx_mac_config/data_sync/data_sync0_i]
set_false_path -from [get_cells *gen_sample_tx_mac_config/ClkASignalToggle_reg] -to [get_cells *gen_sample_tx_mac_config/data_sync/data_sync0_i]
#set_false_path -from [get_cells {*sample_axi_str_config/ClkASignalToggle_reg}]   -to [get_cells {*sample_axi_str_config/data_sync/data_sync0_i}]

# Adding a generic false path and a generic max delay  constraint for remaining paths
set_max_delay -datapath_only -from [get_cells -of [all_fanin -flat [get_pins -hier -regexp .*/ClkBAxiEthBClkCrsBusOut_reg.*D]] -filter {IS_SEQUENTIAL=="1" && NAME !~ "*ClkBAxiEthBClkCrsBusOut*"}] -to [get_pins -hier -regexp .*/ClkBAxiEthBClkCrsBusOut_reg.*D] 8.000

##### WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis.
#### set_false_path -hold -to [get_pins -hier -regexp {.*/ClkBAxiEthBClkCrsBusOut_reg.*D}]


set_false_path -to [get_pins -hier -regexp .*/data_sync0_i/D]

# Ignore paths to the asynchronous reset port of the reset synchronization module
# -------------------------------------------------------------------------------
set_false_path -to [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]

# Rx data path CDC crossing
# -------------------------

# The following constraints are for gray coded busses.  Gray codes work by having only a single bit
# that changes per clock cycle: therefore all but 1 bit should be stable for sample at any time on
# the new clock domain. The single bit causes some uncertainty but only by 1 (equivalent binary
# value) - so we may sample either the very latest value, or at worst case, the previous value.

# However, we have to ensure that the route delay for all bits is < 1 clock period; if there were
# no max_delay constraints on this bus, it is possible that 1 single bit of this bus could be
# routed round the FPGA and have a routing delay > 1 clock period.  If this were the case, then
# this bit, arriving late, could coincide with the next bit changing; on the sample side, 2 bits
# could have changed at once giving 2 bits of uncertainty and the equivalent binary value is
# no-longer reliable.  Adding the max_delay constraint here to be < 1 clock period will ensure that
# this gray code crossing is reliable.

set_max_delay -datapath_only -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[*].SYNC_RXS_LAST_READ_GRAY/data_sync0_i}] 8.000
set_max_delay -datapath_only -from [get_cells {*RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[*]}] -to [get_cells {*RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[*].SYNC_RXD_LAST_READ_GRAY/data_sync0_i}] 8.000

set_false_path -through [get_nets -hier -regexp .*speed_is_10_100.*]





####################################################################################
# Constraints from file : 'bd_0_eth_mac_0_clocks.xdc'
####################################################################################


############################################################
# Obtain input clocks from top level XDC                   #
############################################################

#
####
#######
##########
#############
#################
#BLOCK CONSTRAINTS

############################################################
# Crossing of Clock Domain Constraints: please do not edit #
############################################################

# set a false path for the IPIF
current_instance -quiet
current_instance bd/system_i/axi_ethernet_0/U0/eth_mac/U0
set_max_delay -datapath_only -from [get_cells {axi4_lite_ipif/axi_lite_top/*/bus2ip_addr_i_reg[*]}] -to [get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]] 6.000

# set a false path for the static config registers
set_false_path -from [get_cells {bd_0_eth_mac_0_core/*managen/conf/int_*reg[*]}] -to [get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]]
set_false_path -from [get_cells bd_0_eth_mac_0_core/*managen/conf/int_*reg] -to [get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]]



####################################################################################
# Constraints from file : 'system_microblaze_0_axi_intc_0_clocks.xdc'
####################################################################################

# file: system_microblaze_0_axi_intc_0_clocks.xdc
# (c) Copyright 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'system_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "system_auto_cc_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_us_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_us_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_1"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_us_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_2"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_us_3_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_3"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_us_4_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_4"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


