# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 15:38:22  January 10, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		HDMI_Encode_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C7
set_global_assignment -name TOP_LEVEL_ENTITY HDMI_Encoder
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:38:22  JANUARY 10, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE "ANY QFP"
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to tmds
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to tmds[3]
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to tmds[2]
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to tmds[1]
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to tmds[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clk
set_location_assignment PIN_23 -to clk
set_location_assignment PIN_66 -to DE
set_location_assignment PIN_52 -to tmds[0]
set_location_assignment PIN_53 -to "tmds[0](n)"
set_location_assignment PIN_54 -to tmds[1]
set_location_assignment PIN_55 -to "tmds[1](n)"
set_location_assignment PIN_59 -to tmds[2]
set_location_assignment PIN_60 -to "tmds[2](n)"
set_location_assignment PIN_49 -to tmds[3]
set_location_assignment PIN_50 -to "tmds[3](n)"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH HDMI_test_tb -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_TEST_BENCH_NAME HDMI_test_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id HDMI_test_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME HDMI_test_tb -section_id HDMI_test_tb
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_FILE HDMI_Encoder_tb.sv -section_id HDMI_test_tb
set_global_assignment -name SYSTEMVERILOG_FILE HDMI_Encoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/HDMI_PLL.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/hdmi.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/Console/glyphmap.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/Console/console.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/Console/attributemap.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/Audio_Sample/Sine_1KHz_16b_48ksps.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/Audio_Sample/sawtooth.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/tmds_channel.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/source_product_description_info_frame.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/packet_picker.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/packet_assembler.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/auxiliary_video_information_info_frame.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/audio_sample_packet.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/audio_info_frame.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/audio_clock_regeneration_packet.sv
set_global_assignment -name SDC_FILE HDMI_SDC1.sdc
set_global_assignment -name SYSTEMVERILOG_FILE HDMI_Encoder_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/HDMI_serializer_altlvds.sv
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top