$date
	Mon Jun 10 16:27:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg8_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$var reg 1 $ wen $end
$var integer 32 % test_idx [31:0] $end
$scope module UUT $end
$var wire 1 " clk_i $end
$var wire 8 & d_i [7:0] $end
$var wire 1 $ wen_i $end
$var reg 8 ' q_o [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11001100 '
b11001100 &
b0 %
1$
b11001100 #
1"
b11001100 !
$end
#5
0"
#10
1"
#15
0"
#20
1"
#25
0"
b11111111 #
b11111111 &
0$
b1 %
#30
1"
#35
0"
#40
1"
#45
0"
#50
b11111111 !
b11111111 '
1"
1$
b10 %
#55
0"
#60
1"
#65
0"
#70
1"
#75
0"
b11 %
