--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.160ns (0.657 - 0.817)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y15.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y15.G4      net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X57Y15.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y15.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y15.BX      net (fanout=2)        0.376   ftop/clkN210/unlock2
    SLICE_X57Y15.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.695ns logic, 0.376ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y15.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y15.BX      net (fanout=2)        0.301   ftop/clkN210/unlock2
    SLICE_X57Y15.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.481ns logic, 0.301ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.949ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (0.820 - 0.654)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y15.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y15.G4      net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X57Y15.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X83Y64.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X83Y64.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X83Y64.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 249405 paths analyzed, 4874 endpoints analyzed, 1480 failing endpoints
 1480 timing errors detected. (1470 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  12.601ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.409ns (Levels of Logic = 18)
  Clock Path Skew:      -0.192ns (0.611 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y180.G1    net (fanout=69)       1.357   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y180.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X102Y180.F2    net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X102Y180.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     12.409ns (6.571ns logic, 5.838ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.371ns (Levels of Logic = 18)
  Clock Path Skew:      -0.223ns (0.580 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y184.G4    net (fanout=69)       1.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0/O
    SLICE_X100Y184.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.371ns (6.571ns logic, 5.800ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_55 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.128ns (Levels of Logic = 18)
  Clock Path Skew:      -0.223ns (0.580 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y185.G2    net (fanout=69)       1.333   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<55>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<55>_SW0
    SLICE_X100Y185.F3    net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<55>_SW0/O
    SLICE_X100Y185.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<55>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_55_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_55
    -------------------------------------------------  ---------------------------
    Total                                     12.128ns (6.571ns logic, 5.557ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.152ns (Levels of Logic = 18)
  Clock Path Skew:      -0.192ns (0.611 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y181.G1    net (fanout=69)       1.357   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y181.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<19>_SW0
    SLICE_X102Y181.F3    net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<19>_SW0/O
    SLICE_X102Y181.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_19_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     12.152ns (6.571ns logic, 5.581ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/merge_fi0/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.987ns (Levels of Logic = 18)
  Clock Path Skew:      -0.227ns (0.576 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/merge_fi0/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X107Y139.F4    net (fanout=3)        0.025   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X107Y139.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X104Y148.F1    net (fanout=10)       1.095   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X104Y148.X     Tilo                  0.601   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/merge_fi0_ENQ
    SLICE_X104Y152.G3    net (fanout=7)        1.021   ftop/gbe0/merge_fi0_ENQ
    SLICE_X104Y152.Y     Tilo                  0.616   ftop/gbe0/merge_fi0/N0
                                                       ftop/gbe0/merge_fi0/d0h1
    SLICE_X102Y149.G4    net (fanout=9)        0.910   ftop/gbe0/merge_fi0/d0h
    SLICE_X102Y149.Y     Tilo                  0.616   ftop/gbe0/merge_fi0_D_OUT<7>
                                                       ftop/gbe0/merge_fi0/data0_reg_or0000<7>_SW0
    SLICE_X102Y149.F3    net (fanout=1)        0.021   ftop/gbe0/merge_fi0/data0_reg_or0000<7>_SW0/O
    SLICE_X102Y149.CLK   Tfck                  0.656   ftop/gbe0/merge_fi0_D_OUT<7>
                                                       ftop/gbe0/merge_fi0/data0_reg_7_rstpot
                                                       ftop/gbe0/merge_fi0/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.987ns (6.572ns logic, 5.415ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.977ns (Levels of Logic = 18)
  Clock Path Skew:      -0.223ns (0.580 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X101Y185.G3    net (fanout=69)       1.290   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<61>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<61>_SW0
    SLICE_X101Y185.F4    net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<61>_SW0/O
    SLICE_X101Y185.CLK   Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<61>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_61_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_61
    -------------------------------------------------  ---------------------------
    Total                                     11.977ns (6.462ns logic, 5.515ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.946ns (Levels of Logic = 18)
  Clock Path Skew:      -0.192ns (0.611 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X103Y180.G4    net (fanout=69)       1.260   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X103Y180.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X103Y180.F3    net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0/O
    SLICE_X103Y180.CLK   Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     11.946ns (6.462ns logic, 5.484ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.921ns (Levels of Logic = 17)
  Clock Path Skew:      -0.202ns (0.611 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_69 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y133.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_69
    SLICE_X111Y126.F1    net (fanout=3)        1.214   ftop/gbe0/rxHdr_sV<69>
    SLICE_X111Y126.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y180.G1    net (fanout=69)       1.357   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y180.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X102Y180.F2    net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X102Y180.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     11.921ns (6.458ns logic, 5.463ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.883ns (Levels of Logic = 17)
  Clock Path Skew:      -0.233ns (0.580 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_69 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y133.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_69
    SLICE_X111Y126.F1    net (fanout=3)        1.214   ftop/gbe0/rxHdr_sV<69>
    SLICE_X111Y126.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y184.G4    net (fanout=69)       1.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0/O
    SLICE_X100Y184.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     11.883ns (6.458ns logic, 5.425ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.815ns (Levels of Logic = 18)
  Clock Path Skew:      -0.252ns (0.551 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y181.G3     net (fanout=69)       1.128   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<69>_SW0
    SLICE_X95Y181.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<69>_SW0/O
    SLICE_X95Y181.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    -------------------------------------------------  ---------------------------
    Total                                     11.815ns (6.462ns logic, 5.353ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.905ns (Levels of Logic = 18)
  Clock Path Skew:      -0.141ns (0.611 - 0.752)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y127.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y125.F2    net (fanout=3)        1.094   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y125.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y180.G1    net (fanout=69)       1.357   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y180.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X102Y180.F2    net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X102Y180.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     11.905ns (6.562ns logic, 5.343ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.867ns (Levels of Logic = 18)
  Clock Path Skew:      -0.172ns (0.580 - 0.752)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y127.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y125.F2    net (fanout=3)        1.094   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y125.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y184.G4    net (fanout=69)       1.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0/O
    SLICE_X100Y184.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     11.867ns (6.562ns logic, 5.305ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.771ns (Levels of Logic = 18)
  Clock Path Skew:      -0.210ns (0.593 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y184.G3    net (fanout=69)       0.719   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y184.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<15>_SW0
    SLICE_X102Y184.F2    net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<15>_SW0/O
    SLICE_X102Y184.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_15_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     11.771ns (6.571ns logic, 5.200ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.764ns (Levels of Logic = 18)
  Clock Path Skew:      -0.192ns (0.611 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X111Y125.G2    net (fanout=3)        0.869   ftop/gbe0/rxHdr_sV<66>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y180.G1    net (fanout=69)       1.357   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y180.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X102Y180.F2    net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X102Y180.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     11.764ns (6.646ns logic, 5.118ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.726ns (Levels of Logic = 18)
  Clock Path Skew:      -0.223ns (0.580 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X111Y125.G2    net (fanout=3)        0.869   ftop/gbe0/rxHdr_sV<66>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y184.G4    net (fanout=69)       1.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0/O
    SLICE_X100Y184.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     11.726ns (6.646ns logic, 5.080ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.722ns (Levels of Logic = 8)
  Clock Path Skew:      -0.223ns (0.492 - 0.715)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y177.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    SLICE_X94Y176.G2     net (fanout=6)        0.675   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
    SLICE_X94Y176.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268120
    SLICE_X92Y178.G1     net (fanout=1)        0.839   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268120
    SLICE_X92Y178.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X92Y178.F4     net (fanout=5)        0.103   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X92Y176.F2     net (fanout=1)        0.526   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X92Y176.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X93Y177.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X93Y177.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X90Y183.F2     net (fanout=15)       0.592   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X90Y183.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X82Y190.G1     net (fanout=7)        1.114   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X82Y190.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y181.G1     net (fanout=59)       1.535   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y181.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N60
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<42>_SW0
    SLICE_X80Y184.SR     net (fanout=1)        0.558   ftop/gbe0/dcp_dcp_cpReqF/N44
    SLICE_X80Y184.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_42
    -------------------------------------------------  ---------------------------
    Total                                     11.722ns (5.756ns logic, 5.966ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.686ns (Levels of Logic = 18)
  Clock Path Skew:      -0.241ns (0.562 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y178.G2     net (fanout=69)       1.000   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y178.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<65>_SW0
    SLICE_X95Y178.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<65>_SW0/O
    SLICE_X95Y178.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    -------------------------------------------------  ---------------------------
    Total                                     11.686ns (6.462ns logic, 5.224ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.730ns (Levels of Logic = 17)
  Clock Path Skew:      -0.192ns (0.611 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y131.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X111Y126.G4    net (fanout=3)        1.037   ftop/gbe0/rxHdr_sV<70>
    SLICE_X111Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y180.G1    net (fanout=69)       1.357   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y180.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X102Y180.F2    net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X102Y180.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     11.730ns (6.444ns logic, 5.286ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.692ns (Levels of Logic = 17)
  Clock Path Skew:      -0.223ns (0.580 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y131.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X111Y126.G4    net (fanout=3)        1.037   ftop/gbe0/rxHdr_sV<70>
    SLICE_X111Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y184.G4    net (fanout=69)       1.562   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y184.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X100Y184.F4    net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0/O
    SLICE_X100Y184.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     11.692ns (6.444ns logic, 5.248ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.624ns (Levels of Logic = 18)
  Clock Path Skew:      -0.264ns (0.539 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y125.G3    net (fanout=3)        1.589   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y125.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<1>
    SLICE_X111Y126.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<3>
    SLICE_X111Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X111Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X111Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.G1    net (fanout=3)        0.754   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X107Y139.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X102Y169.G4    net (fanout=3)        1.133   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X102Y169.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X102Y169.F3    net (fanout=2)        0.041   ftop/gbe0/N90
    SLICE_X102Y169.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X99Y181.G1     net (fanout=7)        0.686   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X94Y183.G1     net (fanout=69)       0.829   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<34>_SW0
    SLICE_X94Y183.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<34>_SW0/O
    SLICE_X94Y183.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     11.624ns (6.571ns logic, 5.053ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -3.965ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 0)
  Clock Path Skew:      5.892ns (6.671 - 0.779)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y194.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X99Y199.BX     net (fanout=1)        0.715   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X99Y199.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.212ns logic, 0.715ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.088ns (Levels of Logic = 0)
  Clock Path Skew:      5.963ns (6.727 - 0.764)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y188.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X102Y194.BY    net (fanout=1)        0.801   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X102Y194.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (1.287ns logic, 0.801ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.301ns (Levels of Logic = 0)
  Clock Path Skew:      5.967ns (6.731 - 0.764)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y189.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X102Y193.BY    net (fanout=1)        4.014   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X102Y193.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.301ns (1.287ns logic, 4.014ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.337ns (Levels of Logic = 0)
  Clock Path Skew:      5.983ns (6.748 - 0.765)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y191.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X104Y193.BX    net (fanout=1)        4.085   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X104Y193.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (1.252ns logic, 4.085ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.320ns (Levels of Logic = 0)
  Clock Path Skew:      5.955ns (6.720 - 0.765)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y190.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X102Y196.BY    net (fanout=1)        4.033   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X102Y196.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (1.287ns logic, 4.033ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.365ns (Levels of Logic = 0)
  Clock Path Skew:      5.943ns (6.731 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y193.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X102Y193.BX    net (fanout=1)        4.113   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X102Y193.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (1.252ns logic, 4.113ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.492ns (Levels of Logic = 0)
  Clock Path Skew:      5.967ns (6.720 - 0.753)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y192.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X102Y196.BX    net (fanout=1)        4.240   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X102Y196.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.492ns (1.252ns logic, 4.240ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 0)
  Clock Path Skew:      5.940ns (6.727 - 0.787)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y195.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X102Y194.BX    net (fanout=1)        4.305   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X102Y194.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (1.252ns logic, 4.305ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 0)
  Clock Path Skew:      5.981ns (6.748 - 0.767)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y191.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X104Y193.BY    net (fanout=1)        4.393   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X104Y193.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (1.287ns logic, 4.393ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.775ns (Levels of Logic = 0)
  Clock Path Skew:      5.892ns (6.671 - 0.779)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y195.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X99Y199.BY     net (fanout=1)        4.503   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X99Y199.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (1.272ns logic, 4.503ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.570 - 0.492)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y192.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10
    SLICE_X84Y192.BY     net (fanout=2)        0.329   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
    SLICE_X84Y192.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<10>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.289ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.570 - 0.492)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y192.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10
    SLICE_X84Y192.BY     net (fanout=2)        0.329   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
    SLICE_X84Y192.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<10>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.290ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.266 - 0.216)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y193.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    SLICE_X80Y195.BY     net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
    SLICE_X80Y195.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<12>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.289ns logic, 0.332ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.266 - 0.216)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y193.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    SLICE_X80Y195.BY     net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
    SLICE_X80Y195.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<12>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.290ns logic, 0.332ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.310 - 0.244)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y189.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    SLICE_X76Y191.BY     net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
    SLICE_X76Y191.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<3>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.347ns logic, 0.330ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.310 - 0.244)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y189.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    SLICE_X76Y191.BY     net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
    SLICE_X76Y191.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<3>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.348ns logic, 0.330ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.674ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_27 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.860 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_27 to ftop/gbe0/rxDCPMesg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y169.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<27>
                                                       ftop/gbe0/rxDCPMesg_27
    SLICE_X107Y166.BX    net (fanout=2)        0.356   ftop/gbe0/rxDCPMesg<27>
    SLICE_X107Y166.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<35>
                                                       ftop/gbe0/rxDCPMesg_35
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.458ns logic, 0.356ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.118 - 0.091)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y173.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X106Y169.BX    net (fanout=2)        0.478   ftop/gbe0/rxDCPMesg<25>
    SLICE_X106Y169.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.265ns logic, 0.478ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.603 - 0.532)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y189.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17
    SLICE_X78Y193.BY     net (fanout=2)        0.499   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
    SLICE_X78Y193.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<17>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.289ns logic, 0.499ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.603 - 0.532)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y189.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17
    SLICE_X78Y193.BY     net (fanout=2)        0.499   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
    SLICE_X78Y193.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<17>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.290ns logic, 0.499ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X76Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X76Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X76Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X76Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y202.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y202.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y202.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y202.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y202.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y202.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X106Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_21/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_21/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.166ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.931ns (Levels of Logic = 4)
  Clock Path Skew:      -0.235ns (0.520 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y186.CE     net (fanout=18)       1.905   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      7.931ns (3.128ns logic, 4.803ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 4)
  Clock Path Skew:      -0.204ns (0.551 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y172.CE     net (fanout=18)       1.668   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y172.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (3.128ns logic, 4.566ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 4)
  Clock Path Skew:      -0.204ns (0.551 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y172.CE     net (fanout=18)       1.668   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y172.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (3.128ns logic, 4.566ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.248 - 0.415)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X108Y191.F2    net (fanout=15)       1.437   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y186.CE     net (fanout=18)       1.905   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      7.636ns (2.509ns logic, 5.127ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.498ns (Levels of Logic = 4)
  Clock Path Skew:      -0.242ns (0.520 - 0.762)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y192.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X109Y193.G1    net (fanout=3)        0.486   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X109Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y191.F4    net (fanout=1)        0.278   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y186.CE     net (fanout=18)       1.905   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (3.044ns logic, 4.454ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.484ns (Levels of Logic = 4)
  Clock Path Skew:      -0.228ns (0.520 - 0.748)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X109Y193.G2    net (fanout=3)        0.446   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X109Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y191.F4    net (fanout=1)        0.278   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y186.CE     net (fanout=18)       1.905   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      7.484ns (3.070ns logic, 4.414ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.440ns (Levels of Logic = 4)
  Clock Path Skew:      -0.242ns (0.520 - 0.762)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X109Y193.G3    net (fanout=3)        0.399   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X109Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y191.F4    net (fanout=1)        0.278   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y186.CE     net (fanout=18)       1.905   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      7.440ns (3.073ns logic, 4.367ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 4)
  Clock Path Skew:      -0.242ns (0.520 - 0.762)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y193.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y193.G4    net (fanout=3)        0.380   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y191.F4    net (fanout=1)        0.278   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y186.CE     net (fanout=18)       1.905   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (3.073ns logic, 4.348ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.399ns (Levels of Logic = 3)
  Clock Path Skew:      -0.136ns (0.279 - 0.415)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X108Y191.F2    net (fanout=15)       1.437   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y172.CE     net (fanout=18)       1.668   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y172.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (2.509ns logic, 4.890ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.399ns (Levels of Logic = 3)
  Clock Path Skew:      -0.136ns (0.279 - 0.415)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X108Y191.F2    net (fanout=15)       1.437   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y172.CE     net (fanout=18)       1.668   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y172.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (2.509ns logic, 4.890ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 4)
  Clock Path Skew:      -0.254ns (0.501 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y175.CE     net (fanout=18)       1.247   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y175.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (3.128ns logic, 4.145ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 4)
  Clock Path Skew:      -0.254ns (0.501 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y175.CE     net (fanout=18)       1.247   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y175.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (3.128ns logic, 4.145ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.216ns (0.539 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y174.CE     net (fanout=18)       1.266   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y174.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (3.128ns logic, 4.164ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.216ns (0.539 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y174.CE     net (fanout=18)       1.266   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y174.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (3.128ns logic, 4.164ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.274ns (Levels of Logic = 4)
  Clock Path Skew:      -0.232ns (0.523 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y182.CE     net (fanout=18)       1.248   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y182.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      7.274ns (3.128ns logic, 4.146ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.274ns (Levels of Logic = 4)
  Clock Path Skew:      -0.232ns (0.523 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y182.CE     net (fanout=18)       1.248   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y182.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      7.274ns (3.128ns logic, 4.146ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 4)
  Clock Path Skew:      -0.223ns (0.532 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y179.CE     net (fanout=18)       1.242   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y179.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (3.128ns logic, 4.140ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 4)
  Clock Path Skew:      -0.223ns (0.532 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y178.CE     net (fanout=18)       1.242   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y178.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (3.128ns logic, 4.140ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 4)
  Clock Path Skew:      -0.223ns (0.532 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y178.CE     net (fanout=18)       1.242   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y178.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (3.128ns logic, 4.140ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.233ns (0.522 - 0.755)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y191.G1    net (fanout=20)       1.092   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X108Y191.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X108Y191.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X92Y186.G3     net (fanout=4)        0.837   ftop/gbe0/gmac/N31
    SLICE_X92Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y176.G4    net (fanout=34)       0.948   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y180.CE     net (fanout=18)       1.231   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y180.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (3.128ns logic, 4.129ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y179.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X109Y181.BX    net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X109Y181.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.342 - 0.292)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y175.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X97Y175.BX     net (fanout=2)        0.329   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X97Y175.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.479ns logic, 0.329ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.429 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y189.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X109Y186.BX    net (fanout=4)        0.369   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X109Y186.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.458ns logic, 0.369ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y172.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X105Y172.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X105Y172.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.032 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y173.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X96Y172.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X96Y172.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.429 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y189.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X109Y186.BY    net (fanout=6)        0.339   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X109Y186.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.541ns logic, 0.339ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.425 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y184.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X110Y182.BY    net (fanout=1)        0.328   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X110Y182.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y179.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X109Y181.BY    net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X109Y181.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X106Y182.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X106Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.890ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.032 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y173.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X96Y172.BY     net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X96Y172.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.556ns logic, 0.340ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.039 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y168.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X106Y170.BY    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X106Y170.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.614ns logic, 0.318ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.016 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y173.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_32
    SLICE_X103Y172.BY    net (fanout=2)        0.345   ftop/gbe0/gmac/rxRS_rxPipe<32>
    SLICE_X103Y172.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.599ns logic, 0.345ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.348 - 0.319)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y175.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X96Y173.BX     net (fanout=2)        0.482   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X96Y173.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.498ns logic, 0.482ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y183.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X106Y182.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X106Y182.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.614ns logic, 0.340ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.962ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.348 - 0.322)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y173.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X97Y173.BX     net (fanout=2)        0.509   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X97Y173.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.479ns logic, 0.509ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y172.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X105Y172.BY    net (fanout=2)        0.371   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X105Y172.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.599ns logic, 0.371ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.983ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.430 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y200.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X111Y197.BY    net (fanout=1)        0.511   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X111Y197.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.541ns logic, 0.511ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y188.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X109Y188.BX    net (fanout=6)        0.506   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X109Y188.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.478ns logic, 0.506ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.432 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y188.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X110Y188.BY    net (fanout=6)        0.547   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X110Y188.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.533ns logic, 0.547ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.323 - 0.304)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y187.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X97Y188.BY     net (fanout=2)        0.518   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X97Y188.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.541ns logic, 0.518ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y188.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y188.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y188.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y188.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y189.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y189.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y188.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y188.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X109Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X109Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585579 paths analyzed, 41377 endpoints analyzed, 1184 failing endpoints
 1184 timing errors detected. (1184 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.186ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.941ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X68Y118.F2     net (fanout=6)        0.570   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X68Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y112.G2     net (fanout=11)       0.814   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y112.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X67Y116.F3     net (fanout=10)       1.013   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X67Y116.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y125.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y125.Y      Tilo                  0.561   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X91Y125.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X91Y125.CLK    Tfck                  0.602   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.941ns (7.197ns logic, 7.744ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.940ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X68Y118.F2     net (fanout=6)        0.570   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X68Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y112.G2     net (fanout=11)       0.814   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y112.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X67Y116.F3     net (fanout=10)       1.013   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X67Y116.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y124.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y124.Y      Tilo                  0.561   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X91Y124.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X91Y124.CLK    Tfck                  0.602   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     14.940ns (7.197ns logic, 7.743ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.872ns (Levels of Logic = 12)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X63Y123.G2     net (fanout=6)        1.283   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X63Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y121.F3     net (fanout=12)       0.868   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y121.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X67Y120.G1     net (fanout=1)        0.753   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X67Y120.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y125.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y125.Y      Tilo                  0.561   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X91Y125.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X91Y125.CLK    Tfck                  0.602   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.872ns (6.621ns logic, 8.251ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.871ns (Levels of Logic = 12)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X63Y123.G2     net (fanout=6)        1.283   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X63Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y121.F3     net (fanout=12)       0.868   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y121.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X67Y120.G1     net (fanout=1)        0.753   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X67Y120.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y124.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y124.Y      Tilo                  0.561   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X91Y124.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X91Y124.CLK    Tfck                  0.602   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     14.871ns (6.621ns logic, 8.250ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.844ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X62Y126.G2     net (fanout=6)        1.227   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X62Y126.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y127.F4     net (fanout=13)       0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y127.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X67Y116.F1     net (fanout=1)        0.888   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X67Y116.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y125.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y125.Y      Tilo                  0.561   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X91Y125.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X91Y125.CLK    Tfck                  0.602   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.844ns (7.252ns logic, 7.592ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.843ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X62Y126.G2     net (fanout=6)        1.227   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X62Y126.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y127.F4     net (fanout=13)       0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y127.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X67Y116.F1     net (fanout=1)        0.888   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X67Y116.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y124.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y124.Y      Tilo                  0.561   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X91Y124.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X91Y124.CLK    Tfck                  0.602   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     14.843ns (7.252ns logic, 7.591ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.827ns (Levels of Logic = 12)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X62Y126.G2     net (fanout=6)        1.227   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X62Y126.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y131.G1     net (fanout=13)       0.690   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y131.Y      Tilo                  0.561   ftop/cp/wci_respF_ENQ4
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X67Y120.F2     net (fanout=4)        0.871   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X67Y120.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y125.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y125.Y      Tilo                  0.561   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X91Y125.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X91Y125.CLK    Tfck                  0.602   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.827ns (6.692ns logic, 8.135ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.826ns (Levels of Logic = 12)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X62Y126.G2     net (fanout=6)        1.227   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X62Y126.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y131.G1     net (fanout=13)       0.690   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y131.Y      Tilo                  0.561   ftop/cp/wci_respF_ENQ4
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X67Y120.F2     net (fanout=4)        0.871   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X67Y120.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y124.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y124.Y      Tilo                  0.561   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X91Y124.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X91Y124.CLK    Tfck                  0.602   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     14.826ns (6.692ns logic, 8.134ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.793ns (Levels of Logic = 16)
  Clock Path Skew:      -0.234ns (0.509 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X68Y118.F2     net (fanout=6)        0.570   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X68Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y112.G2     net (fanout=11)       0.814   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y112.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X67Y116.F3     net (fanout=10)       1.013   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X67Y116.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y126.G3     net (fanout=40)       0.856   ftop/cp/cpRespF/d0h
    SLICE_X91Y126.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X91Y126.F4     net (fanout=1)        0.280   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X91Y126.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     14.793ns (7.197ns logic, 7.596ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.761ns (Levels of Logic = 12)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X62Y126.G2     net (fanout=6)        1.227   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X62Y126.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y127.F2     net (fanout=13)       0.399   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T1
    SLICE_X67Y120.F1     net (fanout=4)        1.056   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T
    SLICE_X67Y120.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y125.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y125.Y      Tilo                  0.561   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X91Y125.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X91Y125.CLK    Tfck                  0.602   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.761ns (6.732ns logic, 8.029ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.760ns (Levels of Logic = 12)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X62Y126.G2     net (fanout=6)        1.227   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X62Y126.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y127.F2     net (fanout=13)       0.399   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T1
    SLICE_X67Y120.F1     net (fanout=4)        1.056   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T
    SLICE_X67Y120.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y124.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y124.Y      Tilo                  0.561   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X91Y124.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X91Y124.CLK    Tfck                  0.602   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     14.760ns (6.732ns logic, 8.028ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.733ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X68Y118.F2     net (fanout=6)        0.570   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X68Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y112.G2     net (fanout=11)       0.814   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y112.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X67Y116.F3     net (fanout=10)       1.013   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X67Y116.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y124.G1     net (fanout=40)       0.932   ftop/cp/cpRespF/d0h
    SLICE_X90Y124.Y      Tilo                  0.616   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X90Y124.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<14>_SW0/O
    SLICE_X90Y124.CLK    Tfck                  0.656   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     14.733ns (7.306ns logic, 7.427ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.707ns (Levels of Logic = 16)
  Clock Path Skew:      -0.263ns (0.480 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X68Y118.F2     net (fanout=6)        0.570   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X68Y118.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y112.G2     net (fanout=11)       0.814   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y112.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X67Y116.F3     net (fanout=10)       1.013   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X67Y116.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X88Y126.G2     net (fanout=40)       0.906   ftop/cp/cpRespF/d0h
    SLICE_X88Y126.Y      Tilo                  0.616   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X88Y126.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X88Y126.CLK    Tfck                  0.656   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.707ns (7.306ns logic, 7.401ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.724ns (Levels of Logic = 12)
  Clock Path Skew:      -0.234ns (0.509 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X63Y123.G2     net (fanout=6)        1.283   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X63Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y121.F3     net (fanout=12)       0.868   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y121.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X67Y120.G1     net (fanout=1)        0.753   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X67Y120.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y126.G3     net (fanout=40)       0.856   ftop/cp/cpRespF/d0h
    SLICE_X91Y126.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X91Y126.F4     net (fanout=1)        0.280   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X91Y126.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     14.724ns (6.621ns logic, 8.103ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.696ns (Levels of Logic = 16)
  Clock Path Skew:      -0.234ns (0.509 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X62Y126.G2     net (fanout=6)        1.227   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X62Y126.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y127.F4     net (fanout=13)       0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y127.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1_1
    SLICE_X67Y116.F1     net (fanout=1)        0.888   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X67Y116.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X67Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X67Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X67Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y126.G3     net (fanout=40)       0.856   ftop/cp/cpRespF/d0h
    SLICE_X91Y126.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X91Y126.F4     net (fanout=1)        0.280   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X91Y126.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     14.696ns (7.252ns logic, 7.444ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.678ns (Levels of Logic = 13)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X63Y123.G2     net (fanout=6)        1.283   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X63Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y123.F2     net (fanout=12)       0.433   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y123.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T1_1
    SLICE_X67Y119.G2     net (fanout=1)        0.825   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X67Y119.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y125.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y125.Y      Tilo                  0.561   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X91Y125.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X91Y125.CLK    Tfck                  0.602   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.678ns (6.790ns logic, 7.888ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.677ns (Levels of Logic = 13)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X63Y123.G2     net (fanout=6)        1.283   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X63Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y123.F2     net (fanout=12)       0.433   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y123.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T1_1
    SLICE_X67Y119.G2     net (fanout=1)        0.825   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X67Y119.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X67Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y124.G3     net (fanout=40)       1.262   ftop/cp/cpRespF/d0h
    SLICE_X91Y124.Y      Tilo                  0.561   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X91Y124.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X91Y124.CLK    Tfck                  0.602   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     14.677ns (6.790ns logic, 7.887ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.679ns (Levels of Logic = 12)
  Clock Path Skew:      -0.234ns (0.509 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X62Y126.G2     net (fanout=6)        1.227   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X62Y126.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X63Y131.G1     net (fanout=13)       0.690   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X63Y131.Y      Tilo                  0.561   ftop/cp/wci_respF_ENQ4
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X67Y120.F2     net (fanout=4)        0.871   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X67Y120.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y126.G3     net (fanout=40)       0.856   ftop/cp/cpRespF/d0h
    SLICE_X91Y126.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X91Y126.F4     net (fanout=1)        0.280   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X91Y126.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     14.679ns (6.692ns logic, 7.987ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.664ns (Levels of Logic = 12)
  Clock Path Skew:      -0.245ns (0.498 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X63Y123.G2     net (fanout=6)        1.283   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X63Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y121.F3     net (fanout=12)       0.868   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y121.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X67Y120.G1     net (fanout=1)        0.753   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X67Y120.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y124.G1     net (fanout=40)       0.932   ftop/cp/cpRespF/d0h
    SLICE_X90Y124.Y      Tilo                  0.616   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X90Y124.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<14>_SW0/O
    SLICE_X90Y124.CLK    Tfck                  0.656   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     14.664ns (6.730ns logic, 7.934ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.638ns (Levels of Logic = 12)
  Clock Path Skew:      -0.263ns (0.480 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.YQ     Tcko                  0.596   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X66Y120.F2     net (fanout=1)        0.842   ftop/cp/cpReq_37_1
    SLICE_X66Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X69Y119.F2     net (fanout=14)       1.172   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X69Y119.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<1>1
                                                       ftop/cp/_theResult_____1__h36509<1>1_1
    SLICE_X63Y123.G2     net (fanout=6)        1.283   ftop/cp/_theResult_____1__h36509<1>1
    SLICE_X63Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X59Y121.F3     net (fanout=12)       0.868   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X59Y121.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2_1
    SLICE_X67Y120.G1     net (fanout=1)        0.753   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X67Y120.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X67Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X67Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X67Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X80Y123.G4     net (fanout=12)       1.402   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X93Y120.G4     net (fanout=7)        0.647   ftop/cp/cpRespF_ENQ
    SLICE_X93Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X88Y126.G2     net (fanout=40)       0.906   ftop/cp/cpRespF/d0h
    SLICE_X88Y126.Y      Tilo                  0.616   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X88Y126.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X88Y126.CLK    Tfck                  0.656   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.638ns (6.730ns logic, 7.908ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_31 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.148ns (0.897 - 0.749)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_31 to ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y88.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<31>
                                                       ftop/cp/wci_reqF_1_q_0_31
    SLICE_X50Y88.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_6_MData<31>
    SLICE_X50Y88.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.287ns logic, 0.344ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_31 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.148ns (0.897 - 0.749)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_31 to ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y88.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<31>
                                                       ftop/cp/wci_reqF_1_q_0_31
    SLICE_X50Y88.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_6_MData<31>
    SLICE_X50Y88.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.288ns logic, 0.344ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.525 - 0.424)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y146.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_25
    SLICE_X44Y147.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X44Y147.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.525 - 0.424)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y146.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_25
    SLICE_X44Y147.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X44Y147.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.350 - 0.289)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_0 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y125.XQ     Tcko                  0.396   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0
    SLICE_X90Y126.BY     net (fanout=2)        0.315   ftop/cp_server_response_get<0>
    SLICE_X90Y126.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpRespAF/_varindex0000<0>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.266ns logic, 0.315ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.350 - 0.289)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_0 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y125.XQ     Tcko                  0.396   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0
    SLICE_X90Y126.BY     net (fanout=2)        0.315   ftop/cp_server_response_get<0>
    SLICE_X90Y126.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpRespAF/_varindex0000<0>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.267ns logic, 0.315ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.544 - 0.464)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y173.YQ     Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X60Y174.BY     net (fanout=2)        0.315   ftop/cp/td<6>
    SLICE_X60Y174.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.289ns logic, 0.315ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.544 - 0.464)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y173.YQ     Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X60Y174.BY     net (fanout=2)        0.315   ftop/cp/td<6>
    SLICE_X60Y174.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.290ns logic, 0.315ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_9 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.537 - 0.443)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_9 to ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y126.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<9>
                                                       ftop/cp/wci_reqF_q_0_9
    SLICE_X40Y129.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_5_MData<9>
    SLICE_X40Y129.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.287ns logic, 0.333ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_9 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.537 - 0.443)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_9 to ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y126.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<9>
                                                       ftop/cp/wci_reqF_q_0_9
    SLICE_X40Y129.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_5_MData<9>
    SLICE_X40Y129.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.288ns logic, 0.333ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_27 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.382 - 0.296)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_27 to ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_3_q_0_27
    SLICE_X98Y92.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_9_MData<27>
    SLICE_X98Y92.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.287ns logic, 0.334ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_27 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.382 - 0.296)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_27 to ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_3_q_0_27
    SLICE_X98Y92.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_9_MData<27>
    SLICE_X98Y92.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.288ns logic, 0.334ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.328 - 0.262)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y104.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X82Y106.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X82Y106.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.328 - 0.262)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y104.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_2_q_0_21
    SLICE_X82Y106.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X82Y106.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_1 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.138 - 0.103)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_1 to ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y128.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<1>
                                                       ftop/cp/wci_reqF_q_0_1
    SLICE_X36Y130.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_5_MData<1>
    SLICE_X36Y130.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_1 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.138 - 0.103)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_1 to ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y128.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<1>
                                                       ftop/cp/wci_reqF_q_0_1
    SLICE_X36Y130.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_5_MData<1>
    SLICE_X36Y130.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.306 - 0.264)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y107.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_2_q_0_31
    SLICE_X80Y107.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X80Y107.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.306 - 0.264)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y107.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_2_q_0_31
    SLICE_X80Y107.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X80Y107.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.548 - 0.490)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y107.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X84Y106.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X84Y106.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.548 - 0.490)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y107.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X84Y106.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X84Y106.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X56Y73.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X56Y73.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X56Y73.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X56Y73.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X56Y72.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X56Y72.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X56Y72.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X56Y72.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X58Y76.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X58Y76.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X58Y76.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X58Y76.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_9/SR
  Location pin: SLICE_X62Y77.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_9/SR
  Location pin: SLICE_X62Y77.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_8/SR
  Location pin: SLICE_X62Y77.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_8/SR
  Location pin: SLICE_X62Y77.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_23/SR
  Location pin: SLICE_X14Y127.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_23/SR
  Location pin: SLICE_X14Y127.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_22/SR
  Location pin: SLICE_X14Y127.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<23>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_22/SR
  Location pin: SLICE_X14Y127.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     15.186ns|            0|         1184|            2|      2585579|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     15.186ns|          N/A|         1184|            0|      2585579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.166|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   12.601|         |    3.666|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.186|         |         |         |
sys0_clkp      |   15.186|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.186|         |         |         |
sys0_clkp      |   15.186|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2665  Score: 3396280  (Setup/Max: 3384639, Hold: 11641)

Constraints cover 2837508 paths, 0 nets, and 82806 connections

Design statistics:
   Minimum period:  15.186ns{1}   (Maximum frequency:  65.850MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 27 16:37:59 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



