<stg><name>fft_stage.8</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %store_ln43 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4 %store_ln43 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:5 %store_ln43 = store i2 0, i2 %t

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln43 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %icmp_ln43 = icmp_eq  i10 %indvar_flatten_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %add_ln43 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln43 = br i1 %icmp_ln43, void %for.inc42, void %for.end44

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc42:0 %t_load = load i2 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc42:1 %j_load = load i9 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc42:4 %icmp_ln46 = icmp_eq  i2 %t_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc42:5 %select_ln43 = select i1 %icmp_ln46, i2 0, i2 %t_load

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc42:6 %add_ln43_1 = add i9 %j_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="9">
<![CDATA[
for.inc42:7 %trunc_ln43 = trunc i9 %add_ln43_1

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="9">
<![CDATA[
for.inc42:8 %trunc_ln43_1 = trunc i9 %j_load

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc42:9 %select_ln43_2 = select i1 %icmp_ln46, i8 %trunc_ln43, i8 %trunc_ln43_1

]]></Node>
<StgValue><ssdm name="select_ln43_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc42:10 %select_ln43_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln43_2, i1 0

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="9">
<![CDATA[
for.inc42:11 %zext_ln43 = zext i9 %select_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:12 %W_real15_addr = getelementptr i32 %W_real15, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="W_real15_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
for.inc42:13 %W_real15_load = load i9 %W_real15_addr

]]></Node>
<StgValue><ssdm name="W_real15_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:14 %W_imag7_addr = getelementptr i32 %W_imag7, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="W_imag7_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc42:15 %W_imag7_load = load i9 %W_imag7_addr

]]></Node>
<StgValue><ssdm name="W_imag7_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc42:16 %select_ln43_3 = select i1 %icmp_ln46, i9 %add_ln43_1, i9 %j_load

]]></Node>
<StgValue><ssdm name="select_ln43_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2">
<![CDATA[
for.inc42:19 %trunc_ln47 = trunc i2 %select_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
for.inc42:20 %or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %trunc_ln47, i9 %select_ln43_3

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc42:22 %add_ln53 = add i10 %or_ln, i10 256

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
for.inc42:23 %zext_ln54 = zext i10 %add_ln53

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:24 %X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="X_R_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
for.inc42:25 %X_R_load = load i10 %X_R_addr

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:27 %X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="X_I_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
for.inc42:28 %X_I_load = load i10 %X_I_addr

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc42:50 %add_ln46 = add i2 %select_ln43, i2 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc42:51 %store_ln46 = store i10 %add_ln43, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc42:52 %store_ln46 = store i9 %select_ln43_3, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc42:53 %store_ln46 = store i2 %add_ln46, i2 %t

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
for.inc42:13 %W_real15_load = load i9 %W_real15_addr

]]></Node>
<StgValue><ssdm name="W_real15_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc42:15 %W_imag7_load = load i9 %W_imag7_addr

]]></Node>
<StgValue><ssdm name="W_imag7_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
for.inc42:25 %X_R_load = load i10 %X_R_addr

]]></Node>
<StgValue><ssdm name="X_R_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:26 %mul = fmul i32 %X_R_load, i32 %W_real15_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="10">
<![CDATA[
for.inc42:28 %X_I_load = load i10 %X_I_addr

]]></Node>
<StgValue><ssdm name="X_I_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:29 %mul4 = fmul i32 %X_I_load, i32 %W_imag7_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:31 %mul5 = fmul i32 %X_I_load, i32 %W_real15_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:32 %mul6 = fmul i32 %X_R_load, i32 %W_imag7_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="59" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:26 %mul = fmul i32 %X_R_load, i32 %W_real15_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:29 %mul4 = fmul i32 %X_I_load, i32 %W_imag7_load

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:31 %mul5 = fmul i32 %X_I_load, i32 %W_real15_load

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:32 %mul6 = fmul i32 %X_R_load, i32 %W_imag7_load

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="63" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:30 %temp_R = fsub i32 %mul, i32 %mul4

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:33 %temp_I = fadd i32 %mul5, i32 %mul6

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="10">
<![CDATA[
for.inc42:21 %zext_ln51 = zext i10 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:30 %temp_R = fsub i32 %mul, i32 %mul4

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:33 %temp_I = fadd i32 %mul5, i32 %mul6

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:34 %X_R_addr_2 = getelementptr i32 %X_R, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="X_R_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="10">
<![CDATA[
for.inc42:35 %X_R_load_2 = load i10 %X_R_addr_2

]]></Node>
<StgValue><ssdm name="X_R_load_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:39 %X_I_addr_2 = getelementptr i32 %X_I, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="X_I_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="10">
<![CDATA[
for.inc42:40 %X_I_load_2 = load i10 %X_I_addr_2

]]></Node>
<StgValue><ssdm name="X_I_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="72" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:30 %temp_R = fsub i32 %mul, i32 %mul4

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:33 %temp_I = fadd i32 %mul5, i32 %mul6

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="10">
<![CDATA[
for.inc42:35 %X_R_load_2 = load i10 %X_R_addr_2

]]></Node>
<StgValue><ssdm name="X_R_load_2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="10">
<![CDATA[
for.inc42:40 %X_I_load_2 = load i10 %X_I_addr_2

]]></Node>
<StgValue><ssdm name="X_I_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="76" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:36 %sub = fsub i32 %X_R_load_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:41 %sub2 = fsub i32 %X_I_load_2, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:44 %add = fadd i32 %X_R_load_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:47 %add2 = fadd i32 %X_I_load_2, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="80" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:36 %sub = fsub i32 %X_R_load_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:41 %sub2 = fsub i32 %X_I_load_2, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:44 %add = fadd i32 %X_R_load_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:47 %add2 = fadd i32 %X_I_load_2, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="84" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:36 %sub = fsub i32 %X_R_load_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:41 %sub2 = fsub i32 %X_I_load_2, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:44 %add = fadd i32 %X_R_load_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc42:47 %add2 = fadd i32 %X_I_load_2, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
for.end44:0 %ret_ln62 = ret

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc42:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @butterfly_loop_dft_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc42:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc42:17 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc42:18 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:37 %Out_R_addr = getelementptr i32 %Out_R, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="Out_R_addr"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc42:38 %store_ln56 = store i32 %sub, i10 %Out_R_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:42 %Out_I_addr = getelementptr i32 %Out_I, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="Out_I_addr"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc42:43 %store_ln57 = store i32 %sub2, i10 %Out_I_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:45 %Out_R_addr_1 = getelementptr i32 %Out_R, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="Out_R_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc42:46 %store_ln58 = store i32 %add, i10 %Out_R_addr_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42:48 %Out_I_addr_1 = getelementptr i32 %Out_I, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="Out_I_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc42:49 %store_ln59 = store i32 %add2, i10 %Out_I_addr_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
for.inc42:54 %br_ln46 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="127" name="X_R" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="X_I" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="Out_R" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Out_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="Out_I" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Out_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="W_real15" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="W_real15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="W_imag7" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="W_imag7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="134" from="StgValue_133" to="t" fromId="133" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_133" to="j" fromId="133" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_133" to="indvar_flatten" fromId="133" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_137" to="store_ln43" fromId="137" toId="16">
</dataflow>
<dataflow id="139" from="indvar_flatten" to="store_ln43" fromId="15" toId="16">
</dataflow>
<dataflow id="141" from="StgValue_140" to="store_ln43" fromId="140" toId="17">
</dataflow>
<dataflow id="142" from="j" to="store_ln43" fromId="14" toId="17">
</dataflow>
<dataflow id="144" from="StgValue_143" to="store_ln43" fromId="143" toId="18">
</dataflow>
<dataflow id="145" from="t" to="store_ln43" fromId="13" toId="18">
</dataflow>
<dataflow id="146" from="indvar_flatten" to="indvar_flatten_load" fromId="15" toId="20">
</dataflow>
<dataflow id="147" from="indvar_flatten_load" to="icmp_ln43" fromId="20" toId="21">
</dataflow>
<dataflow id="149" from="StgValue_148" to="icmp_ln43" fromId="148" toId="21">
</dataflow>
<dataflow id="150" from="indvar_flatten_load" to="add_ln43" fromId="20" toId="22">
</dataflow>
<dataflow id="152" from="StgValue_151" to="add_ln43" fromId="151" toId="22">
</dataflow>
<dataflow id="153" from="icmp_ln43" to="br_ln43" fromId="21" toId="23">
</dataflow>
<dataflow id="154" from="t" to="t_load" fromId="13" toId="24">
</dataflow>
<dataflow id="155" from="j" to="j_load" fromId="14" toId="25">
</dataflow>
<dataflow id="156" from="t_load" to="icmp_ln46" fromId="24" toId="26">
</dataflow>
<dataflow id="158" from="StgValue_157" to="icmp_ln46" fromId="157" toId="26">
</dataflow>
<dataflow id="159" from="icmp_ln46" to="select_ln43" fromId="26" toId="27">
</dataflow>
<dataflow id="160" from="StgValue_143" to="select_ln43" fromId="143" toId="27">
</dataflow>
<dataflow id="161" from="t_load" to="select_ln43" fromId="24" toId="27">
</dataflow>
<dataflow id="162" from="j_load" to="add_ln43_1" fromId="25" toId="28">
</dataflow>
<dataflow id="164" from="StgValue_163" to="add_ln43_1" fromId="163" toId="28">
</dataflow>
<dataflow id="165" from="add_ln43_1" to="trunc_ln43" fromId="28" toId="29">
</dataflow>
<dataflow id="166" from="j_load" to="trunc_ln43_1" fromId="25" toId="30">
</dataflow>
<dataflow id="167" from="icmp_ln46" to="select_ln43_2" fromId="26" toId="31">
</dataflow>
<dataflow id="168" from="trunc_ln43" to="select_ln43_2" fromId="29" toId="31">
</dataflow>
<dataflow id="169" from="trunc_ln43_1" to="select_ln43_2" fromId="30" toId="31">
</dataflow>
<dataflow id="171" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="select_ln43_1" fromId="170" toId="32">
</dataflow>
<dataflow id="172" from="select_ln43_2" to="select_ln43_1" fromId="31" toId="32">
</dataflow>
<dataflow id="174" from="StgValue_173" to="select_ln43_1" fromId="173" toId="32">
</dataflow>
<dataflow id="175" from="select_ln43_1" to="zext_ln43" fromId="32" toId="33">
</dataflow>
<dataflow id="176" from="W_real15" to="W_real15_addr" fromId="131" toId="34">
</dataflow>
<dataflow id="178" from="StgValue_177" to="W_real15_addr" fromId="177" toId="34">
</dataflow>
<dataflow id="179" from="zext_ln43" to="W_real15_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="180" from="W_real15_addr" to="W_real15_load" fromId="34" toId="35">
</dataflow>
<dataflow id="181" from="W_imag7" to="W_imag7_addr" fromId="132" toId="36">
</dataflow>
<dataflow id="182" from="StgValue_177" to="W_imag7_addr" fromId="177" toId="36">
</dataflow>
<dataflow id="183" from="zext_ln43" to="W_imag7_addr" fromId="33" toId="36">
</dataflow>
<dataflow id="184" from="W_imag7_addr" to="W_imag7_load" fromId="36" toId="37">
</dataflow>
<dataflow id="185" from="icmp_ln46" to="select_ln43_3" fromId="26" toId="38">
</dataflow>
<dataflow id="186" from="add_ln43_1" to="select_ln43_3" fromId="28" toId="38">
</dataflow>
<dataflow id="187" from="j_load" to="select_ln43_3" fromId="25" toId="38">
</dataflow>
<dataflow id="188" from="select_ln43" to="trunc_ln47" fromId="27" toId="39">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i10.i1.i9" to="or_ln" fromId="189" toId="40">
</dataflow>
<dataflow id="191" from="trunc_ln47" to="or_ln" fromId="39" toId="40">
</dataflow>
<dataflow id="192" from="select_ln43_3" to="or_ln" fromId="38" toId="40">
</dataflow>
<dataflow id="193" from="or_ln" to="add_ln53" fromId="40" toId="41">
</dataflow>
<dataflow id="195" from="StgValue_194" to="add_ln53" fromId="194" toId="41">
</dataflow>
<dataflow id="196" from="add_ln53" to="zext_ln54" fromId="41" toId="42">
</dataflow>
<dataflow id="197" from="X_R" to="X_R_addr" fromId="127" toId="43">
</dataflow>
<dataflow id="198" from="StgValue_177" to="X_R_addr" fromId="177" toId="43">
</dataflow>
<dataflow id="199" from="zext_ln54" to="X_R_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="200" from="X_R_addr" to="X_R_load" fromId="43" toId="44">
</dataflow>
<dataflow id="201" from="X_I" to="X_I_addr" fromId="128" toId="45">
</dataflow>
<dataflow id="202" from="StgValue_177" to="X_I_addr" fromId="177" toId="45">
</dataflow>
<dataflow id="203" from="zext_ln54" to="X_I_addr" fromId="42" toId="45">
</dataflow>
<dataflow id="204" from="X_I_addr" to="X_I_load" fromId="45" toId="46">
</dataflow>
<dataflow id="205" from="select_ln43" to="add_ln46" fromId="27" toId="47">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln46" fromId="206" toId="47">
</dataflow>
<dataflow id="208" from="add_ln43" to="store_ln46" fromId="22" toId="48">
</dataflow>
<dataflow id="209" from="indvar_flatten" to="store_ln46" fromId="15" toId="48">
</dataflow>
<dataflow id="210" from="select_ln43_3" to="store_ln46" fromId="38" toId="49">
</dataflow>
<dataflow id="211" from="j" to="store_ln46" fromId="14" toId="49">
</dataflow>
<dataflow id="212" from="add_ln46" to="store_ln46" fromId="47" toId="50">
</dataflow>
<dataflow id="213" from="t" to="store_ln46" fromId="13" toId="50">
</dataflow>
<dataflow id="214" from="W_real15_addr" to="W_real15_load" fromId="34" toId="51">
</dataflow>
<dataflow id="215" from="W_imag7_addr" to="W_imag7_load" fromId="36" toId="52">
</dataflow>
<dataflow id="216" from="X_R_addr" to="X_R_load" fromId="43" toId="53">
</dataflow>
<dataflow id="217" from="X_R_load" to="mul" fromId="53" toId="54">
</dataflow>
<dataflow id="218" from="W_real15_load" to="mul" fromId="51" toId="54">
</dataflow>
<dataflow id="219" from="X_I_addr" to="X_I_load" fromId="45" toId="55">
</dataflow>
<dataflow id="220" from="X_I_load" to="mul4" fromId="55" toId="56">
</dataflow>
<dataflow id="221" from="W_imag7_load" to="mul4" fromId="52" toId="56">
</dataflow>
<dataflow id="222" from="X_I_load" to="mul5" fromId="55" toId="57">
</dataflow>
<dataflow id="223" from="W_real15_load" to="mul5" fromId="51" toId="57">
</dataflow>
<dataflow id="224" from="X_R_load" to="mul6" fromId="53" toId="58">
</dataflow>
<dataflow id="225" from="W_imag7_load" to="mul6" fromId="52" toId="58">
</dataflow>
<dataflow id="226" from="X_R_load" to="mul" fromId="53" toId="59">
</dataflow>
<dataflow id="227" from="W_real15_load" to="mul" fromId="51" toId="59">
</dataflow>
<dataflow id="228" from="X_I_load" to="mul4" fromId="55" toId="60">
</dataflow>
<dataflow id="229" from="W_imag7_load" to="mul4" fromId="52" toId="60">
</dataflow>
<dataflow id="230" from="X_I_load" to="mul5" fromId="55" toId="61">
</dataflow>
<dataflow id="231" from="W_real15_load" to="mul5" fromId="51" toId="61">
</dataflow>
<dataflow id="232" from="X_R_load" to="mul6" fromId="53" toId="62">
</dataflow>
<dataflow id="233" from="W_imag7_load" to="mul6" fromId="52" toId="62">
</dataflow>
<dataflow id="234" from="mul" to="temp_R" fromId="59" toId="63">
</dataflow>
<dataflow id="235" from="mul4" to="temp_R" fromId="60" toId="63">
</dataflow>
<dataflow id="236" from="mul5" to="temp_I" fromId="61" toId="64">
</dataflow>
<dataflow id="237" from="mul6" to="temp_I" fromId="62" toId="64">
</dataflow>
<dataflow id="238" from="or_ln" to="zext_ln51" fromId="40" toId="65">
</dataflow>
<dataflow id="239" from="mul" to="temp_R" fromId="59" toId="66">
</dataflow>
<dataflow id="240" from="mul4" to="temp_R" fromId="60" toId="66">
</dataflow>
<dataflow id="241" from="mul5" to="temp_I" fromId="61" toId="67">
</dataflow>
<dataflow id="242" from="mul6" to="temp_I" fromId="62" toId="67">
</dataflow>
<dataflow id="243" from="X_R" to="X_R_addr_2" fromId="127" toId="68">
</dataflow>
<dataflow id="244" from="StgValue_177" to="X_R_addr_2" fromId="177" toId="68">
</dataflow>
<dataflow id="245" from="zext_ln51" to="X_R_addr_2" fromId="65" toId="68">
</dataflow>
<dataflow id="246" from="X_R_addr_2" to="X_R_load_2" fromId="68" toId="69">
</dataflow>
<dataflow id="247" from="X_I" to="X_I_addr_2" fromId="128" toId="70">
</dataflow>
<dataflow id="248" from="StgValue_177" to="X_I_addr_2" fromId="177" toId="70">
</dataflow>
<dataflow id="249" from="zext_ln51" to="X_I_addr_2" fromId="65" toId="70">
</dataflow>
<dataflow id="250" from="X_I_addr_2" to="X_I_load_2" fromId="70" toId="71">
</dataflow>
<dataflow id="251" from="mul" to="temp_R" fromId="59" toId="72">
</dataflow>
<dataflow id="252" from="mul4" to="temp_R" fromId="60" toId="72">
</dataflow>
<dataflow id="253" from="mul5" to="temp_I" fromId="61" toId="73">
</dataflow>
<dataflow id="254" from="mul6" to="temp_I" fromId="62" toId="73">
</dataflow>
<dataflow id="255" from="X_R_addr_2" to="X_R_load_2" fromId="68" toId="74">
</dataflow>
<dataflow id="256" from="X_I_addr_2" to="X_I_load_2" fromId="70" toId="75">
</dataflow>
<dataflow id="257" from="X_R_load_2" to="sub" fromId="74" toId="76">
</dataflow>
<dataflow id="258" from="temp_R" to="sub" fromId="72" toId="76">
</dataflow>
<dataflow id="259" from="X_I_load_2" to="sub2" fromId="75" toId="77">
</dataflow>
<dataflow id="260" from="temp_I" to="sub2" fromId="73" toId="77">
</dataflow>
<dataflow id="261" from="X_R_load_2" to="add" fromId="74" toId="78">
</dataflow>
<dataflow id="262" from="temp_R" to="add" fromId="72" toId="78">
</dataflow>
<dataflow id="263" from="X_I_load_2" to="add2" fromId="75" toId="79">
</dataflow>
<dataflow id="264" from="temp_I" to="add2" fromId="73" toId="79">
</dataflow>
<dataflow id="265" from="X_R_load_2" to="sub" fromId="74" toId="80">
</dataflow>
<dataflow id="266" from="temp_R" to="sub" fromId="72" toId="80">
</dataflow>
<dataflow id="267" from="X_I_load_2" to="sub2" fromId="75" toId="81">
</dataflow>
<dataflow id="268" from="temp_I" to="sub2" fromId="73" toId="81">
</dataflow>
<dataflow id="269" from="X_R_load_2" to="add" fromId="74" toId="82">
</dataflow>
<dataflow id="270" from="temp_R" to="add" fromId="72" toId="82">
</dataflow>
<dataflow id="271" from="X_I_load_2" to="add2" fromId="75" toId="83">
</dataflow>
<dataflow id="272" from="temp_I" to="add2" fromId="73" toId="83">
</dataflow>
<dataflow id="273" from="X_R_load_2" to="sub" fromId="74" toId="84">
</dataflow>
<dataflow id="274" from="temp_R" to="sub" fromId="72" toId="84">
</dataflow>
<dataflow id="275" from="X_I_load_2" to="sub2" fromId="75" toId="85">
</dataflow>
<dataflow id="276" from="temp_I" to="sub2" fromId="73" toId="85">
</dataflow>
<dataflow id="277" from="X_R_load_2" to="add" fromId="74" toId="86">
</dataflow>
<dataflow id="278" from="temp_R" to="add" fromId="72" toId="86">
</dataflow>
<dataflow id="279" from="X_I_load_2" to="add2" fromId="75" toId="87">
</dataflow>
<dataflow id="280" from="temp_I" to="add2" fromId="73" toId="87">
</dataflow>
<dataflow id="282" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="281" toId="88">
</dataflow>
<dataflow id="284" from="butterfly_loop_dft_loop_str" to="specloopname_ln0" fromId="283" toId="88">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="285" toId="89">
</dataflow>
<dataflow id="288" from="StgValue_287" to="empty" fromId="287" toId="89">
</dataflow>
<dataflow id="289" from="StgValue_287" to="empty" fromId="287" toId="89">
</dataflow>
<dataflow id="290" from="StgValue_287" to="empty" fromId="287" toId="89">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecPipeline" to="specpipeline_ln49" fromId="291" toId="90">
</dataflow>
<dataflow id="294" from="StgValue_293" to="specpipeline_ln49" fromId="293" toId="90">
</dataflow>
<dataflow id="296" from="StgValue_295" to="specpipeline_ln49" fromId="295" toId="90">
</dataflow>
<dataflow id="297" from="StgValue_295" to="specpipeline_ln49" fromId="295" toId="90">
</dataflow>
<dataflow id="298" from="StgValue_295" to="specpipeline_ln49" fromId="295" toId="90">
</dataflow>
<dataflow id="300" from="empty_3" to="specpipeline_ln49" fromId="299" toId="90">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="281" toId="91">
</dataflow>
<dataflow id="303" from="empty_1" to="specloopname_ln46" fromId="302" toId="91">
</dataflow>
<dataflow id="304" from="Out_R" to="Out_R_addr" fromId="129" toId="92">
</dataflow>
<dataflow id="305" from="StgValue_177" to="Out_R_addr" fromId="177" toId="92">
</dataflow>
<dataflow id="306" from="zext_ln54" to="Out_R_addr" fromId="42" toId="92">
</dataflow>
<dataflow id="307" from="sub" to="store_ln56" fromId="84" toId="93">
</dataflow>
<dataflow id="308" from="Out_R_addr" to="store_ln56" fromId="92" toId="93">
</dataflow>
<dataflow id="309" from="Out_I" to="Out_I_addr" fromId="130" toId="94">
</dataflow>
<dataflow id="310" from="StgValue_177" to="Out_I_addr" fromId="177" toId="94">
</dataflow>
<dataflow id="311" from="zext_ln54" to="Out_I_addr" fromId="42" toId="94">
</dataflow>
<dataflow id="312" from="sub2" to="store_ln57" fromId="85" toId="95">
</dataflow>
<dataflow id="313" from="Out_I_addr" to="store_ln57" fromId="94" toId="95">
</dataflow>
<dataflow id="314" from="Out_R" to="Out_R_addr_1" fromId="129" toId="96">
</dataflow>
<dataflow id="315" from="StgValue_177" to="Out_R_addr_1" fromId="177" toId="96">
</dataflow>
<dataflow id="316" from="zext_ln51" to="Out_R_addr_1" fromId="65" toId="96">
</dataflow>
<dataflow id="317" from="add" to="store_ln58" fromId="86" toId="97">
</dataflow>
<dataflow id="318" from="Out_R_addr_1" to="store_ln58" fromId="96" toId="97">
</dataflow>
<dataflow id="319" from="Out_I" to="Out_I_addr_1" fromId="130" toId="98">
</dataflow>
<dataflow id="320" from="StgValue_177" to="Out_I_addr_1" fromId="177" toId="98">
</dataflow>
<dataflow id="321" from="zext_ln51" to="Out_I_addr_1" fromId="65" toId="98">
</dataflow>
<dataflow id="322" from="add2" to="store_ln59" fromId="87" toId="99">
</dataflow>
<dataflow id="323" from="Out_I_addr_1" to="store_ln59" fromId="98" toId="99">
</dataflow>
<dataflow id="324" from="icmp_ln43" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="325" from="icmp_ln43" to="StgValue_10" fromId="21" toId="10">
</dataflow>
</dataflows>


</stg>
