set_max_delay 4.0 -rise_from clk2 -fall_from and1 -through * -to port2 -fall_to clk1 -ignore_clock_latency
