
<html><head><title>Virtuoso MultiTech Framework </title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-17" />
<meta name="CreateTime" content="1600409575" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso MultiTech Framework (VMT) flow that binds package designing in Virtuoso and SiP Layout." />
<meta name="DocTitle" content="Virtuoso MultiTech Framework User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Virtuoso MultiTech Framework" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vmtUser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-17" />
<meta name="ModifiedTime" content="1600409575" />
<meta name="NextFile" content="chap3_ct_multitech_flows.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso MultiTech Framework User Guide -- Virtuoso MultiTech Framework" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso MultiTech Framework" />
<meta name="prod_subfeature" content="Package Export" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vmtUserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vmtUserTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="vmtUser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap3_ct_multitech_flows.html" title="Virtuoso MultiTech Framework Flows">Virtuoso MultiTech Framework F ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso MultiTech Framework User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="74586"></a>Virtuoso MultiTech Framework <hr />
</h1>

<p>
<a id="pgfId-902182"></a>Virtuoso MultiTech Framework enables various Virtuoso Schematic&#8211;driven layout generation flows. Virtuoso Schematic Editor is the front-end application of choice for back-end tools. The basis of the flows is the use of unified libraries across systems.</p>
<a id="Filename:ct_about_multitech" title="About the Virtuoso MultiTech Framework"></a><p>
<a id="pgfId-919800"></a><a id="81145"></a>About the Virtuoso MultiTech Framework</p>
<p>
<a id="pgfId-918065"></a>The Framework provides a base set of services that allows you to design packages, modules, and boards using a variety of heterogeneous integration styles such as die stacking, wire bonding, interposers, and wafer-level packaging (WLP). The schematic for the system might be hierarchical, which consists of ICs, packages, and boards. The flow provides a multi-technology environment for simulation and implementation. </p>
<p>
<a id="pgfId-918066"></a>The integrated design system consists of two design concepts, logical design and physical layout. Logical design is the process by which the design intent is specified in a schematic. The schematic can be used for ideal or pre-layout simulation to verify that the intent matches the specification. In logical design, you assign part definition names to instances in the schematic: this association is used to bind the appropriate footprint and other CDF parameters. Creating a physical layout is the process by which the design intent is implemented and expressed in terms of components and routes. The part definition names on the schematic instance imply the name of the footprint that must be used during physical layout. </p>
<p>
<a id="pgfId-918251"></a>A layout generation process, <em>Generate All From Source</em>, is used to create the initial layout. Edits in the schematic can be propagated to the layout through an update flow called <em>Update Components and Nets</em>. Changes made in the SiP Layout can be checked against the schematic to provide the in-design layout-versus-schematic (LVS) check that ensures that the layout never departs too far from the schematic. This process is called <em>Check Against Source</em>. At any time in the physical layout process, you can cross-probe to identify corresponding parts, packages, and signals in the layout design and the schematic. </p>
<p>
<a id="pgfId-918292"></a>During the layout process or as a step after the layout is done, parts or all of the layout can be extracted using the high-accuracy 3D or planar extractors to create the frequency-dependent models known as <code>sparam</code>. These sparam models can be backannotated or stitched into the original schematic to create a more accurate simulation of the system. Subsequently, pre-and post-layout simulations can be compared to verify that the design specifications are met.</p>

<p>
<a id="pgfId-915742"></a></p>
<div class="webflare-div-image">
<img width="668" height="409" src="images/chap3-2.gif" /></div>

<p>
<a id="pgfId-910654"></a>The Virtuoso MultiTech Framework environment involves various tools, such as Cadence SiP Layout, Sigrity 3D-EM, Clarity solvers, Virtuoso Schematic Editor XL, <em><a actuate="user" class="URL" href="../Explorer/ExplorerTOC.html" show="replace" xml:link="simple">Virtuoso ADE Explorer</a></em>, <em><a actuate="user" class="URL" href="../assembler/assemblerTOC.html" show="replace" xml:link="simple">Virtuoso ADE Assembler</a></em>, and<em><a actuate="user" class="URL" href="../vivaxlug/vivaxlugTOC.html#firstpage" show="replace" xml:link="simple"> Virtuoso Visualization and Analysis XL</a></em>.</p>
<p>
<a id="pgfId-878514"></a>Here are the benefits of the Virtuoso MultiTech Framework:</p>
<ul><li>
<a id="pgfId-915204"></a>The Virtuoso MultiTech Framework combines the benefits of Virtuoso schematic driven Layout EXL methodology along with the features of the SiP Layout. </li><li>
<a id="pgfId-915703"></a>The key features of Layout EXL, such as generate from source, check against source, update connectivity and nets, cross-selection, and hierarchical schematic are available in SiP layout. </li><li>
<a id="pgfId-915712"></a>You can choose to work in the Virtuoso or Allegro environment.</li></ul>



<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="chap3_ct_multitech_flows.html" id="nex" title="Virtuoso MultiTech Framework Flows">Virtuoso MultiTech Framework F ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>