// Seed: 3656860996
module module_0;
  reg id_1;
  always @(id_1) id_1 <= #1 id_0 & 1;
  logic id_2;
  logic id_3;
  assign id_2 = 1'b0;
  logic id_4;
  always @(posedge 1, posedge id_2) begin
    id_2 = id_2;
  end
  logic id_5;
  type_11(
      1, 1, 1
  );
endmodule
