

================================================================
== Vivado HLS Report for 'GaussianBlur'
================================================================
* Date:           Fri May 26 21:01:34 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|     9.618|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2079001|  2079001|  2079001|  2079001|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2079000|  2079000|      1925|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1922|     1922|         4|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 3 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_buf_0_1 = alloca i8"   --->   Operation 8 'alloca' 'window_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%window_buf_0_1_5 = alloca i8"   --->   Operation 9 'alloca' 'window_buf_0_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%window_buf_0_2 = alloca i8"   --->   Operation 10 'alloca' 'window_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_buf_0_3 = alloca i8"   --->   Operation 11 'alloca' 'window_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_buf_1_1 = alloca i8"   --->   Operation 12 'alloca' 'window_buf_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_buf_1_1_5 = alloca i8"   --->   Operation 13 'alloca' 'window_buf_1_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_buf_1_2 = alloca i8"   --->   Operation 14 'alloca' 'window_buf_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%window_buf_1_3 = alloca i8"   --->   Operation 15 'alloca' 'window_buf_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%window_buf_2_1 = alloca i8"   --->   Operation 16 'alloca' 'window_buf_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%window_buf_2_1_5 = alloca i8"   --->   Operation 17 'alloca' 'window_buf_2_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_buf_2_2 = alloca i8"   --->   Operation 18 'alloca' 'window_buf_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_buf_2_3 = alloca i8"   --->   Operation 19 'alloca' 'window_buf_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%window_buf_3_1 = alloca i8"   --->   Operation 20 'alloca' 'window_buf_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%window_buf_3_1_1 = alloca i8"   --->   Operation 21 'alloca' 'window_buf_3_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%window_buf_3_2 = alloca i8"   --->   Operation 22 'alloca' 'window_buf_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%window_buf_3_3 = alloca i8"   --->   Operation 23 'alloca' 'window_buf_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%window_buf_4_1 = alloca i8"   --->   Operation 24 'alloca' 'window_buf_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%window_buf_4_1_1 = alloca i8"   --->   Operation 25 'alloca' 'window_buf_4_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%window_buf_4_2 = alloca i8"   --->   Operation 26 'alloca' 'window_buf_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%window_buf_4_3 = alloca i8"   --->   Operation 27 'alloca' 'window_buf_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str195, i32 0, i32 0, [1 x i8]* @p_str196, [1 x i8]* @p_str197, [1 x i8]* @p_str198, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str199, [1 x i8]* @p_str200)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%line_buf = alloca [1920 x i40], align 8" [cannyRectangle/HlsImProc.hpp:138]   --->   Operation 30 'alloca' 'line_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1920> <RAM>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %.loopexit" [cannyRectangle/HlsImProc.hpp:150]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%yi_0_i = phi i11 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 32 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.88ns)   --->   "%icmp_ln150 = icmp eq i11 %yi_0_i, -968" [cannyRectangle/HlsImProc.hpp:150]   --->   Operation 33 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.63ns)   --->   "%yi = add i11 %yi_0_i, 1" [cannyRectangle/HlsImProc.hpp:150]   --->   Operation 35 'add' 'yi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %"GaussianBlur<1920u, 1080u>.exit", label %.preheader4.i.preheader" [cannyRectangle/HlsImProc.hpp:150]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader4.i"   --->   Operation 37 'br' <Predicate = (!icmp_ln150)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = (icmp_ln150)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%xi_0_i = phi i11 [ %xi, %hls_label_1 ], [ 0, %.preheader4.i.preheader ]"   --->   Operation 39 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.88ns)   --->   "%icmp_ln151 = icmp eq i11 %xi_0_i, -128" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 40 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.63ns)   --->   "%xi = add i11 %xi_0_i, 1" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 41 'add' 'xi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i11 %xi_0_i to i64" [cannyRectangle/HlsImProc.hpp:160]   --->   Operation 42 'zext' 'zext_ln160' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr [1920 x i40]* %line_buf, i64 0, i64 %zext_ln160" [cannyRectangle/HlsImProc.hpp:160]   --->   Operation 43 'getelementptr' 'line_buf_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%line_buf_load = load i40* %line_buf_addr, align 8" [cannyRectangle/HlsImProc.hpp:164]   --->   Operation 44 'load' 'line_buf_load' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1920> <RAM>

State 4 <SV = 3> <Delay = 8.91>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%window_buf_0_1_6 = load i8* %window_buf_0_1_5"   --->   Operation 45 'load' 'window_buf_0_1_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%window_buf_0_2_1 = load i8* %window_buf_0_2"   --->   Operation 46 'load' 'window_buf_0_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%window_buf_0_3_1 = load i8* %window_buf_0_3"   --->   Operation 47 'load' 'window_buf_0_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%window_buf_1_1_6 = load i8* %window_buf_1_1_5"   --->   Operation 48 'load' 'window_buf_1_1_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%window_buf_1_2_1 = load i8* %window_buf_1_2"   --->   Operation 49 'load' 'window_buf_1_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%window_buf_1_3_1 = load i8* %window_buf_1_3"   --->   Operation 50 'load' 'window_buf_1_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%window_buf_2_1_6 = load i8* %window_buf_2_1_5"   --->   Operation 51 'load' 'window_buf_2_1_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%window_buf_2_2_1 = load i8* %window_buf_2_2"   --->   Operation 52 'load' 'window_buf_2_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%window_buf_2_3_1 = load i8* %window_buf_2_3"   --->   Operation 53 'load' 'window_buf_2_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%window_buf_3_1_2 = load i8* %window_buf_3_1_1"   --->   Operation 54 'load' 'window_buf_3_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%window_buf_3_2_1 = load i8* %window_buf_3_2"   --->   Operation 55 'load' 'window_buf_3_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%window_buf_3_3_1 = load i8* %window_buf_3_3"   --->   Operation 56 'load' 'window_buf_3_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%window_buf_4_1_2 = load i8* %window_buf_4_1_1"   --->   Operation 57 'load' 'window_buf_4_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%window_buf_4_2_1 = load i8* %window_buf_4_2"   --->   Operation 58 'load' 'window_buf_4_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%window_buf_4_3_1 = load i8* %window_buf_4_3"   --->   Operation 59 'load' 'window_buf_4_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 60 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %.loopexit.loopexit, label %hls_label_1" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%window_buf_0_1_loa = load i8* %window_buf_0_1" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 62 'load' 'window_buf_0_1_loa' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%window_buf_1_1_loa = load i8* %window_buf_1_1" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 63 'load' 'window_buf_1_1_loa' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%window_buf_2_1_loa = load i8* %window_buf_2_1" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 64 'load' 'window_buf_2_1_loa' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%window_buf_3_1_loa = load i8* %window_buf_3_1" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 65 'load' 'window_buf_3_1_loa' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%window_buf_4_1_loa = load i8* %window_buf_4_1" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 66 'load' 'window_buf_4_1_loa' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%line_buf_load = load i40* %line_buf_addr, align 8" [cannyRectangle/HlsImProc.hpp:164]   --->   Operation 67 'load' 'line_buf_load' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1920> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%window_buf_0_4 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %line_buf_load, i32 8, i32 15)" [cannyRectangle/HlsImProc.hpp:160]   --->   Operation 68 'partselect' 'window_buf_0_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%window_buf_1_4 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %line_buf_load, i32 16, i32 23)" [cannyRectangle/HlsImProc.hpp:160]   --->   Operation 69 'partselect' 'window_buf_1_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%window_buf_2_4 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %line_buf_load, i32 24, i32 31)" [cannyRectangle/HlsImProc.hpp:160]   --->   Operation 70 'partselect' 'window_buf_2_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%window_buf_3_4 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %line_buf_load, i32 32, i32 39)" [cannyRectangle/HlsImProc.hpp:160]   --->   Operation 71 'partselect' 'window_buf_3_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.63ns)   --->   "%window_buf_4_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo1)" [cannyRectangle/HlsImProc.hpp:164]   --->   Operation 72 'read' 'window_buf_4_4' <Predicate = (!icmp_ln151)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %line_buf_load, i32 8, i32 39)" [cannyRectangle/HlsImProc.hpp:164]   --->   Operation 73 'partselect' 'tmp' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_15_i = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 %window_buf_4_4, i32 %tmp)" [cannyRectangle/HlsImProc.hpp:164]   --->   Operation 74 'bitconcatenate' 'tmp_15_i' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.25ns)   --->   "store i40 %tmp_15_i, i40* %line_buf_addr, align 8" [cannyRectangle/HlsImProc.hpp:164]   --->   Operation 75 'store' <Predicate = (!icmp_ln151)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1920> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i8 %window_buf_0_1_loa to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 76 'zext' 'zext_ln182' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %window_buf_0_1_6, i2 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln182_1 = zext i10 %shl_ln to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 78 'zext' 'zext_ln182_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln182 = add i11 %zext_ln182, %zext_ln182_1" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 79 'add' 'add_ln182' <Predicate = (!icmp_ln151)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln182_2 = zext i11 %add_ln182 to i13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 80 'zext' 'zext_ln182_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln182_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %window_buf_0_2_1, i3 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 81 'bitconcatenate' 'shl_ln182_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln182_3 = zext i11 %shl_ln182_1 to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 82 'zext' 'zext_ln182_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln182_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_buf_0_2_1, i1 false)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 83 'bitconcatenate' 'shl_ln182_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln182_4 = zext i9 %shl_ln182_2 to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 84 'zext' 'zext_ln182_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.63ns)   --->   "%sub_ln182 = sub i12 %zext_ln182_3, %zext_ln182_4" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 85 'sub' 'sub_ln182' <Predicate = (!icmp_ln151)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i12 %sub_ln182 to i13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 86 'sext' 'sext_ln182' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.54ns)   --->   "%add_ln182_1 = add i13 %zext_ln182_2, %sext_ln182" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 87 'add' 'add_ln182_1' <Predicate = (!icmp_ln151)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln182_1 = sext i13 %add_ln182_1 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 88 'sext' 'sext_ln182_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln182_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %window_buf_0_3_1, i2 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 89 'bitconcatenate' 'shl_ln182_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln182_5 = zext i10 %shl_ln182_3 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 90 'zext' 'zext_ln182_5' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln182_6 = zext i8 %window_buf_0_4 to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 91 'zext' 'zext_ln182_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln182_4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %window_buf_1_1_loa, i2 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 92 'bitconcatenate' 'shl_ln182_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln182_7 = zext i10 %shl_ln182_4 to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 93 'zext' 'zext_ln182_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln182_2 = add i14 %zext_ln182_5, %sext_ln182_1" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 94 'add' 'add_ln182_2' <Predicate = (!icmp_ln151)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (1.73ns)   --->   "%add_ln182_3 = add i11 %zext_ln182_6, %zext_ln182_7" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 95 'add' 'add_ln182_3' <Predicate = (!icmp_ln151)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln182_8 = zext i11 %add_ln182_3 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 96 'zext' 'zext_ln182_8' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln182_4 = add i14 %add_ln182_2, %zext_ln182_8" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 97 'add' 'add_ln182_4' <Predicate = (!icmp_ln151)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln182_8 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %window_buf_1_3_1, i4 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 98 'bitconcatenate' 'shl_ln182_8' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln182_12 = zext i12 %shl_ln182_8 to i13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 99 'zext' 'zext_ln182_12' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln182_9 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %window_buf_1_4, i2 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 100 'bitconcatenate' 'shl_ln182_9' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln182_13 = zext i10 %shl_ln182_9 to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 101 'zext' 'zext_ln182_13' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln182_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %window_buf_2_1_loa, i3 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 102 'bitconcatenate' 'shl_ln182_s' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln182_14 = zext i11 %shl_ln182_s to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 103 'zext' 'zext_ln182_14' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln182_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_buf_2_1_loa, i1 false)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 104 'bitconcatenate' 'shl_ln182_10' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln182_15 = zext i9 %shl_ln182_10 to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 105 'zext' 'zext_ln182_15' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.63ns)   --->   "%sub_ln182_2 = sub i12 %zext_ln182_14, %zext_ln182_15" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 106 'sub' 'sub_ln182_2' <Predicate = (!icmp_ln151)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln182_5 = sext i12 %sub_ln182_2 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 107 'sext' 'sext_ln182_5' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln182_11 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %window_buf_2_1_6, i5 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 108 'bitconcatenate' 'shl_ln182_11' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln182_16 = zext i13 %shl_ln182_11 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 109 'zext' 'zext_ln182_16' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln182_12 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %window_buf_2_1_6, i3 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 110 'bitconcatenate' 'shl_ln182_12' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln182_17 = zext i11 %shl_ln182_12 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 111 'zext' 'zext_ln182_17' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.67ns)   --->   "%sub_ln182_3 = sub i14 %zext_ln182_16, %zext_ln182_17" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 112 'sub' 'sub_ln182_3' <Predicate = (!icmp_ln151)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln182_6 = sext i14 %sub_ln182_3 to i15" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 113 'sext' 'sext_ln182_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln182_15 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %window_buf_2_3_1, i5 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 114 'bitconcatenate' 'shl_ln182_15' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln182_21 = zext i13 %shl_ln182_15 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 115 'zext' 'zext_ln182_21' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln182_16 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %window_buf_2_3_1, i3 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 116 'bitconcatenate' 'shl_ln182_16' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln182_22 = zext i11 %shl_ln182_16 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 117 'zext' 'zext_ln182_22' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.67ns)   --->   "%sub_ln182_4 = sub i14 %zext_ln182_21, %zext_ln182_22" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 118 'sub' 'sub_ln182_4' <Predicate = (!icmp_ln151)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln182_7 = sext i14 %sub_ln182_4 to i15" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 119 'sext' 'sext_ln182_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln182_17 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %window_buf_2_4, i3 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 120 'bitconcatenate' 'shl_ln182_17' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln182_23 = zext i11 %shl_ln182_17 to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 121 'zext' 'zext_ln182_23' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln182_18 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_buf_2_4, i1 false)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 122 'bitconcatenate' 'shl_ln182_18' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln182_24 = zext i9 %shl_ln182_18 to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 123 'zext' 'zext_ln182_24' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.63ns)   --->   "%sub_ln182_5 = sub i12 %zext_ln182_23, %zext_ln182_24" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 124 'sub' 'sub_ln182_5' <Predicate = (!icmp_ln151)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln182_8 = sext i12 %sub_ln182_5 to i13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 125 'sext' 'sext_ln182_8' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln182_19 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %window_buf_3_1_loa, i2 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 126 'bitconcatenate' 'shl_ln182_19' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln182_25 = zext i10 %shl_ln182_19 to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 127 'zext' 'zext_ln182_25' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln182_20 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %window_buf_3_1_2, i4 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 128 'bitconcatenate' 'shl_ln182_20' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln182_26 = zext i12 %shl_ln182_20 to i13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 129 'zext' 'zext_ln182_26' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln182_23 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %window_buf_3_3_1, i4 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 130 'bitconcatenate' 'shl_ln182_23' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln182_29 = zext i12 %shl_ln182_23 to i13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 131 'zext' 'zext_ln182_29' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln182_24 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %window_buf_3_4, i2 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 132 'bitconcatenate' 'shl_ln182_24' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln182_30 = zext i10 %shl_ln182_24 to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 133 'zext' 'zext_ln182_30' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln182_31 = zext i8 %window_buf_4_1_loa to i9" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 134 'zext' 'zext_ln182_31' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln182_25 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %window_buf_4_1_2, i2 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 135 'bitconcatenate' 'shl_ln182_25' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln182_32 = zext i10 %shl_ln182_25 to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 136 'zext' 'zext_ln182_32' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln182_26 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %window_buf_4_2_1, i3 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 137 'bitconcatenate' 'shl_ln182_26' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln182_33 = zext i11 %shl_ln182_26 to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 138 'zext' 'zext_ln182_33' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln182_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %window_buf_4_2_1, i1 false)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 139 'bitconcatenate' 'shl_ln182_27' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln182_34 = zext i9 %shl_ln182_27 to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 140 'zext' 'zext_ln182_34' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.63ns)   --->   "%sub_ln182_7 = sub i12 %zext_ln182_33, %zext_ln182_34" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 141 'sub' 'sub_ln182_7' <Predicate = (!icmp_ln151)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln182_10 = sext i12 %sub_ln182_7 to i13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 142 'sext' 'sext_ln182_10' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln182_28 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %window_buf_4_3_1, i2 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 143 'bitconcatenate' 'shl_ln182_28' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln182_35 = zext i10 %shl_ln182_28 to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 144 'zext' 'zext_ln182_35' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln182_36 = zext i8 %window_buf_4_4 to i9" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 145 'zext' 'zext_ln182_36' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.81ns)   --->   "%add_ln182_8 = add i15 %sext_ln182_7, %sext_ln182_6" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 146 'add' 'add_ln182_8' <Predicate = (!icmp_ln151)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.54ns)   --->   "%add_ln182_11 = add i13 %sext_ln182_10, %sext_ln182_8" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 147 'add' 'add_ln182_11' <Predicate = (!icmp_ln151)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln182_12 = sext i13 %add_ln182_11 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 148 'sext' 'sext_ln182_12' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.67ns)   --->   "%add_ln182_12 = add i14 %sext_ln182_5, %sext_ln182_12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 149 'add' 'add_ln182_12' <Predicate = (!icmp_ln151)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.54ns)   --->   "%add_ln182_15 = add i13 %zext_ln182_26, %zext_ln182_12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 150 'add' 'add_ln182_15' <Predicate = (!icmp_ln151)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln182_37 = zext i13 %add_ln182_15 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 151 'zext' 'zext_ln182_37' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.73ns)   --->   "%add_ln182_16 = add i11 %zext_ln182_25, %zext_ln182_13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 152 'add' 'add_ln182_16' <Predicate = (!icmp_ln151)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln182_38 = zext i11 %add_ln182_16 to i13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 153 'zext' 'zext_ln182_38' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.54ns)   --->   "%add_ln182_17 = add i13 %zext_ln182_29, %zext_ln182_38" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 154 'add' 'add_ln182_17' <Predicate = (!icmp_ln151)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln182_39 = zext i13 %add_ln182_17 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 155 'zext' 'zext_ln182_39' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (1.67ns)   --->   "%add_ln182_18 = add i14 %zext_ln182_37, %zext_ln182_39" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 156 'add' 'add_ln182_18' <Predicate = (!icmp_ln151)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln182_19 = add i11 %zext_ln182_32, %zext_ln182_30" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 157 'add' 'add_ln182_19' <Predicate = (!icmp_ln151)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln182_41 = zext i11 %add_ln182_19 to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 158 'zext' 'zext_ln182_41' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.91ns)   --->   "%add_ln182_20 = add i9 %zext_ln182_36, %zext_ln182_31" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 159 'add' 'add_ln182_20' <Predicate = (!icmp_ln151)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln182_42 = zext i9 %add_ln182_20 to i11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 160 'zext' 'zext_ln182_42' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.73ns)   --->   "%add_ln182_21 = add i11 %zext_ln182_35, %zext_ln182_42" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 161 'add' 'add_ln182_21' <Predicate = (!icmp_ln151)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln182_43 = zext i11 %add_ln182_21 to i12" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 162 'zext' 'zext_ln182_43' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (1.63ns)   --->   "%add_ln182_22 = add i12 %zext_ln182_41, %zext_ln182_43" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 163 'add' 'add_ln182_22' <Predicate = (!icmp_ln151)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "store i8 %window_buf_4_4, i8* %window_buf_4_3" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 164 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "store i8 %window_buf_4_3_1, i8* %window_buf_4_2" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 165 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "store i8 %window_buf_4_2_1, i8* %window_buf_4_1_1" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 166 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "store i8 %window_buf_4_1_2, i8* %window_buf_4_1" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 167 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "store i8 %window_buf_3_4, i8* %window_buf_3_3" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 168 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %window_buf_3_3_1, i8* %window_buf_3_2" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 169 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %window_buf_3_2_1, i8* %window_buf_3_1_1" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 170 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %window_buf_3_1_2, i8* %window_buf_3_1" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 171 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_4, i8* %window_buf_2_3" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 172 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_3_1, i8* %window_buf_2_2" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 173 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_2_1, i8* %window_buf_2_1_5" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 174 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %window_buf_2_1_6, i8* %window_buf_2_1" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 175 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_4, i8* %window_buf_1_3" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 176 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_3_1, i8* %window_buf_1_2" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 177 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_2_1, i8* %window_buf_1_1_5" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 178 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %window_buf_1_1_6, i8* %window_buf_1_1" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 179 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_4, i8* %window_buf_0_3" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 180 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_3_1, i8* %window_buf_0_2" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 181 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_2_1, i8* %window_buf_0_1_5" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 182 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "store i8 %window_buf_0_1_6, i8* %window_buf_0_1" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 183 'store' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.61>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln182_2 = sext i14 %add_ln182_4 to i15" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 184 'sext' 'sext_ln182_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln182_5 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %window_buf_1_1_6, i4 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 185 'bitconcatenate' 'shl_ln182_5' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln182_9 = zext i12 %shl_ln182_5 to i15" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 186 'zext' 'zext_ln182_9' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (1.81ns)   --->   "%add_ln182_5 = add i15 %zext_ln182_9, %sext_ln182_2" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 187 'add' 'add_ln182_5' <Predicate = (!icmp_ln151)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln182_3 = sext i15 %add_ln182_5 to i16" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 188 'sext' 'sext_ln182_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln182_6 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %window_buf_1_2_1, i5 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 189 'bitconcatenate' 'shl_ln182_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln182_10 = zext i13 %shl_ln182_6 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 190 'zext' 'zext_ln182_10' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln182_7 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %window_buf_1_2_1, i3 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 191 'bitconcatenate' 'shl_ln182_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln182_11 = zext i11 %shl_ln182_7 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 192 'zext' 'zext_ln182_11' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (1.67ns)   --->   "%sub_ln182_1 = sub i14 %zext_ln182_10, %zext_ln182_11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 193 'sub' 'sub_ln182_1' <Predicate = (!icmp_ln151)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln182_4 = sext i14 %sub_ln182_1 to i16" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 194 'sext' 'sext_ln182_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln182_13 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %window_buf_2_2_1, i5 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 195 'bitconcatenate' 'shl_ln182_13' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln182_18 = zext i13 %shl_ln182_13 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 196 'zext' 'zext_ln182_18' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln182_14 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %window_buf_2_2_1, i2 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 197 'bitconcatenate' 'shl_ln182_14' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln182_19 = zext i10 %shl_ln182_14 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 198 'zext' 'zext_ln182_19' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.67ns)   --->   "%add_ln182_6 = add i14 %zext_ln182_19, %zext_ln182_18" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 199 'add' 'add_ln182_6' <Predicate = (!icmp_ln151)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln182_20 = zext i14 %add_ln182_6 to i16" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 200 'zext' 'zext_ln182_20' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln182_21 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %window_buf_3_2_1, i5 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 201 'bitconcatenate' 'shl_ln182_21' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln182_27 = zext i13 %shl_ln182_21 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 202 'zext' 'zext_ln182_27' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln182_22 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %window_buf_3_2_1, i3 0)" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 203 'bitconcatenate' 'shl_ln182_22' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln182_28 = zext i11 %shl_ln182_22 to i14" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 204 'zext' 'zext_ln182_28' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (1.67ns)   --->   "%sub_ln182_6 = sub i14 %zext_ln182_27, %zext_ln182_28" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 205 'sub' 'sub_ln182_6' <Predicate = (!icmp_ln151)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln182_9 = sext i14 %sub_ln182_6 to i16" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 206 'sext' 'sext_ln182_9' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln182_7 = add i16 %sext_ln182_4, %sext_ln182_3" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 207 'add' 'add_ln182_7' <Predicate = (!icmp_ln151)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln182_11 = sext i15 %add_ln182_8 to i16" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 208 'sext' 'sext_ln182_11' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln182_9 = add i16 %add_ln182_7, %sext_ln182_11" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 209 'add' 'add_ln182_9' <Predicate = (!icmp_ln151)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln182_10 = add i16 %zext_ln182_20, %sext_ln182_9" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 210 'add' 'add_ln182_10' <Predicate = (!icmp_ln151)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln182_13 = sext i14 %add_ln182_12 to i16" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 211 'sext' 'sext_ln182_13' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln182_13 = add i16 %add_ln182_10, %sext_ln182_13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 212 'add' 'add_ln182_13' <Predicate = (!icmp_ln151)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln182_14 = add i16 %add_ln182_9, %add_ln182_13" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 213 'add' 'add_ln182_14' <Predicate = (!icmp_ln151)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln182_40 = zext i14 %add_ln182_18 to i15" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 214 'zext' 'zext_ln182_40' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln182_44 = zext i12 %add_ln182_22 to i15" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 215 'zext' 'zext_ln182_44' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (1.81ns)   --->   "%add_ln182_23 = add i15 %zext_ln182_40, %zext_ln182_44" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 216 'add' 'add_ln182_23' <Predicate = (!icmp_ln151)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln182_45 = zext i15 %add_ln182_23 to i16" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 217 'zext' 'zext_ln182_45' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln182_24 = add i16 %add_ln182_14, %zext_ln182_45" [cannyRectangle/HlsImProc.hpp:182]   --->   Operation 218 'add' 'add_ln182_24' <Predicate = (!icmp_ln151)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln182_24, i32 8, i32 15)" [cannyRectangle/HlsImProc.hpp:190]   --->   Operation 219 'partselect' 'trunc_ln' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 220 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [cannyRectangle/HlsImProc.hpp:152]   --->   Operation 221 'specpipeline' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo2, i8 %trunc_ln)" [cannyRectangle/HlsImProc.hpp:190]   --->   Operation 222 'write' <Predicate = (!icmp_ln151)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_i)" [cannyRectangle/HlsImProc.hpp:191]   --->   Operation 223 'specregionend' 'empty_109' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [cannyRectangle/HlsImProc.hpp:151]   --->   Operation 224 'br' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11ns, clock uncertainty: 1.38ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('yi') with incoming values : ('yi', cannyRectangle/HlsImProc.hpp:150) [28]  (1.77 ns)

 <State 2>: 2.86ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln150', cannyRectangle/HlsImProc.hpp:150) [29]  (1.88 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('xi') with incoming values : ('xi', cannyRectangle/HlsImProc.hpp:151) [36]  (0 ns)
	'getelementptr' operation ('line_buf_addr', cannyRectangle/HlsImProc.hpp:160) [65]  (0 ns)
	'load' operation ('line_buf_load', cannyRectangle/HlsImProc.hpp:164) on array 'line_buf', cannyRectangle/HlsImProc.hpp:138 [66]  (3.25 ns)

 <State 4>: 8.92ns
The critical path consists of the following:
	fifo read on port 'fifo1' (cannyRectangle/HlsImProc.hpp:164) [71]  (3.63 ns)
	'add' operation ('add_ln182_20', cannyRectangle/HlsImProc.hpp:182) [189]  (1.92 ns)
	'add' operation ('add_ln182_21', cannyRectangle/HlsImProc.hpp:182) [191]  (1.73 ns)
	'add' operation ('add_ln182_22', cannyRectangle/HlsImProc.hpp:182) [193]  (1.64 ns)

 <State 5>: 9.62ns
The critical path consists of the following:
	'add' operation ('add_ln182_5', cannyRectangle/HlsImProc.hpp:182) [100]  (1.81 ns)
	'add' operation ('add_ln182_7', cannyRectangle/HlsImProc.hpp:182) [168]  (0 ns)
	'add' operation ('add_ln182_9', cannyRectangle/HlsImProc.hpp:182) [171]  (3.9 ns)
	'add' operation ('add_ln182_14', cannyRectangle/HlsImProc.hpp:182) [178]  (0 ns)
	'add' operation ('add_ln182_24', cannyRectangle/HlsImProc.hpp:182) [197]  (3.9 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo write on port 'fifo2' (cannyRectangle/HlsImProc.hpp:190) [199]  (3.63 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
