

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Thu Nov 21 01:37:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16034|  16034|  16034|  16034|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |- sizeLoop  |  16032|  16032|        49|         16|          4|  1000|    yes   |
        +------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 49


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 16, D = 49, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	51  / (tmp)
	8  / (!tmp)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	2  / true
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:11]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:12]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:13]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr inbounds float* %data0, i64 4" [../myAccel.c:53]   --->   Operation 62 'getelementptr' 'data0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data0_addr_1 = getelementptr inbounds float* %data0, i64 8" [../myAccel.c:53]   --->   Operation 63 'getelementptr' 'data0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data0_addr_2 = getelementptr inbounds float* %data0, i64 12" [../myAccel.c:53]   --->   Operation 64 'getelementptr' 'data0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %1" [../myAccel.c:27]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %.preheader2.preheader.3 ]"   --->   Operation 66 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.77ns)   --->   "%tmp = icmp eq i10 %i, -24" [../myAccel.c:27]   --->   Operation 67 'icmp' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.77ns)   --->   "%tmp_1 = icmp eq i10 %i, 0" [../myAccel.c:52]   --->   Operation 68 'icmp' 'tmp_1' <Predicate = (!tmp)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 69 [2/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 69 'readreq' 'data0_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %i, i2 0)" [../myAccel.c:62]   --->   Operation 70 'bitconcatenate' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 71 'readreq' 'data0_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_4 = zext i12 %tmp_2 to i64" [../myAccel.c:62]   --->   Operation 72 'zext' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %tmp_4" [../myAccel.c:62]   --->   Operation 73 'getelementptr' 'data1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:62]   --->   Operation 74 'readreq' 'data1_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %tmp_4" [../myAccel.c:103]   --->   Operation 75 'getelementptr' 'data2_addr' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 76 [1/1] (8.75ns)   --->   "%data0_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 76 'read' 'data0_read' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 77 [1/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:62]   --->   Operation 77 'readreq' 'data1_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 78 [1/1] (8.75ns)   --->   "%data0_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 78 'read' 'data0_read_1' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 79 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:62]   --->   Operation 79 'read' 'data1_addr_read' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_s = phi float [ undef, %0 ], [ %tempArrData0_load_3_3, %.preheader2.preheader.3 ]" [../myAccel.c:53]   --->   Operation 80 'phi' 'tempArrData0_load_0_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_4 = phi float [ undef, %0 ], [ %tempArrData0_load_3_2, %.preheader2.preheader.3 ]" [../myAccel.c:53]   --->   Operation 81 'phi' 'tempArrData0_load_0_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_5 = phi float [ undef, %0 ], [ %tempArrData0_load_3_1, %.preheader2.preheader.3 ]" [../myAccel.c:53]   --->   Operation 82 'phi' 'tempArrData0_load_0_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_6 = phi float [ undef, %0 ], [ %tempArrData0_load_3, %.preheader2.preheader.3 ]" [../myAccel.c:69]   --->   Operation 83 'phi' 'tempArrData0_load_0_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../myAccel.c:27]   --->   Operation 85 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [../myAccel.c:27]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (8.75ns)   --->   "%data0_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 87 'read' 'data0_read_2' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_7 : Operation 88 [1/1] (8.75ns)   --->   "%data1_addr_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:62]   --->   Operation 88 'read' 'data1_addr_read_1' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_7 : Operation 89 [2/2] (8.75ns)   --->   "%data0_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 89 'readreq' 'data0_addr_3_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 90 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %._crit_edge.0.0, label %.preheader2.preheader.0" [../myAccel.c:52]   --->   Operation 90 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_8 : Operation 91 [1/1] (8.75ns)   --->   "%data0_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:53]   --->   Operation 91 'read' 'data0_read_3' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_8 : Operation 92 [1/1] (8.75ns)   --->   "%data1_addr_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:62]   --->   Operation 92 'read' 'data1_addr_read_2' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_8 : Operation 93 [1/2] (8.75ns)   --->   "%data0_addr_3_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 93 'readreq' 'data0_addr_3_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 94 [1/1] (1.76ns)   --->   "br label %.preheader2.preheader.0" [../myAccel.c:54]   --->   Operation 94 'br' <Predicate = (!tmp & tmp_1)> <Delay = 1.76>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_1 = phi float [ %data0_read_1, %._crit_edge.0.0 ], [ %tempArrData0_load_0_5, %2 ]" [../myAccel.c:53]   --->   Operation 95 'phi' 'tempArrData0_load_0_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tempArrData0_load = phi float [ %data0_read, %._crit_edge.0.0 ], [ %tempArrData0_load_0_6, %2 ]" [../myAccel.c:53]   --->   Operation 96 'phi' 'tempArrData0_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 97 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %tempArrData0_load, %data1_addr_read" [../myAccel.c:69]   --->   Operation 97 'fmul' 'tmp_6' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [4/4] (5.70ns)   --->   "%tmp_34_0_1 = fmul float %tempArrData0_load_0_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 98 'fmul' 'tmp_34_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (8.75ns)   --->   "%data1_addr_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:62]   --->   Operation 99 'read' 'data1_addr_read_3' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_9 : Operation 100 [1/1] (8.75ns)   --->   "%data0_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:53]   --->   Operation 100 'read' 'data0_addr_read' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_3 = phi float [ %data0_read_3, %._crit_edge.0.0 ], [ %tempArrData0_load_0_s, %2 ]" [../myAccel.c:53]   --->   Operation 101 'phi' 'tempArrData0_load_0_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tempArrData0_load_0_2 = phi float [ %data0_read_2, %._crit_edge.0.0 ], [ %tempArrData0_load_0_4, %2 ]" [../myAccel.c:53]   --->   Operation 102 'phi' 'tempArrData0_load_0_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 103 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %tempArrData0_load, %data1_addr_read" [../myAccel.c:69]   --->   Operation 103 'fmul' 'tmp_6' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [3/4] (5.70ns)   --->   "%tmp_34_0_1 = fmul float %tempArrData0_load_0_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 104 'fmul' 'tmp_34_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [4/4] (5.70ns)   --->   "%tmp_34_0_2 = fmul float %tempArrData0_load_0_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 105 'fmul' 'tmp_34_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [4/4] (5.70ns)   --->   "%tmp_34_0_3 = fmul float %tempArrData0_load_0_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 106 'fmul' 'tmp_34_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (8.75ns)   --->   "%data0_addr_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:53]   --->   Operation 107 'read' 'data0_addr_read_1' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 108 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %tempArrData0_load, %data1_addr_read" [../myAccel.c:69]   --->   Operation 108 'fmul' 'tmp_6' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [2/4] (5.70ns)   --->   "%tmp_34_0_1 = fmul float %tempArrData0_load_0_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 109 'fmul' 'tmp_34_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [3/4] (5.70ns)   --->   "%tmp_34_0_2 = fmul float %tempArrData0_load_0_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 110 'fmul' 'tmp_34_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [3/4] (5.70ns)   --->   "%tmp_34_0_3 = fmul float %tempArrData0_load_0_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 111 'fmul' 'tmp_34_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (8.75ns)   --->   "%data0_addr_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:53]   --->   Operation 112 'read' 'data0_addr_read_2' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_11 : Operation 113 [2/2] (8.75ns)   --->   "%data0_addr_7_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_1, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 113 'readreq' 'data0_addr_7_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 114 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %tempArrData0_load, %data1_addr_read" [../myAccel.c:69]   --->   Operation 114 'fmul' 'tmp_6' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/4] (5.70ns)   --->   "%tmp_34_0_1 = fmul float %tempArrData0_load_0_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 115 'fmul' 'tmp_34_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [2/4] (5.70ns)   --->   "%tmp_34_0_2 = fmul float %tempArrData0_load_0_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 116 'fmul' 'tmp_34_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [2/4] (5.70ns)   --->   "%tmp_34_0_3 = fmul float %tempArrData0_load_0_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 117 'fmul' 'tmp_34_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %._crit_edge.1.0, label %.preheader2.preheader.1" [../myAccel.c:52]   --->   Operation 118 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_12 : Operation 119 [1/1] (8.75ns)   --->   "%data0_addr_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [../myAccel.c:53]   --->   Operation 119 'read' 'data0_addr_read_3' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_12 : Operation 120 [1/2] (8.75ns)   --->   "%data0_addr_7_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_1, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 120 'readreq' 'data0_addr_7_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 121 [1/4] (5.70ns)   --->   "%tmp_34_0_2 = fmul float %tempArrData0_load_0_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 121 'fmul' 'tmp_34_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/4] (5.70ns)   --->   "%tmp_34_0_3 = fmul float %tempArrData0_load_0_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 122 'fmul' 'tmp_34_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (1.76ns)   --->   "br label %.preheader2.preheader.1" [../myAccel.c:54]   --->   Operation 123 'br' <Predicate = (!tmp & tmp_1)> <Delay = 1.76>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tempArrData0_load_1_1 = phi float [ %data0_addr_read_1, %._crit_edge.1.0 ], [ %tempArrData0_load_0_1, %.preheader2.preheader.0 ]" [../myAccel.c:53]   --->   Operation 124 'phi' 'tempArrData0_load_1_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tempArrData0_load_1 = phi float [ %data0_addr_read, %._crit_edge.1.0 ], [ %tempArrData0_load, %.preheader2.preheader.0 ]" [../myAccel.c:53]   --->   Operation 125 'phi' 'tempArrData0_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 126 [4/4] (5.70ns)   --->   "%tmp_34_1 = fmul float %tempArrData0_load_1, %data1_addr_read" [../myAccel.c:69]   --->   Operation 126 'fmul' 'tmp_34_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [4/4] (5.70ns)   --->   "%tmp_34_1_1 = fmul float %tempArrData0_load_1_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 127 'fmul' 'tmp_34_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (8.75ns)   --->   "%data0_addr_1_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:53]   --->   Operation 128 'read' 'data0_addr_1_read' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_13 : Operation 129 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 129 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tempArrData0_load_1_3 = phi float [ %data0_addr_read_3, %._crit_edge.1.0 ], [ %tempArrData0_load_0_3, %.preheader2.preheader.0 ]" [../myAccel.c:53]   --->   Operation 130 'phi' 'tempArrData0_load_1_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%tempArrData0_load_1_2 = phi float [ %data0_addr_read_2, %._crit_edge.1.0 ], [ %tempArrData0_load_0_2, %.preheader2.preheader.0 ]" [../myAccel.c:53]   --->   Operation 131 'phi' 'tempArrData0_load_1_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 132 [3/4] (5.70ns)   --->   "%tmp_34_1 = fmul float %tempArrData0_load_1, %data1_addr_read" [../myAccel.c:69]   --->   Operation 132 'fmul' 'tmp_34_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [3/4] (5.70ns)   --->   "%tmp_34_1_1 = fmul float %tempArrData0_load_1_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 133 'fmul' 'tmp_34_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_34_1_2 = fmul float %tempArrData0_load_1_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 134 'fmul' 'tmp_34_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [4/4] (5.70ns)   --->   "%tmp_34_1_3 = fmul float %tempArrData0_load_1_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 135 'fmul' 'tmp_34_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (8.75ns)   --->   "%data0_addr_1_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:53]   --->   Operation 136 'read' 'data0_addr_1_read_1' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_14 : Operation 137 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 137 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 138 [2/4] (5.70ns)   --->   "%tmp_34_1 = fmul float %tempArrData0_load_1, %data1_addr_read" [../myAccel.c:69]   --->   Operation 138 'fmul' 'tmp_34_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [2/4] (5.70ns)   --->   "%tmp_34_1_1 = fmul float %tempArrData0_load_1_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 139 'fmul' 'tmp_34_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [3/4] (5.70ns)   --->   "%tmp_34_1_2 = fmul float %tempArrData0_load_1_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 140 'fmul' 'tmp_34_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [3/4] (5.70ns)   --->   "%tmp_34_1_3 = fmul float %tempArrData0_load_1_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 141 'fmul' 'tmp_34_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (8.75ns)   --->   "%data0_addr_1_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:53]   --->   Operation 142 'read' 'data0_addr_1_read_2' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_15 : Operation 143 [2/2] (8.75ns)   --->   "%data0_addr_11_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_2, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 143 'readreq' 'data0_addr_11_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_15 : Operation 144 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 144 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 145 [1/4] (5.70ns)   --->   "%tmp_34_1 = fmul float %tempArrData0_load_1, %data1_addr_read" [../myAccel.c:69]   --->   Operation 145 'fmul' 'tmp_34_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/4] (5.70ns)   --->   "%tmp_34_1_1 = fmul float %tempArrData0_load_1_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 146 'fmul' 'tmp_34_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [2/4] (5.70ns)   --->   "%tmp_34_1_2 = fmul float %tempArrData0_load_1_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 147 'fmul' 'tmp_34_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [2/4] (5.70ns)   --->   "%tmp_34_1_3 = fmul float %tempArrData0_load_1_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 148 'fmul' 'tmp_34_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %._crit_edge.2.0, label %.preheader2.preheader.2" [../myAccel.c:52]   --->   Operation 149 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_16 : Operation 150 [1/1] (8.75ns)   --->   "%data0_addr_1_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_1) nounwind" [../myAccel.c:53]   --->   Operation 150 'read' 'data0_addr_1_read_3' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 151 [1/2] (8.75ns)   --->   "%data0_addr_11_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr_2, i32 4) nounwind" [../myAccel.c:53]   --->   Operation 151 'readreq' 'data0_addr_11_req' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 152 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 152 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 153 [1/4] (5.70ns)   --->   "%tmp_34_1_2 = fmul float %tempArrData0_load_1_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 153 'fmul' 'tmp_34_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/4] (5.70ns)   --->   "%tmp_34_1_3 = fmul float %tempArrData0_load_1_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 154 'fmul' 'tmp_34_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (1.76ns)   --->   "br label %.preheader2.preheader.2" [../myAccel.c:54]   --->   Operation 155 'br' <Predicate = (!tmp & tmp_1)> <Delay = 1.76>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%tempArrData0_load_2_1 = phi float [ %data0_addr_1_read_1, %._crit_edge.2.0 ], [ %tempArrData0_load_1_1, %.preheader2.preheader.1 ]" [../myAccel.c:53]   --->   Operation 156 'phi' 'tempArrData0_load_2_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%tempArrData0_load_2 = phi float [ %data0_addr_1_read, %._crit_edge.2.0 ], [ %tempArrData0_load_1, %.preheader2.preheader.1 ]" [../myAccel.c:53]   --->   Operation 157 'phi' 'tempArrData0_load_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 158 [4/4] (5.70ns)   --->   "%tmp_34_2 = fmul float %tempArrData0_load_2, %data1_addr_read" [../myAccel.c:69]   --->   Operation 158 'fmul' 'tmp_34_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [4/4] (5.70ns)   --->   "%tmp_34_2_1 = fmul float %tempArrData0_load_2_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 159 'fmul' 'tmp_34_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (8.75ns)   --->   "%data0_addr_2_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_2) nounwind" [../myAccel.c:53]   --->   Operation 160 'read' 'data0_addr_2_read' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_17 : Operation 161 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_6, %tmp_34_0_1" [../myAccel.c:101]   --->   Operation 161 'fadd' 'tmp_s' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [5/5] (7.25ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 162 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%tempArrData0_load_2_3 = phi float [ %data0_addr_1_read_3, %._crit_edge.2.0 ], [ %tempArrData0_load_1_3, %.preheader2.preheader.1 ]" [../myAccel.c:53]   --->   Operation 163 'phi' 'tempArrData0_load_2_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%tempArrData0_load_2_2 = phi float [ %data0_addr_1_read_2, %._crit_edge.2.0 ], [ %tempArrData0_load_1_2, %.preheader2.preheader.1 ]" [../myAccel.c:53]   --->   Operation 164 'phi' 'tempArrData0_load_2_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 165 [3/4] (5.70ns)   --->   "%tmp_34_2 = fmul float %tempArrData0_load_2, %data1_addr_read" [../myAccel.c:69]   --->   Operation 165 'fmul' 'tmp_34_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [3/4] (5.70ns)   --->   "%tmp_34_2_1 = fmul float %tempArrData0_load_2_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 166 'fmul' 'tmp_34_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [4/4] (5.70ns)   --->   "%tmp_34_2_2 = fmul float %tempArrData0_load_2_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 167 'fmul' 'tmp_34_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [4/4] (5.70ns)   --->   "%tmp_34_2_3 = fmul float %tempArrData0_load_2_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 168 'fmul' 'tmp_34_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %._crit_edge.3.0, label %.preheader2.preheader.3" [../myAccel.c:52]   --->   Operation 169 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_18 : Operation 170 [1/1] (8.75ns)   --->   "%data0_addr_2_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_2) nounwind" [../myAccel.c:53]   --->   Operation 170 'read' 'data0_addr_2_read_1' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_18 : Operation 171 [5/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 171 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [4/5] (7.25ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 172 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 173 [2/4] (5.70ns)   --->   "%tmp_34_2 = fmul float %tempArrData0_load_2, %data1_addr_read" [../myAccel.c:69]   --->   Operation 173 'fmul' 'tmp_34_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [2/4] (5.70ns)   --->   "%tmp_34_2_1 = fmul float %tempArrData0_load_2_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 174 'fmul' 'tmp_34_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [3/4] (5.70ns)   --->   "%tmp_34_2_2 = fmul float %tempArrData0_load_2_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 175 'fmul' 'tmp_34_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 176 [3/4] (5.70ns)   --->   "%tmp_34_2_3 = fmul float %tempArrData0_load_2_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 176 'fmul' 'tmp_34_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (8.75ns)   --->   "%data0_addr_2_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_2) nounwind" [../myAccel.c:53]   --->   Operation 177 'read' 'data0_addr_2_read_2' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_19 : Operation 178 [4/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 178 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [3/5] (7.25ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 179 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 180 [1/4] (5.70ns)   --->   "%tmp_34_2 = fmul float %tempArrData0_load_2, %data1_addr_read" [../myAccel.c:69]   --->   Operation 180 'fmul' 'tmp_34_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/4] (5.70ns)   --->   "%tmp_34_2_1 = fmul float %tempArrData0_load_2_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 181 'fmul' 'tmp_34_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [2/4] (5.70ns)   --->   "%tmp_34_2_2 = fmul float %tempArrData0_load_2_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 182 'fmul' 'tmp_34_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [2/4] (5.70ns)   --->   "%tmp_34_2_3 = fmul float %tempArrData0_load_2_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 183 'fmul' 'tmp_34_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (8.75ns)   --->   "%data0_addr_2_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr_2) nounwind" [../myAccel.c:53]   --->   Operation 184 'read' 'data0_addr_2_read_3' <Predicate = (!tmp & tmp_1)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_20 : Operation 185 [3/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 185 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [2/5] (7.25ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 186 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.47>
ST_21 : Operation 187 [1/4] (5.70ns)   --->   "%tmp_34_2_2 = fmul float %tempArrData0_load_2_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 187 'fmul' 'tmp_34_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/4] (5.70ns)   --->   "%tmp_34_2_3 = fmul float %tempArrData0_load_2_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 188 'fmul' 'tmp_34_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (1.76ns)   --->   "br label %.preheader2.preheader.3" [../myAccel.c:54]   --->   Operation 189 'br' <Predicate = (!tmp & tmp_1)> <Delay = 1.76>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%tempArrData0_load_3_1 = phi float [ %data0_addr_2_read_1, %._crit_edge.3.0 ], [ %tempArrData0_load_2_1, %.preheader2.preheader.2 ]" [../myAccel.c:53]   --->   Operation 190 'phi' 'tempArrData0_load_3_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%tempArrData0_load_3 = phi float [ %data0_addr_2_read, %._crit_edge.3.0 ], [ %tempArrData0_load_2, %.preheader2.preheader.2 ]" [../myAccel.c:69]   --->   Operation 191 'phi' 'tempArrData0_load_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 192 [4/4] (5.70ns)   --->   "%tmp_34_3 = fmul float %tempArrData0_load_3, %data1_addr_read" [../myAccel.c:69]   --->   Operation 192 'fmul' 'tmp_34_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [4/4] (5.70ns)   --->   "%tmp_34_3_1 = fmul float %tempArrData0_load_3_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 193 'fmul' 'tmp_34_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [2/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 194 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/5] (7.25ns)   --->   "%tmp_11_1 = fadd float %tmp_34_1, %tmp_34_1_1" [../myAccel.c:101]   --->   Operation 195 'fadd' 'tmp_11_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [5/5] (7.25ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 196 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%tempArrData0_load_3_3 = phi float [ %data0_addr_2_read_3, %._crit_edge.3.0 ], [ %tempArrData0_load_2_3, %.preheader2.preheader.2 ]" [../myAccel.c:53]   --->   Operation 197 'phi' 'tempArrData0_load_3_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%tempArrData0_load_3_2 = phi float [ %data0_addr_2_read_2, %._crit_edge.3.0 ], [ %tempArrData0_load_2_2, %.preheader2.preheader.2 ]" [../myAccel.c:53]   --->   Operation 198 'phi' 'tempArrData0_load_3_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 199 [3/4] (5.70ns)   --->   "%tmp_34_3 = fmul float %tempArrData0_load_3, %data1_addr_read" [../myAccel.c:69]   --->   Operation 199 'fmul' 'tmp_34_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 200 [3/4] (5.70ns)   --->   "%tmp_34_3_1 = fmul float %tempArrData0_load_3_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 200 'fmul' 'tmp_34_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [4/4] (5.70ns)   --->   "%tmp_34_3_2 = fmul float %tempArrData0_load_3_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 201 'fmul' 'tmp_34_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 202 [4/4] (5.70ns)   --->   "%tmp_34_3_3 = fmul float %tempArrData0_load_3_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 202 'fmul' 'tmp_34_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_s, %tmp_34_0_2" [../myAccel.c:101]   --->   Operation 203 'fadd' 'tmp_8' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 204 [5/5] (7.25ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 204 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [4/5] (7.25ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 205 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 206 [2/4] (5.70ns)   --->   "%tmp_34_3 = fmul float %tempArrData0_load_3, %data1_addr_read" [../myAccel.c:69]   --->   Operation 206 'fmul' 'tmp_34_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [2/4] (5.70ns)   --->   "%tmp_34_3_1 = fmul float %tempArrData0_load_3_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 207 'fmul' 'tmp_34_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [3/4] (5.70ns)   --->   "%tmp_34_3_2 = fmul float %tempArrData0_load_3_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 208 'fmul' 'tmp_34_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [3/4] (5.70ns)   --->   "%tmp_34_3_3 = fmul float %tempArrData0_load_3_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 209 'fmul' 'tmp_34_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 210 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [4/5] (7.25ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 211 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 212 [3/5] (7.25ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 212 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 213 [1/4] (5.70ns)   --->   "%tmp_34_3 = fmul float %tempArrData0_load_3, %data1_addr_read" [../myAccel.c:69]   --->   Operation 213 'fmul' 'tmp_34_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 214 [1/4] (5.70ns)   --->   "%tmp_34_3_1 = fmul float %tempArrData0_load_3_1, %data1_addr_read_1" [../myAccel.c:69]   --->   Operation 214 'fmul' 'tmp_34_3_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 215 [2/4] (5.70ns)   --->   "%tmp_34_3_2 = fmul float %tempArrData0_load_3_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 215 'fmul' 'tmp_34_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [2/4] (5.70ns)   --->   "%tmp_34_3_3 = fmul float %tempArrData0_load_3_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 216 'fmul' 'tmp_34_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 217 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 217 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 218 [3/5] (7.25ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 218 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 219 [2/5] (7.25ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 219 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 220 [1/4] (5.70ns)   --->   "%tmp_34_3_2 = fmul float %tempArrData0_load_3_2, %data1_addr_read_2" [../myAccel.c:69]   --->   Operation 220 'fmul' 'tmp_34_3_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/4] (5.70ns)   --->   "%tmp_34_3_3 = fmul float %tempArrData0_load_3_3, %data1_addr_read_3" [../myAccel.c:69]   --->   Operation 221 'fmul' 'tmp_34_3_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 222 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [2/5] (7.25ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 223 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 224 [1/5] (7.25ns)   --->   "%tmp_11_2 = fadd float %tmp_34_2, %tmp_34_2_1" [../myAccel.c:101]   --->   Operation 224 'fadd' 'tmp_11_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [5/5] (7.25ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 225 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 226 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 226 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 227 [1/5] (7.25ns)   --->   "%tmp_14_1 = fadd float %tmp_11_1, %tmp_34_1_2" [../myAccel.c:101]   --->   Operation 227 'fadd' 'tmp_14_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 228 [5/5] (7.25ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 228 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [4/5] (7.25ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 229 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 230 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %tmp_34_0_3" [../myAccel.c:101]   --->   Operation 230 'fadd' 'tmp_9' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [5/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 231 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 232 [4/5] (7.25ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 232 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 233 [3/5] (7.25ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 233 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 234 [1/1] (6.78ns)   --->   "%tmp_13 = fcmp ole float %tmp_9, 1.000000e+02" [../myAccel.c:104]   --->   Operation 234 'fcmp' 'tmp_13' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 235 [4/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 235 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 236 [3/5] (7.25ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 236 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 237 [2/5] (7.25ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 237 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 238 [3/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 238 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [2/5] (7.25ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 239 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 240 [1/5] (7.25ns)   --->   "%tmp_11_3 = fadd float %tmp_34_3, %tmp_34_3_1" [../myAccel.c:101]   --->   Operation 240 'fadd' 'tmp_11_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 241 [2/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 241 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 242 [1/5] (7.25ns)   --->   "%tmp_14_2 = fadd float %tmp_11_2, %tmp_34_2_2" [../myAccel.c:101]   --->   Operation 242 'fadd' 'tmp_14_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 243 [5/5] (7.25ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 243 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 244 [1/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_14_1, %tmp_34_1_3" [../myAccel.c:101]   --->   Operation 244 'fadd' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 245 [5/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 245 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 246 [4/5] (7.25ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 246 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.76>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9_to_int = bitcast float %tmp_9 to i32" [../myAccel.c:104]   --->   Operation 247 'bitcast' 'tmp_9_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_9_to_int, i32 23, i32 30)" [../myAccel.c:104]   --->   Operation 248 'partselect' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %tmp_9_to_int to i23" [../myAccel.c:104]   --->   Operation 249 'trunc' 'tmp_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 250 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_5, -1" [../myAccel.c:104]   --->   Operation 250 'icmp' 'notlhs' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 251 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_10, 0" [../myAccel.c:104]   --->   Operation 251 'icmp' 'notrhs' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_12 = or i1 %notrhs, %notlhs" [../myAccel.c:104]   --->   Operation 252 'or' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_14 = and i1 %tmp_12, %tmp_13" [../myAccel.c:104]   --->   Operation 253 'and' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_17_1_to_int = bitcast float %tmp_17_1 to i32" [../myAccel.c:104]   --->   Operation 254 'bitcast' 'tmp_17_1_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_17_1_to_int, i32 23, i32 30)" [../myAccel.c:104]   --->   Operation 255 'partselect' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %tmp_17_1_to_int to i23" [../myAccel.c:104]   --->   Operation 256 'trunc' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 257 [1/1] (1.55ns)   --->   "%notlhs5 = icmp ne i8 %tmp_15, -1" [../myAccel.c:104]   --->   Operation 257 'icmp' 'notlhs5' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 258 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_16, 0" [../myAccel.c:104]   --->   Operation 258 'icmp' 'notrhs6' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_17 = or i1 %notrhs6, %notlhs5" [../myAccel.c:104]   --->   Operation 259 'or' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 260 [1/1] (6.78ns)   --->   "%tmp_18 = fcmp ole float %tmp_17_1, 1.000000e+02" [../myAccel.c:104]   --->   Operation 260 'fcmp' 'tmp_18' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_19 = and i1 %tmp_17, %tmp_18" [../myAccel.c:104]   --->   Operation 261 'and' 'tmp_19' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 262 [4/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 262 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 263 [3/5] (7.25ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 263 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 264 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_30 = or i1 %tmp_19, %tmp_14" [../myAccel.c:132]   --->   Operation 264 'or' 'tmp_30' <Predicate = (!tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 265 [3/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 265 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 266 [2/5] (7.25ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 266 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 267 [2/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 267 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 268 [1/5] (7.25ns)   --->   "%tmp_14_3 = fadd float %tmp_11_3, %tmp_34_3_2" [../myAccel.c:101]   --->   Operation 268 'fadd' 'tmp_14_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 269 [1/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_14_2, %tmp_34_2_3" [../myAccel.c:101]   --->   Operation 269 'fadd' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 270 [5/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 270 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 271 [1/1] (6.78ns)   --->   "%tmp_23 = fcmp ole float %tmp_17_2, 1.000000e+02" [../myAccel.c:104]   --->   Operation 271 'fcmp' 'tmp_23' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 272 [4/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 272 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 273 [3/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 273 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 274 [2/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 274 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 275 [1/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_14_3, %tmp_34_3_3" [../myAccel.c:101]   --->   Operation 275 'fadd' 'tmp_17_3' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.76>
ST_40 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_17_2_to_int = bitcast float %tmp_17_2 to i32" [../myAccel.c:104]   --->   Operation 276 'bitcast' 'tmp_17_2_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_17_2_to_int, i32 23, i32 30)" [../myAccel.c:104]   --->   Operation 277 'partselect' 'tmp_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %tmp_17_2_to_int to i23" [../myAccel.c:104]   --->   Operation 278 'trunc' 'tmp_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 279 [1/1] (1.55ns)   --->   "%notlhs7 = icmp ne i8 %tmp_20, -1" [../myAccel.c:104]   --->   Operation 279 'icmp' 'notlhs7' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 280 [1/1] (2.44ns)   --->   "%notrhs8 = icmp eq i23 %tmp_21, 0" [../myAccel.c:104]   --->   Operation 280 'icmp' 'notrhs8' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_22 = or i1 %notrhs8, %notlhs7" [../myAccel.c:104]   --->   Operation 281 'or' 'tmp_22' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_24 = and i1 %tmp_22, %tmp_23" [../myAccel.c:104]   --->   Operation 282 'and' 'tmp_24' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_17_3_to_int = bitcast float %tmp_17_3 to i32" [../myAccel.c:104]   --->   Operation 283 'bitcast' 'tmp_17_3_to_int' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_17_3_to_int, i32 23, i32 30)" [../myAccel.c:104]   --->   Operation 284 'partselect' 'tmp_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i32 %tmp_17_3_to_int to i23" [../myAccel.c:104]   --->   Operation 285 'trunc' 'tmp_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 286 [1/1] (1.55ns)   --->   "%notlhs9 = icmp ne i8 %tmp_25, -1" [../myAccel.c:104]   --->   Operation 286 'icmp' 'notlhs9' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 287 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_26, 0" [../myAccel.c:104]   --->   Operation 287 'icmp' 'notrhs1' <Predicate = (!tmp)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_27 = or i1 %notrhs1, %notlhs9" [../myAccel.c:104]   --->   Operation 288 'or' 'tmp_27' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 289 [1/1] (6.78ns)   --->   "%tmp_28 = fcmp ole float %tmp_17_3, 1.000000e+02" [../myAccel.c:104]   --->   Operation 289 'fcmp' 'tmp_28' <Predicate = (!tmp)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_29 = and i1 %tmp_27, %tmp_28" [../myAccel.c:104]   --->   Operation 290 'and' 'tmp_29' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_31 = or i1 %tmp_29, %tmp_24" [../myAccel.c:132]   --->   Operation 291 'or' 'tmp_31' <Predicate = (!tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 0.00>

State 42 <SV = 41> <Delay = 0.00>

State 43 <SV = 42> <Delay = 6.68>
ST_43 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_32 = or i1 %tmp_31, %tmp_30" [../myAccel.c:132]   --->   Operation 292 'or' 'tmp_32' <Predicate = (!tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 293 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_7 = select i1 %tmp_32, float 1.000000e+00, float 0.000000e+00" [../myAccel.c:132]   --->   Operation 293 'select' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 294 [4/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_9, %tmp_7" [../myAccel.c:132]   --->   Operation 294 'fmul' 'tmp_11' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 295 [4/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %tmp_17_1, %tmp_7" [../myAccel.c:132]   --->   Operation 295 'fmul' 'tmp_29_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.70>
ST_44 : Operation 296 [3/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_9, %tmp_7" [../myAccel.c:132]   --->   Operation 296 'fmul' 'tmp_11' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 297 [3/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %tmp_17_1, %tmp_7" [../myAccel.c:132]   --->   Operation 297 'fmul' 'tmp_29_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 298 [4/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %tmp_17_2, %tmp_7" [../myAccel.c:132]   --->   Operation 298 'fmul' 'tmp_29_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 299 [4/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %tmp_17_3, %tmp_7" [../myAccel.c:132]   --->   Operation 299 'fmul' 'tmp_29_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.70>
ST_45 : Operation 300 [2/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_9, %tmp_7" [../myAccel.c:132]   --->   Operation 300 'fmul' 'tmp_11' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 301 [2/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %tmp_17_1, %tmp_7" [../myAccel.c:132]   --->   Operation 301 'fmul' 'tmp_29_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 302 [3/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %tmp_17_2, %tmp_7" [../myAccel.c:132]   --->   Operation 302 'fmul' 'tmp_29_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 303 [3/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %tmp_17_3, %tmp_7" [../myAccel.c:132]   --->   Operation 303 'fmul' 'tmp_29_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 304 [1/4] (5.70ns)   --->   "%tmp_11 = fmul float %tmp_9, %tmp_7" [../myAccel.c:132]   --->   Operation 304 'fmul' 'tmp_11' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 305 [1/4] (5.70ns)   --->   "%tmp_29_1 = fmul float %tmp_17_1, %tmp_7" [../myAccel.c:132]   --->   Operation 305 'fmul' 'tmp_29_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 306 [2/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %tmp_17_2, %tmp_7" [../myAccel.c:132]   --->   Operation 306 'fmul' 'tmp_29_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 307 [2/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %tmp_17_3, %tmp_7" [../myAccel.c:132]   --->   Operation 307 'fmul' 'tmp_29_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 308 [1/1] (8.75ns)   --->   "%data2_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:132]   --->   Operation 308 'writereq' 'data2_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_47 : Operation 309 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_11) nounwind" [../myAccel.c:132]   --->   Operation 309 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_47 : Operation 310 [1/4] (5.70ns)   --->   "%tmp_29_2 = fmul float %tmp_17_2, %tmp_7" [../myAccel.c:132]   --->   Operation 310 'fmul' 'tmp_29_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 311 [1/4] (5.70ns)   --->   "%tmp_29_3 = fmul float %tmp_17_3, %tmp_7" [../myAccel.c:132]   --->   Operation 311 'fmul' 'tmp_29_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 312 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_29_1) nounwind" [../myAccel.c:132]   --->   Operation 312 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 313 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_29_2) nounwind" [../myAccel.c:132]   --->   Operation 313 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [../myAccel.c:28]   --->   Operation 314 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [../myAccel.c:28]   --->   Operation 315 'specregionbegin' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../myAccel.c:29]   --->   Operation 316 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 317 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tmp_29_3) nounwind" [../myAccel.c:132]   --->   Operation 317 'write' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_50 : Operation 318 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [../myAccel.c:136]   --->   Operation 318 'specregionend' 'empty_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 319 [1/1] (0.00ns)   --->   "br label %1" [../myAccel.c:27]   --->   Operation 319 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 51 <SV = 7> <Delay = 0.00>
ST_51 : Operation 320 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:137]   --->   Operation 320 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tempArrData0_load_0_s', ../myAccel.c:53) with incoming values : ('data0_read_3', ../myAccel.c:53) ('data0_addr_read_3', ../myAccel.c:53) ('data0_addr_1_read_3', ../myAccel.c:53) ('data0_addr_2_read_3', ../myAccel.c:53) [22]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('tmp', ../myAccel.c:27) [27]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'data0' (../myAccel.c:53) [39]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data1_addr', ../myAccel.c:62) [51]  (0 ns)
	bus request on port 'data1' (../myAccel.c:62) [52]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [40]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [41]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [42]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [43]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'data1' (../myAccel.c:62) [59]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [65]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [66]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [67]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [81]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [82]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [83]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [84]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [98]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [99]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [100]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:53) [101]  (8.75 ns)

 <State 21>: 7.47ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tempArrData0_load_3', ../myAccel.c:69) with incoming values : ('data0_read', ../myAccel.c:53) ('data0_addr_read', ../myAccel.c:53) ('data0_addr_1_read', ../myAccel.c:53) ('data0_addr_2_read', ../myAccel.c:53) [107]  (1.77 ns)
	'phi' operation ('tempArrData0_load_3', ../myAccel.c:69) with incoming values : ('data0_read', ../myAccel.c:53) ('data0_addr_read', ../myAccel.c:53) ('data0_addr_1_read', ../myAccel.c:53) ('data0_addr_2_read', ../myAccel.c:53) [107]  (0 ns)
	'fmul' operation ('tmp_34_3', ../myAccel.c:69) [108]  (5.7 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', ../myAccel.c:101) [113]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', ../myAccel.c:101) [114]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', ../myAccel.c:101) [114]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', ../myAccel.c:101) [114]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', ../myAccel.c:101) [114]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_9', ../myAccel.c:101) [114]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_1', ../myAccel.c:101) [126]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_1', ../myAccel.c:101) [126]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_1', ../myAccel.c:101) [126]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_1', ../myAccel.c:101) [126]  (7.26 ns)

 <State 32>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', ../myAccel.c:104) [133]  (6.79 ns)
	'and' operation ('tmp_19', ../myAccel.c:104) [134]  (0 ns)
	'or' operation ('tmp_30', ../myAccel.c:132) [157]  (0.978 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_2', ../myAccel.c:101) [137]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_2', ../myAccel.c:101) [137]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_2', ../myAccel.c:101) [137]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_3', ../myAccel.c:101) [148]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_3', ../myAccel.c:101) [148]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_3', ../myAccel.c:101) [148]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_3', ../myAccel.c:101) [148]  (7.26 ns)

 <State 40>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', ../myAccel.c:104) [155]  (6.79 ns)
	'and' operation ('tmp_29', ../myAccel.c:104) [156]  (0 ns)
	'or' operation ('tmp_31', ../myAccel.c:132) [158]  (0.978 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 6.68ns
The critical path consists of the following:
	'or' operation ('tmp_32', ../myAccel.c:132) [159]  (0 ns)
	'select' operation ('tmp_7', ../myAccel.c:132) [160]  (0.978 ns)
	'fmul' operation ('tmp_11', ../myAccel.c:132) [161]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', ../myAccel.c:132) [161]  (5.7 ns)

 <State 45>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', ../myAccel.c:132) [161]  (5.7 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', ../myAccel.c:132) [161]  (5.7 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:132) [162]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:132) [165]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:132) [167]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:132) [169]  (8.75 ns)

 <State 51>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
