module counter (
    input wire clk, 
    input wire rst,
    input wire [3:0] data,
    output reg [3:0] sum
);
    
    reg [3:0] count;
    
    always @ (posedge clk or posedge rst) begin
        if (rst) begin
            count <= 4'b0000;
            sum <= 4'b0000;
        end
        else begin
            if (data == 4'b1111) //checks if input data is all '1'
                count <= count + 1; //increments count by 1
            else
                count <= 4'b0000; //resets count back to 0
        end
    end
    
    //outputs the final sum by combining the count with the input data
    always @ (count or data) begin 
        sum = count & data;
    end
endmodule