; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_add_native_layer_norm_8(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %9 = shl i32 %8, 2, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = and i32 %10, 1, !dbg !12
  %12 = shl nuw nsw i32 %11, 1, !dbg !12
  %.lobit1 = lshr i32 %10, 5, !dbg !12
  %13 = and i32 %.lobit1, 3, !dbg !12
  %14 = or disjoint i32 %9, %12, !dbg !13
  %15 = or disjoint i32 %9, %13, !dbg !13
  %16 = icmp slt i32 %14, 4, !dbg !14
  %17 = icmp slt i32 %15, 4, !dbg !14
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %19 = shl i32 %18, 6, !dbg !16
  %20 = lshr i32 %10, 1, !dbg !17
  %21 = and i32 %20, 63, !dbg !17
  %22 = shl i32 %10, 1, !dbg !17
  %23 = and i32 %22, 62, !dbg !17
  %24 = or disjoint i32 %19, %21, !dbg !18
  %25 = or disjoint i32 %19, %23, !dbg !18
  %26 = icmp slt i32 %24, 64, !dbg !19
  %27 = icmp slt i32 %25, 64, !dbg !19
  %.frozen = freeze i32 %24, !dbg !20
  %28 = sdiv i32 %.frozen, 4, !dbg !20
  %29 = mul i32 %28, 4, !dbg !21
  %.decomposed = sub i32 %.frozen, %29, !dbg !21
  %30 = srem i32 %25, 4, !dbg !21
  %31 = srem i32 %28, 4, !dbg !22
  %32 = shl nsw i32 %31, 2, !dbg !23
  %33 = shl nsw i32 %.decomposed, 4, !dbg !24
  %34 = sdiv i32 %24, 16, !dbg !25
  %35 = shl i32 %34, 6, !dbg !26
  %36 = add i32 %33, %14, !dbg !27
  %37 = add i32 %36, %35, !dbg !28
  %38 = add i32 %37, %32, !dbg !29
  %39 = sext i32 %38 to i64, !dbg !30
  %40 = getelementptr float, ptr addrspace(1) %1, i64 %39, !dbg !30
  %41 = and i1 %16, %26, !dbg !31
  %42 = and i1 %17, %27, !dbg !31
  %43 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %40, i1 %41) #2, !dbg !32
  %44 = extractvalue { i32, i32 } %43, 0, !dbg !32
  %45 = extractvalue { i32, i32 } %43, 1, !dbg !32
  %46 = bitcast i32 %44 to float, !dbg !32
  %47 = bitcast i32 %45 to float, !dbg !32
  %48 = shl nsw i32 %34, 2, !dbg !33
  %49 = add nsw i32 %48, %.decomposed, !dbg !34
  %50 = sext i32 %49 to i64, !dbg !35
  %51 = getelementptr float, ptr addrspace(1) %2, i64 %50, !dbg !35
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %26) #2, !dbg !36
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %26) #2, !dbg !36
  %54 = bitcast i32 %53 to float, !dbg !36
  %55 = sext i32 %.decomposed to i64, !dbg !37
  %56 = getelementptr float, ptr addrspace(1) %3, i64 %55, !dbg !37
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %26) #2, !dbg !38
  %58 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 %26) #2, !dbg !38
  %59 = bitcast i32 %58 to float, !dbg !38
  %60 = shl i32 %15, 6, !dbg !39
  %61 = add i32 %25, %60, !dbg !40
  %62 = sext i32 %61 to i64, !dbg !41
  %63 = getelementptr float, ptr addrspace(1) %0, i64 %62, !dbg !41
  %64 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %63, i1 %42) #2, !dbg !42
  %65 = extractvalue { i32, i32 } %64, 0, !dbg !42
  %66 = extractvalue { i32, i32 } %64, 1, !dbg !42
  %67 = bitcast i32 %65 to float, !dbg !42
  %68 = bitcast i32 %66 to float, !dbg !42
  %69 = sext i32 %30 to i64, !dbg !43
  %70 = getelementptr float, ptr addrspace(1) %4, i64 %69, !dbg !43
  %71 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %70, i1 %27) #2, !dbg !44
  %72 = extractvalue { i32, i32 } %71, 0, !dbg !44
  %73 = extractvalue { i32, i32 } %71, 1, !dbg !44
  %74 = bitcast i32 %72 to float, !dbg !44
  %75 = bitcast i32 %73 to float, !dbg !44
  %76 = fadd float %54, %59, !dbg !45
  %77 = fadd float %76, %46, !dbg !46
  %78 = fadd float %76, %47, !dbg !46
  %79 = shl nuw nsw i32 %11, 7, !dbg !46
  %80 = or disjoint i32 %79, %21, !dbg !46
  %81 = and i32 %22, 254, !dbg !46
  %.idx = shl nuw nsw i32 %11, 3, !dbg !46
  %82 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %.idx, !dbg !46
  %83 = getelementptr float, ptr addrspace(3) %82, i32 %80, !dbg !46
  %84 = bitcast float %77 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %83, <1 x i32> %84, i1 true) #2, !dbg !46
  %85 = or disjoint i32 %80, 64, !dbg !46
  %86 = lshr i32 %85, 6, !dbg !46
  %87 = getelementptr float, ptr addrspace(3) @global_smem, i32 %86, !dbg !46
  %88 = getelementptr float, ptr addrspace(3) %87, i32 %85, !dbg !46
  %89 = bitcast float %78 to <1 x i32>, !dbg !46
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %88, <1 x i32> %89, i1 true) #2, !dbg !46
  tail call void @llvm.nvvm.barrier0(), !dbg !46
  %90 = lshr i32 %81, 6, !dbg !46
  %91 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %90, !dbg !46
  %92 = getelementptr inbounds float, ptr addrspace(3) %91, i32 %81, !dbg !46
  %93 = load float, ptr addrspace(3) %92, align 4, !dbg !46
  %94 = or disjoint i32 %81, 1, !dbg !46
  %95 = getelementptr inbounds float, ptr addrspace(3) %91, i32 %94, !dbg !46
  %96 = load float, ptr addrspace(3) %95, align 4, !dbg !46
  %97 = fadd float %67, %74, !dbg !47
  %98 = fadd float %68, %75, !dbg !47
  %99 = fadd float %97, %93, !dbg !48
  %100 = fadd float %98, %96, !dbg !48
  tail call void @llvm.nvvm.barrier0(), !dbg !49
  %101 = bitcast float %99 to i32, !dbg !50
  %102 = bitcast float %100 to i32, !dbg !50
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %101, i32 %102, ptr addrspace(1) %63, i1 %42) #2, !dbg !50
  ret void, !dbg !51
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ced23cxwsfif2qbvjlnemete2vd4f4kilh32wmkj3zzjkkbwni2u.py", directory: "inductor_cache/ed")
!4 = !{ptr @triton_poi_fused_add_native_layer_norm_8, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_native_layer_norm_8, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_native_layer_norm_8", linkageName: "triton_poi_fused_add_native_layer_norm_8", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 28, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 44, scope: !7)
!23 = !DILocation(line: 32, column: 39, scope: !7)
!24 = !DILocation(line: 32, column: 53, scope: !7)
!25 = !DILocation(line: 32, column: 68, scope: !7)
!26 = !DILocation(line: 32, column: 62, scope: !7)
!27 = !DILocation(line: 32, column: 35, scope: !7)
!28 = !DILocation(line: 32, column: 50, scope: !7)
!29 = !DILocation(line: 32, column: 58, scope: !7)
!30 = !DILocation(line: 32, column: 30, scope: !7)
!31 = !DILocation(line: 32, column: 81, scope: !7)
!32 = !DILocation(line: 32, column: 73, scope: !7)
!33 = !DILocation(line: 33, column: 38, scope: !7)
!34 = !DILocation(line: 33, column: 35, scope: !7)
!35 = !DILocation(line: 33, column: 30, scope: !7)
!36 = !DILocation(line: 33, column: 49, scope: !7)
!37 = !DILocation(line: 34, column: 30, scope: !7)
!38 = !DILocation(line: 34, column: 35, scope: !7)
!39 = !DILocation(line: 35, column: 42, scope: !7)
!40 = !DILocation(line: 35, column: 39, scope: !7)
!41 = !DILocation(line: 35, column: 34, scope: !7)
!42 = !DILocation(line: 35, column: 47, scope: !7)
!43 = !DILocation(line: 36, column: 30, scope: !7)
!44 = !DILocation(line: 36, column: 35, scope: !7)
!45 = !DILocation(line: 37, column: 18, scope: !7)
!46 = !DILocation(line: 38, column: 18, scope: !7)
!47 = !DILocation(line: 39, column: 18, scope: !7)
!48 = !DILocation(line: 40, column: 18, scope: !7)
!49 = !DILocation(line: 41, column: 4, scope: !7)
!50 = !DILocation(line: 42, column: 47, scope: !7)
!51 = !DILocation(line: 42, column: 4, scope: !7)
