set_min_delay 4.0 -rise -from clk1 -rise_from port1 -rise_through * -fall_to core_clock -probe -reset_path
