@W: MT529 :"c:\users\raul.lora\documents\shiftreg_earendel\generator.v":40:1:40:6|Found inferred clock top|CLK which controls 41 sequential elements including generator_inst1.signal_aux. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
