// Seed: 3634701936
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_10 = 32'd99,
    parameter id_9  = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign id_3 = id_4(id_1);
  wire id_7;
  wire id_8;
  defparam id_9.id_10 = id_9;
  wire id_11;
  wire id_12;
  always @(negedge 1) id_3 <= 1'b0;
  module_0(
      id_11, id_11
  );
endmodule
