// https://technobyte.org/verilog-full-adder-behavioral-modeling/

`include "half-adder.vl"

module full_adder
  (
   output co, s,
   input  a, b, ci
   );
  
   wire   c1, c2, s1, s2;
   
   half_adder ha1(c1, s1, a, b);
   half_adder ha2(c2, s , s1, ci);
   or(co, c1, c2);
   
endmodule  // full_adder

