INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/ip/mem/sim/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab4/src/_lab4/_lab4.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
