$date
	Sun Sep 28 13:46:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " cond_expr $end
$var reg 1 # expr1 $end
$var reg 1 $ expr2 $end
$scope module m1 $end
$var wire 1 " cond_expr $end
$var wire 1 # expr1 $end
$var wire 1 $ expr2 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
1"
1!
$end
#10
0!
0"
#400
