0.7
2020.2
May 22 2024
19:03:11
F:/my@VLSI course/verilog/code/DFF_posedge_synch_activehighreset_beh/DFF_posedge_synch_activehighreset_beh.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/my@VLSI course/verilog/code/DFF_posedge_synch_activehighreset_beh/DFF_posedge_synch_activehighreset_beh.srcs/sources_1/new/DFF_posedge_synch_activehighreset_beh.v,1730430554,verilog,,,,DFF_posedge_synch_activehighreset_beh,,,,,,,,
