<profile>

<section name = "Vitis HLS Report for 'kernel_attention'" level="0">
<item name = "Date">Thu Oct 19 11:51:06 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj_kernel_attention</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525">kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4, 208, 208, 10.400 us, 10.400 us, 208, 208, no</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539">kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4, 15683, 15683, 0.784 ms, 0.784 ms, 15683, 15683, no</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549">kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, 15698, 15698, 0.785 ms, 0.785 ms, 15698, 15698, no</column>
<column name="grp_DW_conv_fu_557">DW_conv, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_compute_skip_fu_570">compute_skip, 439045, 658565, 21.952 ms, 32.928 ms, 439045, 658565, no</column>
<column name="grp_get_qk_fu_581">get_qk, 31378, 31378, 1.569 ms, 1.569 ms, 31378, 31378, no</column>
<column name="grp_compute_multiplication_fu_590">compute_multiplication, 904737, 4428817, 45.237 ms, 0.221 sec, 904737, 4428817, no</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608">kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum, 1920921, 1920921, 96.046 ms, 96.046 ms, 1920921, 1920921, no</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623">kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT, 15691, 15691, 0.785 ms, 0.785 ms, 15691, 15691, no</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631">kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, 15691, 15691, 0.785 ms, 0.785 ms, 15691, 15691, no</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639">kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4, 47051, 47051, 2.353 ms, 2.353 ms, 47051, 47051, no</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647">kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT, 47048, 47048, 2.352 ms, 2.352 ms, 47048, 47048, no</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655">kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4, 47043, 47043, 2.352 ms, 2.352 ms, 47043, 47043, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_371_2">18080, 18080, 226, -, -, 80, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 306, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">5, 89, 23519, 36598, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1909, -</column>
<column name="Register">-, -, 3337, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 2, 3, 8, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_DW_conv_fu_557">DW_conv, 0, 11, 3995, 4920, 0</column>
<column name="grp_compute_multiplication_fu_590">compute_multiplication, 0, 9, 626, 1237, 0</column>
<column name="grp_compute_skip_fu_570">compute_skip, 0, 0, 285, 1114, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 1990, 3624, 0</column>
<column name="dadd_64ns_64ns_64_1_full_dsp_1_U198">dadd_64ns_64ns_64_1_full_dsp_1, 0, 3, 0, 708, 0</column>
<column name="dsqrt_64ns_64ns_64_5_no_dsp_1_U199">dsqrt_64ns_64ns_64_5_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fpext_32ns_64_1_no_dsp_1_U196">fpext_32ns_64_1_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fpext_32ns_64_1_no_dsp_1_U197">fpext_32ns_64_1_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_get_qk_fu_581">get_qk, 0, 6, 1416, 1761, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 0, 0, 764, 1118, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 0, 0, 764, 1118, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 764, 1118, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623">kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT, 0, 2, 583, 913, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647">kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT, 0, 0, 183, 817, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631">kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, 0, 1, 510, 848, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539">kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4, 0, 0, 52, 95, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608">kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum, 5, 40, 8328, 11906, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655">kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4, 0, 0, 54, 98, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525">kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4, 0, 13, 576, 1160, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639">kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4, 0, 2, 640, 803, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549">kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3, 0, 2, 1989, 3240, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln371_fu_794_p2">+, 0, 0, 14, 7, 1</column>
<column name="empty_115_fu_804_p2">+, 0, 0, 70, 63, 63</column>
<column name="empty_117_fu_819_p2">+, 0, 0, 70, 63, 63</column>
<column name="empty_119_fu_834_p2">+, 0, 0, 70, 63, 63</column>
<column name="empty_121_fu_849_p2">+, 0, 0, 70, 63, 63</column>
<column name="icmp_ln371_fu_788_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="ap_block_state38_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">616, 120, 1, 120</column>
<column name="c_fu_242">9, 2, 7, 14</column>
<column name="gmem0_ARADDR">14, 3, 64, 192</column>
<column name="gmem0_ARLEN">14, 3, 32, 96</column>
<column name="gmem0_ARVALID">14, 3, 1, 3</column>
<column name="gmem0_AWADDR">14, 3, 64, 192</column>
<column name="gmem0_AWLEN">14, 3, 32, 96</column>
<column name="gmem0_AWVALID">14, 3, 1, 3</column>
<column name="gmem0_BREADY">14, 3, 1, 3</column>
<column name="gmem0_RREADY">9, 2, 1, 2</column>
<column name="gmem0_WVALID">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem0_blk_n_B">9, 2, 1, 2</column>
<column name="gmem1_ARADDR">14, 3, 64, 192</column>
<column name="gmem1_ARLEN">14, 3, 32, 96</column>
<column name="gmem1_ARVALID">14, 3, 1, 3</column>
<column name="gmem1_AWADDR">14, 3, 64, 192</column>
<column name="gmem1_AWLEN">14, 3, 32, 96</column>
<column name="gmem1_AWVALID">14, 3, 1, 3</column>
<column name="gmem1_BREADY">14, 3, 1, 3</column>
<column name="gmem1_RREADY">9, 2, 1, 2</column>
<column name="gmem1_WVALID">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem1_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_ARADDR">102, 21, 64, 1344</column>
<column name="gmem_ARLEN">65, 15, 32, 480</column>
<column name="gmem_ARVALID">65, 13, 1, 13</column>
<column name="gmem_AWADDR">65, 14, 64, 896</column>
<column name="gmem_AWLEN">65, 14, 32, 448</column>
<column name="gmem_AWVALID">65, 13, 1, 13</column>
<column name="gmem_BREADY">65, 13, 1, 13</column>
<column name="gmem_RREADY">65, 13, 1, 13</column>
<column name="gmem_WDATA">65, 12, 32, 384</column>
<column name="gmem_WSTRB">65, 12, 4, 48</column>
<column name="gmem_WVALID">65, 12, 1, 12</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_DW_conv_fu_557_bias">14, 3, 64, 192</column>
<column name="grp_DW_conv_fu_557_in_r">14, 3, 64, 192</column>
<column name="grp_DW_conv_fu_557_kernel">14, 3, 64, 192</column>
<column name="grp_DW_conv_fu_557_out_r">14, 3, 64, 192</column>
<column name="grp_DW_conv_fu_557_p_read4">14, 3, 8, 24</column>
<column name="grp_compute_multiplication_fu_590_afterQKMultiplication">14, 3, 64, 192</column>
<column name="grp_compute_multiplication_fu_590_in_k">14, 3, 64, 192</column>
<column name="grp_compute_multiplication_fu_590_in_q">14, 3, 64, 192</column>
<column name="grp_compute_multiplication_fu_590_p_read3">14, 3, 6, 18</column>
<column name="grp_compute_multiplication_fu_590_p_read4">14, 3, 6, 18</column>
<column name="grp_compute_multiplication_fu_590_scale">14, 3, 32, 96</column>
<column name="grp_compute_skip_fu_570_afterAct">14, 3, 64, 192</column>
<column name="grp_compute_skip_fu_570_buffer_result">14, 3, 64, 192</column>
<column name="grp_compute_skip_fu_570_p_read1">14, 3, 8, 24</column>
<column name="grp_fu_665_p0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="QKV_read_reg_1067">64, 0, 64, 0</column>
<column name="add29_i_reg_1279">64, 0, 64, 0</column>
<column name="afterAct2_read_reg_1073">64, 0, 64, 0</column>
<column name="afterConv1_read_reg_1154">64, 0, 64, 0</column>
<column name="afterConv2_read_reg_1089">64, 0, 64, 0</column>
<column name="afterPad_read_reg_1167">64, 0, 64, 0</column>
<column name="afterQKMultiplication_read_reg_1119">64, 0, 64, 0</column>
<column name="afterQKXMultiplication_read_reg_1101">64, 0, 64, 0</column>
<column name="afterRearrangeQKX_read_reg_1095">64, 0, 64, 0</column>
<column name="afterRearrangeX2_read_reg_1107">64, 0, 64, 0</column>
<column name="afterRearrangeX_read_reg_1160">64, 0, 64, 0</column>
<column name="afterSoftmax_read_reg_1113">64, 0, 64, 0</column>
<column name="ap_CS_fsm">119, 0, 119, 0</column>
<column name="bias1_read_reg_1144">64, 0, 64, 0</column>
<column name="bias2_read_reg_1079">64, 0, 64, 0</column>
<column name="buffer_out_read_reg_1061">64, 0, 64, 0</column>
<column name="buffer_result_read_reg_1056">64, 0, 64, 0</column>
<column name="c_fu_242">7, 0, 7, 0</column>
<column name="conv36_i_reg_1294">64, 0, 64, 0</column>
<column name="empty_116_reg_1299">32, 0, 32, 0</column>
<column name="gmem1_addr_reg_1211">64, 0, 64, 0</column>
<column name="gmem_addr_1_read_reg_1269">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_1239">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_1274">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1245">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_reg_1284">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1251">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_1289">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_1257">64, 0, 64, 0</column>
<column name="grp_DW_conv_fu_557_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_multiplication_fu_590_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_skip_fu_570_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_get_qk_fu_581_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549_ap_start_reg">1, 0, 1, 0</column>
<column name="in_k_read_reg_1126">64, 0, 64, 0</column>
<column name="in_q_read_reg_1132">64, 0, 64, 0</column>
<column name="in_qk_read_reg_1138">64, 0, 64, 0</column>
<column name="kernel1_read_reg_1149">64, 0, 64, 0</column>
<column name="kernel2_read_reg_1084">64, 0, 64, 0</column>
<column name="reg_682">64, 0, 64, 0</column>
<column name="sext_ln371_2_reg_1216">63, 0, 63, 0</column>
<column name="sext_ln371_3_reg_1221">63, 0, 63, 0</column>
<column name="sext_ln371_4_reg_1226">63, 0, 63, 0</column>
<column name="sext_ln371_5_reg_1231">63, 0, 63, 0</column>
<column name="tmp_reg_1304">64, 0, 64, 0</column>
<column name="trunc_ln1_reg_1324">62, 0, 62, 0</column>
<column name="trunc_ln230_1_reg_1330">62, 0, 62, 0</column>
<column name="trunc_ln268_1_reg_1263">62, 0, 62, 0</column>
<column name="trunc_ln2_reg_1350">62, 0, 62, 0</column>
<column name="trunc_ln371_1_reg_1179">62, 0, 62, 0</column>
<column name="trunc_ln371_2_reg_1186">62, 0, 62, 0</column>
<column name="trunc_ln371_3_reg_1191">62, 0, 62, 0</column>
<column name="trunc_ln371_4_reg_1196">62, 0, 62, 0</column>
<column name="trunc_ln371_5_reg_1201">62, 0, 62, 0</column>
<column name="trunc_ln3_reg_1361">62, 0, 62, 0</column>
<column name="trunc_ln4_reg_1372">62, 0, 62, 0</column>
<column name="trunc_ln5_reg_1383">62, 0, 62, 0</column>
<column name="trunc_ln6_reg_1309">62, 0, 62, 0</column>
<column name="trunc_ln7_reg_1340">62, 0, 62, 0</column>
<column name="trunc_ln_reg_1173">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 9, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 9, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_attention, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, kernel_attention, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_attention, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_attention, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_attention, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_attention, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
