

================================================================
== Vivado HLS Report for 'log_28_15_s'
================================================================
* Date:           Sat Aug 19 15:58:59 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mabonSOC
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.515|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      3|       0|    668|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|      24|     11|    -|
|Multiplexer      |        -|      -|       -|    299|    -|
|Register         |        0|      -|     615|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      4|     639|   1042|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |mabonsoc_mac_mulseOg_U1  |mabonsoc_mac_mulseOg  | i0 - i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |log_apfixed_reduce_3_U  |log_28_15_s_log_abkb  |        0|   6|   6|    0|    64|    6|     1|          384|
    |log_apfixed_reduce_2_U  |log_28_15_s_log_acud  |        1|   0|   0|    0|    64|   22|     1|         1408|
    |log_apfixed_reduce_s_U  |log_28_15_s_log_adEe  |        0|  18|   5|    0|    16|   18|     1|          288|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |        1|  24|  11|    0|   144|   46|     3|         2080|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_10_fu_2072_p2          |     *    |      0|  0|  51|           9|           9|
    |r_V_7_fu_2059_p2           |     *    |      1|  0|  24|           5|          22|
    |r_V_8_fu_1931_p2           |     *    |      2|  0|  24|          35|           6|
    |add_ln703_22_fu_2129_p2    |     +    |      0|  0|  29|          22|          22|
    |add_ln703_23_fu_2151_p2    |     +    |      0|  0|  14|          29|          29|
    |grp_fu_2204_p2             |     +    |      0|  0|  36|          29|          29|
    |log_base_V_1_fu_2183_p2    |     +    |      0|  0|  36|          29|          29|
    |log_base_V_fu_2157_p2      |     +    |      0|  0|  14|          29|          29|
    |ret_V_1_fu_2103_p2         |     -    |      0|  0|  33|          26|          26|
    |and_ln730_10_fu_764_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_11_fu_770_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_12_fu_782_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_13_fu_814_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_14_fu_820_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_15_fu_832_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_16_fu_864_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_17_fu_870_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_18_fu_882_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_19_fu_914_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_1_fu_614_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln730_20_fu_920_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_21_fu_932_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_22_fu_964_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_23_fu_970_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_24_fu_982_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln730_25_fu_1014_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_26_fu_1020_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_27_fu_1032_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_28_fu_1064_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_29_fu_1070_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_2_fu_620_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln730_30_fu_1082_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_31_fu_1114_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_32_fu_1120_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_33_fu_1132_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_34_fu_1164_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_35_fu_1170_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_36_fu_1182_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_37_fu_1214_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_38_fu_1220_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_39_fu_1232_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_3_fu_632_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln730_40_fu_1264_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_41_fu_1270_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_42_fu_1282_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_43_fu_1314_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_44_fu_1320_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_45_fu_1332_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_46_fu_1364_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_47_fu_1370_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_48_fu_1382_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_49_fu_1414_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_4_fu_664_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln730_50_fu_1420_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_51_fu_1432_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_52_fu_1464_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_53_fu_1470_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_54_fu_1482_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_55_fu_1514_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_56_fu_1520_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_57_fu_1532_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_58_fu_1564_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_59_fu_1570_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_5_fu_670_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln730_60_fu_1582_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_61_fu_1614_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_62_fu_1620_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_63_fu_1632_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_64_fu_1664_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_65_fu_1670_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_66_fu_1682_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_67_fu_1714_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_68_fu_1720_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_69_fu_1732_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_6_fu_682_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln730_70_fu_1764_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_71_fu_1770_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_72_fu_1782_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_73_fu_1810_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_74_fu_1816_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_75_fu_1828_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_76_fu_1858_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln730_7_fu_714_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln730_8_fu_720_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln730_9_fu_732_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln730_fu_586_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_270           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_326           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_329           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_332           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_335           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_338           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_341           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_344           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_347           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_350           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_353           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_356           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_359           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_362           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_365           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_368           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_371           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_374           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_377           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_380           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_383           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_386           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_389           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_392           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_395           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_398           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_401           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_479           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_63            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_fu_554_p2      |   icmp   |      0|  0|  18|          27|           1|
    |or_ln730_10_fu_1138_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_11_fu_1188_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_12_fu_1238_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_13_fu_1288_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_14_fu_1338_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_15_fu_1388_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_16_fu_1438_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_17_fu_1488_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_18_fu_1538_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_19_fu_1588_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_1_fu_688_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln730_20_fu_1638_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_21_fu_1688_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_22_fu_1738_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_23_fu_1788_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_24_fu_1834_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln730_2_fu_738_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln730_3_fu_788_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln730_4_fu_838_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln730_5_fu_888_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln730_6_fu_938_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln730_7_fu_988_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln730_8_fu_1038_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln730_9_fu_1088_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln730_fu_638_p2         |    or    |      0|  0|   2|           1|           1|
    |eZ_V_fu_1992_p3            |  select  |      0|  0|  29|           1|          29|
    |select_ln730_1_fu_1880_p3  |  select  |      0|  0|  35|           1|          35|
    |select_ln730_fu_1864_p3    |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_10_fu_1076_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_11_fu_1126_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_12_fu_1176_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_13_fu_1226_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_14_fu_1276_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_15_fu_1326_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_16_fu_1376_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_17_fu_1426_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_18_fu_1476_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_19_fu_1526_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_1_fu_626_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_20_fu_1576_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_21_fu_1626_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_22_fu_1676_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_23_fu_1726_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_24_fu_1776_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_25_fu_1822_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_26_fu_1852_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_2_fu_676_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_3_fu_726_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_4_fu_776_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_5_fu_826_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_6_fu_876_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_7_fu_926_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_8_fu_976_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_9_fu_1026_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln730_fu_592_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      3|  0| 668|         403|         459|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                     | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |ap_phi_mux_agg_result_V_0_phi_fu_547_p4       |    9|          2|   28|         56|
    |ap_phi_mux_index0_V_phi_fu_422_p4             |   15|          3|    6|         18|
    |ap_phi_reg_pp0_iter1_agg_result_V_0_reg_543   |    9|          2|   28|         56|
    |ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357  |  133|         29|   35|       1015|
    |ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428        |  133|         29|    5|        145|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                         |  299|         65|  102|       1290|
    +----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |a_V_reg_2480                                  |   4|   0|    4|          0|
    |add_ln703_22_reg_2511                         |  22|   0|   22|          0|
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_agg_result_V_0_reg_543   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_53_lcssa_reg_357  |  35|   0|   35|          0|
    |ap_phi_reg_pp0_iter1_t_V_lcssa_reg_428        |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter2_agg_result_V_0_reg_543   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter2_t_V_lcssa_reg_428        |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter3_agg_result_V_0_reg_543   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter3_t_V_lcssa_reg_428        |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter4_agg_result_V_0_reg_543   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter4_t_V_lcssa_reg_428        |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter5_agg_result_V_0_reg_543   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter5_t_V_lcssa_reg_428        |   5|   0|    5|          0|
    |ap_phi_reg_pp0_iter6_agg_result_V_0_reg_543   |  28|   0|   28|          0|
    |b_frac_tilde_inverse_reg_2457                 |   6|   0|    6|          0|
    |icmp_ln1497_reg_2214                          |   1|   0|    1|          0|
    |log_sum_V_reg_2462                            |  22|   0|   22|          0|
    |p_Val2_53_lcssa_reg_357                       |  35|   0|   35|          0|
    |p_Val2_53_lcssa_reg_357_pp0_iter2_reg         |  35|   0|   35|          0|
    |r_V_8_reg_2467                                |  41|   0|   41|          0|
    |tmp_33_reg_2491                               |  15|   0|   15|          0|
    |tmp_34_reg_2506                               |  22|   0|   22|          0|
    |trunc_ln708_s_reg_2496                        |   9|   0|    9|          0|
    |trunc_ln_reg_2501                             |  16|   0|   16|          0|
    |z1_V_reg_2474                                 |  24|   0|   24|          0|
    |icmp_ln1497_reg_2214                          |  64|  32|    1|          0|
    |log_sum_V_reg_2462                            |  64|  32|   22|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 615|  64|  510|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  log<28, 15> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  log<28, 15> | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  log<28, 15> | return value |
|ap_done    | out |    1| ap_ctrl_hs |  log<28, 15> | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  log<28, 15> | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  log<28, 15> | return value |
|ap_return  | out |   28| ap_ctrl_hs |  log<28, 15> | return value |
|x_V        |  in |   27|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_read = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_V)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:509]   --->   Operation 8 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.45ns)   --->   "%icmp_ln1497 = icmp eq i27 %x_V_read, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:702]   --->   Operation 9 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br i1 %icmp_ln1497, label %2, label %_ZN9ap_ufixedILi35ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:702]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_6 = call i35 @_ssdm_op_BitConcatenate.i35.i1.i27.i7(i1 false, i27 %x_V_read, i7 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727]   --->   Operation 11 'bitconcatenate' 'p_Result_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 26)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 12 'bitselect' 'tmp' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 25)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 13 'bitselect' 'tmp_43' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "%and_ln730 = and i1 %tmp, %tmp_43" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 14 'and' 'and_ln730' <Predicate = (!icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.97ns)   --->   "%xor_ln730 = xor i1 %tmp, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 15 'xor' 'xor_ln730' <Predicate = (!icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.60ns)   --->   "br i1 %and_ln730, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 16 'br' <Predicate = (!icmp_ln1497)> <Delay = 2.60>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i35 @_ssdm_op_BitConcatenate.i35.i27.i8(i27 %x_V_read, i8 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 24)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 18 'bitselect' 'tmp_44' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_1 = and i1 %tmp_43, %xor_ln730" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 19 'and' 'and_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_2 = and i1 %and_ln730_1, %tmp_44" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 20 'and' 'and_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%xor_ln730_1 = xor i1 %tmp_43, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 21 'xor' 'xor_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_3 = and i1 %tmp, %xor_ln730_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 22 'and' 'and_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730 = or i1 %and_ln730_2, %and_ln730_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 23 'or' 'or_ln730' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.60ns)   --->   "br i1 %or_ln730, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 24 'br' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 2.60>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1299 = trunc i27 %x_V_read to i26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 25 'trunc' 'trunc_ln1299' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1299_1 = call i35 @_ssdm_op_BitConcatenate.i35.i26.i9(i26 %trunc_ln1299, i9 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 26 'bitconcatenate' 'shl_ln1299_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 23)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 27 'bitselect' 'tmp_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_4 = and i1 %tmp_44, %xor_ln730_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 28 'and' 'and_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_5 = and i1 %and_ln730_4, %tmp_45" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 29 'and' 'and_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%xor_ln730_2 = xor i1 %tmp_44, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 30 'xor' 'xor_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_6 = and i1 %tmp_43, %xor_ln730_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 31 'and' 'and_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_1 = or i1 %and_ln730_5, %and_ln730_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 32 'or' 'or_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.60ns)   --->   "br i1 %or_ln730_1, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 33 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 2.60>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1299_1 = trunc i27 %x_V_read to i25" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 34 'trunc' 'trunc_ln1299_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1299_2 = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %trunc_ln1299_1, i10 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 35 'bitconcatenate' 'shl_ln1299_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 22)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 36 'bitselect' 'tmp_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_7 = and i1 %tmp_45, %xor_ln730_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 37 'and' 'and_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_8 = and i1 %and_ln730_7, %tmp_46" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 38 'and' 'and_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln730_3 = xor i1 %tmp_45, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 39 'xor' 'xor_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_9 = and i1 %tmp_44, %xor_ln730_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 40 'and' 'and_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_2 = or i1 %and_ln730_8, %and_ln730_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 41 'or' 'or_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.60ns)   --->   "br i1 %or_ln730_2, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 42 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 2.60>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1299_2 = trunc i27 %x_V_read to i24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 43 'trunc' 'trunc_ln1299_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1299_3 = call i35 @_ssdm_op_BitConcatenate.i35.i24.i11(i24 %trunc_ln1299_2, i11 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 44 'bitconcatenate' 'shl_ln1299_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 21)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 45 'bitselect' 'tmp_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_10 = and i1 %tmp_46, %xor_ln730_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 46 'and' 'and_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_11 = and i1 %and_ln730_10, %tmp_47" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 47 'and' 'and_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%xor_ln730_4 = xor i1 %tmp_46, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 48 'xor' 'xor_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_12 = and i1 %tmp_45, %xor_ln730_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 49 'and' 'and_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_3 = or i1 %and_ln730_11, %and_ln730_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 50 'or' 'or_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.60ns)   --->   "br i1 %or_ln730_3, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 51 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 2.60>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1299_3 = trunc i27 %x_V_read to i23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 52 'trunc' 'trunc_ln1299_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1299_4 = call i35 @_ssdm_op_BitConcatenate.i35.i23.i12(i23 %trunc_ln1299_3, i12 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 53 'bitconcatenate' 'shl_ln1299_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 20)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 54 'bitselect' 'tmp_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_13 = and i1 %tmp_47, %xor_ln730_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 55 'and' 'and_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_14 = and i1 %and_ln730_13, %tmp_48" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 56 'and' 'and_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns)   --->   "%xor_ln730_5 = xor i1 %tmp_47, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 57 'xor' 'xor_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_15 = and i1 %tmp_46, %xor_ln730_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 58 'and' 'and_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_4 = or i1 %and_ln730_14, %and_ln730_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 59 'or' 'or_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.60ns)   --->   "br i1 %or_ln730_4, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 60 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 2.60>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1299_4 = trunc i27 %x_V_read to i22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 61 'trunc' 'trunc_ln1299_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1299_5 = call i35 @_ssdm_op_BitConcatenate.i35.i22.i13(i22 %trunc_ln1299_4, i13 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 62 'bitconcatenate' 'shl_ln1299_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 19)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 63 'bitselect' 'tmp_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_16 = and i1 %tmp_48, %xor_ln730_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 64 'and' 'and_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_17 = and i1 %and_ln730_16, %tmp_49" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 65 'and' 'and_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns)   --->   "%xor_ln730_6 = xor i1 %tmp_48, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 66 'xor' 'xor_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_18 = and i1 %tmp_47, %xor_ln730_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 67 'and' 'and_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_5 = or i1 %and_ln730_17, %and_ln730_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 68 'or' 'or_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (2.60ns)   --->   "br i1 %or_ln730_5, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 69 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 2.60>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln1299_5 = trunc i27 %x_V_read to i21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 70 'trunc' 'trunc_ln1299_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1299_6 = call i35 @_ssdm_op_BitConcatenate.i35.i21.i14(i21 %trunc_ln1299_5, i14 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 71 'bitconcatenate' 'shl_ln1299_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 18)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 72 'bitselect' 'tmp_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_19 = and i1 %tmp_49, %xor_ln730_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 73 'and' 'and_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_20 = and i1 %and_ln730_19, %tmp_50" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 74 'and' 'and_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns)   --->   "%xor_ln730_7 = xor i1 %tmp_49, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 75 'xor' 'xor_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_21 = and i1 %tmp_48, %xor_ln730_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 76 'and' 'and_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_6 = or i1 %and_ln730_20, %and_ln730_21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 77 'or' 'or_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (2.60ns)   --->   "br i1 %or_ln730_6, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 78 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 2.60>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1299_6 = trunc i27 %x_V_read to i20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 79 'trunc' 'trunc_ln1299_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1299_7 = call i35 @_ssdm_op_BitConcatenate.i35.i20.i15(i20 %trunc_ln1299_6, i15 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 80 'bitconcatenate' 'shl_ln1299_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 17)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 81 'bitselect' 'tmp_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_22 = and i1 %tmp_50, %xor_ln730_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 82 'and' 'and_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_23 = and i1 %and_ln730_22, %tmp_51" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 83 'and' 'and_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.97ns)   --->   "%xor_ln730_8 = xor i1 %tmp_50, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 84 'xor' 'xor_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_24 = and i1 %tmp_49, %xor_ln730_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 85 'and' 'and_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_7 = or i1 %and_ln730_23, %and_ln730_24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 86 'or' 'or_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (2.60ns)   --->   "br i1 %or_ln730_7, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 87 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 2.60>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1299_7 = trunc i27 %x_V_read to i19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 88 'trunc' 'trunc_ln1299_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1299_8 = call i35 @_ssdm_op_BitConcatenate.i35.i19.i16(i19 %trunc_ln1299_7, i16 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 89 'bitconcatenate' 'shl_ln1299_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 16)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 90 'bitselect' 'tmp_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_25 = and i1 %tmp_51, %xor_ln730_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 91 'and' 'and_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_26 = and i1 %and_ln730_25, %tmp_52" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 92 'and' 'and_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns)   --->   "%xor_ln730_9 = xor i1 %tmp_51, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 93 'xor' 'xor_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_27 = and i1 %tmp_50, %xor_ln730_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 94 'and' 'and_ln730_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_8 = or i1 %and_ln730_26, %and_ln730_27" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 95 'or' 'or_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (2.60ns)   --->   "br i1 %or_ln730_8, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 96 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 2.60>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1299_8 = trunc i27 %x_V_read to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 97 'trunc' 'trunc_ln1299_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1299_9 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %trunc_ln1299_8, i17 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 98 'bitconcatenate' 'shl_ln1299_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 15)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 99 'bitselect' 'tmp_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_28 = and i1 %tmp_52, %xor_ln730_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 100 'and' 'and_ln730_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_29 = and i1 %and_ln730_28, %tmp_53" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 101 'and' 'and_ln730_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.97ns)   --->   "%xor_ln730_10 = xor i1 %tmp_52, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 102 'xor' 'xor_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_30 = and i1 %tmp_51, %xor_ln730_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 103 'and' 'and_ln730_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_9 = or i1 %and_ln730_29, %and_ln730_30" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 104 'or' 'or_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (2.60ns)   --->   "br i1 %or_ln730_9, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 105 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 2.60>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1299_9 = trunc i27 %x_V_read to i17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 106 'trunc' 'trunc_ln1299_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1299_s = call i35 @_ssdm_op_BitConcatenate.i35.i17.i18(i17 %trunc_ln1299_9, i18 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 107 'bitconcatenate' 'shl_ln1299_s' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 14)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 108 'bitselect' 'tmp_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_31 = and i1 %tmp_53, %xor_ln730_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 109 'and' 'and_ln730_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_32 = and i1 %and_ln730_31, %tmp_54" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 110 'and' 'and_ln730_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.97ns)   --->   "%xor_ln730_11 = xor i1 %tmp_53, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 111 'xor' 'xor_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_33 = and i1 %tmp_52, %xor_ln730_11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 112 'and' 'and_ln730_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_10 = or i1 %and_ln730_32, %and_ln730_33" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 113 'or' 'or_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (2.60ns)   --->   "br i1 %or_ln730_10, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 114 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 2.60>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln1299_10 = trunc i27 %x_V_read to i16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 115 'trunc' 'trunc_ln1299_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1299_10 = call i35 @_ssdm_op_BitConcatenate.i35.i16.i19(i16 %trunc_ln1299_10, i19 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 116 'bitconcatenate' 'shl_ln1299_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 117 'bitselect' 'tmp_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_34 = and i1 %tmp_54, %xor_ln730_11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 118 'and' 'and_ln730_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_35 = and i1 %and_ln730_34, %tmp_55" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 119 'and' 'and_ln730_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.97ns)   --->   "%xor_ln730_12 = xor i1 %tmp_54, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 120 'xor' 'xor_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_36 = and i1 %tmp_53, %xor_ln730_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 121 'and' 'and_ln730_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_11 = or i1 %and_ln730_35, %and_ln730_36" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 122 'or' 'or_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (2.60ns)   --->   "br i1 %or_ln730_11, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 123 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 2.60>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1299_11 = trunc i27 %x_V_read to i15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 124 'trunc' 'trunc_ln1299_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1299_11 = call i35 @_ssdm_op_BitConcatenate.i35.i15.i20(i15 %trunc_ln1299_11, i20 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 125 'bitconcatenate' 'shl_ln1299_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 12)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 126 'bitselect' 'tmp_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_37 = and i1 %tmp_55, %xor_ln730_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 127 'and' 'and_ln730_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_38 = and i1 %and_ln730_37, %tmp_56" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 128 'and' 'and_ln730_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.97ns)   --->   "%xor_ln730_13 = xor i1 %tmp_55, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 129 'xor' 'xor_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_39 = and i1 %tmp_54, %xor_ln730_13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 130 'and' 'and_ln730_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_12 = or i1 %and_ln730_38, %and_ln730_39" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 131 'or' 'or_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (2.60ns)   --->   "br i1 %or_ln730_12, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 132 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 2.60>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1299_12 = trunc i27 %x_V_read to i14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 133 'trunc' 'trunc_ln1299_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1299_12 = call i35 @_ssdm_op_BitConcatenate.i35.i14.i21(i14 %trunc_ln1299_12, i21 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 134 'bitconcatenate' 'shl_ln1299_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 11)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 135 'bitselect' 'tmp_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_40 = and i1 %tmp_56, %xor_ln730_13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 136 'and' 'and_ln730_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_41 = and i1 %and_ln730_40, %tmp_57" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 137 'and' 'and_ln730_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.97ns)   --->   "%xor_ln730_14 = xor i1 %tmp_56, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 138 'xor' 'xor_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_42 = and i1 %tmp_55, %xor_ln730_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 139 'and' 'and_ln730_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_13 = or i1 %and_ln730_41, %and_ln730_42" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 140 'or' 'or_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (2.60ns)   --->   "br i1 %or_ln730_13, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 141 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 2.60>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1299_13 = trunc i27 %x_V_read to i13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 142 'trunc' 'trunc_ln1299_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1299_13 = call i35 @_ssdm_op_BitConcatenate.i35.i13.i22(i13 %trunc_ln1299_13, i22 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 143 'bitconcatenate' 'shl_ln1299_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 10)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 144 'bitselect' 'tmp_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_43 = and i1 %tmp_57, %xor_ln730_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 145 'and' 'and_ln730_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_44 = and i1 %and_ln730_43, %tmp_63" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 146 'and' 'and_ln730_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.97ns)   --->   "%xor_ln730_15 = xor i1 %tmp_57, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 147 'xor' 'xor_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_45 = and i1 %tmp_56, %xor_ln730_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 148 'and' 'and_ln730_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_14 = or i1 %and_ln730_44, %and_ln730_45" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 149 'or' 'or_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (2.60ns)   --->   "br i1 %or_ln730_14, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 150 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 2.60>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln1299_14 = trunc i27 %x_V_read to i12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 151 'trunc' 'trunc_ln1299_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1299_14 = call i35 @_ssdm_op_BitConcatenate.i35.i12.i23(i12 %trunc_ln1299_14, i23 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 152 'bitconcatenate' 'shl_ln1299_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 9)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 153 'bitselect' 'tmp_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_46 = and i1 %tmp_63, %xor_ln730_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 154 'and' 'and_ln730_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_47 = and i1 %and_ln730_46, %tmp_64" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 155 'and' 'and_ln730_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.97ns)   --->   "%xor_ln730_16 = xor i1 %tmp_63, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 156 'xor' 'xor_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_48 = and i1 %tmp_57, %xor_ln730_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 157 'and' 'and_ln730_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_15 = or i1 %and_ln730_47, %and_ln730_48" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 158 'or' 'or_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (2.60ns)   --->   "br i1 %or_ln730_15, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 159 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 2.60>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln1299_15 = trunc i27 %x_V_read to i11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 160 'trunc' 'trunc_ln1299_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln1299_15 = call i35 @_ssdm_op_BitConcatenate.i35.i11.i24(i11 %trunc_ln1299_15, i24 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 161 'bitconcatenate' 'shl_ln1299_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 8)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 162 'bitselect' 'tmp_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_49 = and i1 %tmp_64, %xor_ln730_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 163 'and' 'and_ln730_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_50 = and i1 %and_ln730_49, %tmp_65" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 164 'and' 'and_ln730_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.97ns)   --->   "%xor_ln730_17 = xor i1 %tmp_64, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 165 'xor' 'xor_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_51 = and i1 %tmp_63, %xor_ln730_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 166 'and' 'and_ln730_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_16 = or i1 %and_ln730_50, %and_ln730_51" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 167 'or' 'or_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (2.60ns)   --->   "br i1 %or_ln730_16, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 168 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 2.60>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1299_16 = trunc i27 %x_V_read to i10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 169 'trunc' 'trunc_ln1299_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln1299_16 = call i35 @_ssdm_op_BitConcatenate.i35.i10.i25(i10 %trunc_ln1299_16, i25 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 170 'bitconcatenate' 'shl_ln1299_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 171 'bitselect' 'tmp_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_52 = and i1 %tmp_65, %xor_ln730_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 172 'and' 'and_ln730_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_53 = and i1 %and_ln730_52, %tmp_66" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 173 'and' 'and_ln730_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.97ns)   --->   "%xor_ln730_18 = xor i1 %tmp_65, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 174 'xor' 'xor_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_54 = and i1 %tmp_64, %xor_ln730_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 175 'and' 'and_ln730_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_17 = or i1 %and_ln730_53, %and_ln730_54" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 176 'or' 'or_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (2.60ns)   --->   "br i1 %or_ln730_17, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 177 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 2.60>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln1299_17 = trunc i27 %x_V_read to i9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 178 'trunc' 'trunc_ln1299_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln1299_17 = call i35 @_ssdm_op_BitConcatenate.i35.i9.i26(i9 %trunc_ln1299_17, i26 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 179 'bitconcatenate' 'shl_ln1299_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 6)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 180 'bitselect' 'tmp_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_55 = and i1 %tmp_66, %xor_ln730_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 181 'and' 'and_ln730_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_56 = and i1 %and_ln730_55, %tmp_67" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 182 'and' 'and_ln730_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.97ns)   --->   "%xor_ln730_19 = xor i1 %tmp_66, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 183 'xor' 'xor_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_57 = and i1 %tmp_65, %xor_ln730_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 184 'and' 'and_ln730_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_18 = or i1 %and_ln730_56, %and_ln730_57" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 185 'or' 'or_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (2.60ns)   --->   "br i1 %or_ln730_18, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 186 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 2.60>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln1299_18 = trunc i27 %x_V_read to i8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 187 'trunc' 'trunc_ln1299_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln1299_18 = call i35 @_ssdm_op_BitConcatenate.i35.i8.i27(i8 %trunc_ln1299_18, i27 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 188 'bitconcatenate' 'shl_ln1299_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 5)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 189 'bitselect' 'tmp_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_58 = and i1 %tmp_67, %xor_ln730_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 190 'and' 'and_ln730_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_59 = and i1 %and_ln730_58, %tmp_68" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 191 'and' 'and_ln730_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.97ns)   --->   "%xor_ln730_20 = xor i1 %tmp_67, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 192 'xor' 'xor_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_60 = and i1 %tmp_66, %xor_ln730_20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 193 'and' 'and_ln730_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_19 = or i1 %and_ln730_59, %and_ln730_60" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 194 'or' 'or_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (2.60ns)   --->   "br i1 %or_ln730_19, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 195 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 2.60>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln1299_19 = trunc i27 %x_V_read to i7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 196 'trunc' 'trunc_ln1299_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln1299_19 = call i35 @_ssdm_op_BitConcatenate.i35.i7.i28(i7 %trunc_ln1299_19, i28 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 197 'bitconcatenate' 'shl_ln1299_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 4)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 198 'bitselect' 'tmp_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_61 = and i1 %tmp_68, %xor_ln730_20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 199 'and' 'and_ln730_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_62 = and i1 %and_ln730_61, %tmp_69" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 200 'and' 'and_ln730_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.97ns)   --->   "%xor_ln730_21 = xor i1 %tmp_68, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 201 'xor' 'xor_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_63 = and i1 %tmp_67, %xor_ln730_21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 202 'and' 'and_ln730_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_20 = or i1 %and_ln730_62, %and_ln730_63" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 203 'or' 'or_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (2.60ns)   --->   "br i1 %or_ln730_20, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 204 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 2.60>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln1299_20 = trunc i27 %x_V_read to i6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 205 'trunc' 'trunc_ln1299_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1299_20 = call i35 @_ssdm_op_BitConcatenate.i35.i6.i29(i6 %trunc_ln1299_20, i29 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 206 'bitconcatenate' 'shl_ln1299_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 3)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 207 'bitselect' 'tmp_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_64 = and i1 %tmp_69, %xor_ln730_21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 208 'and' 'and_ln730_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_65 = and i1 %and_ln730_64, %tmp_70" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 209 'and' 'and_ln730_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.97ns)   --->   "%xor_ln730_22 = xor i1 %tmp_69, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 210 'xor' 'xor_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_66 = and i1 %tmp_68, %xor_ln730_22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 211 'and' 'and_ln730_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_21 = or i1 %and_ln730_65, %and_ln730_66" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 212 'or' 'or_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (2.60ns)   --->   "br i1 %or_ln730_21, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 213 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 2.60>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln1299_21 = trunc i27 %x_V_read to i5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 214 'trunc' 'trunc_ln1299_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1299_21 = call i35 @_ssdm_op_BitConcatenate.i35.i5.i30(i5 %trunc_ln1299_21, i30 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 215 'bitconcatenate' 'shl_ln1299_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 2)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 216 'bitselect' 'tmp_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_67 = and i1 %tmp_70, %xor_ln730_22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 217 'and' 'and_ln730_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_68 = and i1 %and_ln730_67, %tmp_71" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 218 'and' 'and_ln730_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.97ns)   --->   "%xor_ln730_23 = xor i1 %tmp_70, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 219 'xor' 'xor_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_69 = and i1 %tmp_69, %xor_ln730_23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 220 'and' 'and_ln730_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_22 = or i1 %and_ln730_68, %and_ln730_69" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 221 'or' 'or_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (2.60ns)   --->   "br i1 %or_ln730_22, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 222 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 2.60>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln1299_22 = trunc i27 %x_V_read to i4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 223 'trunc' 'trunc_ln1299_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1299_22 = call i35 @_ssdm_op_BitConcatenate.i35.i4.i31(i4 %trunc_ln1299_22, i31 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 224 'bitconcatenate' 'shl_ln1299_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %x_V_read, i32 1)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 225 'bitselect' 'tmp_72' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_70 = and i1 %tmp_71, %xor_ln730_23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 226 'and' 'and_ln730_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_71 = and i1 %and_ln730_70, %tmp_72" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 227 'and' 'and_ln730_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.97ns)   --->   "%xor_ln730_24 = xor i1 %tmp_71, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 228 'xor' 'xor_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_72 = and i1 %tmp_70, %xor_ln730_24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 229 'and' 'and_ln730_72' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_23 = or i1 %and_ln730_71, %and_ln730_72" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 230 'or' 'or_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (2.60ns)   --->   "br i1 %or_ln730_23, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 231 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 2.60>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln1299_23 = trunc i27 %x_V_read to i3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 232 'trunc' 'trunc_ln1299_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln1299_23 = call i35 @_ssdm_op_BitConcatenate.i35.i3.i32(i3 %trunc_ln1299_23, i32 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 233 'bitconcatenate' 'shl_ln1299_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln730 = trunc i27 %x_V_read to i1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 234 'trunc' 'trunc_ln730' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_73 = and i1 %tmp_72, %xor_ln730_24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 235 'and' 'and_ln730_73' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_74 = and i1 %and_ln730_73, %trunc_ln730" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 236 'and' 'and_ln730_74' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%xor_ln730_25 = xor i1 %tmp_72, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 237 'xor' 'xor_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_75 = and i1 %tmp_71, %xor_ln730_25" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 238 'and' 'and_ln730_75' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln730_24 = or i1 %and_ln730_74, %and_ln730_75" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 239 'or' 'or_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (2.60ns)   --->   "br i1 %or_ln730_24, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 240 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 2.60>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln1299_24 = trunc i27 %x_V_read to i2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 241 'trunc' 'trunc_ln1299_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1299_24 = call i35 @_ssdm_op_BitConcatenate.i35.i2.i33(i2 %trunc_ln1299_24, i33 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 242 'bitconcatenate' 'shl_ln1299_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln730_76)   --->   "%xor_ln730_26 = xor i1 %trunc_ln730, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 243 'xor' 'xor_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln730_76 = and i1 %tmp_72, %xor_ln730_26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 244 'and' 'and_ln730_76' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (2.60ns)   --->   "br i1 %and_ln730_76, label %.loopexit, label %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 245 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 2.60>
ST_1 : Operation 246 [1/1] (1.21ns)   --->   "%select_ln730 = select i1 %trunc_ln730, i5 -13, i5 -14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 246 'select' 'select_ln730' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !and_ln730_76)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%st = call i35 @_ssdm_op_BitConcatenate.i35.i1.i34(i1 %trunc_ln730, i34 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 247 'bitconcatenate' 'st' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !and_ln730_76)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.02ns)   --->   "%select_ln730_1 = select i1 %trunc_ln730, i35 %st, i35 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 248 'select' 'select_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !and_ln730_76)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (2.60ns)   --->   "br label %.loopexit" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 249 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !and_ln730_76)> <Delay = 2.60>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%p_Val2_53_lcssa = phi i35 [ %p_Result_6, %_ZN9ap_ufixedILi35ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %shl_ln, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0 ], [ %shl_ln1299_1, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1 ], [ %shl_ln1299_2, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2 ], [ %shl_ln1299_3, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3 ], [ %shl_ln1299_4, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4 ], [ %shl_ln1299_5, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5 ], [ %shl_ln1299_6, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6 ], [ %shl_ln1299_7, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7 ], [ %shl_ln1299_8, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8 ], [ %shl_ln1299_9, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9 ], [ %shl_ln1299_s, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10 ], [ %shl_ln1299_10, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11 ], [ %shl_ln1299_11, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12 ], [ %shl_ln1299_12, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13 ], [ %shl_ln1299_13, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14 ], [ %shl_ln1299_14, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15 ], [ %shl_ln1299_15, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16 ], [ %shl_ln1299_16, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17 ], [ %shl_ln1299_17, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18 ], [ %shl_ln1299_18, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19 ], [ %shl_ln1299_19, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20 ], [ %shl_ln1299_20, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21 ], [ %shl_ln1299_21, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22 ], [ %shl_ln1299_22, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23 ], [ %shl_ln1299_23, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24 ], [ %shl_ln1299_24, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25 ], [ %select_ln730_1, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26 ]"   --->   Operation 250 'phi' 'p_Val2_53_lcssa' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %p_Val2_53_lcssa, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 251 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %p_Result_s, label %0, label %1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 252 'br' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_3 = call i6 @_ssdm_op_PartSelect.i6.i35.i32.i32(i35 %p_Val2_53_lcssa, i32 27, i32 32)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 253 'partselect' 'p_Result_3' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.76ns)   --->   "br label %_ZN9ap_ufixedILi42ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 254 'br' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 1.76>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_2 = call i6 @_ssdm_op_PartSelect.i6.i35.i32.i32(i35 %p_Val2_53_lcssa, i32 28, i32 33)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 255 'partselect' 'p_Result_2' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (1.76ns)   --->   "br label %_ZN9ap_ufixedILi42ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 256 'br' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 1.76>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%index0_V = phi i6 [ %p_Result_2, %0 ], [ %p_Result_3, %1 ]" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 257 'phi' 'index0_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i6 %index0_V to i64" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 258 'zext' 'zext_ln544' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_4 = getelementptr [64 x i6]* @log_apfixed_reduce_3, i64 0, i64 %zext_ln544" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 259 'getelementptr' 'log_apfixed_reduce_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 260 [2/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %log_apfixed_reduce_4, align 1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 260 'load' 'b_frac_tilde_inverse' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_5 = getelementptr [64 x i22]* @log_apfixed_reduce_2, i64 0, i64 %zext_ln544" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 261 'getelementptr' 'log_apfixed_reduce_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 262 [2/2] (3.25ns)   --->   "%log_sum_V = load i22* %log_apfixed_reduce_5, align 4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 262 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 263 [1/2] (3.25ns)   --->   "%b_frac_tilde_inverse = load i6* %log_apfixed_reduce_4, align 1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 263 'load' 'b_frac_tilde_inverse' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_3 : Operation 264 [1/2] (3.25ns)   --->   "%log_sum_V = load i22* %log_apfixed_reduce_5, align 4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 264 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 8.48>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%r_V = zext i35 %p_Val2_53_lcssa to i41" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 265 'zext' 'r_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i6 %b_frac_tilde_inverse to i41" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 266 'zext' 'zext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (8.48ns)   --->   "%r_V_8 = mul i41 %r_V, %zext_ln1118" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 267 'mul' 'r_V_8' <Predicate = (!icmp_ln1497)> <Delay = 8.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%z1_V = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %r_V_8, i32 11, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:767]   --->   Operation 268 'partselect' 'z1_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%a_V = call i4 @_ssdm_op_PartSelect.i4.i41.i32.i32(i41 %r_V_8, i32 31, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 269 'partselect' 'a_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %r_V_8, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 270 'bitselect' 'tmp_74' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_s = call i23 @_ssdm_op_PartSelect.i23.i41.i32.i32(i41 %r_V_8, i32 12, i32 34)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 271 'partselect' 'tmp_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%sf = call i28 @_ssdm_op_BitConcatenate.i28.i5.i23(i5 -16, i23 %tmp_s)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 272 'bitconcatenate' 'sf' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_31 = call i29 @_ssdm_op_BitConcatenate.i29.i5.i24(i5 -16, i24 %z1_V)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 273 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%zext_ln1333 = zext i28 %sf to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 274 'zext' 'zext_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%eZ_V = select i1 %tmp_74, i29 %tmp_31, i29 %zext_ln1333" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:182->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 275 'select' 'eZ_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_32 = call i20 @_ssdm_op_PartSelect.i20.i41.i32.i32(i41 %r_V_8, i32 11, i32 30)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 276 'partselect' 'tmp_32' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%lhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %tmp_32, i8 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 277 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%zext_ln703 = zext i28 %lhs_V to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 278 'zext' 'zext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (2.46ns) (out node of the LUT)   --->   "%add_ln703 = add i29 %zext_ln703, %eZ_V" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 279 'add' 'add_ln703' <Predicate = (!icmp_ln1497)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%r_V_3 = zext i4 %a_V to i28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 280 'zext' 'r_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i24 %z1_V to i28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 281 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_9 = mul i28 %zext_ln1118_1, %r_V_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 282 'mul' 'r_V_9' <Predicate = (!icmp_ln1497)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%zext_ln703_1 = zext i28 %r_V_9 to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 283 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = sub i29 %add_ln703, %zext_ln703_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:184->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 284 'sub' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i4 %a_V to i64" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 285 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_6 = getelementptr [16 x i18]* @log_apfixed_reduce_s, i64 0, i64 %zext_ln544_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 286 'getelementptr' 'log_apfixed_reduce_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 287 [2/2] (3.25ns)   --->   "%p_Val2_42 = load i18* %log_apfixed_reduce_6, align 4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 287 'load' 'p_Val2_42' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_33 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %ret_V, i32 14, i32 28)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 288 'partselect' 'tmp_33' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %ret_V, i32 20, i32 28)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:774]   --->   Operation 289 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.69>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%t_V_lcssa = phi i5 [ 14, %_ZN9ap_ufixedILi35ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 13, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0 ], [ 12, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1 ], [ 11, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2 ], [ 10, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3 ], [ 9, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4 ], [ 8, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5 ], [ 7, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6 ], [ 6, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7 ], [ 5, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8 ], [ 4, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9 ], [ 3, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10 ], [ 2, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11 ], [ 1, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12 ], [ 0, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13 ], [ -1, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14 ], [ -2, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15 ], [ -3, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16 ], [ -4, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17 ], [ -5, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18 ], [ -6, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19 ], [ -7, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20 ], [ -8, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21 ], [ -9, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22 ], [ -10, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23 ], [ -11, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24 ], [ -12, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25 ], [ %select_ln730, %_ZN13ap_fixed_baseILi35ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26 ]" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 290 'phi' 't_V_lcssa' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i5 %t_V_lcssa to i28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 291 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (6.43ns)   --->   "%r_V_7 = mul i28 %sext_ln1118, 2907269" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 292 'mul' 'r_V_7' <Predicate = (!icmp_ln1497)> <Delay = 6.43> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/2] (3.25ns)   --->   "%p_Val2_42 = load i18* %log_apfixed_reduce_6, align 4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 293 'load' 'p_Val2_42' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i18 %p_Val2_42 to i22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:186->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252->E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 294 'zext' 'zext_ln203' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i9 %trunc_ln708_s to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 295 'zext' 'zext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (4.35ns)   --->   "%r_V_10 = mul i18 %zext_ln1116, %zext_ln1116" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 296 'mul' 'r_V_10' <Predicate = (!icmp_ln1497)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%r_V_s = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %r_V_10, i32 1, i32 17)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 297 'partselect' 'r_V_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i15.i10(i15 %tmp_33, i10 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 298 'bitconcatenate' 'lhs_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i25 %lhs_V_1 to i26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 299 'zext' 'zext_ln728' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i17 %r_V_s to i26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 300 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (2.34ns)   --->   "%ret_V_1 = sub i26 %zext_ln728, %zext_ln703_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 301 'sub' 'ret_V_1' <Predicate = (!icmp_ln1497)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_1, i32 10, i32 25)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 302 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_34 = call i22 @_ssdm_op_PartSelect.i22.i28.i32.i32(i28 %r_V_7, i32 6, i32 27)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 303 'partselect' 'tmp_34' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (2.25ns)   --->   "%add_ln703_22 = add i22 %log_sum_V, %zext_ln203" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 304 'add' 'add_ln703_22' <Predicate = (!icmp_ln1497)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500]   --->   Operation 305 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%sum_V = sext i16 %trunc_ln to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 306 'sext' 'sum_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1 = call i28 @_ssdm_op_BitConcatenate.i28.i22.i6(i22 %tmp_34, i6 0)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 307 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i28 %shl_ln1 to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 308 'sext' 'sext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i22 %add_ln703_22 to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 309 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_23 = add i29 %sext_ln703, %sum_V" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 310 'add' 'add_ln703_23' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 311 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%log_base_V = add i29 %add_ln703_23, %sext_ln703_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 311 'add' 'log_base_V' <Predicate = (!icmp_ln1497)> <Delay = 4.28> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %log_base_V, i32 28)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:783]   --->   Operation 312 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln703_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %p_Result_7, i9 -256)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 313 'bitconcatenate' 'shl_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i10 %shl_ln703_1 to i29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 314 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (2.46ns)   --->   "%log_base_V_1 = add i29 %sext_ln703_2, %log_base_V" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 315 'add' 'log_base_V_1' <Predicate = (!icmp_ln1497)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i20 @_ssdm_op_PartSelect.i20.i29.i32.i32(i29 %log_base_V_1, i32 9, i32 28)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:787]   --->   Operation 316 'partselect' 'trunc_ln708_35' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%r_V_6 = sext i20 %trunc_ln708_35 to i28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:787]   --->   Operation 317 'sext' 'r_V_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 318 'br' <Predicate = (!icmp_ln1497)> <Delay = 1.76>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%agg_result_V_0 = phi i28 [ %r_V_6, %_ZN9ap_ufixedILi42ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi41ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ -134217728, %_ZN8ap_fixedILi28ELi15EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 319 'phi' 'agg_result_V_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "ret i28 %agg_result_V_0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:792]   --->   Operation 320 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_apfixed_reduce_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read             (read          ) [ 00000000]
icmp_ln1497          (icmp          ) [ 01111111]
br_ln702             (br            ) [ 01111111]
p_Result_6           (bitconcatenate) [ 01100000]
tmp                  (bitselect     ) [ 00000000]
tmp_43               (bitselect     ) [ 00000000]
and_ln730            (and           ) [ 01000000]
xor_ln730            (xor           ) [ 00000000]
br_ln730             (br            ) [ 01111110]
shl_ln               (bitconcatenate) [ 01100000]
tmp_44               (bitselect     ) [ 00000000]
and_ln730_1          (and           ) [ 00000000]
and_ln730_2          (and           ) [ 00000000]
xor_ln730_1          (xor           ) [ 00000000]
and_ln730_3          (and           ) [ 00000000]
or_ln730             (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299         (trunc         ) [ 00000000]
shl_ln1299_1         (bitconcatenate) [ 01100000]
tmp_45               (bitselect     ) [ 00000000]
and_ln730_4          (and           ) [ 00000000]
and_ln730_5          (and           ) [ 00000000]
xor_ln730_2          (xor           ) [ 00000000]
and_ln730_6          (and           ) [ 00000000]
or_ln730_1           (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_1       (trunc         ) [ 00000000]
shl_ln1299_2         (bitconcatenate) [ 01100000]
tmp_46               (bitselect     ) [ 00000000]
and_ln730_7          (and           ) [ 00000000]
and_ln730_8          (and           ) [ 00000000]
xor_ln730_3          (xor           ) [ 00000000]
and_ln730_9          (and           ) [ 00000000]
or_ln730_2           (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_2       (trunc         ) [ 00000000]
shl_ln1299_3         (bitconcatenate) [ 01100000]
tmp_47               (bitselect     ) [ 00000000]
and_ln730_10         (and           ) [ 00000000]
and_ln730_11         (and           ) [ 00000000]
xor_ln730_4          (xor           ) [ 00000000]
and_ln730_12         (and           ) [ 00000000]
or_ln730_3           (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_3       (trunc         ) [ 00000000]
shl_ln1299_4         (bitconcatenate) [ 01100000]
tmp_48               (bitselect     ) [ 00000000]
and_ln730_13         (and           ) [ 00000000]
and_ln730_14         (and           ) [ 00000000]
xor_ln730_5          (xor           ) [ 00000000]
and_ln730_15         (and           ) [ 00000000]
or_ln730_4           (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_4       (trunc         ) [ 00000000]
shl_ln1299_5         (bitconcatenate) [ 01100000]
tmp_49               (bitselect     ) [ 00000000]
and_ln730_16         (and           ) [ 00000000]
and_ln730_17         (and           ) [ 00000000]
xor_ln730_6          (xor           ) [ 00000000]
and_ln730_18         (and           ) [ 00000000]
or_ln730_5           (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_5       (trunc         ) [ 00000000]
shl_ln1299_6         (bitconcatenate) [ 01100000]
tmp_50               (bitselect     ) [ 00000000]
and_ln730_19         (and           ) [ 00000000]
and_ln730_20         (and           ) [ 00000000]
xor_ln730_7          (xor           ) [ 00000000]
and_ln730_21         (and           ) [ 00000000]
or_ln730_6           (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_6       (trunc         ) [ 00000000]
shl_ln1299_7         (bitconcatenate) [ 01100000]
tmp_51               (bitselect     ) [ 00000000]
and_ln730_22         (and           ) [ 00000000]
and_ln730_23         (and           ) [ 00000000]
xor_ln730_8          (xor           ) [ 00000000]
and_ln730_24         (and           ) [ 00000000]
or_ln730_7           (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_7       (trunc         ) [ 00000000]
shl_ln1299_8         (bitconcatenate) [ 01100000]
tmp_52               (bitselect     ) [ 00000000]
and_ln730_25         (and           ) [ 00000000]
and_ln730_26         (and           ) [ 00000000]
xor_ln730_9          (xor           ) [ 00000000]
and_ln730_27         (and           ) [ 00000000]
or_ln730_8           (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_8       (trunc         ) [ 00000000]
shl_ln1299_9         (bitconcatenate) [ 01100000]
tmp_53               (bitselect     ) [ 00000000]
and_ln730_28         (and           ) [ 00000000]
and_ln730_29         (and           ) [ 00000000]
xor_ln730_10         (xor           ) [ 00000000]
and_ln730_30         (and           ) [ 00000000]
or_ln730_9           (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_9       (trunc         ) [ 00000000]
shl_ln1299_s         (bitconcatenate) [ 01100000]
tmp_54               (bitselect     ) [ 00000000]
and_ln730_31         (and           ) [ 00000000]
and_ln730_32         (and           ) [ 00000000]
xor_ln730_11         (xor           ) [ 00000000]
and_ln730_33         (and           ) [ 00000000]
or_ln730_10          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_10      (trunc         ) [ 00000000]
shl_ln1299_10        (bitconcatenate) [ 01100000]
tmp_55               (bitselect     ) [ 00000000]
and_ln730_34         (and           ) [ 00000000]
and_ln730_35         (and           ) [ 00000000]
xor_ln730_12         (xor           ) [ 00000000]
and_ln730_36         (and           ) [ 00000000]
or_ln730_11          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_11      (trunc         ) [ 00000000]
shl_ln1299_11        (bitconcatenate) [ 01100000]
tmp_56               (bitselect     ) [ 00000000]
and_ln730_37         (and           ) [ 00000000]
and_ln730_38         (and           ) [ 00000000]
xor_ln730_13         (xor           ) [ 00000000]
and_ln730_39         (and           ) [ 00000000]
or_ln730_12          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_12      (trunc         ) [ 00000000]
shl_ln1299_12        (bitconcatenate) [ 01100000]
tmp_57               (bitselect     ) [ 00000000]
and_ln730_40         (and           ) [ 00000000]
and_ln730_41         (and           ) [ 00000000]
xor_ln730_14         (xor           ) [ 00000000]
and_ln730_42         (and           ) [ 00000000]
or_ln730_13          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_13      (trunc         ) [ 00000000]
shl_ln1299_13        (bitconcatenate) [ 01100000]
tmp_63               (bitselect     ) [ 00000000]
and_ln730_43         (and           ) [ 00000000]
and_ln730_44         (and           ) [ 00000000]
xor_ln730_15         (xor           ) [ 00000000]
and_ln730_45         (and           ) [ 00000000]
or_ln730_14          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_14      (trunc         ) [ 00000000]
shl_ln1299_14        (bitconcatenate) [ 01100000]
tmp_64               (bitselect     ) [ 00000000]
and_ln730_46         (and           ) [ 00000000]
and_ln730_47         (and           ) [ 00000000]
xor_ln730_16         (xor           ) [ 00000000]
and_ln730_48         (and           ) [ 00000000]
or_ln730_15          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_15      (trunc         ) [ 00000000]
shl_ln1299_15        (bitconcatenate) [ 01100000]
tmp_65               (bitselect     ) [ 00000000]
and_ln730_49         (and           ) [ 00000000]
and_ln730_50         (and           ) [ 00000000]
xor_ln730_17         (xor           ) [ 00000000]
and_ln730_51         (and           ) [ 00000000]
or_ln730_16          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_16      (trunc         ) [ 00000000]
shl_ln1299_16        (bitconcatenate) [ 01100000]
tmp_66               (bitselect     ) [ 00000000]
and_ln730_52         (and           ) [ 00000000]
and_ln730_53         (and           ) [ 00000000]
xor_ln730_18         (xor           ) [ 00000000]
and_ln730_54         (and           ) [ 00000000]
or_ln730_17          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_17      (trunc         ) [ 00000000]
shl_ln1299_17        (bitconcatenate) [ 01100000]
tmp_67               (bitselect     ) [ 00000000]
and_ln730_55         (and           ) [ 00000000]
and_ln730_56         (and           ) [ 00000000]
xor_ln730_19         (xor           ) [ 00000000]
and_ln730_57         (and           ) [ 00000000]
or_ln730_18          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_18      (trunc         ) [ 00000000]
shl_ln1299_18        (bitconcatenate) [ 01100000]
tmp_68               (bitselect     ) [ 00000000]
and_ln730_58         (and           ) [ 00000000]
and_ln730_59         (and           ) [ 00000000]
xor_ln730_20         (xor           ) [ 00000000]
and_ln730_60         (and           ) [ 00000000]
or_ln730_19          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_19      (trunc         ) [ 00000000]
shl_ln1299_19        (bitconcatenate) [ 01100000]
tmp_69               (bitselect     ) [ 00000000]
and_ln730_61         (and           ) [ 00000000]
and_ln730_62         (and           ) [ 00000000]
xor_ln730_21         (xor           ) [ 00000000]
and_ln730_63         (and           ) [ 00000000]
or_ln730_20          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_20      (trunc         ) [ 00000000]
shl_ln1299_20        (bitconcatenate) [ 01100000]
tmp_70               (bitselect     ) [ 00000000]
and_ln730_64         (and           ) [ 00000000]
and_ln730_65         (and           ) [ 00000000]
xor_ln730_22         (xor           ) [ 00000000]
and_ln730_66         (and           ) [ 00000000]
or_ln730_21          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_21      (trunc         ) [ 00000000]
shl_ln1299_21        (bitconcatenate) [ 01100000]
tmp_71               (bitselect     ) [ 00000000]
and_ln730_67         (and           ) [ 00000000]
and_ln730_68         (and           ) [ 00000000]
xor_ln730_23         (xor           ) [ 00000000]
and_ln730_69         (and           ) [ 00000000]
or_ln730_22          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_22      (trunc         ) [ 00000000]
shl_ln1299_22        (bitconcatenate) [ 01100000]
tmp_72               (bitselect     ) [ 00000000]
and_ln730_70         (and           ) [ 00000000]
and_ln730_71         (and           ) [ 00000000]
xor_ln730_24         (xor           ) [ 00000000]
and_ln730_72         (and           ) [ 00000000]
or_ln730_23          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_23      (trunc         ) [ 00000000]
shl_ln1299_23        (bitconcatenate) [ 01100000]
trunc_ln730          (trunc         ) [ 00000000]
and_ln730_73         (and           ) [ 00000000]
and_ln730_74         (and           ) [ 00000000]
xor_ln730_25         (xor           ) [ 00000000]
and_ln730_75         (and           ) [ 00000000]
or_ln730_24          (or            ) [ 01000000]
br_ln730             (br            ) [ 01111110]
trunc_ln1299_24      (trunc         ) [ 00000000]
shl_ln1299_24        (bitconcatenate) [ 01100000]
xor_ln730_26         (xor           ) [ 00000000]
and_ln730_76         (and           ) [ 01000000]
br_ln730             (br            ) [ 01111110]
select_ln730         (select        ) [ 01111110]
st                   (bitconcatenate) [ 00000000]
select_ln730_1       (select        ) [ 01100000]
br_ln730             (br            ) [ 01111110]
p_Val2_53_lcssa      (phi           ) [ 01111000]
p_Result_s           (bitselect     ) [ 01100000]
br_ln747             (br            ) [ 00000000]
p_Result_3           (partselect    ) [ 00000000]
br_ln0               (br            ) [ 00000000]
p_Result_2           (partselect    ) [ 00000000]
br_ln747             (br            ) [ 00000000]
index0_V             (phi           ) [ 00000000]
zext_ln544           (zext          ) [ 00000000]
log_apfixed_reduce_4 (getelementptr ) [ 01010000]
log_apfixed_reduce_5 (getelementptr ) [ 01010000]
b_frac_tilde_inverse (load          ) [ 01001000]
log_sum_V            (load          ) [ 01001110]
r_V                  (zext          ) [ 00000000]
zext_ln1118          (zext          ) [ 00000000]
r_V_8                (mul           ) [ 01000100]
z1_V                 (partselect    ) [ 01000100]
a_V                  (partselect    ) [ 01000100]
tmp_74               (bitselect     ) [ 00000000]
tmp_s                (partselect    ) [ 00000000]
sf                   (bitconcatenate) [ 00000000]
tmp_31               (bitconcatenate) [ 00000000]
zext_ln1333          (zext          ) [ 00000000]
eZ_V                 (select        ) [ 00000000]
tmp_32               (partselect    ) [ 00000000]
lhs_V                (bitconcatenate) [ 00000000]
zext_ln703           (zext          ) [ 00000000]
add_ln703            (add           ) [ 00000000]
r_V_3                (zext          ) [ 00000000]
zext_ln1118_1        (zext          ) [ 00000000]
r_V_9                (mul           ) [ 00000000]
zext_ln703_1         (zext          ) [ 00000000]
ret_V                (sub           ) [ 00000000]
zext_ln544_1         (zext          ) [ 00000000]
log_apfixed_reduce_6 (getelementptr ) [ 01000010]
tmp_33               (partselect    ) [ 01000010]
trunc_ln708_s        (partselect    ) [ 01000010]
t_V_lcssa            (phi           ) [ 01111110]
sext_ln1118          (sext          ) [ 00000000]
r_V_7                (mul           ) [ 00000000]
p_Val2_42            (load          ) [ 00000000]
zext_ln203           (zext          ) [ 00000000]
zext_ln1116          (zext          ) [ 00000000]
r_V_10               (mul           ) [ 00000000]
r_V_s                (partselect    ) [ 00000000]
lhs_V_1              (bitconcatenate) [ 00000000]
zext_ln728           (zext          ) [ 00000000]
zext_ln703_2         (zext          ) [ 00000000]
ret_V_1              (sub           ) [ 00000000]
trunc_ln             (partselect    ) [ 01000001]
tmp_34               (partselect    ) [ 01000001]
add_ln703_22         (add           ) [ 01000001]
specpipeline_ln500   (specpipeline  ) [ 00000000]
sum_V                (sext          ) [ 00000000]
shl_ln1              (bitconcatenate) [ 00000000]
sext_ln703           (sext          ) [ 00000000]
sext_ln703_1         (sext          ) [ 00000000]
add_ln703_23         (add           ) [ 00000000]
log_base_V           (add           ) [ 00000000]
p_Result_7           (bitselect     ) [ 00000000]
shl_ln703_1          (bitconcatenate) [ 00000000]
sext_ln703_2         (sext          ) [ 00000000]
log_base_V_1         (add           ) [ 00000000]
trunc_ln708_35       (partselect    ) [ 00000000]
r_V_6                (sext          ) [ 00000000]
br_ln0               (br            ) [ 00000000]
agg_result_V_0       (phi           ) [ 01111111]
ret_ln792            (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="log_apfixed_reduce_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log_apfixed_reduce_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_apfixed_reduce_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i1.i27.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i27.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i26.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i25.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i24.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i23.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i22.i13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i21.i14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i20.i15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i19.i16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i18.i17"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i17.i18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i16.i19"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i15.i20"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i14.i21"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i13.i22"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i12.i23"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i11.i24"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i10.i25"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i8.i27"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i7.i28"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i6.i29"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i5.i30"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i4.i31"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i2.i33"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i1.i34"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i35.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i41.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i5.i23"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i5.i24"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i20.i8"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i15.i10"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i22.i6"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1004" name="x_V_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="27" slack="0"/>
<pin id="314" dir="0" index="1" bw="27" slack="0"/>
<pin id="315" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="log_apfixed_reduce_4_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="log_apfixed_reduce_5_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="22" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_5/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="log_apfixed_reduce_6_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="18" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_6/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_42/5 "/>
</bind>
</comp>

<comp id="357" class="1005" name="p_Val2_53_lcssa_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="35" slack="2"/>
<pin id="359" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_53_lcssa (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Val2_53_lcssa_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="35" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="35" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="4" bw="35" slack="1"/>
<pin id="366" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="6" bw="35" slack="1"/>
<pin id="368" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="8" bw="35" slack="1"/>
<pin id="370" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="10" bw="35" slack="1"/>
<pin id="372" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="12" bw="35" slack="1"/>
<pin id="374" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="14" bw="35" slack="1"/>
<pin id="376" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="16" bw="35" slack="1"/>
<pin id="378" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="18" bw="35" slack="1"/>
<pin id="380" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="20" bw="35" slack="1"/>
<pin id="382" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="22" bw="35" slack="1"/>
<pin id="384" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="24" bw="35" slack="1"/>
<pin id="386" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="26" bw="35" slack="1"/>
<pin id="388" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="28" bw="35" slack="1"/>
<pin id="390" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="30" bw="35" slack="1"/>
<pin id="392" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="32" bw="35" slack="1"/>
<pin id="394" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="34" bw="35" slack="1"/>
<pin id="396" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="36" bw="35" slack="1"/>
<pin id="398" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="38" bw="35" slack="1"/>
<pin id="400" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="40" bw="35" slack="1"/>
<pin id="402" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="42" bw="35" slack="1"/>
<pin id="404" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="44" bw="35" slack="1"/>
<pin id="406" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="46" bw="35" slack="1"/>
<pin id="408" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="48" bw="35" slack="1"/>
<pin id="410" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="50" bw="35" slack="1"/>
<pin id="412" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="52" bw="35" slack="1"/>
<pin id="414" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="54" bw="35" slack="1"/>
<pin id="416" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="56" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_53_lcssa/2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="index0_V_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="421" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="index0_V (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="index0_V_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index0_V/2 "/>
</bind>
</comp>

<comp id="428" class="1005" name="t_V_lcssa_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="5"/>
<pin id="430" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="t_V_lcssa (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="t_V_lcssa_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="5"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="5" slack="5"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="4" bw="5" slack="5"/>
<pin id="464" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="6" bw="5" slack="5"/>
<pin id="466" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="8" bw="5" slack="5"/>
<pin id="468" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="10" bw="5" slack="5"/>
<pin id="470" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="12" bw="5" slack="5"/>
<pin id="472" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="14" bw="4" slack="5"/>
<pin id="474" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="16" bw="4" slack="5"/>
<pin id="476" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="18" bw="4" slack="5"/>
<pin id="478" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="20" bw="4" slack="5"/>
<pin id="480" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="22" bw="3" slack="5"/>
<pin id="482" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="24" bw="3" slack="5"/>
<pin id="484" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="26" bw="1" slack="5"/>
<pin id="486" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="28" bw="1" slack="5"/>
<pin id="488" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="30" bw="1" slack="5"/>
<pin id="490" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="32" bw="2" slack="5"/>
<pin id="492" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="34" bw="3" slack="5"/>
<pin id="494" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="36" bw="3" slack="5"/>
<pin id="496" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="38" bw="4" slack="5"/>
<pin id="498" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="40" bw="4" slack="5"/>
<pin id="500" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="42" bw="4" slack="5"/>
<pin id="502" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="44" bw="4" slack="5"/>
<pin id="504" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="46" bw="5" slack="5"/>
<pin id="506" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="48" bw="5" slack="5"/>
<pin id="508" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="50" bw="5" slack="5"/>
<pin id="510" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="52" bw="5" slack="5"/>
<pin id="512" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="54" bw="5" slack="5"/>
<pin id="514" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="56" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_lcssa/6 "/>
</bind>
</comp>

<comp id="543" class="1005" name="agg_result_V_0_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="28" slack="6"/>
<pin id="545" dir="1" index="1" bw="28" slack="6"/>
</pin_list>
<bind>
<opset="agg_result_V_0 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="agg_result_V_0_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="20" slack="0"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="28" slack="6"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_0/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln1497_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="27" slack="0"/>
<pin id="556" dir="0" index="1" bw="27" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_6_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="35" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="27" slack="0"/>
<pin id="564" dir="0" index="3" bw="1" slack="0"/>
<pin id="565" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="27" slack="0"/>
<pin id="573" dir="0" index="2" bw="6" slack="0"/>
<pin id="574" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_43_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="27" slack="0"/>
<pin id="581" dir="0" index="2" bw="6" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="and_ln730_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="xor_ln730_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="shl_ln_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="35" slack="0"/>
<pin id="600" dir="0" index="1" bw="27" slack="0"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_44_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="27" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="and_ln730_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_1/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="and_ln730_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_2/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="xor_ln730_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_1/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="and_ln730_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_3/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln730_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="trunc_ln1299_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="27" slack="0"/>
<pin id="646" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="shl_ln1299_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="35" slack="0"/>
<pin id="650" dir="0" index="1" bw="26" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_1/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_45_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="27" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln730_4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_4/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="and_ln730_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_5/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="xor_ln730_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_2/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="and_ln730_6_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_6/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="or_ln730_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_1/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln1299_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="27" slack="0"/>
<pin id="696" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_1/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="shl_ln1299_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="35" slack="0"/>
<pin id="700" dir="0" index="1" bw="25" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_2/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_46_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="27" slack="0"/>
<pin id="709" dir="0" index="2" bw="6" slack="0"/>
<pin id="710" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="and_ln730_7_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_7/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="and_ln730_8_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_8/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="xor_ln730_3_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_3/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="and_ln730_9_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_9/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="or_ln730_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_2/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln1299_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="27" slack="0"/>
<pin id="746" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_2/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="shl_ln1299_3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="35" slack="0"/>
<pin id="750" dir="0" index="1" bw="24" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_3/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_47_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="27" slack="0"/>
<pin id="759" dir="0" index="2" bw="6" slack="0"/>
<pin id="760" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="and_ln730_10_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_10/1 "/>
</bind>
</comp>

<comp id="770" class="1004" name="and_ln730_11_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_11/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="xor_ln730_4_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_4/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="and_ln730_12_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_12/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="or_ln730_3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_3/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln1299_3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="27" slack="0"/>
<pin id="796" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_3/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="shl_ln1299_4_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="35" slack="0"/>
<pin id="800" dir="0" index="1" bw="23" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_4/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_48_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="27" slack="0"/>
<pin id="809" dir="0" index="2" bw="6" slack="0"/>
<pin id="810" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="and_ln730_13_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_13/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="and_ln730_14_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_14/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="xor_ln730_5_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_5/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="and_ln730_15_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_15/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="or_ln730_4_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_4/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="trunc_ln1299_4_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="27" slack="0"/>
<pin id="846" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_4/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="shl_ln1299_5_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="35" slack="0"/>
<pin id="850" dir="0" index="1" bw="22" slack="0"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_5/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_49_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="27" slack="0"/>
<pin id="859" dir="0" index="2" bw="6" slack="0"/>
<pin id="860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="864" class="1004" name="and_ln730_16_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_16/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="and_ln730_17_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_17/1 "/>
</bind>
</comp>

<comp id="876" class="1004" name="xor_ln730_6_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_6/1 "/>
</bind>
</comp>

<comp id="882" class="1004" name="and_ln730_18_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_18/1 "/>
</bind>
</comp>

<comp id="888" class="1004" name="or_ln730_5_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_5/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="trunc_ln1299_5_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="27" slack="0"/>
<pin id="896" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_5/1 "/>
</bind>
</comp>

<comp id="898" class="1004" name="shl_ln1299_6_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="35" slack="0"/>
<pin id="900" dir="0" index="1" bw="21" slack="0"/>
<pin id="901" dir="0" index="2" bw="1" slack="0"/>
<pin id="902" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_6/1 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_50_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="27" slack="0"/>
<pin id="909" dir="0" index="2" bw="6" slack="0"/>
<pin id="910" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="914" class="1004" name="and_ln730_19_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_19/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="and_ln730_20_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_20/1 "/>
</bind>
</comp>

<comp id="926" class="1004" name="xor_ln730_7_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_7/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="and_ln730_21_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_21/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="or_ln730_6_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_6/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="trunc_ln1299_6_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="27" slack="0"/>
<pin id="946" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_6/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="shl_ln1299_7_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="35" slack="0"/>
<pin id="950" dir="0" index="1" bw="20" slack="0"/>
<pin id="951" dir="0" index="2" bw="1" slack="0"/>
<pin id="952" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_7/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_51_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="27" slack="0"/>
<pin id="959" dir="0" index="2" bw="6" slack="0"/>
<pin id="960" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="964" class="1004" name="and_ln730_22_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_22/1 "/>
</bind>
</comp>

<comp id="970" class="1004" name="and_ln730_23_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_23/1 "/>
</bind>
</comp>

<comp id="976" class="1004" name="xor_ln730_8_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_8/1 "/>
</bind>
</comp>

<comp id="982" class="1004" name="and_ln730_24_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_24/1 "/>
</bind>
</comp>

<comp id="988" class="1004" name="or_ln730_7_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_7/1 "/>
</bind>
</comp>

<comp id="994" class="1004" name="trunc_ln1299_7_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="27" slack="0"/>
<pin id="996" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_7/1 "/>
</bind>
</comp>

<comp id="998" class="1004" name="shl_ln1299_8_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="35" slack="0"/>
<pin id="1000" dir="0" index="1" bw="19" slack="0"/>
<pin id="1001" dir="0" index="2" bw="1" slack="0"/>
<pin id="1002" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_8/1 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_52_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="27" slack="0"/>
<pin id="1009" dir="0" index="2" bw="6" slack="0"/>
<pin id="1010" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="and_ln730_25_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_25/1 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="and_ln730_26_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_26/1 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="xor_ln730_9_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_9/1 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="and_ln730_27_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_27/1 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="or_ln730_8_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_8/1 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="trunc_ln1299_8_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="27" slack="0"/>
<pin id="1046" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_8/1 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="shl_ln1299_9_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="35" slack="0"/>
<pin id="1050" dir="0" index="1" bw="18" slack="0"/>
<pin id="1051" dir="0" index="2" bw="1" slack="0"/>
<pin id="1052" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_9/1 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_53_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="27" slack="0"/>
<pin id="1059" dir="0" index="2" bw="5" slack="0"/>
<pin id="1060" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="and_ln730_28_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_28/1 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="and_ln730_29_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_29/1 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="xor_ln730_10_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_10/1 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="and_ln730_30_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_30/1 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="or_ln730_9_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_9/1 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="trunc_ln1299_9_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="27" slack="0"/>
<pin id="1096" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_9/1 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="shl_ln1299_s_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="35" slack="0"/>
<pin id="1100" dir="0" index="1" bw="17" slack="0"/>
<pin id="1101" dir="0" index="2" bw="1" slack="0"/>
<pin id="1102" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_s/1 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_54_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="27" slack="0"/>
<pin id="1109" dir="0" index="2" bw="5" slack="0"/>
<pin id="1110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="and_ln730_31_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_31/1 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="and_ln730_32_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_32/1 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="xor_ln730_11_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_11/1 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="and_ln730_33_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_33/1 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="or_ln730_10_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_10/1 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="trunc_ln1299_10_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="27" slack="0"/>
<pin id="1146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_10/1 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="shl_ln1299_10_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="35" slack="0"/>
<pin id="1150" dir="0" index="1" bw="16" slack="0"/>
<pin id="1151" dir="0" index="2" bw="1" slack="0"/>
<pin id="1152" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_10/1 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_55_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="27" slack="0"/>
<pin id="1159" dir="0" index="2" bw="5" slack="0"/>
<pin id="1160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="and_ln730_34_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_34/1 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="and_ln730_35_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_35/1 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="xor_ln730_12_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="0"/>
<pin id="1178" dir="0" index="1" bw="1" slack="0"/>
<pin id="1179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_12/1 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="and_ln730_36_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="0"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_36/1 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="or_ln730_11_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="0"/>
<pin id="1190" dir="0" index="1" bw="1" slack="0"/>
<pin id="1191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_11/1 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="trunc_ln1299_11_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="27" slack="0"/>
<pin id="1196" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_11/1 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="shl_ln1299_11_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="35" slack="0"/>
<pin id="1200" dir="0" index="1" bw="15" slack="0"/>
<pin id="1201" dir="0" index="2" bw="1" slack="0"/>
<pin id="1202" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_11/1 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_56_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="27" slack="0"/>
<pin id="1209" dir="0" index="2" bw="5" slack="0"/>
<pin id="1210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="and_ln730_37_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="1" slack="0"/>
<pin id="1217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_37/1 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="and_ln730_38_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_38/1 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="xor_ln730_13_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_13/1 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="and_ln730_39_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="1" slack="0"/>
<pin id="1235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_39/1 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="or_ln730_12_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_12/1 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="trunc_ln1299_12_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="27" slack="0"/>
<pin id="1246" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_12/1 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="shl_ln1299_12_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="35" slack="0"/>
<pin id="1250" dir="0" index="1" bw="14" slack="0"/>
<pin id="1251" dir="0" index="2" bw="1" slack="0"/>
<pin id="1252" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_12/1 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_57_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="0"/>
<pin id="1258" dir="0" index="1" bw="27" slack="0"/>
<pin id="1259" dir="0" index="2" bw="5" slack="0"/>
<pin id="1260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="and_ln730_40_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="0"/>
<pin id="1266" dir="0" index="1" bw="1" slack="0"/>
<pin id="1267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_40/1 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="and_ln730_41_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="0"/>
<pin id="1272" dir="0" index="1" bw="1" slack="0"/>
<pin id="1273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_41/1 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="xor_ln730_14_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="0"/>
<pin id="1278" dir="0" index="1" bw="1" slack="0"/>
<pin id="1279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_14/1 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="and_ln730_42_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="0"/>
<pin id="1284" dir="0" index="1" bw="1" slack="0"/>
<pin id="1285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_42/1 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="or_ln730_13_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="0"/>
<pin id="1290" dir="0" index="1" bw="1" slack="0"/>
<pin id="1291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_13/1 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="trunc_ln1299_13_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="27" slack="0"/>
<pin id="1296" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_13/1 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="shl_ln1299_13_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="35" slack="0"/>
<pin id="1300" dir="0" index="1" bw="13" slack="0"/>
<pin id="1301" dir="0" index="2" bw="1" slack="0"/>
<pin id="1302" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_13/1 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="tmp_63_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="27" slack="0"/>
<pin id="1309" dir="0" index="2" bw="5" slack="0"/>
<pin id="1310" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/1 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="and_ln730_43_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="0"/>
<pin id="1316" dir="0" index="1" bw="1" slack="0"/>
<pin id="1317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_43/1 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="and_ln730_44_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="0"/>
<pin id="1322" dir="0" index="1" bw="1" slack="0"/>
<pin id="1323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_44/1 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="xor_ln730_15_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="0"/>
<pin id="1328" dir="0" index="1" bw="1" slack="0"/>
<pin id="1329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_15/1 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="and_ln730_45_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="0"/>
<pin id="1334" dir="0" index="1" bw="1" slack="0"/>
<pin id="1335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_45/1 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="or_ln730_14_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="0"/>
<pin id="1340" dir="0" index="1" bw="1" slack="0"/>
<pin id="1341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_14/1 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="trunc_ln1299_14_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="27" slack="0"/>
<pin id="1346" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_14/1 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="shl_ln1299_14_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="35" slack="0"/>
<pin id="1350" dir="0" index="1" bw="12" slack="0"/>
<pin id="1351" dir="0" index="2" bw="1" slack="0"/>
<pin id="1352" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_14/1 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="tmp_64_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="27" slack="0"/>
<pin id="1359" dir="0" index="2" bw="5" slack="0"/>
<pin id="1360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/1 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="and_ln730_46_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="0"/>
<pin id="1366" dir="0" index="1" bw="1" slack="0"/>
<pin id="1367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_46/1 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="and_ln730_47_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="0"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_47/1 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="xor_ln730_16_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="0"/>
<pin id="1378" dir="0" index="1" bw="1" slack="0"/>
<pin id="1379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_16/1 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="and_ln730_48_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="0"/>
<pin id="1384" dir="0" index="1" bw="1" slack="0"/>
<pin id="1385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_48/1 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="or_ln730_15_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="1" slack="0"/>
<pin id="1391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_15/1 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="trunc_ln1299_15_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="27" slack="0"/>
<pin id="1396" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_15/1 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="shl_ln1299_15_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="35" slack="0"/>
<pin id="1400" dir="0" index="1" bw="11" slack="0"/>
<pin id="1401" dir="0" index="2" bw="1" slack="0"/>
<pin id="1402" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_15/1 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="tmp_65_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="0"/>
<pin id="1408" dir="0" index="1" bw="27" slack="0"/>
<pin id="1409" dir="0" index="2" bw="5" slack="0"/>
<pin id="1410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="and_ln730_49_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="0"/>
<pin id="1416" dir="0" index="1" bw="1" slack="0"/>
<pin id="1417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_49/1 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="and_ln730_50_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="0"/>
<pin id="1422" dir="0" index="1" bw="1" slack="0"/>
<pin id="1423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_50/1 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="xor_ln730_17_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="0"/>
<pin id="1428" dir="0" index="1" bw="1" slack="0"/>
<pin id="1429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_17/1 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="and_ln730_51_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="0"/>
<pin id="1434" dir="0" index="1" bw="1" slack="0"/>
<pin id="1435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_51/1 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="or_ln730_16_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="1" slack="0"/>
<pin id="1440" dir="0" index="1" bw="1" slack="0"/>
<pin id="1441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_16/1 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="trunc_ln1299_16_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="27" slack="0"/>
<pin id="1446" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_16/1 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="shl_ln1299_16_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="35" slack="0"/>
<pin id="1450" dir="0" index="1" bw="10" slack="0"/>
<pin id="1451" dir="0" index="2" bw="1" slack="0"/>
<pin id="1452" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_16/1 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="tmp_66_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="0"/>
<pin id="1458" dir="0" index="1" bw="27" slack="0"/>
<pin id="1459" dir="0" index="2" bw="4" slack="0"/>
<pin id="1460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/1 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="and_ln730_52_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="0"/>
<pin id="1466" dir="0" index="1" bw="1" slack="0"/>
<pin id="1467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_52/1 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="and_ln730_53_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="0"/>
<pin id="1472" dir="0" index="1" bw="1" slack="0"/>
<pin id="1473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_53/1 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="xor_ln730_18_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="0"/>
<pin id="1478" dir="0" index="1" bw="1" slack="0"/>
<pin id="1479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_18/1 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="and_ln730_54_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="0"/>
<pin id="1484" dir="0" index="1" bw="1" slack="0"/>
<pin id="1485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_54/1 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="or_ln730_17_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="0"/>
<pin id="1490" dir="0" index="1" bw="1" slack="0"/>
<pin id="1491" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_17/1 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="trunc_ln1299_17_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="27" slack="0"/>
<pin id="1496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_17/1 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="shl_ln1299_17_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="35" slack="0"/>
<pin id="1500" dir="0" index="1" bw="9" slack="0"/>
<pin id="1501" dir="0" index="2" bw="1" slack="0"/>
<pin id="1502" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_17/1 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="tmp_67_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="0"/>
<pin id="1508" dir="0" index="1" bw="27" slack="0"/>
<pin id="1509" dir="0" index="2" bw="4" slack="0"/>
<pin id="1510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/1 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="and_ln730_55_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="0"/>
<pin id="1516" dir="0" index="1" bw="1" slack="0"/>
<pin id="1517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_55/1 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="and_ln730_56_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="0"/>
<pin id="1522" dir="0" index="1" bw="1" slack="0"/>
<pin id="1523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_56/1 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="xor_ln730_19_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="0"/>
<pin id="1528" dir="0" index="1" bw="1" slack="0"/>
<pin id="1529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_19/1 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="and_ln730_57_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="0"/>
<pin id="1534" dir="0" index="1" bw="1" slack="0"/>
<pin id="1535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_57/1 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="or_ln730_18_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="0"/>
<pin id="1540" dir="0" index="1" bw="1" slack="0"/>
<pin id="1541" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_18/1 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="trunc_ln1299_18_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="27" slack="0"/>
<pin id="1546" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_18/1 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="shl_ln1299_18_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="35" slack="0"/>
<pin id="1550" dir="0" index="1" bw="8" slack="0"/>
<pin id="1551" dir="0" index="2" bw="1" slack="0"/>
<pin id="1552" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_18/1 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="tmp_68_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="0"/>
<pin id="1558" dir="0" index="1" bw="27" slack="0"/>
<pin id="1559" dir="0" index="2" bw="4" slack="0"/>
<pin id="1560" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/1 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="and_ln730_58_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="1" slack="0"/>
<pin id="1566" dir="0" index="1" bw="1" slack="0"/>
<pin id="1567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_58/1 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="and_ln730_59_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="0"/>
<pin id="1572" dir="0" index="1" bw="1" slack="0"/>
<pin id="1573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_59/1 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="xor_ln730_20_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="0"/>
<pin id="1578" dir="0" index="1" bw="1" slack="0"/>
<pin id="1579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_20/1 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="and_ln730_60_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="1" slack="0"/>
<pin id="1584" dir="0" index="1" bw="1" slack="0"/>
<pin id="1585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_60/1 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="or_ln730_19_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="1" slack="0"/>
<pin id="1590" dir="0" index="1" bw="1" slack="0"/>
<pin id="1591" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_19/1 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="trunc_ln1299_19_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="27" slack="0"/>
<pin id="1596" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_19/1 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="shl_ln1299_19_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="35" slack="0"/>
<pin id="1600" dir="0" index="1" bw="7" slack="0"/>
<pin id="1601" dir="0" index="2" bw="1" slack="0"/>
<pin id="1602" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_19/1 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="tmp_69_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="0"/>
<pin id="1608" dir="0" index="1" bw="27" slack="0"/>
<pin id="1609" dir="0" index="2" bw="4" slack="0"/>
<pin id="1610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="and_ln730_61_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="1" slack="0"/>
<pin id="1616" dir="0" index="1" bw="1" slack="0"/>
<pin id="1617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_61/1 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="and_ln730_62_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="1" slack="0"/>
<pin id="1622" dir="0" index="1" bw="1" slack="0"/>
<pin id="1623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_62/1 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="xor_ln730_21_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="1" slack="0"/>
<pin id="1628" dir="0" index="1" bw="1" slack="0"/>
<pin id="1629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_21/1 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="and_ln730_63_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="1" slack="0"/>
<pin id="1634" dir="0" index="1" bw="1" slack="0"/>
<pin id="1635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_63/1 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="or_ln730_20_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="1" slack="0"/>
<pin id="1640" dir="0" index="1" bw="1" slack="0"/>
<pin id="1641" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_20/1 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="trunc_ln1299_20_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="27" slack="0"/>
<pin id="1646" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_20/1 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="shl_ln1299_20_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="35" slack="0"/>
<pin id="1650" dir="0" index="1" bw="6" slack="0"/>
<pin id="1651" dir="0" index="2" bw="1" slack="0"/>
<pin id="1652" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_20/1 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="tmp_70_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="1" slack="0"/>
<pin id="1658" dir="0" index="1" bw="27" slack="0"/>
<pin id="1659" dir="0" index="2" bw="3" slack="0"/>
<pin id="1660" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="and_ln730_64_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="0"/>
<pin id="1666" dir="0" index="1" bw="1" slack="0"/>
<pin id="1667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_64/1 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="and_ln730_65_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="0"/>
<pin id="1672" dir="0" index="1" bw="1" slack="0"/>
<pin id="1673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_65/1 "/>
</bind>
</comp>

<comp id="1676" class="1004" name="xor_ln730_22_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="1" slack="0"/>
<pin id="1678" dir="0" index="1" bw="1" slack="0"/>
<pin id="1679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_22/1 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="and_ln730_66_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="1" slack="0"/>
<pin id="1684" dir="0" index="1" bw="1" slack="0"/>
<pin id="1685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_66/1 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="or_ln730_21_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="1" slack="0"/>
<pin id="1690" dir="0" index="1" bw="1" slack="0"/>
<pin id="1691" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_21/1 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="trunc_ln1299_21_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="27" slack="0"/>
<pin id="1696" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_21/1 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="shl_ln1299_21_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="35" slack="0"/>
<pin id="1700" dir="0" index="1" bw="5" slack="0"/>
<pin id="1701" dir="0" index="2" bw="1" slack="0"/>
<pin id="1702" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_21/1 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="tmp_71_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="1" slack="0"/>
<pin id="1708" dir="0" index="1" bw="27" slack="0"/>
<pin id="1709" dir="0" index="2" bw="3" slack="0"/>
<pin id="1710" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="and_ln730_67_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="1" slack="0"/>
<pin id="1716" dir="0" index="1" bw="1" slack="0"/>
<pin id="1717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_67/1 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="and_ln730_68_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="0"/>
<pin id="1722" dir="0" index="1" bw="1" slack="0"/>
<pin id="1723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_68/1 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="xor_ln730_23_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="1" slack="0"/>
<pin id="1728" dir="0" index="1" bw="1" slack="0"/>
<pin id="1729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_23/1 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="and_ln730_69_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="0"/>
<pin id="1734" dir="0" index="1" bw="1" slack="0"/>
<pin id="1735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_69/1 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="or_ln730_22_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="1" slack="0"/>
<pin id="1740" dir="0" index="1" bw="1" slack="0"/>
<pin id="1741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_22/1 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="trunc_ln1299_22_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="27" slack="0"/>
<pin id="1746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_22/1 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="shl_ln1299_22_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="35" slack="0"/>
<pin id="1750" dir="0" index="1" bw="4" slack="0"/>
<pin id="1751" dir="0" index="2" bw="1" slack="0"/>
<pin id="1752" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_22/1 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="tmp_72_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="1" slack="0"/>
<pin id="1758" dir="0" index="1" bw="27" slack="0"/>
<pin id="1759" dir="0" index="2" bw="1" slack="0"/>
<pin id="1760" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="and_ln730_70_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="1" slack="0"/>
<pin id="1766" dir="0" index="1" bw="1" slack="0"/>
<pin id="1767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_70/1 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="and_ln730_71_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="1" slack="0"/>
<pin id="1772" dir="0" index="1" bw="1" slack="0"/>
<pin id="1773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_71/1 "/>
</bind>
</comp>

<comp id="1776" class="1004" name="xor_ln730_24_fu_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="1" slack="0"/>
<pin id="1778" dir="0" index="1" bw="1" slack="0"/>
<pin id="1779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_24/1 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="and_ln730_72_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="1" slack="0"/>
<pin id="1784" dir="0" index="1" bw="1" slack="0"/>
<pin id="1785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_72/1 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="or_ln730_23_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="1" slack="0"/>
<pin id="1790" dir="0" index="1" bw="1" slack="0"/>
<pin id="1791" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_23/1 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="trunc_ln1299_23_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="27" slack="0"/>
<pin id="1796" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_23/1 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="shl_ln1299_23_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="35" slack="0"/>
<pin id="1800" dir="0" index="1" bw="3" slack="0"/>
<pin id="1801" dir="0" index="2" bw="1" slack="0"/>
<pin id="1802" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_23/1 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="trunc_ln730_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="27" slack="0"/>
<pin id="1808" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln730/1 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="and_ln730_73_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="1" slack="0"/>
<pin id="1812" dir="0" index="1" bw="1" slack="0"/>
<pin id="1813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_73/1 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="and_ln730_74_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="1" slack="0"/>
<pin id="1818" dir="0" index="1" bw="1" slack="0"/>
<pin id="1819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_74/1 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="xor_ln730_25_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="0"/>
<pin id="1824" dir="0" index="1" bw="1" slack="0"/>
<pin id="1825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_25/1 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="and_ln730_75_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="0"/>
<pin id="1830" dir="0" index="1" bw="1" slack="0"/>
<pin id="1831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_75/1 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="or_ln730_24_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="1" slack="0"/>
<pin id="1836" dir="0" index="1" bw="1" slack="0"/>
<pin id="1837" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln730_24/1 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="trunc_ln1299_24_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="27" slack="0"/>
<pin id="1842" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1299_24/1 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="shl_ln1299_24_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="35" slack="0"/>
<pin id="1846" dir="0" index="1" bw="2" slack="0"/>
<pin id="1847" dir="0" index="2" bw="1" slack="0"/>
<pin id="1848" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1299_24/1 "/>
</bind>
</comp>

<comp id="1852" class="1004" name="xor_ln730_26_fu_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="1" slack="0"/>
<pin id="1854" dir="0" index="1" bw="1" slack="0"/>
<pin id="1855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln730_26/1 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="and_ln730_76_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="1" slack="0"/>
<pin id="1860" dir="0" index="1" bw="1" slack="0"/>
<pin id="1861" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln730_76/1 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="select_ln730_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="1" slack="0"/>
<pin id="1866" dir="0" index="1" bw="5" slack="0"/>
<pin id="1867" dir="0" index="2" bw="5" slack="0"/>
<pin id="1868" dir="1" index="3" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln730/1 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="st_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="35" slack="0"/>
<pin id="1874" dir="0" index="1" bw="1" slack="0"/>
<pin id="1875" dir="0" index="2" bw="1" slack="0"/>
<pin id="1876" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/1 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="select_ln730_1_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="1" slack="0"/>
<pin id="1882" dir="0" index="1" bw="35" slack="0"/>
<pin id="1883" dir="0" index="2" bw="35" slack="0"/>
<pin id="1884" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln730_1/1 "/>
</bind>
</comp>

<comp id="1888" class="1004" name="p_Result_s_fu_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="1" slack="0"/>
<pin id="1890" dir="0" index="1" bw="35" slack="0"/>
<pin id="1891" dir="0" index="2" bw="7" slack="0"/>
<pin id="1892" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="p_Result_3_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="6" slack="0"/>
<pin id="1898" dir="0" index="1" bw="35" slack="0"/>
<pin id="1899" dir="0" index="2" bw="6" slack="0"/>
<pin id="1900" dir="0" index="3" bw="7" slack="0"/>
<pin id="1901" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="p_Result_2_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="6" slack="0"/>
<pin id="1909" dir="0" index="1" bw="35" slack="0"/>
<pin id="1910" dir="0" index="2" bw="6" slack="0"/>
<pin id="1911" dir="0" index="3" bw="7" slack="0"/>
<pin id="1912" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="zext_ln544_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="6" slack="0"/>
<pin id="1920" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="r_V_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="35" slack="2"/>
<pin id="1926" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="zext_ln1118_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="6" slack="1"/>
<pin id="1930" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/4 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="r_V_8_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="35" slack="0"/>
<pin id="1933" dir="0" index="1" bw="6" slack="0"/>
<pin id="1934" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/4 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="z1_V_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="24" slack="0"/>
<pin id="1939" dir="0" index="1" bw="41" slack="0"/>
<pin id="1940" dir="0" index="2" bw="5" slack="0"/>
<pin id="1941" dir="0" index="3" bw="7" slack="0"/>
<pin id="1942" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z1_V/4 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="a_V_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="4" slack="0"/>
<pin id="1949" dir="0" index="1" bw="41" slack="0"/>
<pin id="1950" dir="0" index="2" bw="6" slack="0"/>
<pin id="1951" dir="0" index="3" bw="7" slack="0"/>
<pin id="1952" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/4 "/>
</bind>
</comp>

<comp id="1957" class="1004" name="tmp_74_fu_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="1" slack="0"/>
<pin id="1959" dir="0" index="1" bw="41" slack="1"/>
<pin id="1960" dir="0" index="2" bw="7" slack="0"/>
<pin id="1961" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/5 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="tmp_s_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="23" slack="0"/>
<pin id="1966" dir="0" index="1" bw="41" slack="1"/>
<pin id="1967" dir="0" index="2" bw="5" slack="0"/>
<pin id="1968" dir="0" index="3" bw="7" slack="0"/>
<pin id="1969" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="sf_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="28" slack="0"/>
<pin id="1975" dir="0" index="1" bw="5" slack="0"/>
<pin id="1976" dir="0" index="2" bw="23" slack="0"/>
<pin id="1977" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/5 "/>
</bind>
</comp>

<comp id="1981" class="1004" name="tmp_31_fu_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="29" slack="0"/>
<pin id="1983" dir="0" index="1" bw="5" slack="0"/>
<pin id="1984" dir="0" index="2" bw="24" slack="1"/>
<pin id="1985" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="zext_ln1333_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="28" slack="0"/>
<pin id="1990" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1333/5 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="eZ_V_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="1" slack="0"/>
<pin id="1994" dir="0" index="1" bw="29" slack="0"/>
<pin id="1995" dir="0" index="2" bw="29" slack="0"/>
<pin id="1996" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eZ_V/5 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="tmp_32_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="20" slack="0"/>
<pin id="2002" dir="0" index="1" bw="41" slack="1"/>
<pin id="2003" dir="0" index="2" bw="5" slack="0"/>
<pin id="2004" dir="0" index="3" bw="6" slack="0"/>
<pin id="2005" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="lhs_V_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="28" slack="0"/>
<pin id="2011" dir="0" index="1" bw="20" slack="0"/>
<pin id="2012" dir="0" index="2" bw="1" slack="0"/>
<pin id="2013" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="2017" class="1004" name="zext_ln703_fu_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="28" slack="0"/>
<pin id="2019" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/5 "/>
</bind>
</comp>

<comp id="2021" class="1004" name="add_ln703_fu_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="28" slack="0"/>
<pin id="2023" dir="0" index="1" bw="29" slack="0"/>
<pin id="2024" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/5 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="r_V_3_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="4" slack="1"/>
<pin id="2029" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_3/5 "/>
</bind>
</comp>

<comp id="2030" class="1004" name="zext_ln1118_1_fu_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="24" slack="1"/>
<pin id="2032" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="zext_ln544_1_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="4" slack="1"/>
<pin id="2035" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/5 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="tmp_33_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="15" slack="0"/>
<pin id="2039" dir="0" index="1" bw="29" slack="0"/>
<pin id="2040" dir="0" index="2" bw="5" slack="0"/>
<pin id="2041" dir="0" index="3" bw="6" slack="0"/>
<pin id="2042" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="trunc_ln708_s_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="9" slack="0"/>
<pin id="2048" dir="0" index="1" bw="29" slack="0"/>
<pin id="2049" dir="0" index="2" bw="6" slack="0"/>
<pin id="2050" dir="0" index="3" bw="6" slack="0"/>
<pin id="2051" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/5 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="sext_ln1118_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="5" slack="0"/>
<pin id="2057" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="r_V_7_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="5" slack="0"/>
<pin id="2061" dir="0" index="1" bw="23" slack="0"/>
<pin id="2062" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/6 "/>
</bind>
</comp>

<comp id="2065" class="1004" name="zext_ln203_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="18" slack="0"/>
<pin id="2067" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/6 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="zext_ln1116_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="9" slack="1"/>
<pin id="2071" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/6 "/>
</bind>
</comp>

<comp id="2072" class="1004" name="r_V_10_fu_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="9" slack="0"/>
<pin id="2074" dir="0" index="1" bw="9" slack="0"/>
<pin id="2075" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/6 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="r_V_s_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="17" slack="0"/>
<pin id="2080" dir="0" index="1" bw="18" slack="0"/>
<pin id="2081" dir="0" index="2" bw="1" slack="0"/>
<pin id="2082" dir="0" index="3" bw="6" slack="0"/>
<pin id="2083" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_s/6 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="lhs_V_1_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="25" slack="0"/>
<pin id="2090" dir="0" index="1" bw="15" slack="1"/>
<pin id="2091" dir="0" index="2" bw="1" slack="0"/>
<pin id="2092" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/6 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="zext_ln728_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="25" slack="0"/>
<pin id="2097" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/6 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="zext_ln703_2_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="17" slack="0"/>
<pin id="2101" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/6 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="ret_V_1_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="25" slack="0"/>
<pin id="2105" dir="0" index="1" bw="17" slack="0"/>
<pin id="2106" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/6 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="trunc_ln_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="16" slack="0"/>
<pin id="2111" dir="0" index="1" bw="26" slack="0"/>
<pin id="2112" dir="0" index="2" bw="5" slack="0"/>
<pin id="2113" dir="0" index="3" bw="6" slack="0"/>
<pin id="2114" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="tmp_34_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="22" slack="0"/>
<pin id="2121" dir="0" index="1" bw="28" slack="0"/>
<pin id="2122" dir="0" index="2" bw="4" slack="0"/>
<pin id="2123" dir="0" index="3" bw="6" slack="0"/>
<pin id="2124" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="add_ln703_22_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="22" slack="3"/>
<pin id="2131" dir="0" index="1" bw="18" slack="0"/>
<pin id="2132" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_22/6 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="sum_V_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="16" slack="1"/>
<pin id="2136" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V/7 "/>
</bind>
</comp>

<comp id="2137" class="1004" name="shl_ln1_fu_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="28" slack="0"/>
<pin id="2139" dir="0" index="1" bw="22" slack="1"/>
<pin id="2140" dir="0" index="2" bw="1" slack="0"/>
<pin id="2141" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="sext_ln703_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="28" slack="0"/>
<pin id="2146" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/7 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="sext_ln703_1_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="22" slack="1"/>
<pin id="2150" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/7 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="add_ln703_23_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="28" slack="0"/>
<pin id="2153" dir="0" index="1" bw="16" slack="0"/>
<pin id="2154" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_23/7 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="log_base_V_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="29" slack="0"/>
<pin id="2159" dir="0" index="1" bw="22" slack="0"/>
<pin id="2160" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_base_V/7 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="p_Result_7_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="1" slack="0"/>
<pin id="2165" dir="0" index="1" bw="29" slack="0"/>
<pin id="2166" dir="0" index="2" bw="6" slack="0"/>
<pin id="2167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/7 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="shl_ln703_1_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="10" slack="0"/>
<pin id="2173" dir="0" index="1" bw="1" slack="0"/>
<pin id="2174" dir="0" index="2" bw="9" slack="0"/>
<pin id="2175" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln703_1/7 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="sext_ln703_2_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="10" slack="0"/>
<pin id="2181" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/7 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="log_base_V_1_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="10" slack="0"/>
<pin id="2185" dir="0" index="1" bw="29" slack="0"/>
<pin id="2186" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_base_V_1/7 "/>
</bind>
</comp>

<comp id="2189" class="1004" name="trunc_ln708_35_fu_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="20" slack="0"/>
<pin id="2191" dir="0" index="1" bw="29" slack="0"/>
<pin id="2192" dir="0" index="2" bw="5" slack="0"/>
<pin id="2193" dir="0" index="3" bw="6" slack="0"/>
<pin id="2194" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_35/7 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="r_V_6_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="20" slack="0"/>
<pin id="2201" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_6/7 "/>
</bind>
</comp>

<comp id="2204" class="1007" name="grp_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="24" slack="0"/>
<pin id="2206" dir="0" index="1" bw="4" slack="0"/>
<pin id="2207" dir="0" index="2" bw="29" slack="0"/>
<pin id="2208" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="r_V_9/5 zext_ln703_1/5 ret_V/5 "/>
</bind>
</comp>

<comp id="2214" class="1005" name="icmp_ln1497_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="1" slack="1"/>
<pin id="2216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="2218" class="1005" name="p_Result_6_reg_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="35" slack="1"/>
<pin id="2220" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="2226" class="1005" name="shl_ln_reg_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="35" slack="1"/>
<pin id="2228" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="2234" class="1005" name="shl_ln1299_1_reg_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="35" slack="1"/>
<pin id="2236" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_1 "/>
</bind>
</comp>

<comp id="2242" class="1005" name="shl_ln1299_2_reg_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="35" slack="1"/>
<pin id="2244" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_2 "/>
</bind>
</comp>

<comp id="2250" class="1005" name="shl_ln1299_3_reg_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="35" slack="1"/>
<pin id="2252" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_3 "/>
</bind>
</comp>

<comp id="2258" class="1005" name="shl_ln1299_4_reg_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="35" slack="1"/>
<pin id="2260" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_4 "/>
</bind>
</comp>

<comp id="2266" class="1005" name="shl_ln1299_5_reg_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="35" slack="1"/>
<pin id="2268" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_5 "/>
</bind>
</comp>

<comp id="2274" class="1005" name="shl_ln1299_6_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="35" slack="1"/>
<pin id="2276" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_6 "/>
</bind>
</comp>

<comp id="2282" class="1005" name="shl_ln1299_7_reg_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="35" slack="1"/>
<pin id="2284" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_7 "/>
</bind>
</comp>

<comp id="2290" class="1005" name="shl_ln1299_8_reg_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="35" slack="1"/>
<pin id="2292" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_8 "/>
</bind>
</comp>

<comp id="2298" class="1005" name="shl_ln1299_9_reg_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="35" slack="1"/>
<pin id="2300" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_9 "/>
</bind>
</comp>

<comp id="2306" class="1005" name="shl_ln1299_s_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="35" slack="1"/>
<pin id="2308" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_s "/>
</bind>
</comp>

<comp id="2314" class="1005" name="shl_ln1299_10_reg_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="35" slack="1"/>
<pin id="2316" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_10 "/>
</bind>
</comp>

<comp id="2322" class="1005" name="shl_ln1299_11_reg_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="35" slack="1"/>
<pin id="2324" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_11 "/>
</bind>
</comp>

<comp id="2330" class="1005" name="shl_ln1299_12_reg_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="35" slack="1"/>
<pin id="2332" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_12 "/>
</bind>
</comp>

<comp id="2338" class="1005" name="shl_ln1299_13_reg_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="35" slack="1"/>
<pin id="2340" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_13 "/>
</bind>
</comp>

<comp id="2346" class="1005" name="shl_ln1299_14_reg_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="35" slack="1"/>
<pin id="2348" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_14 "/>
</bind>
</comp>

<comp id="2354" class="1005" name="shl_ln1299_15_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="35" slack="1"/>
<pin id="2356" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_15 "/>
</bind>
</comp>

<comp id="2362" class="1005" name="shl_ln1299_16_reg_2362">
<pin_list>
<pin id="2363" dir="0" index="0" bw="35" slack="1"/>
<pin id="2364" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_16 "/>
</bind>
</comp>

<comp id="2370" class="1005" name="shl_ln1299_17_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="35" slack="1"/>
<pin id="2372" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_17 "/>
</bind>
</comp>

<comp id="2378" class="1005" name="shl_ln1299_18_reg_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="35" slack="1"/>
<pin id="2380" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_18 "/>
</bind>
</comp>

<comp id="2386" class="1005" name="shl_ln1299_19_reg_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="35" slack="1"/>
<pin id="2388" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_19 "/>
</bind>
</comp>

<comp id="2394" class="1005" name="shl_ln1299_20_reg_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="35" slack="1"/>
<pin id="2396" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_20 "/>
</bind>
</comp>

<comp id="2402" class="1005" name="shl_ln1299_21_reg_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="35" slack="1"/>
<pin id="2404" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_21 "/>
</bind>
</comp>

<comp id="2410" class="1005" name="shl_ln1299_22_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="35" slack="1"/>
<pin id="2412" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_22 "/>
</bind>
</comp>

<comp id="2418" class="1005" name="shl_ln1299_23_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="35" slack="1"/>
<pin id="2420" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_23 "/>
</bind>
</comp>

<comp id="2426" class="1005" name="shl_ln1299_24_reg_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="35" slack="1"/>
<pin id="2428" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1299_24 "/>
</bind>
</comp>

<comp id="2434" class="1005" name="select_ln730_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="5" slack="5"/>
<pin id="2436" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="select_ln730 "/>
</bind>
</comp>

<comp id="2439" class="1005" name="select_ln730_1_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="35" slack="1"/>
<pin id="2441" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="select_ln730_1 "/>
</bind>
</comp>

<comp id="2447" class="1005" name="log_apfixed_reduce_4_reg_2447">
<pin_list>
<pin id="2448" dir="0" index="0" bw="6" slack="1"/>
<pin id="2449" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_4 "/>
</bind>
</comp>

<comp id="2452" class="1005" name="log_apfixed_reduce_5_reg_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="6" slack="1"/>
<pin id="2454" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_5 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="b_frac_tilde_inverse_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="6" slack="1"/>
<pin id="2459" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse "/>
</bind>
</comp>

<comp id="2462" class="1005" name="log_sum_V_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="22" slack="3"/>
<pin id="2464" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="2467" class="1005" name="r_V_8_reg_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="41" slack="1"/>
<pin id="2469" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="2474" class="1005" name="z1_V_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="24" slack="1"/>
<pin id="2476" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="z1_V "/>
</bind>
</comp>

<comp id="2480" class="1005" name="a_V_reg_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="4" slack="1"/>
<pin id="2482" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="2486" class="1005" name="log_apfixed_reduce_6_reg_2486">
<pin_list>
<pin id="2487" dir="0" index="0" bw="4" slack="1"/>
<pin id="2488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_6 "/>
</bind>
</comp>

<comp id="2491" class="1005" name="tmp_33_reg_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="15" slack="1"/>
<pin id="2493" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="2496" class="1005" name="trunc_ln708_s_reg_2496">
<pin_list>
<pin id="2497" dir="0" index="0" bw="9" slack="1"/>
<pin id="2498" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="2501" class="1005" name="trunc_ln_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="16" slack="1"/>
<pin id="2503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="2506" class="1005" name="tmp_34_reg_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="22" slack="1"/>
<pin id="2508" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="2511" class="1005" name="add_ln703_22_reg_2511">
<pin_list>
<pin id="2512" dir="0" index="0" bw="22" slack="1"/>
<pin id="2513" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="316"><net_src comp="8" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="200" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="4" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="200" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="331" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="6" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="200" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="418"><net_src comp="360" pin="56"/><net_sink comp="357" pin=0"/></net>

<net id="431"><net_src comp="228" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="230" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="232" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="234" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="236" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="238" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="240" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="242" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="244" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="440"><net_src comp="246" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="441"><net_src comp="248" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="442"><net_src comp="250" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="443"><net_src comp="252" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="444"><net_src comp="254" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="445"><net_src comp="256" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="446"><net_src comp="258" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="447"><net_src comp="260" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="448"><net_src comp="262" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="449"><net_src comp="264" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="450"><net_src comp="266" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="451"><net_src comp="268" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="452"><net_src comp="270" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="453"><net_src comp="272" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="454"><net_src comp="274" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="455"><net_src comp="276" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="456"><net_src comp="278" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="457"><net_src comp="280" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="516"><net_src comp="428" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="517"><net_src comp="428" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="518"><net_src comp="428" pin="1"/><net_sink comp="458" pin=4"/></net>

<net id="519"><net_src comp="428" pin="1"/><net_sink comp="458" pin=6"/></net>

<net id="520"><net_src comp="428" pin="1"/><net_sink comp="458" pin=8"/></net>

<net id="521"><net_src comp="428" pin="1"/><net_sink comp="458" pin=10"/></net>

<net id="522"><net_src comp="428" pin="1"/><net_sink comp="458" pin=12"/></net>

<net id="523"><net_src comp="428" pin="1"/><net_sink comp="458" pin=14"/></net>

<net id="524"><net_src comp="428" pin="1"/><net_sink comp="458" pin=16"/></net>

<net id="525"><net_src comp="428" pin="1"/><net_sink comp="458" pin=18"/></net>

<net id="526"><net_src comp="428" pin="1"/><net_sink comp="458" pin=20"/></net>

<net id="527"><net_src comp="428" pin="1"/><net_sink comp="458" pin=22"/></net>

<net id="528"><net_src comp="428" pin="1"/><net_sink comp="458" pin=24"/></net>

<net id="529"><net_src comp="428" pin="1"/><net_sink comp="458" pin=26"/></net>

<net id="530"><net_src comp="428" pin="1"/><net_sink comp="458" pin=28"/></net>

<net id="531"><net_src comp="428" pin="1"/><net_sink comp="458" pin=30"/></net>

<net id="532"><net_src comp="428" pin="1"/><net_sink comp="458" pin=32"/></net>

<net id="533"><net_src comp="428" pin="1"/><net_sink comp="458" pin=34"/></net>

<net id="534"><net_src comp="428" pin="1"/><net_sink comp="458" pin=36"/></net>

<net id="535"><net_src comp="428" pin="1"/><net_sink comp="458" pin=38"/></net>

<net id="536"><net_src comp="428" pin="1"/><net_sink comp="458" pin=40"/></net>

<net id="537"><net_src comp="428" pin="1"/><net_sink comp="458" pin=42"/></net>

<net id="538"><net_src comp="428" pin="1"/><net_sink comp="458" pin=44"/></net>

<net id="539"><net_src comp="428" pin="1"/><net_sink comp="458" pin=46"/></net>

<net id="540"><net_src comp="428" pin="1"/><net_sink comp="458" pin=48"/></net>

<net id="541"><net_src comp="428" pin="1"/><net_sink comp="458" pin=50"/></net>

<net id="542"><net_src comp="428" pin="1"/><net_sink comp="458" pin=52"/></net>

<net id="546"><net_src comp="310" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="312" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="10" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="12" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="14" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="312" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="16" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="575"><net_src comp="18" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="312" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="20" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="18" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="312" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="22" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="570" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="578" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="570" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="24" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="26" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="312" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="28" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="18" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="312" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="30" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="578" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="592" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="606" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="578" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="24" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="570" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="620" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="312" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="32" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="34" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="661"><net_src comp="18" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="312" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="36" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="606" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="626" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="656" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="606" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="24" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="578" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="670" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="312" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="38" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="40" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="711"><net_src comp="18" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="312" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="42" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="656" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="676" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="706" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="656" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="24" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="606" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="720" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="312" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="44" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="46" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="18" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="312" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="48" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="768"><net_src comp="706" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="726" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="756" pin="3"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="706" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="24" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="656" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="770" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="312" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="50" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="794" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="52" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="18" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="312" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="54" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="818"><net_src comp="756" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="776" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="806" pin="3"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="756" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="24" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="706" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="826" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="820" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="832" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="312" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="56" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="58" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="861"><net_src comp="18" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="312" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="60" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="806" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="826" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="856" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="806" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="24" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="756" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="876" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="870" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="882" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="312" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="903"><net_src comp="62" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="894" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="64" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="911"><net_src comp="18" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="312" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="66" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="918"><net_src comp="856" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="876" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="906" pin="3"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="856" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="24" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="806" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="926" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="920" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="932" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="312" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="68" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="944" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="70" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="961"><net_src comp="18" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="312" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="72" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="968"><net_src comp="906" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="926" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="956" pin="3"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="906" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="24" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="856" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="976" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="992"><net_src comp="970" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="982" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="312" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1003"><net_src comp="74" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="994" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="76" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1011"><net_src comp="18" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="312" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="78" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1018"><net_src comp="956" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="976" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1006" pin="3"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="956" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="24" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="906" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="1020" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1032" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="312" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1053"><net_src comp="80" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1055"><net_src comp="82" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1061"><net_src comp="18" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="312" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1063"><net_src comp="84" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1068"><net_src comp="1006" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1026" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1056" pin="3"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="1006" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="24" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="956" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1070" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1097"><net_src comp="312" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="86" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="1094" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="88" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1111"><net_src comp="18" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="312" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="90" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1118"><net_src comp="1056" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1076" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1106" pin="3"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1056" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="24" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="1006" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="1120" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1132" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1147"><net_src comp="312" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1153"><net_src comp="92" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="1144" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1155"><net_src comp="94" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1161"><net_src comp="18" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="312" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="96" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1168"><net_src comp="1106" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1126" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1174"><net_src comp="1164" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1156" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="1106" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="24" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="1056" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1176" pin="2"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="1170" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1182" pin="2"/><net_sink comp="1188" pin=1"/></net>

<net id="1197"><net_src comp="312" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1203"><net_src comp="98" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="100" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1211"><net_src comp="18" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="312" pin="2"/><net_sink comp="1206" pin=1"/></net>

<net id="1213"><net_src comp="102" pin="0"/><net_sink comp="1206" pin=2"/></net>

<net id="1218"><net_src comp="1156" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1176" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="1214" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="1206" pin="3"/><net_sink comp="1220" pin=1"/></net>

<net id="1230"><net_src comp="1156" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="24" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="1106" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=1"/></net>

<net id="1242"><net_src comp="1220" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="1232" pin="2"/><net_sink comp="1238" pin=1"/></net>

<net id="1247"><net_src comp="312" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1253"><net_src comp="104" pin="0"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="1244" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1255"><net_src comp="106" pin="0"/><net_sink comp="1248" pin=2"/></net>

<net id="1261"><net_src comp="18" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="312" pin="2"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="108" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1268"><net_src comp="1206" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1226" pin="2"/><net_sink comp="1264" pin=1"/></net>

<net id="1274"><net_src comp="1264" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="1256" pin="3"/><net_sink comp="1270" pin=1"/></net>

<net id="1280"><net_src comp="1206" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="24" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1286"><net_src comp="1156" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="1276" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1292"><net_src comp="1270" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="1282" pin="2"/><net_sink comp="1288" pin=1"/></net>

<net id="1297"><net_src comp="312" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1303"><net_src comp="110" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1304"><net_src comp="1294" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1305"><net_src comp="112" pin="0"/><net_sink comp="1298" pin=2"/></net>

<net id="1311"><net_src comp="18" pin="0"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="312" pin="2"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="114" pin="0"/><net_sink comp="1306" pin=2"/></net>

<net id="1318"><net_src comp="1256" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="1276" pin="2"/><net_sink comp="1314" pin=1"/></net>

<net id="1324"><net_src comp="1314" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="1306" pin="3"/><net_sink comp="1320" pin=1"/></net>

<net id="1330"><net_src comp="1256" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="24" pin="0"/><net_sink comp="1326" pin=1"/></net>

<net id="1336"><net_src comp="1206" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="1326" pin="2"/><net_sink comp="1332" pin=1"/></net>

<net id="1342"><net_src comp="1320" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1343"><net_src comp="1332" pin="2"/><net_sink comp="1338" pin=1"/></net>

<net id="1347"><net_src comp="312" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1353"><net_src comp="116" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="1344" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="118" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1361"><net_src comp="18" pin="0"/><net_sink comp="1356" pin=0"/></net>

<net id="1362"><net_src comp="312" pin="2"/><net_sink comp="1356" pin=1"/></net>

<net id="1363"><net_src comp="120" pin="0"/><net_sink comp="1356" pin=2"/></net>

<net id="1368"><net_src comp="1306" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="1326" pin="2"/><net_sink comp="1364" pin=1"/></net>

<net id="1374"><net_src comp="1364" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="1356" pin="3"/><net_sink comp="1370" pin=1"/></net>

<net id="1380"><net_src comp="1306" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1381"><net_src comp="24" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1386"><net_src comp="1256" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1387"><net_src comp="1376" pin="2"/><net_sink comp="1382" pin=1"/></net>

<net id="1392"><net_src comp="1370" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="1382" pin="2"/><net_sink comp="1388" pin=1"/></net>

<net id="1397"><net_src comp="312" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1403"><net_src comp="122" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1404"><net_src comp="1394" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1405"><net_src comp="124" pin="0"/><net_sink comp="1398" pin=2"/></net>

<net id="1411"><net_src comp="18" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1412"><net_src comp="312" pin="2"/><net_sink comp="1406" pin=1"/></net>

<net id="1413"><net_src comp="126" pin="0"/><net_sink comp="1406" pin=2"/></net>

<net id="1418"><net_src comp="1356" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1419"><net_src comp="1376" pin="2"/><net_sink comp="1414" pin=1"/></net>

<net id="1424"><net_src comp="1414" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1425"><net_src comp="1406" pin="3"/><net_sink comp="1420" pin=1"/></net>

<net id="1430"><net_src comp="1356" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1431"><net_src comp="24" pin="0"/><net_sink comp="1426" pin=1"/></net>

<net id="1436"><net_src comp="1306" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1437"><net_src comp="1426" pin="2"/><net_sink comp="1432" pin=1"/></net>

<net id="1442"><net_src comp="1420" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1443"><net_src comp="1432" pin="2"/><net_sink comp="1438" pin=1"/></net>

<net id="1447"><net_src comp="312" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1453"><net_src comp="128" pin="0"/><net_sink comp="1448" pin=0"/></net>

<net id="1454"><net_src comp="1444" pin="1"/><net_sink comp="1448" pin=1"/></net>

<net id="1455"><net_src comp="130" pin="0"/><net_sink comp="1448" pin=2"/></net>

<net id="1461"><net_src comp="18" pin="0"/><net_sink comp="1456" pin=0"/></net>

<net id="1462"><net_src comp="312" pin="2"/><net_sink comp="1456" pin=1"/></net>

<net id="1463"><net_src comp="132" pin="0"/><net_sink comp="1456" pin=2"/></net>

<net id="1468"><net_src comp="1406" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1469"><net_src comp="1426" pin="2"/><net_sink comp="1464" pin=1"/></net>

<net id="1474"><net_src comp="1464" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1475"><net_src comp="1456" pin="3"/><net_sink comp="1470" pin=1"/></net>

<net id="1480"><net_src comp="1406" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1481"><net_src comp="24" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1486"><net_src comp="1356" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="1476" pin="2"/><net_sink comp="1482" pin=1"/></net>

<net id="1492"><net_src comp="1470" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1493"><net_src comp="1482" pin="2"/><net_sink comp="1488" pin=1"/></net>

<net id="1497"><net_src comp="312" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1503"><net_src comp="134" pin="0"/><net_sink comp="1498" pin=0"/></net>

<net id="1504"><net_src comp="1494" pin="1"/><net_sink comp="1498" pin=1"/></net>

<net id="1505"><net_src comp="136" pin="0"/><net_sink comp="1498" pin=2"/></net>

<net id="1511"><net_src comp="18" pin="0"/><net_sink comp="1506" pin=0"/></net>

<net id="1512"><net_src comp="312" pin="2"/><net_sink comp="1506" pin=1"/></net>

<net id="1513"><net_src comp="138" pin="0"/><net_sink comp="1506" pin=2"/></net>

<net id="1518"><net_src comp="1456" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1519"><net_src comp="1476" pin="2"/><net_sink comp="1514" pin=1"/></net>

<net id="1524"><net_src comp="1514" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1525"><net_src comp="1506" pin="3"/><net_sink comp="1520" pin=1"/></net>

<net id="1530"><net_src comp="1456" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1531"><net_src comp="24" pin="0"/><net_sink comp="1526" pin=1"/></net>

<net id="1536"><net_src comp="1406" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1537"><net_src comp="1526" pin="2"/><net_sink comp="1532" pin=1"/></net>

<net id="1542"><net_src comp="1520" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1543"><net_src comp="1532" pin="2"/><net_sink comp="1538" pin=1"/></net>

<net id="1547"><net_src comp="312" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1553"><net_src comp="140" pin="0"/><net_sink comp="1548" pin=0"/></net>

<net id="1554"><net_src comp="1544" pin="1"/><net_sink comp="1548" pin=1"/></net>

<net id="1555"><net_src comp="10" pin="0"/><net_sink comp="1548" pin=2"/></net>

<net id="1561"><net_src comp="18" pin="0"/><net_sink comp="1556" pin=0"/></net>

<net id="1562"><net_src comp="312" pin="2"/><net_sink comp="1556" pin=1"/></net>

<net id="1563"><net_src comp="142" pin="0"/><net_sink comp="1556" pin=2"/></net>

<net id="1568"><net_src comp="1506" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1569"><net_src comp="1526" pin="2"/><net_sink comp="1564" pin=1"/></net>

<net id="1574"><net_src comp="1564" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1575"><net_src comp="1556" pin="3"/><net_sink comp="1570" pin=1"/></net>

<net id="1580"><net_src comp="1506" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1581"><net_src comp="24" pin="0"/><net_sink comp="1576" pin=1"/></net>

<net id="1586"><net_src comp="1456" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1587"><net_src comp="1576" pin="2"/><net_sink comp="1582" pin=1"/></net>

<net id="1592"><net_src comp="1570" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1593"><net_src comp="1582" pin="2"/><net_sink comp="1588" pin=1"/></net>

<net id="1597"><net_src comp="312" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1603"><net_src comp="144" pin="0"/><net_sink comp="1598" pin=0"/></net>

<net id="1604"><net_src comp="1594" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="1605"><net_src comp="146" pin="0"/><net_sink comp="1598" pin=2"/></net>

<net id="1611"><net_src comp="18" pin="0"/><net_sink comp="1606" pin=0"/></net>

<net id="1612"><net_src comp="312" pin="2"/><net_sink comp="1606" pin=1"/></net>

<net id="1613"><net_src comp="148" pin="0"/><net_sink comp="1606" pin=2"/></net>

<net id="1618"><net_src comp="1556" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1619"><net_src comp="1576" pin="2"/><net_sink comp="1614" pin=1"/></net>

<net id="1624"><net_src comp="1614" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1625"><net_src comp="1606" pin="3"/><net_sink comp="1620" pin=1"/></net>

<net id="1630"><net_src comp="1556" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1631"><net_src comp="24" pin="0"/><net_sink comp="1626" pin=1"/></net>

<net id="1636"><net_src comp="1506" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1637"><net_src comp="1626" pin="2"/><net_sink comp="1632" pin=1"/></net>

<net id="1642"><net_src comp="1620" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1643"><net_src comp="1632" pin="2"/><net_sink comp="1638" pin=1"/></net>

<net id="1647"><net_src comp="312" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1653"><net_src comp="150" pin="0"/><net_sink comp="1648" pin=0"/></net>

<net id="1654"><net_src comp="1644" pin="1"/><net_sink comp="1648" pin=1"/></net>

<net id="1655"><net_src comp="152" pin="0"/><net_sink comp="1648" pin=2"/></net>

<net id="1661"><net_src comp="18" pin="0"/><net_sink comp="1656" pin=0"/></net>

<net id="1662"><net_src comp="312" pin="2"/><net_sink comp="1656" pin=1"/></net>

<net id="1663"><net_src comp="154" pin="0"/><net_sink comp="1656" pin=2"/></net>

<net id="1668"><net_src comp="1606" pin="3"/><net_sink comp="1664" pin=0"/></net>

<net id="1669"><net_src comp="1626" pin="2"/><net_sink comp="1664" pin=1"/></net>

<net id="1674"><net_src comp="1664" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1675"><net_src comp="1656" pin="3"/><net_sink comp="1670" pin=1"/></net>

<net id="1680"><net_src comp="1606" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1681"><net_src comp="24" pin="0"/><net_sink comp="1676" pin=1"/></net>

<net id="1686"><net_src comp="1556" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1687"><net_src comp="1676" pin="2"/><net_sink comp="1682" pin=1"/></net>

<net id="1692"><net_src comp="1670" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1693"><net_src comp="1682" pin="2"/><net_sink comp="1688" pin=1"/></net>

<net id="1697"><net_src comp="312" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1703"><net_src comp="156" pin="0"/><net_sink comp="1698" pin=0"/></net>

<net id="1704"><net_src comp="1694" pin="1"/><net_sink comp="1698" pin=1"/></net>

<net id="1705"><net_src comp="158" pin="0"/><net_sink comp="1698" pin=2"/></net>

<net id="1711"><net_src comp="18" pin="0"/><net_sink comp="1706" pin=0"/></net>

<net id="1712"><net_src comp="312" pin="2"/><net_sink comp="1706" pin=1"/></net>

<net id="1713"><net_src comp="160" pin="0"/><net_sink comp="1706" pin=2"/></net>

<net id="1718"><net_src comp="1656" pin="3"/><net_sink comp="1714" pin=0"/></net>

<net id="1719"><net_src comp="1676" pin="2"/><net_sink comp="1714" pin=1"/></net>

<net id="1724"><net_src comp="1714" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1725"><net_src comp="1706" pin="3"/><net_sink comp="1720" pin=1"/></net>

<net id="1730"><net_src comp="1656" pin="3"/><net_sink comp="1726" pin=0"/></net>

<net id="1731"><net_src comp="24" pin="0"/><net_sink comp="1726" pin=1"/></net>

<net id="1736"><net_src comp="1606" pin="3"/><net_sink comp="1732" pin=0"/></net>

<net id="1737"><net_src comp="1726" pin="2"/><net_sink comp="1732" pin=1"/></net>

<net id="1742"><net_src comp="1720" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1743"><net_src comp="1732" pin="2"/><net_sink comp="1738" pin=1"/></net>

<net id="1747"><net_src comp="312" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1753"><net_src comp="162" pin="0"/><net_sink comp="1748" pin=0"/></net>

<net id="1754"><net_src comp="1744" pin="1"/><net_sink comp="1748" pin=1"/></net>

<net id="1755"><net_src comp="164" pin="0"/><net_sink comp="1748" pin=2"/></net>

<net id="1761"><net_src comp="18" pin="0"/><net_sink comp="1756" pin=0"/></net>

<net id="1762"><net_src comp="312" pin="2"/><net_sink comp="1756" pin=1"/></net>

<net id="1763"><net_src comp="166" pin="0"/><net_sink comp="1756" pin=2"/></net>

<net id="1768"><net_src comp="1706" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1769"><net_src comp="1726" pin="2"/><net_sink comp="1764" pin=1"/></net>

<net id="1774"><net_src comp="1764" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1775"><net_src comp="1756" pin="3"/><net_sink comp="1770" pin=1"/></net>

<net id="1780"><net_src comp="1706" pin="3"/><net_sink comp="1776" pin=0"/></net>

<net id="1781"><net_src comp="24" pin="0"/><net_sink comp="1776" pin=1"/></net>

<net id="1786"><net_src comp="1656" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1787"><net_src comp="1776" pin="2"/><net_sink comp="1782" pin=1"/></net>

<net id="1792"><net_src comp="1770" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1793"><net_src comp="1782" pin="2"/><net_sink comp="1788" pin=1"/></net>

<net id="1797"><net_src comp="312" pin="2"/><net_sink comp="1794" pin=0"/></net>

<net id="1803"><net_src comp="168" pin="0"/><net_sink comp="1798" pin=0"/></net>

<net id="1804"><net_src comp="1794" pin="1"/><net_sink comp="1798" pin=1"/></net>

<net id="1805"><net_src comp="170" pin="0"/><net_sink comp="1798" pin=2"/></net>

<net id="1809"><net_src comp="312" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1814"><net_src comp="1756" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1815"><net_src comp="1776" pin="2"/><net_sink comp="1810" pin=1"/></net>

<net id="1820"><net_src comp="1810" pin="2"/><net_sink comp="1816" pin=0"/></net>

<net id="1821"><net_src comp="1806" pin="1"/><net_sink comp="1816" pin=1"/></net>

<net id="1826"><net_src comp="1756" pin="3"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="24" pin="0"/><net_sink comp="1822" pin=1"/></net>

<net id="1832"><net_src comp="1706" pin="3"/><net_sink comp="1828" pin=0"/></net>

<net id="1833"><net_src comp="1822" pin="2"/><net_sink comp="1828" pin=1"/></net>

<net id="1838"><net_src comp="1816" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1839"><net_src comp="1828" pin="2"/><net_sink comp="1834" pin=1"/></net>

<net id="1843"><net_src comp="312" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1849"><net_src comp="172" pin="0"/><net_sink comp="1844" pin=0"/></net>

<net id="1850"><net_src comp="1840" pin="1"/><net_sink comp="1844" pin=1"/></net>

<net id="1851"><net_src comp="174" pin="0"/><net_sink comp="1844" pin=2"/></net>

<net id="1856"><net_src comp="1806" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1857"><net_src comp="24" pin="0"/><net_sink comp="1852" pin=1"/></net>

<net id="1862"><net_src comp="1756" pin="3"/><net_sink comp="1858" pin=0"/></net>

<net id="1863"><net_src comp="1852" pin="2"/><net_sink comp="1858" pin=1"/></net>

<net id="1869"><net_src comp="1806" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="1870"><net_src comp="176" pin="0"/><net_sink comp="1864" pin=1"/></net>

<net id="1871"><net_src comp="178" pin="0"/><net_sink comp="1864" pin=2"/></net>

<net id="1877"><net_src comp="180" pin="0"/><net_sink comp="1872" pin=0"/></net>

<net id="1878"><net_src comp="1806" pin="1"/><net_sink comp="1872" pin=1"/></net>

<net id="1879"><net_src comp="182" pin="0"/><net_sink comp="1872" pin=2"/></net>

<net id="1885"><net_src comp="1806" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="1886"><net_src comp="1872" pin="3"/><net_sink comp="1880" pin=1"/></net>

<net id="1887"><net_src comp="184" pin="0"/><net_sink comp="1880" pin=2"/></net>

<net id="1893"><net_src comp="186" pin="0"/><net_sink comp="1888" pin=0"/></net>

<net id="1894"><net_src comp="360" pin="56"/><net_sink comp="1888" pin=1"/></net>

<net id="1895"><net_src comp="188" pin="0"/><net_sink comp="1888" pin=2"/></net>

<net id="1902"><net_src comp="190" pin="0"/><net_sink comp="1896" pin=0"/></net>

<net id="1903"><net_src comp="360" pin="56"/><net_sink comp="1896" pin=1"/></net>

<net id="1904"><net_src comp="192" pin="0"/><net_sink comp="1896" pin=2"/></net>

<net id="1905"><net_src comp="194" pin="0"/><net_sink comp="1896" pin=3"/></net>

<net id="1906"><net_src comp="1896" pin="4"/><net_sink comp="422" pin=2"/></net>

<net id="1913"><net_src comp="190" pin="0"/><net_sink comp="1907" pin=0"/></net>

<net id="1914"><net_src comp="360" pin="56"/><net_sink comp="1907" pin=1"/></net>

<net id="1915"><net_src comp="196" pin="0"/><net_sink comp="1907" pin=2"/></net>

<net id="1916"><net_src comp="198" pin="0"/><net_sink comp="1907" pin=3"/></net>

<net id="1917"><net_src comp="1907" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="1921"><net_src comp="422" pin="4"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1923"><net_src comp="1918" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1927"><net_src comp="357" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="1935"><net_src comp="1924" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="1936"><net_src comp="1928" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="1943"><net_src comp="202" pin="0"/><net_sink comp="1937" pin=0"/></net>

<net id="1944"><net_src comp="1931" pin="2"/><net_sink comp="1937" pin=1"/></net>

<net id="1945"><net_src comp="108" pin="0"/><net_sink comp="1937" pin=2"/></net>

<net id="1946"><net_src comp="188" pin="0"/><net_sink comp="1937" pin=3"/></net>

<net id="1953"><net_src comp="204" pin="0"/><net_sink comp="1947" pin=0"/></net>

<net id="1954"><net_src comp="1931" pin="2"/><net_sink comp="1947" pin=1"/></net>

<net id="1955"><net_src comp="206" pin="0"/><net_sink comp="1947" pin=2"/></net>

<net id="1956"><net_src comp="188" pin="0"/><net_sink comp="1947" pin=3"/></net>

<net id="1962"><net_src comp="208" pin="0"/><net_sink comp="1957" pin=0"/></net>

<net id="1963"><net_src comp="188" pin="0"/><net_sink comp="1957" pin=2"/></net>

<net id="1970"><net_src comp="210" pin="0"/><net_sink comp="1964" pin=0"/></net>

<net id="1971"><net_src comp="102" pin="0"/><net_sink comp="1964" pin=2"/></net>

<net id="1972"><net_src comp="188" pin="0"/><net_sink comp="1964" pin=3"/></net>

<net id="1978"><net_src comp="212" pin="0"/><net_sink comp="1973" pin=0"/></net>

<net id="1979"><net_src comp="214" pin="0"/><net_sink comp="1973" pin=1"/></net>

<net id="1980"><net_src comp="1964" pin="4"/><net_sink comp="1973" pin=2"/></net>

<net id="1986"><net_src comp="216" pin="0"/><net_sink comp="1981" pin=0"/></net>

<net id="1987"><net_src comp="214" pin="0"/><net_sink comp="1981" pin=1"/></net>

<net id="1991"><net_src comp="1973" pin="3"/><net_sink comp="1988" pin=0"/></net>

<net id="1997"><net_src comp="1957" pin="3"/><net_sink comp="1992" pin=0"/></net>

<net id="1998"><net_src comp="1981" pin="3"/><net_sink comp="1992" pin=1"/></net>

<net id="1999"><net_src comp="1988" pin="1"/><net_sink comp="1992" pin=2"/></net>

<net id="2006"><net_src comp="218" pin="0"/><net_sink comp="2000" pin=0"/></net>

<net id="2007"><net_src comp="108" pin="0"/><net_sink comp="2000" pin=2"/></net>

<net id="2008"><net_src comp="220" pin="0"/><net_sink comp="2000" pin=3"/></net>

<net id="2014"><net_src comp="222" pin="0"/><net_sink comp="2009" pin=0"/></net>

<net id="2015"><net_src comp="2000" pin="4"/><net_sink comp="2009" pin=1"/></net>

<net id="2016"><net_src comp="28" pin="0"/><net_sink comp="2009" pin=2"/></net>

<net id="2020"><net_src comp="2009" pin="3"/><net_sink comp="2017" pin=0"/></net>

<net id="2025"><net_src comp="2017" pin="1"/><net_sink comp="2021" pin=0"/></net>

<net id="2026"><net_src comp="1992" pin="3"/><net_sink comp="2021" pin=1"/></net>

<net id="2036"><net_src comp="2033" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="2043"><net_src comp="224" pin="0"/><net_sink comp="2037" pin=0"/></net>

<net id="2044"><net_src comp="90" pin="0"/><net_sink comp="2037" pin=2"/></net>

<net id="2045"><net_src comp="196" pin="0"/><net_sink comp="2037" pin=3"/></net>

<net id="2052"><net_src comp="226" pin="0"/><net_sink comp="2046" pin=0"/></net>

<net id="2053"><net_src comp="54" pin="0"/><net_sink comp="2046" pin=2"/></net>

<net id="2054"><net_src comp="196" pin="0"/><net_sink comp="2046" pin=3"/></net>

<net id="2058"><net_src comp="458" pin="56"/><net_sink comp="2055" pin=0"/></net>

<net id="2063"><net_src comp="2055" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2064"><net_src comp="282" pin="0"/><net_sink comp="2059" pin=1"/></net>

<net id="2068"><net_src comp="351" pin="3"/><net_sink comp="2065" pin=0"/></net>

<net id="2076"><net_src comp="2069" pin="1"/><net_sink comp="2072" pin=0"/></net>

<net id="2077"><net_src comp="2069" pin="1"/><net_sink comp="2072" pin=1"/></net>

<net id="2084"><net_src comp="284" pin="0"/><net_sink comp="2078" pin=0"/></net>

<net id="2085"><net_src comp="2072" pin="2"/><net_sink comp="2078" pin=1"/></net>

<net id="2086"><net_src comp="166" pin="0"/><net_sink comp="2078" pin=2"/></net>

<net id="2087"><net_src comp="72" pin="0"/><net_sink comp="2078" pin=3"/></net>

<net id="2093"><net_src comp="286" pin="0"/><net_sink comp="2088" pin=0"/></net>

<net id="2094"><net_src comp="40" pin="0"/><net_sink comp="2088" pin=2"/></net>

<net id="2098"><net_src comp="2088" pin="3"/><net_sink comp="2095" pin=0"/></net>

<net id="2102"><net_src comp="2078" pin="4"/><net_sink comp="2099" pin=0"/></net>

<net id="2107"><net_src comp="2095" pin="1"/><net_sink comp="2103" pin=0"/></net>

<net id="2108"><net_src comp="2099" pin="1"/><net_sink comp="2103" pin=1"/></net>

<net id="2115"><net_src comp="288" pin="0"/><net_sink comp="2109" pin=0"/></net>

<net id="2116"><net_src comp="2103" pin="2"/><net_sink comp="2109" pin=1"/></net>

<net id="2117"><net_src comp="114" pin="0"/><net_sink comp="2109" pin=2"/></net>

<net id="2118"><net_src comp="22" pin="0"/><net_sink comp="2109" pin=3"/></net>

<net id="2125"><net_src comp="290" pin="0"/><net_sink comp="2119" pin=0"/></net>

<net id="2126"><net_src comp="2059" pin="2"/><net_sink comp="2119" pin=1"/></net>

<net id="2127"><net_src comp="138" pin="0"/><net_sink comp="2119" pin=2"/></net>

<net id="2128"><net_src comp="192" pin="0"/><net_sink comp="2119" pin=3"/></net>

<net id="2133"><net_src comp="2065" pin="1"/><net_sink comp="2129" pin=1"/></net>

<net id="2142"><net_src comp="298" pin="0"/><net_sink comp="2137" pin=0"/></net>

<net id="2143"><net_src comp="300" pin="0"/><net_sink comp="2137" pin=2"/></net>

<net id="2147"><net_src comp="2137" pin="3"/><net_sink comp="2144" pin=0"/></net>

<net id="2155"><net_src comp="2144" pin="1"/><net_sink comp="2151" pin=0"/></net>

<net id="2156"><net_src comp="2134" pin="1"/><net_sink comp="2151" pin=1"/></net>

<net id="2161"><net_src comp="2151" pin="2"/><net_sink comp="2157" pin=0"/></net>

<net id="2162"><net_src comp="2148" pin="1"/><net_sink comp="2157" pin=1"/></net>

<net id="2168"><net_src comp="302" pin="0"/><net_sink comp="2163" pin=0"/></net>

<net id="2169"><net_src comp="2157" pin="2"/><net_sink comp="2163" pin=1"/></net>

<net id="2170"><net_src comp="196" pin="0"/><net_sink comp="2163" pin=2"/></net>

<net id="2176"><net_src comp="304" pin="0"/><net_sink comp="2171" pin=0"/></net>

<net id="2177"><net_src comp="2163" pin="3"/><net_sink comp="2171" pin=1"/></net>

<net id="2178"><net_src comp="306" pin="0"/><net_sink comp="2171" pin=2"/></net>

<net id="2182"><net_src comp="2171" pin="3"/><net_sink comp="2179" pin=0"/></net>

<net id="2187"><net_src comp="2179" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="2188"><net_src comp="2157" pin="2"/><net_sink comp="2183" pin=1"/></net>

<net id="2195"><net_src comp="308" pin="0"/><net_sink comp="2189" pin=0"/></net>

<net id="2196"><net_src comp="2183" pin="2"/><net_sink comp="2189" pin=1"/></net>

<net id="2197"><net_src comp="120" pin="0"/><net_sink comp="2189" pin=2"/></net>

<net id="2198"><net_src comp="196" pin="0"/><net_sink comp="2189" pin=3"/></net>

<net id="2202"><net_src comp="2189" pin="4"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="2209"><net_src comp="2030" pin="1"/><net_sink comp="2204" pin=0"/></net>

<net id="2210"><net_src comp="2027" pin="1"/><net_sink comp="2204" pin=1"/></net>

<net id="2211"><net_src comp="2021" pin="2"/><net_sink comp="2204" pin=2"/></net>

<net id="2212"><net_src comp="2204" pin="3"/><net_sink comp="2037" pin=1"/></net>

<net id="2213"><net_src comp="2204" pin="3"/><net_sink comp="2046" pin=1"/></net>

<net id="2217"><net_src comp="554" pin="2"/><net_sink comp="2214" pin=0"/></net>

<net id="2221"><net_src comp="560" pin="4"/><net_sink comp="2218" pin=0"/></net>

<net id="2222"><net_src comp="2218" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="2229"><net_src comp="598" pin="3"/><net_sink comp="2226" pin=0"/></net>

<net id="2230"><net_src comp="2226" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="2237"><net_src comp="648" pin="3"/><net_sink comp="2234" pin=0"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="2245"><net_src comp="698" pin="3"/><net_sink comp="2242" pin=0"/></net>

<net id="2246"><net_src comp="2242" pin="1"/><net_sink comp="360" pin=6"/></net>

<net id="2253"><net_src comp="748" pin="3"/><net_sink comp="2250" pin=0"/></net>

<net id="2254"><net_src comp="2250" pin="1"/><net_sink comp="360" pin=8"/></net>

<net id="2261"><net_src comp="798" pin="3"/><net_sink comp="2258" pin=0"/></net>

<net id="2262"><net_src comp="2258" pin="1"/><net_sink comp="360" pin=10"/></net>

<net id="2269"><net_src comp="848" pin="3"/><net_sink comp="2266" pin=0"/></net>

<net id="2270"><net_src comp="2266" pin="1"/><net_sink comp="360" pin=12"/></net>

<net id="2277"><net_src comp="898" pin="3"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="360" pin=14"/></net>

<net id="2285"><net_src comp="948" pin="3"/><net_sink comp="2282" pin=0"/></net>

<net id="2286"><net_src comp="2282" pin="1"/><net_sink comp="360" pin=16"/></net>

<net id="2293"><net_src comp="998" pin="3"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="360" pin=18"/></net>

<net id="2301"><net_src comp="1048" pin="3"/><net_sink comp="2298" pin=0"/></net>

<net id="2302"><net_src comp="2298" pin="1"/><net_sink comp="360" pin=20"/></net>

<net id="2309"><net_src comp="1098" pin="3"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="360" pin=22"/></net>

<net id="2317"><net_src comp="1148" pin="3"/><net_sink comp="2314" pin=0"/></net>

<net id="2318"><net_src comp="2314" pin="1"/><net_sink comp="360" pin=24"/></net>

<net id="2325"><net_src comp="1198" pin="3"/><net_sink comp="2322" pin=0"/></net>

<net id="2326"><net_src comp="2322" pin="1"/><net_sink comp="360" pin=26"/></net>

<net id="2333"><net_src comp="1248" pin="3"/><net_sink comp="2330" pin=0"/></net>

<net id="2334"><net_src comp="2330" pin="1"/><net_sink comp="360" pin=28"/></net>

<net id="2341"><net_src comp="1298" pin="3"/><net_sink comp="2338" pin=0"/></net>

<net id="2342"><net_src comp="2338" pin="1"/><net_sink comp="360" pin=30"/></net>

<net id="2349"><net_src comp="1348" pin="3"/><net_sink comp="2346" pin=0"/></net>

<net id="2350"><net_src comp="2346" pin="1"/><net_sink comp="360" pin=32"/></net>

<net id="2357"><net_src comp="1398" pin="3"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="360" pin=34"/></net>

<net id="2365"><net_src comp="1448" pin="3"/><net_sink comp="2362" pin=0"/></net>

<net id="2366"><net_src comp="2362" pin="1"/><net_sink comp="360" pin=36"/></net>

<net id="2373"><net_src comp="1498" pin="3"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="360" pin=38"/></net>

<net id="2381"><net_src comp="1548" pin="3"/><net_sink comp="2378" pin=0"/></net>

<net id="2382"><net_src comp="2378" pin="1"/><net_sink comp="360" pin=40"/></net>

<net id="2389"><net_src comp="1598" pin="3"/><net_sink comp="2386" pin=0"/></net>

<net id="2390"><net_src comp="2386" pin="1"/><net_sink comp="360" pin=42"/></net>

<net id="2397"><net_src comp="1648" pin="3"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="360" pin=44"/></net>

<net id="2405"><net_src comp="1698" pin="3"/><net_sink comp="2402" pin=0"/></net>

<net id="2406"><net_src comp="2402" pin="1"/><net_sink comp="360" pin=46"/></net>

<net id="2413"><net_src comp="1748" pin="3"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="360" pin=48"/></net>

<net id="2421"><net_src comp="1798" pin="3"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="360" pin=50"/></net>

<net id="2429"><net_src comp="1844" pin="3"/><net_sink comp="2426" pin=0"/></net>

<net id="2430"><net_src comp="2426" pin="1"/><net_sink comp="360" pin=52"/></net>

<net id="2437"><net_src comp="1864" pin="3"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="458" pin=54"/></net>

<net id="2442"><net_src comp="1880" pin="3"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="360" pin=54"/></net>

<net id="2450"><net_src comp="318" pin="3"/><net_sink comp="2447" pin=0"/></net>

<net id="2451"><net_src comp="2447" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="2455"><net_src comp="331" pin="3"/><net_sink comp="2452" pin=0"/></net>

<net id="2456"><net_src comp="2452" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2460"><net_src comp="325" pin="3"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="2465"><net_src comp="338" pin="3"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="2129" pin=0"/></net>

<net id="2470"><net_src comp="1931" pin="2"/><net_sink comp="2467" pin=0"/></net>

<net id="2471"><net_src comp="2467" pin="1"/><net_sink comp="1957" pin=1"/></net>

<net id="2472"><net_src comp="2467" pin="1"/><net_sink comp="1964" pin=1"/></net>

<net id="2473"><net_src comp="2467" pin="1"/><net_sink comp="2000" pin=1"/></net>

<net id="2477"><net_src comp="1937" pin="4"/><net_sink comp="2474" pin=0"/></net>

<net id="2478"><net_src comp="2474" pin="1"/><net_sink comp="1981" pin=2"/></net>

<net id="2479"><net_src comp="2474" pin="1"/><net_sink comp="2030" pin=0"/></net>

<net id="2483"><net_src comp="1947" pin="4"/><net_sink comp="2480" pin=0"/></net>

<net id="2484"><net_src comp="2480" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2485"><net_src comp="2480" pin="1"/><net_sink comp="2033" pin=0"/></net>

<net id="2489"><net_src comp="344" pin="3"/><net_sink comp="2486" pin=0"/></net>

<net id="2490"><net_src comp="2486" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="2494"><net_src comp="2037" pin="4"/><net_sink comp="2491" pin=0"/></net>

<net id="2495"><net_src comp="2491" pin="1"/><net_sink comp="2088" pin=1"/></net>

<net id="2499"><net_src comp="2046" pin="4"/><net_sink comp="2496" pin=0"/></net>

<net id="2500"><net_src comp="2496" pin="1"/><net_sink comp="2069" pin=0"/></net>

<net id="2504"><net_src comp="2109" pin="4"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="2509"><net_src comp="2119" pin="4"/><net_sink comp="2506" pin=0"/></net>

<net id="2510"><net_src comp="2506" pin="1"/><net_sink comp="2137" pin=1"/></net>

<net id="2514"><net_src comp="2129" pin="2"/><net_sink comp="2511" pin=0"/></net>

<net id="2515"><net_src comp="2511" pin="1"/><net_sink comp="2148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: log_apfixed_reduce_3 | {}
	Port: log_apfixed_reduce_2 | {}
	Port: log_apfixed_reduce_s | {}
 - Input state : 
	Port: log<28, 15> : x_V | {1 }
	Port: log<28, 15> : log_apfixed_reduce_3 | {2 3 }
	Port: log<28, 15> : log_apfixed_reduce_2 | {2 3 }
	Port: log<28, 15> : log_apfixed_reduce_s | {5 6 }
  - Chain level:
	State 1
		br_ln702 : 1
		and_ln730 : 1
		xor_ln730 : 1
		br_ln730 : 1
		and_ln730_1 : 1
		and_ln730_2 : 1
		xor_ln730_1 : 1
		and_ln730_3 : 1
		or_ln730 : 1
		br_ln730 : 1
		shl_ln1299_1 : 1
		and_ln730_4 : 1
		and_ln730_5 : 1
		xor_ln730_2 : 1
		and_ln730_6 : 1
		or_ln730_1 : 1
		br_ln730 : 1
		shl_ln1299_2 : 1
		and_ln730_7 : 1
		and_ln730_8 : 1
		xor_ln730_3 : 1
		and_ln730_9 : 1
		or_ln730_2 : 1
		br_ln730 : 1
		shl_ln1299_3 : 1
		and_ln730_10 : 1
		and_ln730_11 : 1
		xor_ln730_4 : 1
		and_ln730_12 : 1
		or_ln730_3 : 1
		br_ln730 : 1
		shl_ln1299_4 : 1
		and_ln730_13 : 1
		and_ln730_14 : 1
		xor_ln730_5 : 1
		and_ln730_15 : 1
		or_ln730_4 : 1
		br_ln730 : 1
		shl_ln1299_5 : 1
		and_ln730_16 : 1
		and_ln730_17 : 1
		xor_ln730_6 : 1
		and_ln730_18 : 1
		or_ln730_5 : 1
		br_ln730 : 1
		shl_ln1299_6 : 1
		and_ln730_19 : 1
		and_ln730_20 : 1
		xor_ln730_7 : 1
		and_ln730_21 : 1
		or_ln730_6 : 1
		br_ln730 : 1
		shl_ln1299_7 : 1
		and_ln730_22 : 1
		and_ln730_23 : 1
		xor_ln730_8 : 1
		and_ln730_24 : 1
		or_ln730_7 : 1
		br_ln730 : 1
		shl_ln1299_8 : 1
		and_ln730_25 : 1
		and_ln730_26 : 1
		xor_ln730_9 : 1
		and_ln730_27 : 1
		or_ln730_8 : 1
		br_ln730 : 1
		shl_ln1299_9 : 1
		and_ln730_28 : 1
		and_ln730_29 : 1
		xor_ln730_10 : 1
		and_ln730_30 : 1
		or_ln730_9 : 1
		br_ln730 : 1
		shl_ln1299_s : 1
		and_ln730_31 : 1
		and_ln730_32 : 1
		xor_ln730_11 : 1
		and_ln730_33 : 1
		or_ln730_10 : 1
		br_ln730 : 1
		shl_ln1299_10 : 1
		and_ln730_34 : 1
		and_ln730_35 : 1
		xor_ln730_12 : 1
		and_ln730_36 : 1
		or_ln730_11 : 1
		br_ln730 : 1
		shl_ln1299_11 : 1
		and_ln730_37 : 1
		and_ln730_38 : 1
		xor_ln730_13 : 1
		and_ln730_39 : 1
		or_ln730_12 : 1
		br_ln730 : 1
		shl_ln1299_12 : 1
		and_ln730_40 : 1
		and_ln730_41 : 1
		xor_ln730_14 : 1
		and_ln730_42 : 1
		or_ln730_13 : 1
		br_ln730 : 1
		shl_ln1299_13 : 1
		and_ln730_43 : 1
		and_ln730_44 : 1
		xor_ln730_15 : 1
		and_ln730_45 : 1
		or_ln730_14 : 1
		br_ln730 : 1
		shl_ln1299_14 : 1
		and_ln730_46 : 1
		and_ln730_47 : 1
		xor_ln730_16 : 1
		and_ln730_48 : 1
		or_ln730_15 : 1
		br_ln730 : 1
		shl_ln1299_15 : 1
		and_ln730_49 : 1
		and_ln730_50 : 1
		xor_ln730_17 : 1
		and_ln730_51 : 1
		or_ln730_16 : 1
		br_ln730 : 1
		shl_ln1299_16 : 1
		and_ln730_52 : 1
		and_ln730_53 : 1
		xor_ln730_18 : 1
		and_ln730_54 : 1
		or_ln730_17 : 1
		br_ln730 : 1
		shl_ln1299_17 : 1
		and_ln730_55 : 1
		and_ln730_56 : 1
		xor_ln730_19 : 1
		and_ln730_57 : 1
		or_ln730_18 : 1
		br_ln730 : 1
		shl_ln1299_18 : 1
		and_ln730_58 : 1
		and_ln730_59 : 1
		xor_ln730_20 : 1
		and_ln730_60 : 1
		or_ln730_19 : 1
		br_ln730 : 1
		shl_ln1299_19 : 1
		and_ln730_61 : 1
		and_ln730_62 : 1
		xor_ln730_21 : 1
		and_ln730_63 : 1
		or_ln730_20 : 1
		br_ln730 : 1
		shl_ln1299_20 : 1
		and_ln730_64 : 1
		and_ln730_65 : 1
		xor_ln730_22 : 1
		and_ln730_66 : 1
		or_ln730_21 : 1
		br_ln730 : 1
		shl_ln1299_21 : 1
		and_ln730_67 : 1
		and_ln730_68 : 1
		xor_ln730_23 : 1
		and_ln730_69 : 1
		or_ln730_22 : 1
		br_ln730 : 1
		shl_ln1299_22 : 1
		and_ln730_70 : 1
		and_ln730_71 : 1
		xor_ln730_24 : 1
		and_ln730_72 : 1
		or_ln730_23 : 1
		br_ln730 : 1
		shl_ln1299_23 : 1
		and_ln730_73 : 1
		and_ln730_74 : 1
		xor_ln730_25 : 1
		and_ln730_75 : 1
		or_ln730_24 : 1
		br_ln730 : 1
		shl_ln1299_24 : 1
		xor_ln730_26 : 1
		and_ln730_76 : 1
		br_ln730 : 1
		select_ln730 : 1
		st : 1
		select_ln730_1 : 2
	State 2
		p_Result_s : 1
		br_ln747 : 2
		p_Result_3 : 1
		p_Result_2 : 1
		index0_V : 2
		zext_ln544 : 3
		log_apfixed_reduce_4 : 4
		b_frac_tilde_inverse : 5
		log_apfixed_reduce_5 : 4
		log_sum_V : 5
	State 3
	State 4
		r_V_8 : 1
		z1_V : 2
		a_V : 2
	State 5
		sf : 1
		zext_ln1333 : 2
		eZ_V : 3
		lhs_V : 1
		zext_ln703 : 2
		add_ln703 : 4
		r_V_9 : 1
		zext_ln703_1 : 2
		ret_V : 5
		log_apfixed_reduce_6 : 1
		p_Val2_42 : 2
		tmp_33 : 6
		trunc_ln708_s : 6
	State 6
		sext_ln1118 : 1
		r_V_7 : 2
		zext_ln203 : 1
		r_V_10 : 1
		r_V_s : 2
		zext_ln728 : 1
		zext_ln703_2 : 3
		ret_V_1 : 4
		trunc_ln : 5
		tmp_34 : 3
		add_ln703_22 : 2
	State 7
		sext_ln703 : 1
		add_ln703_23 : 2
		log_base_V : 3
		p_Result_7 : 4
		shl_ln703_1 : 5
		sext_ln703_2 : 6
		log_base_V_1 : 7
		trunc_ln708_35 : 8
		r_V_6 : 9
		agg_result_V_0 : 10
		ret_ln792 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln730_fu_586    |    0    |    0    |    2    |
|          |    and_ln730_1_fu_614   |    0    |    0    |    2    |
|          |    and_ln730_2_fu_620   |    0    |    0    |    2    |
|          |    and_ln730_3_fu_632   |    0    |    0    |    2    |
|          |    and_ln730_4_fu_664   |    0    |    0    |    2    |
|          |    and_ln730_5_fu_670   |    0    |    0    |    2    |
|          |    and_ln730_6_fu_682   |    0    |    0    |    2    |
|          |    and_ln730_7_fu_714   |    0    |    0    |    2    |
|          |    and_ln730_8_fu_720   |    0    |    0    |    2    |
|          |    and_ln730_9_fu_732   |    0    |    0    |    2    |
|          |   and_ln730_10_fu_764   |    0    |    0    |    2    |
|          |   and_ln730_11_fu_770   |    0    |    0    |    2    |
|          |   and_ln730_12_fu_782   |    0    |    0    |    2    |
|          |   and_ln730_13_fu_814   |    0    |    0    |    2    |
|          |   and_ln730_14_fu_820   |    0    |    0    |    2    |
|          |   and_ln730_15_fu_832   |    0    |    0    |    2    |
|          |   and_ln730_16_fu_864   |    0    |    0    |    2    |
|          |   and_ln730_17_fu_870   |    0    |    0    |    2    |
|          |   and_ln730_18_fu_882   |    0    |    0    |    2    |
|          |   and_ln730_19_fu_914   |    0    |    0    |    2    |
|          |   and_ln730_20_fu_920   |    0    |    0    |    2    |
|          |   and_ln730_21_fu_932   |    0    |    0    |    2    |
|          |   and_ln730_22_fu_964   |    0    |    0    |    2    |
|          |   and_ln730_23_fu_970   |    0    |    0    |    2    |
|          |   and_ln730_24_fu_982   |    0    |    0    |    2    |
|          |   and_ln730_25_fu_1014  |    0    |    0    |    2    |
|          |   and_ln730_26_fu_1020  |    0    |    0    |    2    |
|          |   and_ln730_27_fu_1032  |    0    |    0    |    2    |
|          |   and_ln730_28_fu_1064  |    0    |    0    |    2    |
|          |   and_ln730_29_fu_1070  |    0    |    0    |    2    |
|          |   and_ln730_30_fu_1082  |    0    |    0    |    2    |
|          |   and_ln730_31_fu_1114  |    0    |    0    |    2    |
|          |   and_ln730_32_fu_1120  |    0    |    0    |    2    |
|          |   and_ln730_33_fu_1132  |    0    |    0    |    2    |
|          |   and_ln730_34_fu_1164  |    0    |    0    |    2    |
|          |   and_ln730_35_fu_1170  |    0    |    0    |    2    |
|          |   and_ln730_36_fu_1182  |    0    |    0    |    2    |
|          |   and_ln730_37_fu_1214  |    0    |    0    |    2    |
|    and   |   and_ln730_38_fu_1220  |    0    |    0    |    2    |
|          |   and_ln730_39_fu_1232  |    0    |    0    |    2    |
|          |   and_ln730_40_fu_1264  |    0    |    0    |    2    |
|          |   and_ln730_41_fu_1270  |    0    |    0    |    2    |
|          |   and_ln730_42_fu_1282  |    0    |    0    |    2    |
|          |   and_ln730_43_fu_1314  |    0    |    0    |    2    |
|          |   and_ln730_44_fu_1320  |    0    |    0    |    2    |
|          |   and_ln730_45_fu_1332  |    0    |    0    |    2    |
|          |   and_ln730_46_fu_1364  |    0    |    0    |    2    |
|          |   and_ln730_47_fu_1370  |    0    |    0    |    2    |
|          |   and_ln730_48_fu_1382  |    0    |    0    |    2    |
|          |   and_ln730_49_fu_1414  |    0    |    0    |    2    |
|          |   and_ln730_50_fu_1420  |    0    |    0    |    2    |
|          |   and_ln730_51_fu_1432  |    0    |    0    |    2    |
|          |   and_ln730_52_fu_1464  |    0    |    0    |    2    |
|          |   and_ln730_53_fu_1470  |    0    |    0    |    2    |
|          |   and_ln730_54_fu_1482  |    0    |    0    |    2    |
|          |   and_ln730_55_fu_1514  |    0    |    0    |    2    |
|          |   and_ln730_56_fu_1520  |    0    |    0    |    2    |
|          |   and_ln730_57_fu_1532  |    0    |    0    |    2    |
|          |   and_ln730_58_fu_1564  |    0    |    0    |    2    |
|          |   and_ln730_59_fu_1570  |    0    |    0    |    2    |
|          |   and_ln730_60_fu_1582  |    0    |    0    |    2    |
|          |   and_ln730_61_fu_1614  |    0    |    0    |    2    |
|          |   and_ln730_62_fu_1620  |    0    |    0    |    2    |
|          |   and_ln730_63_fu_1632  |    0    |    0    |    2    |
|          |   and_ln730_64_fu_1664  |    0    |    0    |    2    |
|          |   and_ln730_65_fu_1670  |    0    |    0    |    2    |
|          |   and_ln730_66_fu_1682  |    0    |    0    |    2    |
|          |   and_ln730_67_fu_1714  |    0    |    0    |    2    |
|          |   and_ln730_68_fu_1720  |    0    |    0    |    2    |
|          |   and_ln730_69_fu_1732  |    0    |    0    |    2    |
|          |   and_ln730_70_fu_1764  |    0    |    0    |    2    |
|          |   and_ln730_71_fu_1770  |    0    |    0    |    2    |
|          |   and_ln730_72_fu_1782  |    0    |    0    |    2    |
|          |   and_ln730_73_fu_1810  |    0    |    0    |    2    |
|          |   and_ln730_74_fu_1816  |    0    |    0    |    2    |
|          |   and_ln730_75_fu_1828  |    0    |    0    |    2    |
|          |   and_ln730_76_fu_1858  |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln703_fu_2021    |    0    |    0    |    36   |
|          |   add_ln703_22_fu_2129  |    0    |    0    |    29   |
|    add   |   add_ln703_23_fu_2151  |    0    |    0    |    14   |
|          |    log_base_V_fu_2157   |    0    |    0    |    14   |
|          |   log_base_V_1_fu_2183  |    0    |    0    |    36   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_8_fu_1931      |    2    |    0    |    24   |
|    mul   |      r_V_7_fu_2059      |    1    |    0    |    33   |
|          |      r_V_10_fu_2072     |    0    |    0    |    51   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln730_fu_1864  |    0    |    0    |    5    |
|  select  |  select_ln730_1_fu_1880 |    0    |    0    |    35   |
|          |       eZ_V_fu_1992      |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln730_fu_592    |    0    |    0    |    2    |
|          |    xor_ln730_1_fu_626   |    0    |    0    |    2    |
|          |    xor_ln730_2_fu_676   |    0    |    0    |    2    |
|          |    xor_ln730_3_fu_726   |    0    |    0    |    2    |
|          |    xor_ln730_4_fu_776   |    0    |    0    |    2    |
|          |    xor_ln730_5_fu_826   |    0    |    0    |    2    |
|          |    xor_ln730_6_fu_876   |    0    |    0    |    2    |
|          |    xor_ln730_7_fu_926   |    0    |    0    |    2    |
|          |    xor_ln730_8_fu_976   |    0    |    0    |    2    |
|          |   xor_ln730_9_fu_1026   |    0    |    0    |    2    |
|          |   xor_ln730_10_fu_1076  |    0    |    0    |    2    |
|          |   xor_ln730_11_fu_1126  |    0    |    0    |    2    |
|          |   xor_ln730_12_fu_1176  |    0    |    0    |    2    |
|    xor   |   xor_ln730_13_fu_1226  |    0    |    0    |    2    |
|          |   xor_ln730_14_fu_1276  |    0    |    0    |    2    |
|          |   xor_ln730_15_fu_1326  |    0    |    0    |    2    |
|          |   xor_ln730_16_fu_1376  |    0    |    0    |    2    |
|          |   xor_ln730_17_fu_1426  |    0    |    0    |    2    |
|          |   xor_ln730_18_fu_1476  |    0    |    0    |    2    |
|          |   xor_ln730_19_fu_1526  |    0    |    0    |    2    |
|          |   xor_ln730_20_fu_1576  |    0    |    0    |    2    |
|          |   xor_ln730_21_fu_1626  |    0    |    0    |    2    |
|          |   xor_ln730_22_fu_1676  |    0    |    0    |    2    |
|          |   xor_ln730_23_fu_1726  |    0    |    0    |    2    |
|          |   xor_ln730_24_fu_1776  |    0    |    0    |    2    |
|          |   xor_ln730_25_fu_1822  |    0    |    0    |    2    |
|          |   xor_ln730_26_fu_1852  |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln730_fu_638     |    0    |    0    |    2    |
|          |    or_ln730_1_fu_688    |    0    |    0    |    2    |
|          |    or_ln730_2_fu_738    |    0    |    0    |    2    |
|          |    or_ln730_3_fu_788    |    0    |    0    |    2    |
|          |    or_ln730_4_fu_838    |    0    |    0    |    2    |
|          |    or_ln730_5_fu_888    |    0    |    0    |    2    |
|          |    or_ln730_6_fu_938    |    0    |    0    |    2    |
|          |    or_ln730_7_fu_988    |    0    |    0    |    2    |
|          |    or_ln730_8_fu_1038   |    0    |    0    |    2    |
|          |    or_ln730_9_fu_1088   |    0    |    0    |    2    |
|          |   or_ln730_10_fu_1138   |    0    |    0    |    2    |
|          |   or_ln730_11_fu_1188   |    0    |    0    |    2    |
|    or    |   or_ln730_12_fu_1238   |    0    |    0    |    2    |
|          |   or_ln730_13_fu_1288   |    0    |    0    |    2    |
|          |   or_ln730_14_fu_1338   |    0    |    0    |    2    |
|          |   or_ln730_15_fu_1388   |    0    |    0    |    2    |
|          |   or_ln730_16_fu_1438   |    0    |    0    |    2    |
|          |   or_ln730_17_fu_1488   |    0    |    0    |    2    |
|          |   or_ln730_18_fu_1538   |    0    |    0    |    2    |
|          |   or_ln730_19_fu_1588   |    0    |    0    |    2    |
|          |   or_ln730_20_fu_1638   |    0    |    0    |    2    |
|          |   or_ln730_21_fu_1688   |    0    |    0    |    2    |
|          |   or_ln730_22_fu_1738   |    0    |    0    |    2    |
|          |   or_ln730_23_fu_1788   |    0    |    0    |    2    |
|          |   or_ln730_24_fu_1834   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    sub   |     ret_V_1_fu_2103     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln1497_fu_554   |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |       grp_fu_2204       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_312  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_6_fu_560    |    0    |    0    |    0    |
|          |      shl_ln_fu_598      |    0    |    0    |    0    |
|          |   shl_ln1299_1_fu_648   |    0    |    0    |    0    |
|          |   shl_ln1299_2_fu_698   |    0    |    0    |    0    |
|          |   shl_ln1299_3_fu_748   |    0    |    0    |    0    |
|          |   shl_ln1299_4_fu_798   |    0    |    0    |    0    |
|          |   shl_ln1299_5_fu_848   |    0    |    0    |    0    |
|          |   shl_ln1299_6_fu_898   |    0    |    0    |    0    |
|          |   shl_ln1299_7_fu_948   |    0    |    0    |    0    |
|          |   shl_ln1299_8_fu_998   |    0    |    0    |    0    |
|          |   shl_ln1299_9_fu_1048  |    0    |    0    |    0    |
|          |   shl_ln1299_s_fu_1098  |    0    |    0    |    0    |
|          |  shl_ln1299_10_fu_1148  |    0    |    0    |    0    |
|          |  shl_ln1299_11_fu_1198  |    0    |    0    |    0    |
|          |  shl_ln1299_12_fu_1248  |    0    |    0    |    0    |
|          |  shl_ln1299_13_fu_1298  |    0    |    0    |    0    |
|bitconcatenate|  shl_ln1299_14_fu_1348  |    0    |    0    |    0    |
|          |  shl_ln1299_15_fu_1398  |    0    |    0    |    0    |
|          |  shl_ln1299_16_fu_1448  |    0    |    0    |    0    |
|          |  shl_ln1299_17_fu_1498  |    0    |    0    |    0    |
|          |  shl_ln1299_18_fu_1548  |    0    |    0    |    0    |
|          |  shl_ln1299_19_fu_1598  |    0    |    0    |    0    |
|          |  shl_ln1299_20_fu_1648  |    0    |    0    |    0    |
|          |  shl_ln1299_21_fu_1698  |    0    |    0    |    0    |
|          |  shl_ln1299_22_fu_1748  |    0    |    0    |    0    |
|          |  shl_ln1299_23_fu_1798  |    0    |    0    |    0    |
|          |  shl_ln1299_24_fu_1844  |    0    |    0    |    0    |
|          |        st_fu_1872       |    0    |    0    |    0    |
|          |        sf_fu_1973       |    0    |    0    |    0    |
|          |      tmp_31_fu_1981     |    0    |    0    |    0    |
|          |      lhs_V_fu_2009      |    0    |    0    |    0    |
|          |     lhs_V_1_fu_2088     |    0    |    0    |    0    |
|          |     shl_ln1_fu_2137     |    0    |    0    |    0    |
|          |   shl_ln703_1_fu_2171   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_570       |    0    |    0    |    0    |
|          |      tmp_43_fu_578      |    0    |    0    |    0    |
|          |      tmp_44_fu_606      |    0    |    0    |    0    |
|          |      tmp_45_fu_656      |    0    |    0    |    0    |
|          |      tmp_46_fu_706      |    0    |    0    |    0    |
|          |      tmp_47_fu_756      |    0    |    0    |    0    |
|          |      tmp_48_fu_806      |    0    |    0    |    0    |
|          |      tmp_49_fu_856      |    0    |    0    |    0    |
|          |      tmp_50_fu_906      |    0    |    0    |    0    |
|          |      tmp_51_fu_956      |    0    |    0    |    0    |
|          |      tmp_52_fu_1006     |    0    |    0    |    0    |
|          |      tmp_53_fu_1056     |    0    |    0    |    0    |
|          |      tmp_54_fu_1106     |    0    |    0    |    0    |
|          |      tmp_55_fu_1156     |    0    |    0    |    0    |
| bitselect|      tmp_56_fu_1206     |    0    |    0    |    0    |
|          |      tmp_57_fu_1256     |    0    |    0    |    0    |
|          |      tmp_63_fu_1306     |    0    |    0    |    0    |
|          |      tmp_64_fu_1356     |    0    |    0    |    0    |
|          |      tmp_65_fu_1406     |    0    |    0    |    0    |
|          |      tmp_66_fu_1456     |    0    |    0    |    0    |
|          |      tmp_67_fu_1506     |    0    |    0    |    0    |
|          |      tmp_68_fu_1556     |    0    |    0    |    0    |
|          |      tmp_69_fu_1606     |    0    |    0    |    0    |
|          |      tmp_70_fu_1656     |    0    |    0    |    0    |
|          |      tmp_71_fu_1706     |    0    |    0    |    0    |
|          |      tmp_72_fu_1756     |    0    |    0    |    0    |
|          |    p_Result_s_fu_1888   |    0    |    0    |    0    |
|          |      tmp_74_fu_1957     |    0    |    0    |    0    |
|          |    p_Result_7_fu_2163   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   trunc_ln1299_fu_644   |    0    |    0    |    0    |
|          |  trunc_ln1299_1_fu_694  |    0    |    0    |    0    |
|          |  trunc_ln1299_2_fu_744  |    0    |    0    |    0    |
|          |  trunc_ln1299_3_fu_794  |    0    |    0    |    0    |
|          |  trunc_ln1299_4_fu_844  |    0    |    0    |    0    |
|          |  trunc_ln1299_5_fu_894  |    0    |    0    |    0    |
|          |  trunc_ln1299_6_fu_944  |    0    |    0    |    0    |
|          |  trunc_ln1299_7_fu_994  |    0    |    0    |    0    |
|          |  trunc_ln1299_8_fu_1044 |    0    |    0    |    0    |
|          |  trunc_ln1299_9_fu_1094 |    0    |    0    |    0    |
|          | trunc_ln1299_10_fu_1144 |    0    |    0    |    0    |
|          | trunc_ln1299_11_fu_1194 |    0    |    0    |    0    |
|   trunc  | trunc_ln1299_12_fu_1244 |    0    |    0    |    0    |
|          | trunc_ln1299_13_fu_1294 |    0    |    0    |    0    |
|          | trunc_ln1299_14_fu_1344 |    0    |    0    |    0    |
|          | trunc_ln1299_15_fu_1394 |    0    |    0    |    0    |
|          | trunc_ln1299_16_fu_1444 |    0    |    0    |    0    |
|          | trunc_ln1299_17_fu_1494 |    0    |    0    |    0    |
|          | trunc_ln1299_18_fu_1544 |    0    |    0    |    0    |
|          | trunc_ln1299_19_fu_1594 |    0    |    0    |    0    |
|          | trunc_ln1299_20_fu_1644 |    0    |    0    |    0    |
|          | trunc_ln1299_21_fu_1694 |    0    |    0    |    0    |
|          | trunc_ln1299_22_fu_1744 |    0    |    0    |    0    |
|          | trunc_ln1299_23_fu_1794 |    0    |    0    |    0    |
|          |   trunc_ln730_fu_1806   |    0    |    0    |    0    |
|          | trunc_ln1299_24_fu_1840 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_3_fu_1896   |    0    |    0    |    0    |
|          |    p_Result_2_fu_1907   |    0    |    0    |    0    |
|          |       z1_V_fu_1937      |    0    |    0    |    0    |
|          |       a_V_fu_1947       |    0    |    0    |    0    |
|          |      tmp_s_fu_1964      |    0    |    0    |    0    |
|partselect|      tmp_32_fu_2000     |    0    |    0    |    0    |
|          |      tmp_33_fu_2037     |    0    |    0    |    0    |
|          |  trunc_ln708_s_fu_2046  |    0    |    0    |    0    |
|          |      r_V_s_fu_2078      |    0    |    0    |    0    |
|          |     trunc_ln_fu_2109    |    0    |    0    |    0    |
|          |      tmp_34_fu_2119     |    0    |    0    |    0    |
|          |  trunc_ln708_35_fu_2189 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln544_fu_1918   |    0    |    0    |    0    |
|          |       r_V_fu_1924       |    0    |    0    |    0    |
|          |   zext_ln1118_fu_1928   |    0    |    0    |    0    |
|          |   zext_ln1333_fu_1988   |    0    |    0    |    0    |
|          |    zext_ln703_fu_2017   |    0    |    0    |    0    |
|   zext   |      r_V_3_fu_2027      |    0    |    0    |    0    |
|          |  zext_ln1118_1_fu_2030  |    0    |    0    |    0    |
|          |   zext_ln544_1_fu_2033  |    0    |    0    |    0    |
|          |    zext_ln203_fu_2065   |    0    |    0    |    0    |
|          |   zext_ln1116_fu_2069   |    0    |    0    |    0    |
|          |    zext_ln728_fu_2095   |    0    |    0    |    0    |
|          |   zext_ln703_2_fu_2099  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   sext_ln1118_fu_2055   |    0    |    0    |    0    |
|          |      sum_V_fu_2134      |    0    |    0    |    0    |
|   sext   |    sext_ln703_fu_2144   |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_2148  |    0    |    0    |    0    |
|          |   sext_ln703_2_fu_2179  |    0    |    0    |    0    |
|          |      r_V_6_fu_2199      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |   614   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         a_V_reg_2480        |    4   |
|    add_ln703_22_reg_2511    |   22   |
|    agg_result_V_0_reg_543   |   28   |
|b_frac_tilde_inverse_reg_2457|    6   |
|     icmp_ln1497_reg_2214    |    1   |
|       index0_V_reg_419      |    6   |
|log_apfixed_reduce_4_reg_2447|    6   |
|log_apfixed_reduce_5_reg_2452|    6   |
|log_apfixed_reduce_6_reg_2486|    4   |
|      log_sum_V_reg_2462     |   22   |
|     p_Result_6_reg_2218     |   35   |
|   p_Val2_53_lcssa_reg_357   |   35   |
|        r_V_8_reg_2467       |   41   |
|   select_ln730_1_reg_2439   |   35   |
|    select_ln730_reg_2434    |    5   |
|    shl_ln1299_10_reg_2314   |   35   |
|    shl_ln1299_11_reg_2322   |   35   |
|    shl_ln1299_12_reg_2330   |   35   |
|    shl_ln1299_13_reg_2338   |   35   |
|    shl_ln1299_14_reg_2346   |   35   |
|    shl_ln1299_15_reg_2354   |   35   |
|    shl_ln1299_16_reg_2362   |   35   |
|    shl_ln1299_17_reg_2370   |   35   |
|    shl_ln1299_18_reg_2378   |   35   |
|    shl_ln1299_19_reg_2386   |   35   |
|    shl_ln1299_1_reg_2234    |   35   |
|    shl_ln1299_20_reg_2394   |   35   |
|    shl_ln1299_21_reg_2402   |   35   |
|    shl_ln1299_22_reg_2410   |   35   |
|    shl_ln1299_23_reg_2418   |   35   |
|    shl_ln1299_24_reg_2426   |   35   |
|    shl_ln1299_2_reg_2242    |   35   |
|    shl_ln1299_3_reg_2250    |   35   |
|    shl_ln1299_4_reg_2258    |   35   |
|    shl_ln1299_5_reg_2266    |   35   |
|    shl_ln1299_6_reg_2274    |   35   |
|    shl_ln1299_7_reg_2282    |   35   |
|    shl_ln1299_8_reg_2290    |   35   |
|    shl_ln1299_9_reg_2298    |   35   |
|    shl_ln1299_s_reg_2306    |   35   |
|       shl_ln_reg_2226       |   35   |
|      t_V_lcssa_reg_428      |    5   |
|       tmp_33_reg_2491       |   15   |
|       tmp_34_reg_2506       |   22   |
|    trunc_ln708_s_reg_2496   |    9   |
|      trunc_ln_reg_2501      |   16   |
|        z1_V_reg_2474        |   24   |
+-----------------------------+--------+
|            Total            |  1257  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_325 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_338 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_351 |  p0  |   2  |   4  |    8   ||    9    |
| t_V_lcssa_reg_428 |  p0  |  27  |   5  |   135  ||    44   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   167  ||  7.8745 ||    71   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   614  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   71   |
|  Register |    -   |    -   |  1257  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    7   |  1257  |   685  |
+-----------+--------+--------+--------+--------+
