
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104602                       # Number of seconds simulated
sim_ticks                                104602446732                       # Number of ticks simulated
final_tick                               631596344010                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145555                       # Simulator instruction rate (inst/s)
host_op_rate                                   183668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6920803                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885536                       # Number of bytes of host memory used
host_seconds                                 15114.21                       # Real time elapsed on the host
sim_insts                                  2199941626                       # Number of instructions simulated
sim_ops                                    2775996037                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9359744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5032832                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14396032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1928576                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1928576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        73123                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        39319                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                112469                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15067                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15067                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     89479207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48113903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137626150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17132                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33039                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18437198                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18437198                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18437198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     89479207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48113903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              156063348                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250845197                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21927988                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17767879                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2010366                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8987465                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8278654                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2462856                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91430                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185456000                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121878962                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21927988                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10741510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26697090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6147378                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5143351                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11603682                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2008899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221390165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.676355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.047626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194693075     87.94%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2481107      1.12%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960661      0.89%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590646      2.07%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          995781      0.45%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1552664      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185980      0.54%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          740355      0.33%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13189896      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221390165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087416                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485873                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183354840                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7304798                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26588416                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        89893                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4052212                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3777583                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42123                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149442339                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77241                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4052212                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183863192                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2366448                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3450986                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26137710                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1519611                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149309429                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        37586                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        278866                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       257064                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210090853                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696707141                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696707141                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39395335                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35447                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18904                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4778491                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14504184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134635                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1598851                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148246922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35434                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139329354                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142854                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24634635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51138110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2366                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221390165                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629338                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300584                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161292703     72.85%     72.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25777496     11.64%     84.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12497876      5.65%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8330036      3.76%     93.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7717017      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2589904      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676577      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379500      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129056      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221390165                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400404     59.43%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135724     20.15%     79.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137598     20.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117031689     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2114079      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13023634      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7143418      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139329354                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.555440                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             673726                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004835                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500865451                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    172917461                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135761652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140003080                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       354662                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3270247                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1029                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       172575                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4052212                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1543561                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98178                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148282356                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10233                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14504184                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198301                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18900                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         83122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          470                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097079                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135031                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2232110                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136795974                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12576944                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2533378                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19719141                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19400327                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7142197                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545340                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135762390                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135761652                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80423029                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221915091                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541217                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362405                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25474188                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2011823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217337953                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565062                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369751                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165769642     76.27%     76.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24268935     11.17%     87.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10598649      4.88%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6019581      2.77%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4357820      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1711237      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322582      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954606      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2334901      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217337953                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2334901                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363286623                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300619425                       # The number of ROB writes
system.switch_cpus0.timesIdled                3012563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29455032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.508452                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.508452                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398652                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398652                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616209889                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189106865                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138039546                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250845197                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21955078                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17814456                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2021830                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8894190                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8312834                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2383351                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95507                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190160885                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122437593                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21955078                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10696185                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26956965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6177934                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5383057                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11752716                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2020101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226630952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.663683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.022558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199673987     88.11%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1875655      0.83%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3419169      1.51%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3157229      1.39%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2005457      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1647374      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          944299      0.42%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          961217      0.42%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12946565      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226630952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087524                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488100                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188232356                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7329346                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26893775                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45651                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4129820                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3796723                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150310075                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4129820                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188714405                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1318466                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4911090                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26427621                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1129539                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150183901                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        181071                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       489499                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213006410                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    699606949                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    699606949                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175225160                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37781231                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34507                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17254                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4189052                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14199174                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7331266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84596                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1622592                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149174612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140804592                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       119079                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22614905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47653708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    226630952                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621295                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.295370                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165910827     73.21%     73.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25701616     11.34%     84.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13832702      6.10%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7006978      3.09%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8342459      3.68%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2709335      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2534176      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       447801      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       145058      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226630952                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         424889     59.52%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        148129     20.75%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140796     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118403220     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2018777      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17253      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13057224      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7308118      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140804592                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.561321                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             713814                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005070                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509073028                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171824238                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137752468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141518406                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275132                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2776202                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94894                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4129820                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         932114                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       115653                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149209120                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14199174                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7331266                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17254                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1077441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1128819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2206260                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138771289                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12598266                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2033302                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19906218                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19586415                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7307952                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.553215                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137752507                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137752468                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79521859                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221521494                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.549153                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358980                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102050422                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125654184                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23555262                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2047486                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    222501132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564735                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364419                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169582478     76.22%     76.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24362979     10.95%     87.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12634302      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4059764      1.82%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5579894      2.51%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1869490      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1082541      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       956435      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2373249      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    222501132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102050422                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125654184                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18659341                       # Number of memory references committed
system.switch_cpus1.commit.loads             11422969                       # Number of loads committed
system.switch_cpus1.commit.membars              17254                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18136798                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113204864                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2591664                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2373249                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           369337329                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302548749                       # The number of ROB writes
system.switch_cpus1.timesIdled                2946263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24214245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102050422                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125654184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102050422                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.458052                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.458052                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406826                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406826                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624169922                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192787244                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138689784                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34508                       # number of misc regfile writes
system.l2.replacements                         128129                       # number of replacements
system.l2.tagsinuse                               128                       # Cycle average of tags in use
system.l2.total_refs                              588                       # Total number of references to valid blocks.
system.l2.sampled_refs                         128257                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.004585                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            17.754494                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.013657                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     67.093152                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.015191                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     43.057851                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.042344                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.023312                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.138707                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.524165                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.336389                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000331                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000182                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          303                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          285                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     588                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15660                       # number of Writeback hits
system.l2.Writeback_hits::total                 15660                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          285                       # number of demand (read+write) hits
system.l2.demand_hits::total                      588                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          303                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          285                       # number of overall hits
system.l2.overall_hits::total                     588                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        73123                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        39319                       # number of ReadReq misses
system.l2.ReadReq_misses::total                112469                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        73123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        39319                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112469                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        73123                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        39319                       # number of overall misses
system.l2.overall_misses::total                112469                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2015690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  12121454172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2074860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6473974712                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18599519434                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2015690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  12121454172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2074860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6473974712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18599519434                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2015690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  12121454172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2074860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6473974712                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18599519434                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73426                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              113057                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15660                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15660                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73426                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39604                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               113057                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73426                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39604                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              113057                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.995873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.992804                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.994799                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.995873                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.992804                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994799                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.995873                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.992804                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994799                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165768.009682                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148204.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164652.577939                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165374.631534                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165768.009682                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148204.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164652.577939                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165374.631534                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165768.009682                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148204.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164652.577939                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165374.631534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15067                       # number of writebacks
system.l2.writebacks::total                     15067                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        73123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        39319                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           112469                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        73123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        39319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112469                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        73123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        39319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112469                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   7860836506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1260711                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4182996451                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12046352290                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7860836506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1260711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4182996451                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12046352290                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7860836506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1260711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4182996451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12046352290                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.995873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.992804                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.994799                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.995873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.992804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994799                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.995873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.992804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994799                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107501.559099                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90050.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106386.135227                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107108.201282                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107501.559099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90050.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106386.135227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107108.201282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107501.559099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90050.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106386.135227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107108.201282                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996657                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011611291                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060308.128310                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996657                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11603667                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11603667                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11603667                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11603667                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11603667                       # number of overall hits
system.cpu0.icache.overall_hits::total       11603667                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2514919                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2514919                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11603682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11603682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11603682                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11603682                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11603682                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11603682                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73426                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179479510                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73682                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2435.866426                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.002943                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.997057                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902355                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097645                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9416268                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9416268                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18649                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18649                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16408926                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16408926                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16408926                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16408926                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181397                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181397                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181397                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181397                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181397                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181397                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33785560555                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33785560555                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33785560555                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33785560555                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33785560555                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33785560555                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597665                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597665                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590323                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590323                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590323                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590323                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018900                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018900                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010934                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010934                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010934                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010934                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186252.035894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186252.035894                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 186252.035894                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 186252.035894                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 186252.035894                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 186252.035894                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7242                       # number of writebacks
system.cpu0.dcache.writebacks::total             7242                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107971                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107971                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107971                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107971                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73426                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73426                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73426                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12766209811                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12766209811                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12766209811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12766209811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12766209811                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12766209811                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004426                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004426                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004426                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004426                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173864.977133                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 173864.977133                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 173864.977133                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 173864.977133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 173864.977133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 173864.977133                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997042                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009651550                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180672.894168                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997042                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11752700                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11752700                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11752700                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11752700                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11752700                       # number of overall hits
system.cpu1.icache.overall_hits::total       11752700                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2562607                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2562607                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2562607                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2562607                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2562607                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2562607                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11752716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11752716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11752716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11752716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11752716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11752716                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160162.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160162.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160162.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160162.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160162.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160162.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2191260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2191260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2191260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2191260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2191260                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2191260                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156518.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156518.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39604                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168107289                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39860                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4217.443276                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.244984                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.755016                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907207                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092793                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9466662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9466662                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7203591                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7203591                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17254                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16670253                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16670253                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16670253                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16670253                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119420                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119420                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119420                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119420                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22502625549                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22502625549                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22502625549                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22502625549                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22502625549                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22502625549                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9586082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9586082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7203591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7203591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16789673                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16789673                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16789673                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16789673                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012458                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012458                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007113                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007113                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007113                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007113                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 188432.637322                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 188432.637322                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 188432.637322                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 188432.637322                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 188432.637322                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 188432.637322                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8418                       # number of writebacks
system.cpu1.dcache.writebacks::total             8418                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79816                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79816                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79816                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79816                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39604                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39604                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39604                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39604                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39604                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6831141183                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6831141183                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6831141183                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6831141183                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6831141183                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6831141183                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172486.142385                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172486.142385                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172486.142385                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172486.142385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172486.142385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172486.142385                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
