_0_
(
0 41400 6900 48300 li1
0 41400 6900 48300 met1
0 34500 6900 48300 met2
0 34500 6900 41400 met1
0 34500 6900 41400 li1
)
clk_comp
(
34500 62100 60000 69000 met1
48300 55200 60000 69000 met2
48300 55200 60000 62100 met1
48300 55200 60000 62100 li1
34500 62100 41400 69000 met1
34500 62100 41400 69000 met2
34500 62100 60000 69000 met3
)
clk_dig
(
34500 20700 41400 41400 met2
34500 34500 60000 41400 met1
48300 34500 60000 41400 li1
34500 20700 41400 27600 met2
34500 20700 60000 27600 met3
)
clkgen.clk_comp
(
48300 69000 60000 75900 li1
48300 69000 60000 75900 met1
48300 55200 60000 75900 met2
48300 55200 60000 62100 met1
48300 55200 60000 62100 li1
)
clkgen.clk_dig
(
48300 34500 60000 41400 li1
48300 34500 60000 41400 met1
48300 13800 60000 41400 met2
48300 13800 60000 20700 met1
48300 13800 60000 20700 li1
)
clkgen.comp_trig
(
0 55200 6900 62100 li1
0 55200 48300 62100 met1
41400 55200 48300 85000 met2
41400 75900 48300 85000 met1
41400 75900 48300 85000 li1
)
clkgen.comp_trig_delayed
(
41400 20700 48300 27600 li1
41400 20700 60000 27600 met1
48300 20700 60000 41400 met2
48300 34500 60000 41400 met1
48300 34500 60000 41400 li1
)
clkgen.delay_100ns_1._intsig_a_\[10\]
(
20700 48300 27600 55200 li1
20700 48300 34500 55200 met1
27600 41400 34500 55200 met2
27600 41400 34500 48300 met1
27600 41400 34500 48300 li1
)
clkgen.delay_100ns_1._intsig_a_\[11\]
(
34500 41400 41400 48300 li1
34500 41400 41400 48300 met1
)
clkgen.delay_100ns_1._intsig_a_\[12\]
(
27600 41400 34500 48300 li1
27600 41400 34500 48300 met1
)
clkgen.delay_100ns_1._intsig_a_\[13\]
(
27600 34500 34500 41400 li1
27600 34500 41400 41400 met1
34500 34500 41400 48300 met2
34500 41400 41400 48300 met1
34500 41400 41400 48300 li1
)
clkgen.delay_100ns_1._intsig_a_\[14\]
(
41400 34500 48300 41400 li1
41400 34500 48300 41400 met1
41400 34500 48300 48300 met2
41400 41400 48300 48300 met1
41400 41400 48300 48300 li1
)
clkgen.delay_100ns_1._intsig_a_\[15\]
(
48300 41400 60000 48300 li1
48300 41400 60000 48300 met1
)
clkgen.delay_100ns_1._intsig_a_\[16\]
(
41400 41400 48300 48300 li1
41400 41400 48300 48300 met1
)
clkgen.delay_100ns_1._intsig_a_\[17\]
(
48300 41400 60000 48300 li1
48300 41400 60000 48300 met1
48300 20700 60000 48300 met2
48300 20700 60000 27600 met1
48300 20700 60000 27600 li1
)
clkgen.delay_100ns_1._intsig_a_\[2\]
(
41400 69000 48300 75900 li1
41400 69000 48300 75900 met1
41400 69000 48300 85000 met2
41400 75900 60000 85000 met1
48300 75900 60000 85000 li1
)
clkgen.delay_100ns_1._intsig_a_\[3\]
(
48300 69000 60000 75900 li1
48300 69000 60000 75900 met1
)
clkgen.delay_100ns_1._intsig_a_\[4\]
(
41400 69000 48300 75900 li1
41400 69000 48300 75900 met1
41400 69000 48300 85000 met2
41400 75900 48300 85000 met1
41400 75900 48300 85000 li1
)
clkgen.delay_100ns_1._intsig_a_\[5\]
(
13800 62100 20700 69000 li1
13800 62100 34500 69000 met1
27600 62100 34500 85000 met2
27600 75900 34500 85000 met1
27600 75900 34500 85000 li1
)
clkgen.delay_100ns_1._intsig_a_\[6\]
(
0 62100 6900 69000 li1
0 62100 6900 69000 met1
0 55200 6900 69000 met2
0 55200 20700 62100 met1
13800 55200 20700 62100 li1
)
clkgen.delay_100ns_1._intsig_a_\[7\]
(
13800 48300 20700 55200 li1
13800 48300 27600 55200 met1
20700 48300 27600 62100 met2
20700 55200 27600 62100 met1
20700 55200 27600 62100 li1
)
clkgen.delay_100ns_1._intsig_a_\[8\]
(
0 48300 6900 55200 li1
0 48300 20700 55200 met1
13800 48300 20700 62100 met2
13800 55200 20700 62100 met1
13800 55200 20700 62100 li1
)
clkgen.delay_100ns_1._intsig_a_\[9\]
(
13800 48300 20700 55200 li1
13800 48300 27600 55200 met1
20700 48300 27600 62100 met2
20700 55200 27600 62100 met1
20700 55200 27600 62100 li1
)
clkgen.delay_100ns_2._intsig_a_\[10\]
(
20700 27600 27600 34500 li1
20700 27600 34500 34500 met1
27600 27600 34500 41400 met2
27600 34500 34500 41400 met1
27600 34500 34500 41400 li1
)
clkgen.delay_100ns_2._intsig_a_\[11\]
(
13800 34500 20700 41400 li1
13800 34500 20700 41400 met1
13800 27600 20700 41400 met2
13800 27600 20700 34500 met1
13800 27600 20700 34500 li1
)
clkgen.delay_100ns_2._intsig_a_\[12\]
(
20700 27600 27600 34500 li1
20700 27600 27600 34500 met1
)
clkgen.delay_100ns_2._intsig_a_\[13\]
(
13800 27600 20700 34500 li1
13800 27600 20700 34500 met1
)
clkgen.delay_100ns_2._intsig_a_\[14\]
(
0 27600 6900 34500 li1
0 27600 6900 34500 met1
0 20700 6900 34500 met2
0 20700 13800 27600 met1
6900 20700 13800 27600 li1
)
clkgen.delay_100ns_2._intsig_a_\[15\]
(
13800 20700 20700 27600 li1
13800 20700 20700 27600 met1
13800 13800 20700 27600 met2
13800 13800 20700 20700 met1
13800 13800 20700 20700 li1
)
clkgen.delay_100ns_2._intsig_a_\[16\]
(
6900 13800 13800 20700 li1
6900 13800 20700 20700 met1
13800 13800 20700 20700 li1
)
clkgen.delay_100ns_2._intsig_a_\[17\]
(
20700 13800 27600 20700 li1
20700 13800 27600 20700 met1
20700 0 27600 20700 met2
20700 0 34500 6900 met1
27600 0 34500 6900 li1
)
clkgen.delay_100ns_2._intsig_a_\[2\]
(
41400 13800 48300 20700 li1
41400 13800 48300 20700 met1
41400 13800 48300 27600 met2
41400 20700 48300 27600 met1
41400 20700 48300 27600 li1
)
clkgen.delay_100ns_2._intsig_a_\[3\]
(
48300 20700 60000 27600 li1
48300 20700 60000 27600 met1
48300 20700 60000 34500 met2
48300 27600 60000 34500 met1
48300 27600 60000 34500 li1
)
clkgen.delay_100ns_2._intsig_a_\[4\]
(
41400 27600 48300 34500 li1
41400 27600 48300 34500 met1
)
clkgen.delay_100ns_2._intsig_a_\[5\]
(
48300 27600 60000 34500 li1
48300 27600 60000 34500 met1
)
clkgen.delay_100ns_2._intsig_a_\[6\]
(
41400 27600 48300 34500 li1
41400 27600 48300 34500 met1
41400 27600 48300 41400 met2
41400 34500 60000 41400 met1
48300 34500 60000 41400 li1
)
clkgen.delay_100ns_2._intsig_a_\[7\]
(
41400 34500 48300 41400 li1
41400 34500 48300 41400 met1
)
clkgen.delay_100ns_2._intsig_a_\[8\]
(
27600 34500 34500 41400 li1
27600 34500 34500 41400 met1
27600 27600 34500 41400 met2
27600 27600 34500 34500 met1
27600 27600 34500 34500 li1
)
clkgen.delay_100ns_2._intsig_a_\[9\]
(
34500 27600 41400 34500 li1
34500 27600 41400 34500 met1
)
clkgen.delay_100ns_2.out
(
0 34500 6900 41400 li1
0 34500 34500 41400 met1
27600 0 34500 41400 met2
27600 0 41400 6900 met1
34500 0 41400 6900 li1
)
clkgen.delay_100ns_3._intsig_a_\[10\]
(
27600 48300 34500 55200 li1
27600 48300 34500 55200 met1
27600 48300 34500 62100 met2
27600 55200 34500 62100 met1
27600 55200 34500 62100 li1
)
clkgen.delay_100ns_3._intsig_a_\[11\]
(
41400 55200 48300 62100 li1
41400 55200 48300 62100 met1
41400 48300 48300 62100 met2
41400 48300 48300 55200 met1
41400 48300 48300 55200 li1
)
clkgen.delay_100ns_3._intsig_a_\[12\]
(
48300 48300 60000 55200 li1
48300 48300 60000 55200 met1
48300 48300 60000 62100 met2
48300 55200 60000 62100 met1
48300 55200 60000 62100 li1
)
clkgen.delay_100ns_3._intsig_a_\[13\]
(
41400 55200 48300 62100 li1
41400 55200 48300 62100 met1
41400 48300 48300 62100 met2
41400 48300 48300 55200 met1
41400 48300 48300 55200 li1
)
clkgen.delay_100ns_3._intsig_a_\[14\]
(
48300 48300 60000 55200 li1
48300 48300 60000 55200 met1
48300 48300 60000 62100 met2
48300 55200 60000 62100 met1
48300 55200 60000 62100 li1
)
clkgen.delay_100ns_3._intsig_a_\[15\]
(
41400 55200 48300 62100 li1
41400 55200 48300 62100 met1
41400 55200 48300 69000 met2
41400 62100 48300 69000 met1
41400 62100 48300 69000 li1
)
clkgen.delay_100ns_3._intsig_a_\[16\]
(
48300 62100 60000 69000 li1
48300 62100 60000 69000 met1
)
clkgen.delay_100ns_3._intsig_a_\[17\]
(
41400 62100 48300 69000 li1
41400 62100 48300 69000 met1
41400 62100 48300 75900 met2
41400 69000 48300 75900 met1
41400 69000 48300 75900 li1
)
clkgen.delay_100ns_3._intsig_a_\[1\]
(
0 34500 6900 41400 li1
0 34500 27600 41400 met1
20700 13800 27600 41400 met2
20700 13800 34500 20700 met1
27600 13800 34500 20700 li1
)
clkgen.delay_100ns_3._intsig_a_\[2\]
(
20700 20700 27600 27600 li1
20700 20700 34500 27600 met1
27600 13800 34500 27600 met2
27600 13800 41400 20700 met1
34500 13800 41400 20700 li1
)
clkgen.delay_100ns_3._intsig_a_\[3\]
(
13800 20700 20700 27600 li1
13800 20700 20700 27600 met1
13800 20700 20700 62100 met2
13800 55200 20700 62100 met1
13800 55200 20700 62100 li1
)
clkgen.delay_100ns_3._intsig_a_\[4\]
(
0 41400 6900 48300 li1
0 41400 13800 48300 met1
6900 41400 13800 62100 met2
6900 55200 13800 62100 met1
6900 55200 13800 62100 li1
)
clkgen.delay_100ns_3._intsig_a_\[5\]
(
6900 41400 13800 48300 li1
6900 41400 20700 48300 met1
13800 34500 20700 48300 met2
13800 34500 20700 41400 met1
13800 34500 20700 41400 li1
)
clkgen.delay_100ns_3._intsig_a_\[6\]
(
13800 41400 20700 48300 li1
13800 41400 27600 48300 met1
20700 34500 27600 48300 met2
20700 34500 27600 41400 met1
20700 34500 27600 41400 li1
)
clkgen.delay_100ns_3._intsig_a_\[7\]
(
20700 41400 27600 48300 li1
20700 41400 34500 48300 met1
27600 41400 34500 48300 li1
)
clkgen.delay_100ns_3._intsig_a_\[8\]
(
13800 41400 20700 48300 li1
13800 41400 27600 48300 met1
20700 41400 27600 55200 met2
20700 48300 27600 55200 met1
20700 48300 27600 55200 li1
)
clkgen.delay_100ns_3._intsig_a_\[9\]
(
34500 48300 41400 55200 li1
34500 48300 48300 55200 met1
41400 48300 48300 55200 li1
)
comp_trig
(
0 55200 6900 62100 li1
0 55200 13800 62100 met1
6900 55200 13800 75900 met2
6900 69000 20700 75900 met1
13800 69000 20700 75900 met2
0 69000 20700 75900 met3
)
edgedetect.delay_200ns._intsig_a_\[10\]
(
6900 75900 13800 85000 li1
6900 75900 20700 85000 met1
13800 13800 20700 85000 met2
13800 13800 20700 20700 met1
13800 13800 20700 20700 li1
)
edgedetect.delay_200ns._intsig_a_\[11\]
(
20700 13800 27600 20700 li1
20700 13800 27600 20700 met1
20700 13800 27600 75900 met2
20700 69000 27600 75900 met1
20700 69000 27600 75900 li1
)
edgedetect.delay_200ns._intsig_a_\[12\]
(
13800 69000 20700 75900 li1
13800 69000 27600 75900 met1
20700 20700 27600 75900 met2
20700 20700 34500 27600 met1
27600 20700 34500 27600 li1
)
edgedetect.delay_200ns._intsig_a_\[13\]
(
34500 20700 41400 27600 li1
34500 20700 41400 27600 met1
34500 20700 41400 62100 met2
34500 55200 48300 62100 met1
41400 55200 48300 62100 li1
)
edgedetect.delay_200ns._intsig_a_\[14\]
(
20700 6900 27600 13800 li1
20700 6900 27600 13800 met1
20700 6900 27600 62100 met2
20700 55200 34500 62100 met1
27600 55200 34500 62100 li1
)
edgedetect.delay_200ns._intsig_a_\[15\]
(
13800 6900 20700 13800 li1
13800 6900 20700 13800 met1
13800 6900 20700 75900 met2
13800 69000 20700 75900 met1
13800 69000 20700 75900 li1
)
edgedetect.delay_200ns._intsig_a_\[16\]
(
20700 69000 27600 75900 li1
20700 69000 27600 75900 met1
20700 13800 27600 75900 met2
20700 13800 34500 20700 met1
27600 13800 34500 20700 li1
)
edgedetect.delay_200ns._intsig_a_\[17\]
(
34500 13800 41400 20700 li1
34500 13800 41400 20700 met1
34500 13800 41400 69000 met2
34500 62100 41400 69000 met1
34500 62100 41400 69000 li1
)
edgedetect.delay_200ns._intsig_a_\[18\]
(
20700 6900 27600 13800 li1
20700 6900 34500 13800 met1
27600 6900 34500 69000 met2
27600 62100 34500 69000 met1
27600 62100 34500 69000 li1
)
edgedetect.delay_200ns._intsig_a_\[19\]
(
13800 6900 20700 13800 li1
13800 6900 20700 13800 met1
13800 6900 20700 75900 met2
13800 69000 20700 75900 met1
13800 69000 20700 75900 li1
)
edgedetect.delay_200ns._intsig_a_\[1\]
(
0 41400 6900 48300 li1
0 41400 6900 48300 met1
0 6900 6900 48300 met2
0 6900 6900 13800 met1
0 6900 6900 13800 li1
0 41400 13800 48300 met1
6900 41400 13800 48300 li1
)
edgedetect.delay_200ns._intsig_a_\[20\]
(
20700 69000 27600 75900 li1
20700 69000 34500 75900 met1
27600 62100 34500 75900 met2
27600 62100 34500 69000 met1
27600 62100 34500 69000 li1
)
edgedetect.delay_200ns._intsig_a_\[21\]
(
20700 6900 27600 13800 li1
20700 6900 34500 13800 met1
27600 6900 34500 69000 met2
27600 62100 41400 69000 met1
34500 62100 41400 69000 li1
)
edgedetect.delay_200ns._intsig_a_\[22\]
(
13800 6900 20700 13800 li1
13800 6900 20700 13800 met1
13800 6900 20700 85000 met2
13800 75900 20700 85000 met1
13800 75900 20700 85000 li1
)
edgedetect.delay_200ns._intsig_a_\[23\]
(
20700 75900 27600 85000 li1
20700 75900 34500 85000 met1
27600 13800 34500 85000 met2
27600 13800 34500 20700 met1
27600 13800 34500 20700 li1
)
edgedetect.delay_200ns._intsig_a_\[24\]
(
34500 13800 41400 20700 li1
34500 13800 41400 20700 met1
34500 13800 41400 75900 met2
34500 69000 41400 75900 met1
34500 69000 41400 75900 li1
)
edgedetect.delay_200ns._intsig_a_\[25\]
(
20700 0 27600 6900 li1
20700 0 34500 6900 met1
27600 0 34500 75900 met2
27600 69000 34500 75900 met1
27600 69000 34500 75900 li1
)
edgedetect.delay_200ns._intsig_a_\[26\]
(
13800 0 20700 6900 li1
13800 0 20700 6900 met1
13800 0 20700 85000 met2
13800 75900 20700 85000 met1
13800 75900 20700 85000 li1
)
edgedetect.delay_200ns._intsig_a_\[27\]
(
20700 75900 27600 85000 li1
20700 75900 27600 85000 met1
20700 6900 27600 85000 met2
20700 6900 34500 13800 met1
27600 6900 34500 13800 li1
)
edgedetect.delay_200ns._intsig_a_\[28\]
(
34500 6900 41400 13800 li1
34500 6900 41400 13800 met1
34500 6900 41400 75900 met2
34500 69000 48300 75900 met1
41400 69000 48300 75900 li1
)
edgedetect.delay_200ns._intsig_a_\[29\]
(
27600 69000 34500 75900 li1
27600 69000 34500 75900 met1
27600 6900 34500 75900 met2
27600 6900 41400 13800 met1
34500 6900 41400 13800 li1
)
edgedetect.delay_200ns._intsig_a_\[2\]
(
6900 6900 13800 13800 li1
6900 6900 13800 13800 met1
6900 6900 13800 75900 met2
6900 69000 20700 75900 met1
13800 69000 20700 75900 li1
)
edgedetect.delay_200ns._intsig_a_\[30\]
(
27600 6900 34500 13800 li1
27600 6900 41400 13800 met1
34500 6900 41400 75900 met2
34500 69000 41400 75900 met1
34500 69000 41400 75900 li1
)
edgedetect.delay_200ns._intsig_a_\[31\]
(
27600 69000 34500 75900 li1
27600 69000 48300 75900 met1
41400 13800 48300 75900 met2
41400 13800 48300 20700 met1
41400 13800 48300 20700 li1
)
edgedetect.delay_200ns._intsig_a_\[32\]
(
41400 0 48300 6900 li1
41400 0 60000 6900 met1
48300 0 60000 20700 met2
48300 13800 60000 20700 met1
48300 13800 60000 20700 li1
)
edgedetect.delay_200ns._intsig_a_\[33\]
(
27600 6900 34500 13800 li1
27600 6900 48300 13800 met1
41400 6900 48300 85000 met2
41400 75900 48300 85000 met1
41400 75900 48300 85000 li1
)
edgedetect.delay_200ns._intsig_a_\[34\]
(
27600 75900 34500 85000 li1
27600 75900 34500 85000 met1
27600 13800 34500 85000 met2
27600 13800 48300 20700 met1
41400 13800 48300 20700 li1
)
edgedetect.delay_200ns._intsig_a_\[3\]
(
0 69000 6900 75900 li1
0 69000 6900 75900 met1
0 62100 6900 75900 met2
0 62100 20700 69000 met1
13800 62100 20700 69000 li1
)
edgedetect.delay_200ns._intsig_a_\[4\]
(
20700 62100 27600 69000 li1
20700 62100 27600 69000 met1
20700 27600 27600 69000 met2
20700 27600 34500 34500 met1
27600 27600 34500 34500 li1
)
edgedetect.delay_200ns._intsig_a_\[5\]
(
27600 62100 34500 69000 li1
27600 62100 41400 69000 met1
34500 27600 41400 69000 met2
34500 27600 41400 34500 met1
34500 27600 41400 34500 li1
)
edgedetect.delay_200ns._intsig_a_\[6\]
(
13800 62100 20700 69000 li1
13800 62100 27600 69000 met1
20700 20700 27600 69000 met2
20700 20700 34500 27600 met1
27600 20700 34500 27600 li1
)
edgedetect.delay_200ns._intsig_a_\[7\]
(
34500 20700 41400 27600 li1
34500 20700 41400 27600 met1
34500 20700 41400 62100 met2
34500 55200 41400 62100 met1
34500 55200 41400 62100 li1
)
edgedetect.delay_200ns._intsig_a_\[8\]
(
13800 0 20700 6900 li1
13800 0 34500 6900 met1
27600 0 34500 62100 met2
27600 55200 34500 62100 met1
27600 55200 34500 62100 li1
)
edgedetect.delay_200ns._intsig_a_\[9\]
(
0 6900 6900 13800 li1
0 6900 6900 13800 met1
0 6900 6900 85000 met2
0 75900 6900 85000 met1
0 75900 6900 85000 li1
)
edgedetect.delay_200ns.out
(
0 41400 6900 48300 li1
0 41400 6900 48300 met1
0 13800 6900 48300 met2
0 13800 60000 20700 met1
48300 13800 60000 20700 li1
)
edgedetect.ena_in
(
0 27600 6900 34500 li1
0 27600 6900 34500 met1
0 27600 6900 41400 met2
0 34500 6900 41400 met1
0 34500 6900 41400 li1
)
ena_in
(
0 27600 6900 34500 li1
0 27600 20700 34500 met1
13800 13800 20700 34500 met2
0 13800 20700 20700 met3
)
start_conv
(
6900 41400 13800 48300 li1
6900 41400 20700 48300 met1
13800 41400 20700 48300 met2
0 41400 20700 48300 met3
)
