{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@126:136@HdlIdDef", "wire [31:0] crc_next3;\n\nreg [31:0] xgmii_txd_reg = {4{XGMII_IDLE}}, xgmii_txd_next;\nreg [3:0] xgmii_txc_reg = 4'b1111, xgmii_txc_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_xgmii_tx_64.v@137:147", "\nreg [63:0] xgmii_txd_reg = {8{XGMII_IDLE}}, xgmii_txd_next;\nreg [7:0] xgmii_txc_reg = 8'b11111111, xgmii_txc_next;\n\nreg start_packet_0_reg = 1'b0, start_packet_0_next;\nreg start_packet_4_reg = 1'b0, start_packet_4_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@124:134", "wire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n\nreg [31:0] xgmii_txd_reg = {4{XGMII_IDLE}}, xgmii_txd_next;\nreg [3:0] xgmii_txc_reg = 4'b1111, xgmii_txc_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_64.v@136:146", "wire [31:0] crc_next7;\n\nreg [63:0] xgmii_txd_reg = {8{XGMII_IDLE}}, xgmii_txd_next;\nreg [7:0] xgmii_txc_reg = 8'b11111111, xgmii_txc_next;\n\nreg start_packet_0_reg = 1'b0, start_packet_0_next;\nreg start_packet_4_reg = 1'b0, start_packet_4_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_64.v@137:147", "\nreg [63:0] xgmii_txd_reg = {8{XGMII_IDLE}}, xgmii_txd_next;\nreg [7:0] xgmii_txc_reg = 8'b11111111, xgmii_txc_next;\n\nreg start_packet_0_reg = 1'b0, start_packet_0_next;\nreg start_packet_4_reg = 1'b0, start_packet_4_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@123:133", "wire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n\nreg [31:0] xgmii_txd_reg = {4{XGMII_IDLE}}, xgmii_txd_next;\nreg [3:0] xgmii_txc_reg = 4'b1111, xgmii_txc_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_64.v@136:146", "wire [31:0] crc_next7;\n\nreg [63:0] xgmii_txd_reg = {8{XGMII_IDLE}}, xgmii_txd_next;\nreg [7:0] xgmii_txc_reg = 8'b11111111, xgmii_txc_next;\n\nreg start_packet_0_reg = 1'b0, start_packet_0_next;\nreg start_packet_4_reg = 1'b0, start_packet_4_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@128:138", "reg [31:0] xgmii_txd_reg = {4{XGMII_IDLE}}, xgmii_txd_next;\nreg [3:0] xgmii_txc_reg = 4'b1111, xgmii_txc_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n\nassign start_packet = start_packet_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@123:133", "wire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n\nreg [31:0] xgmii_txd_reg = {4{XGMII_IDLE}}, xgmii_txd_next;\nreg [3:0] xgmii_txc_reg = 4'b1111, xgmii_txc_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@124:134", "wire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n\nreg [31:0] xgmii_txd_reg = {4{XGMII_IDLE}}, xgmii_txd_next;\nreg [3:0] xgmii_txc_reg = 4'b1111, xgmii_txc_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@126:136", "wire [31:0] crc_next3;\n\nreg [31:0] xgmii_txd_reg = {4{XGMII_IDLE}}, xgmii_txd_next;\nreg [3:0] xgmii_txc_reg = 4'b1111, xgmii_txc_next;\n\nreg start_packet_reg = 1'b0, start_packet_next;\n\nassign s_axis_tready = s_axis_tready_reg;\n\nassign xgmii_txd = xgmii_txd_reg;\nassign xgmii_txc = xgmii_txc_reg;\n"]], "Diff Content": {"Delete": [], "Add": [[131, "reg error_underflow_reg = 1'b0, error_underflow_next;\n"]]}}