
CHIP_AP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009084  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800931c  0800931c  0000a31c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009354  08009354  0000a354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800935c  0800935c  0000a35c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009360  08009360  0000a360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  08009364  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000578  24000010  08009374  0000b010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000588  08009374  0000b588  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000b010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f792  00000000  00000000  0000b03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000038c3  00000000  00000000  0002a7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001888  00000000  00000000  0002e098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001333  00000000  00000000  0002f920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a345  00000000  00000000  00030c53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000223f3  00000000  00000000  0006af98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016e3b5  00000000  00000000  0008d38b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001fb740  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000068b0  00000000  00000000  001fb784  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000041  00000000  00000000  00202034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08009304 	.word	0x08009304

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08009304 	.word	0x08009304

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000604:	b480      	push	{r7}
 8000606:	b087      	sub	sp, #28
 8000608:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800060a:	4b28      	ldr	r3, [pc, #160]	@ (80006ac <MX_GPIO_Init+0xa8>)
 800060c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000610:	4a26      	ldr	r2, [pc, #152]	@ (80006ac <MX_GPIO_Init+0xa8>)
 8000612:	f043 0302 	orr.w	r3, r3, #2
 8000616:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800061a:	4b24      	ldr	r3, [pc, #144]	@ (80006ac <MX_GPIO_Init+0xa8>)
 800061c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000620:	f003 0302 	and.w	r3, r3, #2
 8000624:	617b      	str	r3, [r7, #20]
 8000626:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000628:	4b20      	ldr	r3, [pc, #128]	@ (80006ac <MX_GPIO_Init+0xa8>)
 800062a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800062e:	4a1f      	ldr	r2, [pc, #124]	@ (80006ac <MX_GPIO_Init+0xa8>)
 8000630:	f043 0308 	orr.w	r3, r3, #8
 8000634:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000638:	4b1c      	ldr	r3, [pc, #112]	@ (80006ac <MX_GPIO_Init+0xa8>)
 800063a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800063e:	f003 0308 	and.w	r3, r3, #8
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000646:	4b19      	ldr	r3, [pc, #100]	@ (80006ac <MX_GPIO_Init+0xa8>)
 8000648:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800064c:	4a17      	ldr	r2, [pc, #92]	@ (80006ac <MX_GPIO_Init+0xa8>)
 800064e:	f043 0304 	orr.w	r3, r3, #4
 8000652:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000656:	4b15      	ldr	r3, [pc, #84]	@ (80006ac <MX_GPIO_Init+0xa8>)
 8000658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800065c:	f003 0304 	and.w	r3, r3, #4
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000664:	4b11      	ldr	r3, [pc, #68]	@ (80006ac <MX_GPIO_Init+0xa8>)
 8000666:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800066a:	4a10      	ldr	r2, [pc, #64]	@ (80006ac <MX_GPIO_Init+0xa8>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000674:	4b0d      	ldr	r3, [pc, #52]	@ (80006ac <MX_GPIO_Init+0xa8>)
 8000676:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	60bb      	str	r3, [r7, #8]
 8000680:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000682:	4b0a      	ldr	r3, [pc, #40]	@ (80006ac <MX_GPIO_Init+0xa8>)
 8000684:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000688:	4a08      	ldr	r2, [pc, #32]	@ (80006ac <MX_GPIO_Init+0xa8>)
 800068a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800068e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000692:	4b06      	ldr	r3, [pc, #24]	@ (80006ac <MX_GPIO_Init+0xa8>)
 8000694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]

}
 80006a0:	bf00      	nop
 80006a2:	371c      	adds	r7, #28
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr
 80006ac:	58024400 	.word	0x58024400

080006b0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c4;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006b6:	4a1c      	ldr	r2, [pc, #112]	@ (8000728 <MX_I2C1_Init+0x78>)
 80006b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80006ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006bc:	4a1b      	ldr	r2, [pc, #108]	@ (800072c <MX_I2C1_Init+0x7c>)
 80006be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006c0:	4b18      	ldr	r3, [pc, #96]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006c6:	4b17      	ldr	r3, [pc, #92]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006cc:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006d2:	4b14      	ldr	r3, [pc, #80]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006d8:	4b12      	ldr	r3, [pc, #72]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006da:	2200      	movs	r2, #0
 80006dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006de:	4b11      	ldr	r3, [pc, #68]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006ea:	480e      	ldr	r0, [pc, #56]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006ec:	f001 fd0c 	bl	8002108 <HAL_I2C_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006f6:	f000 fa1d 	bl	8000b34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006fa:	2100      	movs	r1, #0
 80006fc:	4809      	ldr	r0, [pc, #36]	@ (8000724 <MX_I2C1_Init+0x74>)
 80006fe:	f001 fd9f 	bl	8002240 <HAL_I2CEx_ConfigAnalogFilter>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000708:	f000 fa14 	bl	8000b34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800070c:	2100      	movs	r1, #0
 800070e:	4805      	ldr	r0, [pc, #20]	@ (8000724 <MX_I2C1_Init+0x74>)
 8000710:	f001 fde1 	bl	80022d6 <HAL_I2CEx_ConfigDigitalFilter>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800071a:	f000 fa0b 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800071e:	bf00      	nop
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	2400002c 	.word	0x2400002c
 8000728:	40005400 	.word	0x40005400
 800072c:	307075b1 	.word	0x307075b1

08000730 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <MX_I2C4_Init+0x74>)
 8000736:	4a1c      	ldr	r2, [pc, #112]	@ (80007a8 <MX_I2C4_Init+0x78>)
 8000738:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x307075B1;
 800073a:	4b1a      	ldr	r3, [pc, #104]	@ (80007a4 <MX_I2C4_Init+0x74>)
 800073c:	4a1b      	ldr	r2, [pc, #108]	@ (80007ac <MX_I2C4_Init+0x7c>)
 800073e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000740:	4b18      	ldr	r3, [pc, #96]	@ (80007a4 <MX_I2C4_Init+0x74>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000746:	4b17      	ldr	r3, [pc, #92]	@ (80007a4 <MX_I2C4_Init+0x74>)
 8000748:	2201      	movs	r2, #1
 800074a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800074c:	4b15      	ldr	r3, [pc, #84]	@ (80007a4 <MX_I2C4_Init+0x74>)
 800074e:	2200      	movs	r2, #0
 8000750:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000752:	4b14      	ldr	r3, [pc, #80]	@ (80007a4 <MX_I2C4_Init+0x74>)
 8000754:	2200      	movs	r2, #0
 8000756:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000758:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <MX_I2C4_Init+0x74>)
 800075a:	2200      	movs	r2, #0
 800075c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800075e:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <MX_I2C4_Init+0x74>)
 8000760:	2200      	movs	r2, #0
 8000762:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <MX_I2C4_Init+0x74>)
 8000766:	2200      	movs	r2, #0
 8000768:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800076a:	480e      	ldr	r0, [pc, #56]	@ (80007a4 <MX_I2C4_Init+0x74>)
 800076c:	f001 fccc 	bl	8002108 <HAL_I2C_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000776:	f000 f9dd 	bl	8000b34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800077a:	2100      	movs	r1, #0
 800077c:	4809      	ldr	r0, [pc, #36]	@ (80007a4 <MX_I2C4_Init+0x74>)
 800077e:	f001 fd5f 	bl	8002240 <HAL_I2CEx_ConfigAnalogFilter>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000788:	f000 f9d4 	bl	8000b34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 800078c:	2100      	movs	r1, #0
 800078e:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <MX_I2C4_Init+0x74>)
 8000790:	f001 fda1 	bl	80022d6 <HAL_I2CEx_ConfigDigitalFilter>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 800079a:	f000 f9cb 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	24000080 	.word	0x24000080
 80007a8:	58001c00 	.word	0x58001c00
 80007ac:	307075b1 	.word	0x307075b1

080007b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b0bc      	sub	sp, #240	@ 0xf0
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
 80007c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007c8:	f107 0318 	add.w	r3, r7, #24
 80007cc:	22c0      	movs	r2, #192	@ 0xc0
 80007ce:	2100      	movs	r1, #0
 80007d0:	4618      	mov	r0, r3
 80007d2:	f008 fd6b 	bl	80092ac <memset>
  if(i2cHandle->Instance==I2C1)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4a4d      	ldr	r2, [pc, #308]	@ (8000910 <HAL_I2C_MspInit+0x160>)
 80007dc:	4293      	cmp	r3, r2
 80007de:	d147      	bne.n	8000870 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80007e0:	f04f 0208 	mov.w	r2, #8
 80007e4:	f04f 0300 	mov.w	r3, #0
 80007e8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007f2:	f107 0318 	add.w	r3, r7, #24
 80007f6:	4618      	mov	r0, r3
 80007f8:	f002 fe1c 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000802:	f000 f997 	bl	8000b34 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	4b43      	ldr	r3, [pc, #268]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 8000808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800080c:	4a41      	ldr	r2, [pc, #260]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 800080e:	f043 0302 	orr.w	r3, r3, #2
 8000812:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000816:	4b3f      	ldr	r3, [pc, #252]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 8000818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800081c:	f003 0302 	and.w	r3, r3, #2
 8000820:	617b      	str	r3, [r7, #20]
 8000822:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000824:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000828:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800082c:	2312      	movs	r3, #18
 800082e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000838:	2300      	movs	r3, #0
 800083a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800083e:	2304      	movs	r3, #4
 8000840:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000844:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000848:	4619      	mov	r1, r3
 800084a:	4833      	ldr	r0, [pc, #204]	@ (8000918 <HAL_I2C_MspInit+0x168>)
 800084c:	f001 faac 	bl	8001da8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000850:	4b30      	ldr	r3, [pc, #192]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 8000852:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000856:	4a2f      	ldr	r2, [pc, #188]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 8000858:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800085c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000860:	4b2c      	ldr	r3, [pc, #176]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 8000862:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000866:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800086a:	613b      	str	r3, [r7, #16]
 800086c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 800086e:	e04a      	b.n	8000906 <HAL_I2C_MspInit+0x156>
  else if(i2cHandle->Instance==I2C4)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a29      	ldr	r2, [pc, #164]	@ (800091c <HAL_I2C_MspInit+0x16c>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d145      	bne.n	8000906 <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800087a:	f04f 0210 	mov.w	r2, #16
 800087e:	f04f 0300 	mov.w	r3, #0
 8000882:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8000886:	2300      	movs	r3, #0
 8000888:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800088c:	f107 0318 	add.w	r3, r7, #24
 8000890:	4618      	mov	r0, r3
 8000892:	f002 fdcf 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 800089c:	f000 f94a 	bl	8000b34 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 80008a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a6:	4a1b      	ldr	r2, [pc, #108]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008b0:	4b18      	ldr	r3, [pc, #96]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 80008b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b6:	f003 0302 	and.w	r3, r3, #2
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80008be:	23c0      	movs	r3, #192	@ 0xc0
 80008c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008c4:	2312      	movs	r3, #18
 80008c6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2300      	movs	r3, #0
 80008d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 80008d6:	2306      	movs	r3, #6
 80008d8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008dc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80008e0:	4619      	mov	r1, r3
 80008e2:	480d      	ldr	r0, [pc, #52]	@ (8000918 <HAL_I2C_MspInit+0x168>)
 80008e4:	f001 fa60 	bl	8001da8 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80008e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 80008ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008ee:	4a09      	ldr	r2, [pc, #36]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 80008f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008f4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <HAL_I2C_MspInit+0x164>)
 80008fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	68bb      	ldr	r3, [r7, #8]
}
 8000906:	bf00      	nop
 8000908:	37f0      	adds	r7, #240	@ 0xf0
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40005400 	.word	0x40005400
 8000914:	58024400 	.word	0x58024400
 8000918:	58020400 	.word	0x58020400
 800091c:	58001c00 	.word	0x58001c00

08000920 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000924:	f000 f8c7 	bl	8000ab6 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000928:	f001 f85a 	bl	80019e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800092c:	f000 f81a 	bl	8000964 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000930:	f000 f892 	bl	8000a58 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000934:	f7ff fe66 	bl	8000604 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000938:	f7ff feba 	bl	80006b0 <MX_I2C1_Init>
  MX_I2C4_Init();
 800093c:	f7ff fef8 	bl	8000730 <MX_I2C4_Init>
  MX_UART4_Init();
 8000940:	f000 fd32 	bl	80013a8 <MX_UART4_Init>
  MX_SDMMC1_SD_Init();
 8000944:	f000 f8fc 	bl	8000b40 <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8000948:	f000 f9ac 	bl	8000ca4 <MX_SPI1_Init>
  MX_SPI2_Init();
 800094c:	f000 fa00 	bl	8000d50 <MX_SPI2_Init>
  MX_SPI6_Init();
 8000950:	f000 fa54 	bl	8000dfc <MX_SPI6_Init>
  MX_USART1_UART_Init();
 8000954:	f000 fd74 	bl	8001440 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000958:	f000 fdbe 	bl	80014d8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800095c:	f000 fe08 	bl	8001570 <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000960:	bf00      	nop
 8000962:	e7fd      	b.n	8000960 <main+0x40>

08000964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b09c      	sub	sp, #112	@ 0x70
 8000968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800096a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800096e:	224c      	movs	r2, #76	@ 0x4c
 8000970:	2100      	movs	r1, #0
 8000972:	4618      	mov	r0, r3
 8000974:	f008 fc9a 	bl	80092ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	2220      	movs	r2, #32
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f008 fc94 	bl	80092ac <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000984:	2002      	movs	r0, #2
 8000986:	f001 fcf3 	bl	8002370 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800098a:	2300      	movs	r3, #0
 800098c:	603b      	str	r3, [r7, #0]
 800098e:	4b30      	ldr	r3, [pc, #192]	@ (8000a50 <SystemClock_Config+0xec>)
 8000990:	699b      	ldr	r3, [r3, #24]
 8000992:	4a2f      	ldr	r2, [pc, #188]	@ (8000a50 <SystemClock_Config+0xec>)
 8000994:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000998:	6193      	str	r3, [r2, #24]
 800099a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a50 <SystemClock_Config+0xec>)
 800099c:	699b      	ldr	r3, [r3, #24]
 800099e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009a2:	603b      	str	r3, [r7, #0]
 80009a4:	4b2b      	ldr	r3, [pc, #172]	@ (8000a54 <SystemClock_Config+0xf0>)
 80009a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009a8:	4a2a      	ldr	r2, [pc, #168]	@ (8000a54 <SystemClock_Config+0xf0>)
 80009aa:	f043 0301 	orr.w	r3, r3, #1
 80009ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80009b0:	4b28      	ldr	r3, [pc, #160]	@ (8000a54 <SystemClock_Config+0xf0>)
 80009b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	603b      	str	r3, [r7, #0]
 80009ba:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009bc:	bf00      	nop
 80009be:	4b24      	ldr	r3, [pc, #144]	@ (8000a50 <SystemClock_Config+0xec>)
 80009c0:	699b      	ldr	r3, [r3, #24]
 80009c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009ca:	d1f8      	bne.n	80009be <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009cc:	2301      	movs	r3, #1
 80009ce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009d6:	2302      	movs	r3, #2
 80009d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009da:	2302      	movs	r3, #2
 80009dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80009de:	2302      	movs	r3, #2
 80009e0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 80;
 80009e2:	2350      	movs	r3, #80	@ 0x50
 80009e4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009e6:	2302      	movs	r3, #2
 80009e8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80009ea:	2305      	movs	r3, #5
 80009ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009ee:	2302      	movs	r3, #2
 80009f0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80009f2:	230c      	movs	r3, #12
 80009f4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009f6:	2300      	movs	r3, #0
 80009f8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a02:	4618      	mov	r0, r3
 8000a04:	f001 fcee 	bl	80023e4 <HAL_RCC_OscConfig>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000a0e:	f000 f891 	bl	8000b34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a12:	233f      	movs	r3, #63	@ 0x3f
 8000a14:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a16:	2303      	movs	r3, #3
 8000a18:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a1e:	2308      	movs	r3, #8
 8000a20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a22:	2340      	movs	r3, #64	@ 0x40
 8000a24:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a26:	2340      	movs	r3, #64	@ 0x40
 8000a28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a2e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a30:	2340      	movs	r3, #64	@ 0x40
 8000a32:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2104      	movs	r1, #4
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f002 f92d 	bl	8002c98 <HAL_RCC_ClockConfig>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000a44:	f000 f876 	bl	8000b34 <Error_Handler>
  }
}
 8000a48:	bf00      	nop
 8000a4a:	3770      	adds	r7, #112	@ 0x70
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	58024800 	.word	0x58024800
 8000a54:	58000400 	.word	0x58000400

08000a58 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b0b0      	sub	sp, #192	@ 0xc0
 8000a5c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a5e:	463b      	mov	r3, r7
 8000a60:	22c0      	movs	r2, #192	@ 0xc0
 8000a62:	2100      	movs	r1, #0
 8000a64:	4618      	mov	r0, r3
 8000a66:	f008 fc21 	bl	80092ac <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SPI1;
 8000a6a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a6e:	f04f 0300 	mov.w	r3, #0
 8000a72:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 16;
 8000a76:	2310      	movs	r3, #16
 8000a78:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 128;
 8000a7a:	2380      	movs	r3, #128	@ 0x80
 8000a7c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8000a7e:	2304      	movs	r3, #4
 8000a80:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a82:	2302      	movs	r3, #2
 8000a84:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a86:	2302      	movs	r3, #2
 8000a88:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8000a96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a9a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a9c:	463b      	mov	r3, r7
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f002 fcc8 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000aaa:	f000 f843 	bl	8000b34 <Error_Handler>
  }
}
 8000aae:	bf00      	nop
 8000ab0:	37c0      	adds	r7, #192	@ 0xc0
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	b084      	sub	sp, #16
 8000aba:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000abc:	463b      	mov	r3, r7
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	605a      	str	r2, [r3, #4]
 8000ac4:	609a      	str	r2, [r3, #8]
 8000ac6:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000ac8:	f001 f8f6 	bl	8001cb8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000acc:	2301      	movs	r3, #1
 8000ace:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000ad8:	231f      	movs	r3, #31
 8000ada:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000adc:	2387      	movs	r3, #135	@ 0x87
 8000ade:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000aec:	2301      	movs	r3, #1
 8000aee:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000af4:	2300      	movs	r3, #0
 8000af6:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000af8:	463b      	mov	r3, r7
 8000afa:	4618      	mov	r0, r3
 8000afc:	f001 f914 	bl	8001d28 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b00:	2004      	movs	r0, #4
 8000b02:	f001 f8f1 	bl	8001ce8 <HAL_MPU_Enable>

}
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a04      	ldr	r2, [pc, #16]	@ (8000b30 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d101      	bne.n	8000b26 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b22:	f000 ff99 	bl	8001a58 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40001400 	.word	0x40001400

08000b34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b38:	b672      	cpsid	i
}
 8000b3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <Error_Handler+0x8>

08000b40 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000b44:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <MX_SDMMC1_SD_Init+0x40>)
 8000b46:	4a0f      	ldr	r2, [pc, #60]	@ (8000b84 <MX_SDMMC1_SD_Init+0x44>)
 8000b48:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b80 <MX_SDMMC1_SD_Init+0x40>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000b50:	4b0b      	ldr	r3, [pc, #44]	@ (8000b80 <MX_SDMMC1_SD_Init+0x40>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000b56:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <MX_SDMMC1_SD_Init+0x40>)
 8000b58:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b5c:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b5e:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <MX_SDMMC1_SD_Init+0x40>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8000b64:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <MX_SDMMC1_SD_Init+0x40>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000b6a:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_SDMMC1_SD_Init+0x40>)
 8000b6c:	f005 f960 	bl	8005e30 <HAL_SD_Init>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8000b76:	f7ff ffdd 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	240000d4 	.word	0x240000d4
 8000b84:	52007000 	.word	0x52007000

08000b88 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b0bc      	sub	sp, #240	@ 0xf0
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b90:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ba0:	f107 0318 	add.w	r3, r7, #24
 8000ba4:	22c0      	movs	r2, #192	@ 0xc0
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f008 fb7f 	bl	80092ac <memset>
  if(sdHandle->Instance==SDMMC1)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a38      	ldr	r2, [pc, #224]	@ (8000c94 <HAL_SD_MspInit+0x10c>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d169      	bne.n	8000c8c <HAL_SD_MspInit+0x104>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8000bb8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000bbc:	f04f 0300 	mov.w	r3, #0
 8000bc0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc8:	f107 0318 	add.w	r3, r7, #24
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f002 fc31 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8000bd8:	f7ff ffac 	bl	8000b34 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8000bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8000c98 <HAL_SD_MspInit+0x110>)
 8000bde:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000be2:	4a2d      	ldr	r2, [pc, #180]	@ (8000c98 <HAL_SD_MspInit+0x110>)
 8000be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000be8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000bec:	4b2a      	ldr	r3, [pc, #168]	@ (8000c98 <HAL_SD_MspInit+0x110>)
 8000bee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bf6:	617b      	str	r3, [r7, #20]
 8000bf8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bfa:	4b27      	ldr	r3, [pc, #156]	@ (8000c98 <HAL_SD_MspInit+0x110>)
 8000bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c00:	4a25      	ldr	r2, [pc, #148]	@ (8000c98 <HAL_SD_MspInit+0x110>)
 8000c02:	f043 0308 	orr.w	r3, r3, #8
 8000c06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c0a:	4b23      	ldr	r3, [pc, #140]	@ (8000c98 <HAL_SD_MspInit+0x110>)
 8000c0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c10:	f003 0308 	and.w	r3, r3, #8
 8000c14:	613b      	str	r3, [r7, #16]
 8000c16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c18:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <HAL_SD_MspInit+0x110>)
 8000c1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1e:	4a1e      	ldr	r2, [pc, #120]	@ (8000c98 <HAL_SD_MspInit+0x110>)
 8000c20:	f043 0304 	orr.w	r3, r3, #4
 8000c24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c28:	4b1b      	ldr	r3, [pc, #108]	@ (8000c98 <HAL_SD_MspInit+0x110>)
 8000c2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2e:	f003 0304 	and.w	r3, r3, #4
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC12     ------> SDMMC1_CK
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c36:	2304      	movs	r3, #4
 8000c38:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000c4e:	230c      	movs	r3, #12
 8000c50:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c54:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4810      	ldr	r0, [pc, #64]	@ (8000c9c <HAL_SD_MspInit+0x114>)
 8000c5c:	f001 f8a4 	bl	8001da8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9
 8000c60:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000c64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c74:	2303      	movs	r3, #3
 8000c76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000c7a:	230c      	movs	r3, #12
 8000c7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c80:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c84:	4619      	mov	r1, r3
 8000c86:	4806      	ldr	r0, [pc, #24]	@ (8000ca0 <HAL_SD_MspInit+0x118>)
 8000c88:	f001 f88e 	bl	8001da8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8000c8c:	bf00      	nop
 8000c8e:	37f0      	adds	r7, #240	@ 0xf0
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	52007000 	.word	0x52007000
 8000c98:	58024400 	.word	0x58024400
 8000c9c:	58020c00 	.word	0x58020c00
 8000ca0:	58020800 	.word	0x58020800

08000ca4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi6;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000ca8:	4b27      	ldr	r3, [pc, #156]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000caa:	4a28      	ldr	r2, [pc, #160]	@ (8000d4c <MX_SPI1_Init+0xa8>)
 8000cac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000cae:	4b26      	ldr	r3, [pc, #152]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cb0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000cb4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cb6:	4b24      	ldr	r3, [pc, #144]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000cbc:	4b22      	ldr	r3, [pc, #136]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cc2:	4b21      	ldr	r3, [pc, #132]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cc8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cce:	4b1e      	ldr	r3, [pc, #120]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cd0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000cd4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cd6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ce2:	4b19      	ldr	r3, [pc, #100]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ce8:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000cee:	4b16      	ldr	r3, [pc, #88]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cf4:	4b14      	ldr	r3, [pc, #80]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cf6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cfa:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000cfc:	4b12      	ldr	r3, [pc, #72]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d08:	4b0f      	ldr	r3, [pc, #60]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000d14:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000d20:	4b09      	ldr	r3, [pc, #36]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000d26:	4b08      	ldr	r3, [pc, #32]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000d2c:	4b06      	ldr	r3, [pc, #24]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d32:	4805      	ldr	r0, [pc, #20]	@ (8000d48 <MX_SPI1_Init+0xa4>)
 8000d34:	f006 f8ea 	bl	8006f0c <HAL_SPI_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8000d3e:	f7ff fef9 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	24000150 	.word	0x24000150
 8000d4c:	40013000 	.word	0x40013000

08000d50 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000d54:	4b27      	ldr	r3, [pc, #156]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d56:	4a28      	ldr	r2, [pc, #160]	@ (8000df8 <MX_SPI2_Init+0xa8>)
 8000d58:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d5a:	4b26      	ldr	r3, [pc, #152]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d5c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000d60:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000d62:	4b24      	ldr	r3, [pc, #144]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d68:	4b22      	ldr	r3, [pc, #136]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d6a:	2203      	movs	r2, #3
 8000d6c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d6e:	4b21      	ldr	r3, [pc, #132]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d74:	4b1f      	ldr	r3, [pc, #124]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d7c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000d80:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d82:	4b1c      	ldr	r3, [pc, #112]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d88:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d8e:	4b19      	ldr	r3, [pc, #100]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d94:	4b17      	ldr	r3, [pc, #92]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000d9a:	4b16      	ldr	r3, [pc, #88]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000da0:	4b14      	ldr	r3, [pc, #80]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000da2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000da6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000da8:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000dae:	4b11      	ldr	r3, [pc, #68]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000db4:	4b0f      	ldr	r3, [pc, #60]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000dba:	4b0e      	ldr	r3, [pc, #56]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000dcc:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000dd2:	4b08      	ldr	r3, [pc, #32]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000dd8:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000dde:	4805      	ldr	r0, [pc, #20]	@ (8000df4 <MX_SPI2_Init+0xa4>)
 8000de0:	f006 f894 	bl	8006f0c <HAL_SPI_Init>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000dea:	f7ff fea3 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	240001d8 	.word	0x240001d8
 8000df8:	40003800 	.word	0x40003800

08000dfc <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI6_Init 0 */

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  hspi6.Instance = SPI6;
 8000e00:	4b27      	ldr	r3, [pc, #156]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e02:	4a28      	ldr	r2, [pc, #160]	@ (8000ea4 <MX_SPI6_Init+0xa8>)
 8000e04:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8000e06:	4b26      	ldr	r3, [pc, #152]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e08:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000e0c:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8000e0e:	4b24      	ldr	r3, [pc, #144]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e14:	4b22      	ldr	r3, [pc, #136]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e16:	2203      	movs	r2, #3
 8000e18:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e1a:	4b21      	ldr	r3, [pc, #132]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8000e26:	4b1e      	ldr	r3, [pc, #120]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e28:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000e2c:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e34:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e40:	4b17      	ldr	r3, [pc, #92]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 8000e46:	4b16      	ldr	r3, [pc, #88]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e4c:	4b14      	ldr	r3, [pc, #80]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e4e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e52:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000e54:	4b12      	ldr	r3, [pc, #72]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000e5a:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e60:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000e72:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000e78:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000e7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000e84:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8000e8a:	4805      	ldr	r0, [pc, #20]	@ (8000ea0 <MX_SPI6_Init+0xa4>)
 8000e8c:	f006 f83e 	bl	8006f0c <HAL_SPI_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_SPI6_Init+0x9e>
  {
    Error_Handler();
 8000e96:	f7ff fe4d 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	24000260 	.word	0x24000260
 8000ea4:	58001400 	.word	0x58001400

08000ea8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b0c0      	sub	sp, #256	@ 0x100
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ec0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ec4:	22c0      	movs	r2, #192	@ 0xc0
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f008 f9ef 	bl	80092ac <memset>
  if(spiHandle->Instance==SPI1)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a72      	ldr	r2, [pc, #456]	@ (800109c <HAL_SPI_MspInit+0x1f4>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d133      	bne.n	8000f40 <HAL_SPI_MspInit+0x98>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ed8:	4b71      	ldr	r3, [pc, #452]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000eda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000ede:	4a70      	ldr	r2, [pc, #448]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000ee0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ee4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000ee8:	4b6d      	ldr	r3, [pc, #436]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000eea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000eee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	4b6a      	ldr	r3, [pc, #424]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efc:	4a68      	ldr	r2, [pc, #416]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000efe:	f043 0302 	orr.w	r3, r3, #2
 8000f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f06:	4b66      	ldr	r3, [pc, #408]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	623b      	str	r3, [r7, #32]
 8000f12:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PB4 (NJTRST)     ------> SPI1_MISO
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_5;
 8000f14:	2338      	movs	r3, #56	@ 0x38
 8000f16:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f26:	2300      	movs	r3, #0
 8000f28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f2c:	2305      	movs	r3, #5
 8000f2e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f32:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000f36:	4619      	mov	r1, r3
 8000f38:	485a      	ldr	r0, [pc, #360]	@ (80010a4 <HAL_SPI_MspInit+0x1fc>)
 8000f3a:	f000 ff35 	bl	8001da8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 8000f3e:	e0a8      	b.n	8001092 <HAL_SPI_MspInit+0x1ea>
  else if(spiHandle->Instance==SPI2)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a58      	ldr	r2, [pc, #352]	@ (80010a8 <HAL_SPI_MspInit+0x200>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d158      	bne.n	8000ffc <HAL_SPI_MspInit+0x154>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000f4a:	4b55      	ldr	r3, [pc, #340]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f50:	4a53      	ldr	r2, [pc, #332]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f56:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f5a:	4b51      	ldr	r3, [pc, #324]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f64:	61fb      	str	r3, [r7, #28]
 8000f66:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f68:	4b4d      	ldr	r3, [pc, #308]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6e:	4a4c      	ldr	r2, [pc, #304]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f70:	f043 0301 	orr.w	r3, r3, #1
 8000f74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f78:	4b49      	ldr	r3, [pc, #292]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	61bb      	str	r3, [r7, #24]
 8000f84:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f86:	4b46      	ldr	r3, [pc, #280]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8c:	4a44      	ldr	r2, [pc, #272]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f8e:	f043 0304 	orr.w	r3, r3, #4
 8000f92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f96:	4b42      	ldr	r3, [pc, #264]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8000f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9c:	f003 0304 	and.w	r3, r3, #4
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000fa4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fac:	2302      	movs	r3, #2
 8000fae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000fbe:	2305      	movs	r3, #5
 8000fc0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4838      	ldr	r0, [pc, #224]	@ (80010ac <HAL_SPI_MspInit+0x204>)
 8000fcc:	f000 feec 	bl	8001da8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1;
 8000fd0:	2306      	movs	r3, #6
 8000fd2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000fe8:	2305      	movs	r3, #5
 8000fea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fee:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	482e      	ldr	r0, [pc, #184]	@ (80010b0 <HAL_SPI_MspInit+0x208>)
 8000ff6:	f000 fed7 	bl	8001da8 <HAL_GPIO_Init>
}
 8000ffa:	e04a      	b.n	8001092 <HAL_SPI_MspInit+0x1ea>
  else if(spiHandle->Instance==SPI6)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a2c      	ldr	r2, [pc, #176]	@ (80010b4 <HAL_SPI_MspInit+0x20c>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d145      	bne.n	8001092 <HAL_SPI_MspInit+0x1ea>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8001006:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800100a:	f04f 0300 	mov.w	r3, #0
 800100e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 8001012:	2300      	movs	r3, #0
 8001014:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001018:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800101c:	4618      	mov	r0, r3
 800101e:	f002 fa09 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <HAL_SPI_MspInit+0x184>
      Error_Handler();
 8001028:	f7ff fd84 	bl	8000b34 <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 800102c:	4b1c      	ldr	r3, [pc, #112]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 800102e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001032:	4a1b      	ldr	r2, [pc, #108]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8001034:	f043 0320 	orr.w	r3, r3, #32
 8001038:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800103c:	4b18      	ldr	r3, [pc, #96]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 800103e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001042:	f003 0320 	and.w	r3, r3, #32
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104a:	4b15      	ldr	r3, [pc, #84]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 800104c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001050:	4a13      	ldr	r2, [pc, #76]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800105a:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <HAL_SPI_MspInit+0x1f8>)
 800105c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001060:	f003 0301 	and.w	r3, r3, #1
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001068:	23e0      	movs	r3, #224	@ 0xe0
 800106a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106e:	2302      	movs	r3, #2
 8001070:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107a:	2300      	movs	r3, #0
 800107c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 8001080:	2308      	movs	r3, #8
 8001082:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001086:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800108a:	4619      	mov	r1, r3
 800108c:	4807      	ldr	r0, [pc, #28]	@ (80010ac <HAL_SPI_MspInit+0x204>)
 800108e:	f000 fe8b 	bl	8001da8 <HAL_GPIO_Init>
}
 8001092:	bf00      	nop
 8001094:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40013000 	.word	0x40013000
 80010a0:	58024400 	.word	0x58024400
 80010a4:	58020400 	.word	0x58020400
 80010a8:	40003800 	.word	0x40003800
 80010ac:	58020000 	.word	0x58020000
 80010b0:	58020800 	.word	0x58020800
 80010b4:	58001400 	.word	0x58001400

080010b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010be:	4b0a      	ldr	r3, [pc, #40]	@ (80010e8 <HAL_MspInit+0x30>)
 80010c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010c4:	4a08      	ldr	r2, [pc, #32]	@ (80010e8 <HAL_MspInit+0x30>)
 80010c6:	f043 0302 	orr.w	r3, r3, #2
 80010ca:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010ce:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <HAL_MspInit+0x30>)
 80010d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	58024400 	.word	0x58024400

080010ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b090      	sub	sp, #64	@ 0x40
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2b0f      	cmp	r3, #15
 80010f8:	d827      	bhi.n	800114a <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 80010fa:	2200      	movs	r2, #0
 80010fc:	6879      	ldr	r1, [r7, #4]
 80010fe:	2037      	movs	r0, #55	@ 0x37
 8001100:	f000 fdb2 	bl	8001c68 <HAL_NVIC_SetPriority>

     /* Enable the TIM7 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001104:	2037      	movs	r0, #55	@ 0x37
 8001106:	f000 fdc9 	bl	8001c9c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 800110a:	4a29      	ldr	r2, [pc, #164]	@ (80011b0 <HAL_InitTick+0xc4>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001110:	4b28      	ldr	r3, [pc, #160]	@ (80011b4 <HAL_InitTick+0xc8>)
 8001112:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001116:	4a27      	ldr	r2, [pc, #156]	@ (80011b4 <HAL_InitTick+0xc8>)
 8001118:	f043 0320 	orr.w	r3, r3, #32
 800111c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001120:	4b24      	ldr	r3, [pc, #144]	@ (80011b4 <HAL_InitTick+0xc8>)
 8001122:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001126:	f003 0320 	and.w	r3, r3, #32
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800112e:	f107 0210 	add.w	r2, r7, #16
 8001132:	f107 0314 	add.w	r3, r7, #20
 8001136:	4611      	mov	r1, r2
 8001138:	4618      	mov	r0, r3
 800113a:	f002 f939 	bl	80033b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800113e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001140:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001144:	2b00      	cmp	r3, #0
 8001146:	d106      	bne.n	8001156 <HAL_InitTick+0x6a>
 8001148:	e001      	b.n	800114e <HAL_InitTick+0x62>
    return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e02b      	b.n	80011a6 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800114e:	f002 f903 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 8001152:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001154:	e004      	b.n	8001160 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001156:	f002 f8ff 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 800115a:	4603      	mov	r3, r0
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001160:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001162:	4a15      	ldr	r2, [pc, #84]	@ (80011b8 <HAL_InitTick+0xcc>)
 8001164:	fba2 2303 	umull	r2, r3, r2, r3
 8001168:	0c9b      	lsrs	r3, r3, #18
 800116a:	3b01      	subs	r3, #1
 800116c:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800116e:	4b13      	ldr	r3, [pc, #76]	@ (80011bc <HAL_InitTick+0xd0>)
 8001170:	4a13      	ldr	r2, [pc, #76]	@ (80011c0 <HAL_InitTick+0xd4>)
 8001172:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001174:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <HAL_InitTick+0xd0>)
 8001176:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800117a:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800117c:	4a0f      	ldr	r2, [pc, #60]	@ (80011bc <HAL_InitTick+0xd0>)
 800117e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001180:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001182:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <HAL_InitTick+0xd0>)
 8001184:	2200      	movs	r2, #0
 8001186:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <HAL_InitTick+0xd0>)
 800118a:	2200      	movs	r2, #0
 800118c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 800118e:	480b      	ldr	r0, [pc, #44]	@ (80011bc <HAL_InitTick+0xd0>)
 8001190:	f005 fffb 	bl	800718a <HAL_TIM_Base_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d104      	bne.n	80011a4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 800119a:	4808      	ldr	r0, [pc, #32]	@ (80011bc <HAL_InitTick+0xd0>)
 800119c:	f006 f856 	bl	800724c <HAL_TIM_Base_Start_IT>
 80011a0:	4603      	mov	r3, r0
 80011a2:	e000      	b.n	80011a6 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3740      	adds	r7, #64	@ 0x40
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	24000008 	.word	0x24000008
 80011b4:	58024400 	.word	0x58024400
 80011b8:	431bde83 	.word	0x431bde83
 80011bc:	240002e8 	.word	0x240002e8
 80011c0:	40001400 	.word	0x40001400

080011c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011c8:	bf00      	nop
 80011ca:	e7fd      	b.n	80011c8 <NMI_Handler+0x4>

080011cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <HardFault_Handler+0x4>

080011d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <MemManage_Handler+0x4>

080011dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <BusFault_Handler+0x4>

080011e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <UsageFault_Handler+0x4>

080011ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr

080011fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011fa:	b480      	push	{r7}
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr

08001216 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001216:	b480      	push	{r7}
 8001218:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800121a:	bf00      	nop
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001228:	4802      	ldr	r0, [pc, #8]	@ (8001234 <TIM7_IRQHandler+0x10>)
 800122a:	f006 f887 	bl	800733c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	240002e8 	.word	0x240002e8

08001238 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800123c:	4b43      	ldr	r3, [pc, #268]	@ (800134c <SystemInit+0x114>)
 800123e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001242:	4a42      	ldr	r2, [pc, #264]	@ (800134c <SystemInit+0x114>)
 8001244:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001248:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800124c:	4b40      	ldr	r3, [pc, #256]	@ (8001350 <SystemInit+0x118>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 030f 	and.w	r3, r3, #15
 8001254:	2b06      	cmp	r3, #6
 8001256:	d807      	bhi.n	8001268 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001258:	4b3d      	ldr	r3, [pc, #244]	@ (8001350 <SystemInit+0x118>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f023 030f 	bic.w	r3, r3, #15
 8001260:	4a3b      	ldr	r2, [pc, #236]	@ (8001350 <SystemInit+0x118>)
 8001262:	f043 0307 	orr.w	r3, r3, #7
 8001266:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001268:	4b3a      	ldr	r3, [pc, #232]	@ (8001354 <SystemInit+0x11c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a39      	ldr	r2, [pc, #228]	@ (8001354 <SystemInit+0x11c>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001274:	4b37      	ldr	r3, [pc, #220]	@ (8001354 <SystemInit+0x11c>)
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800127a:	4b36      	ldr	r3, [pc, #216]	@ (8001354 <SystemInit+0x11c>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	4935      	ldr	r1, [pc, #212]	@ (8001354 <SystemInit+0x11c>)
 8001280:	4b35      	ldr	r3, [pc, #212]	@ (8001358 <SystemInit+0x120>)
 8001282:	4013      	ands	r3, r2
 8001284:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001286:	4b32      	ldr	r3, [pc, #200]	@ (8001350 <SystemInit+0x118>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0308 	and.w	r3, r3, #8
 800128e:	2b00      	cmp	r3, #0
 8001290:	d007      	beq.n	80012a2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001292:	4b2f      	ldr	r3, [pc, #188]	@ (8001350 <SystemInit+0x118>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f023 030f 	bic.w	r3, r3, #15
 800129a:	4a2d      	ldr	r2, [pc, #180]	@ (8001350 <SystemInit+0x118>)
 800129c:	f043 0307 	orr.w	r3, r3, #7
 80012a0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80012a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001354 <SystemInit+0x11c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80012a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001354 <SystemInit+0x11c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80012ae:	4b29      	ldr	r3, [pc, #164]	@ (8001354 <SystemInit+0x11c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80012b4:	4b27      	ldr	r3, [pc, #156]	@ (8001354 <SystemInit+0x11c>)
 80012b6:	4a29      	ldr	r2, [pc, #164]	@ (800135c <SystemInit+0x124>)
 80012b8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80012ba:	4b26      	ldr	r3, [pc, #152]	@ (8001354 <SystemInit+0x11c>)
 80012bc:	4a28      	ldr	r2, [pc, #160]	@ (8001360 <SystemInit+0x128>)
 80012be:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80012c0:	4b24      	ldr	r3, [pc, #144]	@ (8001354 <SystemInit+0x11c>)
 80012c2:	4a28      	ldr	r2, [pc, #160]	@ (8001364 <SystemInit+0x12c>)
 80012c4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80012c6:	4b23      	ldr	r3, [pc, #140]	@ (8001354 <SystemInit+0x11c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80012cc:	4b21      	ldr	r3, [pc, #132]	@ (8001354 <SystemInit+0x11c>)
 80012ce:	4a25      	ldr	r2, [pc, #148]	@ (8001364 <SystemInit+0x12c>)
 80012d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80012d2:	4b20      	ldr	r3, [pc, #128]	@ (8001354 <SystemInit+0x11c>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80012d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001354 <SystemInit+0x11c>)
 80012da:	4a22      	ldr	r2, [pc, #136]	@ (8001364 <SystemInit+0x12c>)
 80012dc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80012de:	4b1d      	ldr	r3, [pc, #116]	@ (8001354 <SystemInit+0x11c>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001354 <SystemInit+0x11c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a1a      	ldr	r2, [pc, #104]	@ (8001354 <SystemInit+0x11c>)
 80012ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80012f0:	4b18      	ldr	r3, [pc, #96]	@ (8001354 <SystemInit+0x11c>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80012f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001368 <SystemInit+0x130>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	4b1c      	ldr	r3, [pc, #112]	@ (800136c <SystemInit+0x134>)
 80012fc:	4013      	ands	r3, r2
 80012fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001302:	d202      	bcs.n	800130a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001304:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <SystemInit+0x138>)
 8001306:	2201      	movs	r2, #1
 8001308:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800130a:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <SystemInit+0x11c>)
 800130c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001310:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d113      	bne.n	8001340 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001318:	4b0e      	ldr	r3, [pc, #56]	@ (8001354 <SystemInit+0x11c>)
 800131a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800131e:	4a0d      	ldr	r2, [pc, #52]	@ (8001354 <SystemInit+0x11c>)
 8001320:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001324:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <SystemInit+0x13c>)
 800132a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800132e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001330:	4b08      	ldr	r3, [pc, #32]	@ (8001354 <SystemInit+0x11c>)
 8001332:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001336:	4a07      	ldr	r2, [pc, #28]	@ (8001354 <SystemInit+0x11c>)
 8001338:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800133c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	e000ed00 	.word	0xe000ed00
 8001350:	52002000 	.word	0x52002000
 8001354:	58024400 	.word	0x58024400
 8001358:	eaf6ed7f 	.word	0xeaf6ed7f
 800135c:	02020200 	.word	0x02020200
 8001360:	01ff0000 	.word	0x01ff0000
 8001364:	01010280 	.word	0x01010280
 8001368:	5c001000 	.word	0x5c001000
 800136c:	ffff0000 	.word	0xffff0000
 8001370:	51008108 	.word	0x51008108
 8001374:	52004000 	.word	0x52004000

08001378 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800137c:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <ExitRun0Mode+0x2c>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	4a08      	ldr	r2, [pc, #32]	@ (80013a4 <ExitRun0Mode+0x2c>)
 8001382:	f043 0302 	orr.w	r3, r3, #2
 8001386:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001388:	bf00      	nop
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <ExitRun0Mode+0x2c>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0f9      	beq.n	800138a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001396:	bf00      	nop
 8001398:	bf00      	nop
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	58024800 	.word	0x58024800

080013a8 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80013ac:	4b22      	ldr	r3, [pc, #136]	@ (8001438 <MX_UART4_Init+0x90>)
 80013ae:	4a23      	ldr	r2, [pc, #140]	@ (800143c <MX_UART4_Init+0x94>)
 80013b0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80013b2:	4b21      	ldr	r3, [pc, #132]	@ (8001438 <MX_UART4_Init+0x90>)
 80013b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013b8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80013ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001438 <MX_UART4_Init+0x90>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80013c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001438 <MX_UART4_Init+0x90>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80013c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <MX_UART4_Init+0x90>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80013cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <MX_UART4_Init+0x90>)
 80013ce:	220c      	movs	r2, #12
 80013d0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d2:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <MX_UART4_Init+0x90>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d8:	4b17      	ldr	r3, [pc, #92]	@ (8001438 <MX_UART4_Init+0x90>)
 80013da:	2200      	movs	r2, #0
 80013dc:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013de:	4b16      	ldr	r3, [pc, #88]	@ (8001438 <MX_UART4_Init+0x90>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013e4:	4b14      	ldr	r3, [pc, #80]	@ (8001438 <MX_UART4_Init+0x90>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ea:	4b13      	ldr	r3, [pc, #76]	@ (8001438 <MX_UART4_Init+0x90>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80013f0:	4811      	ldr	r0, [pc, #68]	@ (8001438 <MX_UART4_Init+0x90>)
 80013f2:	f006 f991 	bl	8007718 <HAL_UART_Init>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80013fc:	f7ff fb9a 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001400:	2100      	movs	r1, #0
 8001402:	480d      	ldr	r0, [pc, #52]	@ (8001438 <MX_UART4_Init+0x90>)
 8001404:	f007 f999 	bl	800873a <HAL_UARTEx_SetTxFifoThreshold>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800140e:	f7ff fb91 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001412:	2100      	movs	r1, #0
 8001414:	4808      	ldr	r0, [pc, #32]	@ (8001438 <MX_UART4_Init+0x90>)
 8001416:	f007 f9ce 	bl	80087b6 <HAL_UARTEx_SetRxFifoThreshold>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001420:	f7ff fb88 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001424:	4804      	ldr	r0, [pc, #16]	@ (8001438 <MX_UART4_Init+0x90>)
 8001426:	f007 f94f 	bl	80086c8 <HAL_UARTEx_DisableFifoMode>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001430:	f7ff fb80 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}
 8001438:	24000334 	.word	0x24000334
 800143c:	40004c00 	.word	0x40004c00

08001440 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001444:	4b22      	ldr	r3, [pc, #136]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001446:	4a23      	ldr	r2, [pc, #140]	@ (80014d4 <MX_USART1_UART_Init+0x94>)
 8001448:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800144a:	4b21      	ldr	r3, [pc, #132]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800144c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001450:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001452:	4b1f      	ldr	r3, [pc, #124]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001458:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800145e:	4b1c      	ldr	r3, [pc, #112]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001464:	4b1a      	ldr	r3, [pc, #104]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001466:	220c      	movs	r2, #12
 8001468:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146a:	4b19      	ldr	r3, [pc, #100]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001470:	4b17      	ldr	r3, [pc, #92]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001472:	2200      	movs	r2, #0
 8001474:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001476:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001478:	2200      	movs	r2, #0
 800147a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800147c:	4b14      	ldr	r3, [pc, #80]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800147e:	2200      	movs	r2, #0
 8001480:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001482:	4b13      	ldr	r3, [pc, #76]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 8001484:	2200      	movs	r2, #0
 8001486:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001488:	4811      	ldr	r0, [pc, #68]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800148a:	f006 f945 	bl	8007718 <HAL_UART_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001494:	f7ff fb4e 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001498:	2100      	movs	r1, #0
 800149a:	480d      	ldr	r0, [pc, #52]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 800149c:	f007 f94d 	bl	800873a <HAL_UARTEx_SetTxFifoThreshold>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80014a6:	f7ff fb45 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014aa:	2100      	movs	r1, #0
 80014ac:	4808      	ldr	r0, [pc, #32]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 80014ae:	f007 f982 	bl	80087b6 <HAL_UARTEx_SetRxFifoThreshold>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80014b8:	f7ff fb3c 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80014bc:	4804      	ldr	r0, [pc, #16]	@ (80014d0 <MX_USART1_UART_Init+0x90>)
 80014be:	f007 f903 	bl	80086c8 <HAL_UARTEx_DisableFifoMode>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80014c8:	f7ff fb34 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	240003c8 	.word	0x240003c8
 80014d4:	40011000 	.word	0x40011000

080014d8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014dc:	4b22      	ldr	r3, [pc, #136]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 80014de:	4a23      	ldr	r2, [pc, #140]	@ (800156c <MX_USART2_UART_Init+0x94>)
 80014e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014e2:	4b21      	ldr	r3, [pc, #132]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 80014e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 80014fe:	220c      	movs	r2, #12
 8001500:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001502:	4b19      	ldr	r3, [pc, #100]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001508:	4b17      	ldr	r3, [pc, #92]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800150e:	4b16      	ldr	r3, [pc, #88]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 8001510:	2200      	movs	r2, #0
 8001512:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001514:	4b14      	ldr	r3, [pc, #80]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 8001516:	2200      	movs	r2, #0
 8001518:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800151a:	4b13      	ldr	r3, [pc, #76]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 800151c:	2200      	movs	r2, #0
 800151e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001520:	4811      	ldr	r0, [pc, #68]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 8001522:	f006 f8f9 	bl	8007718 <HAL_UART_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800152c:	f7ff fb02 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001530:	2100      	movs	r1, #0
 8001532:	480d      	ldr	r0, [pc, #52]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 8001534:	f007 f901 	bl	800873a <HAL_UARTEx_SetTxFifoThreshold>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800153e:	f7ff faf9 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001542:	2100      	movs	r1, #0
 8001544:	4808      	ldr	r0, [pc, #32]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 8001546:	f007 f936 	bl	80087b6 <HAL_UARTEx_SetRxFifoThreshold>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001550:	f7ff faf0 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001554:	4804      	ldr	r0, [pc, #16]	@ (8001568 <MX_USART2_UART_Init+0x90>)
 8001556:	f007 f8b7 	bl	80086c8 <HAL_UARTEx_DisableFifoMode>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001560:	f7ff fae8 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	2400045c 	.word	0x2400045c
 800156c:	40004400 	.word	0x40004400

08001570 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001574:	4b22      	ldr	r3, [pc, #136]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 8001576:	4a23      	ldr	r2, [pc, #140]	@ (8001604 <MX_USART3_UART_Init+0x94>)
 8001578:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800157a:	4b21      	ldr	r3, [pc, #132]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 800157c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001580:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001582:	4b1f      	ldr	r3, [pc, #124]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001588:	4b1d      	ldr	r3, [pc, #116]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800158e:	4b1c      	ldr	r3, [pc, #112]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001594:	4b1a      	ldr	r3, [pc, #104]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 8001596:	220c      	movs	r2, #12
 8001598:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159a:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a0:	4b17      	ldr	r3, [pc, #92]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015a6:	4b16      	ldr	r3, [pc, #88]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015ac:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015b2:	4b13      	ldr	r3, [pc, #76]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015b8:	4811      	ldr	r0, [pc, #68]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 80015ba:	f006 f8ad 	bl	8007718 <HAL_UART_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80015c4:	f7ff fab6 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015c8:	2100      	movs	r1, #0
 80015ca:	480d      	ldr	r0, [pc, #52]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 80015cc:	f007 f8b5 	bl	800873a <HAL_UARTEx_SetTxFifoThreshold>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80015d6:	f7ff faad 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015da:	2100      	movs	r1, #0
 80015dc:	4808      	ldr	r0, [pc, #32]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 80015de:	f007 f8ea 	bl	80087b6 <HAL_UARTEx_SetRxFifoThreshold>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80015e8:	f7ff faa4 	bl	8000b34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80015ec:	4804      	ldr	r0, [pc, #16]	@ (8001600 <MX_USART3_UART_Init+0x90>)
 80015ee:	f007 f86b 	bl	80086c8 <HAL_UARTEx_DisableFifoMode>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80015f8:	f7ff fa9c 	bl	8000b34 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	240004f0 	.word	0x240004f0
 8001604:	40004800 	.word	0x40004800

08001608 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b0c2      	sub	sp, #264	@ 0x108
 800160c:	af00      	add	r7, sp, #0
 800160e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001612:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001616:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001628:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800162c:	22c0      	movs	r2, #192	@ 0xc0
 800162e:	2100      	movs	r1, #0
 8001630:	4618      	mov	r0, r3
 8001632:	f007 fe3b 	bl	80092ac <memset>
  if(uartHandle->Instance==UART4)
 8001636:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800163a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4ac9      	ldr	r2, [pc, #804]	@ (8001968 <HAL_UART_MspInit+0x360>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d16b      	bne.n	8001720 <HAL_UART_MspInit+0x118>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001648:	f04f 0202 	mov.w	r2, #2
 800164c:	f04f 0300 	mov.w	r3, #0
 8001650:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001654:	2300      	movs	r3, #0
 8001656:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800165a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800165e:	4618      	mov	r0, r3
 8001660:	f001 fee8 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <HAL_UART_MspInit+0x66>
    {
      Error_Handler();
 800166a:	f7ff fa63 	bl	8000b34 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800166e:	4bbf      	ldr	r3, [pc, #764]	@ (800196c <HAL_UART_MspInit+0x364>)
 8001670:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001674:	4abd      	ldr	r2, [pc, #756]	@ (800196c <HAL_UART_MspInit+0x364>)
 8001676:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800167a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800167e:	4bbb      	ldr	r3, [pc, #748]	@ (800196c <HAL_UART_MspInit+0x364>)
 8001680:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001684:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001688:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800168a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168c:	4bb7      	ldr	r3, [pc, #732]	@ (800196c <HAL_UART_MspInit+0x364>)
 800168e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001692:	4ab6      	ldr	r2, [pc, #728]	@ (800196c <HAL_UART_MspInit+0x364>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800169c:	4bb3      	ldr	r3, [pc, #716]	@ (800196c <HAL_UART_MspInit+0x364>)
 800169e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016aa:	4bb0      	ldr	r3, [pc, #704]	@ (800196c <HAL_UART_MspInit+0x364>)
 80016ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016b0:	4aae      	ldr	r2, [pc, #696]	@ (800196c <HAL_UART_MspInit+0x364>)
 80016b2:	f043 0308 	orr.w	r3, r3, #8
 80016b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016ba:	4bac      	ldr	r3, [pc, #688]	@ (800196c <HAL_UART_MspInit+0x364>)
 80016bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016c0:	f003 0308 	and.w	r3, r3, #8
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80016c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART4 GPIO Configuration
    PA11     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80016c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016cc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d0:	2302      	movs	r3, #2
 80016d2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016dc:	2300      	movs	r3, #0
 80016de:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 80016e2:	2306      	movs	r3, #6
 80016e4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80016ec:	4619      	mov	r1, r3
 80016ee:	48a0      	ldr	r0, [pc, #640]	@ (8001970 <HAL_UART_MspInit+0x368>)
 80016f0:	f000 fb5a 	bl	8001da8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016f4:	2302      	movs	r3, #2
 80016f6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fa:	2302      	movs	r3, #2
 80016fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	2300      	movs	r3, #0
 8001708:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800170c:	2308      	movs	r3, #8
 800170e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001712:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001716:	4619      	mov	r1, r3
 8001718:	4896      	ldr	r0, [pc, #600]	@ (8001974 <HAL_UART_MspInit+0x36c>)
 800171a:	f000 fb45 	bl	8001da8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800171e:	e11d      	b.n	800195c <HAL_UART_MspInit+0x354>
  else if(uartHandle->Instance==USART1)
 8001720:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001724:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a92      	ldr	r2, [pc, #584]	@ (8001978 <HAL_UART_MspInit+0x370>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d147      	bne.n	80017c2 <HAL_UART_MspInit+0x1ba>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001732:	f04f 0201 	mov.w	r2, #1
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800173e:	2300      	movs	r3, #0
 8001740:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001744:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001748:	4618      	mov	r0, r3
 800174a:	f001 fe73 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <HAL_UART_MspInit+0x150>
      Error_Handler();
 8001754:	f7ff f9ee 	bl	8000b34 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001758:	4b84      	ldr	r3, [pc, #528]	@ (800196c <HAL_UART_MspInit+0x364>)
 800175a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800175e:	4a83      	ldr	r2, [pc, #524]	@ (800196c <HAL_UART_MspInit+0x364>)
 8001760:	f043 0310 	orr.w	r3, r3, #16
 8001764:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001768:	4b80      	ldr	r3, [pc, #512]	@ (800196c <HAL_UART_MspInit+0x364>)
 800176a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800176e:	f003 0310 	and.w	r3, r3, #16
 8001772:	623b      	str	r3, [r7, #32]
 8001774:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	4b7d      	ldr	r3, [pc, #500]	@ (800196c <HAL_UART_MspInit+0x364>)
 8001778:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800177c:	4a7b      	ldr	r2, [pc, #492]	@ (800196c <HAL_UART_MspInit+0x364>)
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001786:	4b79      	ldr	r3, [pc, #484]	@ (800196c <HAL_UART_MspInit+0x364>)
 8001788:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	61fb      	str	r3, [r7, #28]
 8001792:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001794:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001798:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179c:	2302      	movs	r3, #2
 800179e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a8:	2300      	movs	r3, #0
 80017aa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017ae:	2307      	movs	r3, #7
 80017b0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b4:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80017b8:	4619      	mov	r1, r3
 80017ba:	486d      	ldr	r0, [pc, #436]	@ (8001970 <HAL_UART_MspInit+0x368>)
 80017bc:	f000 faf4 	bl	8001da8 <HAL_GPIO_Init>
}
 80017c0:	e0cc      	b.n	800195c <HAL_UART_MspInit+0x354>
  else if(uartHandle->Instance==USART2)
 80017c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80017c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a6b      	ldr	r2, [pc, #428]	@ (800197c <HAL_UART_MspInit+0x374>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d146      	bne.n	8001862 <HAL_UART_MspInit+0x25a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80017d4:	f04f 0202 	mov.w	r2, #2
 80017d8:	f04f 0300 	mov.w	r3, #0
 80017dc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80017e0:	2300      	movs	r3, #0
 80017e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80017ea:	4618      	mov	r0, r3
 80017ec:	f001 fe22 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <HAL_UART_MspInit+0x1f2>
      Error_Handler();
 80017f6:	f7ff f99d 	bl	8000b34 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017fa:	4b5c      	ldr	r3, [pc, #368]	@ (800196c <HAL_UART_MspInit+0x364>)
 80017fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001800:	4a5a      	ldr	r2, [pc, #360]	@ (800196c <HAL_UART_MspInit+0x364>)
 8001802:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001806:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800180a:	4b58      	ldr	r3, [pc, #352]	@ (800196c <HAL_UART_MspInit+0x364>)
 800180c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001814:	61bb      	str	r3, [r7, #24]
 8001816:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001818:	4b54      	ldr	r3, [pc, #336]	@ (800196c <HAL_UART_MspInit+0x364>)
 800181a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800181e:	4a53      	ldr	r2, [pc, #332]	@ (800196c <HAL_UART_MspInit+0x364>)
 8001820:	f043 0308 	orr.w	r3, r3, #8
 8001824:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001828:	4b50      	ldr	r3, [pc, #320]	@ (800196c <HAL_UART_MspInit+0x364>)
 800182a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800182e:	f003 0308 	and.w	r3, r3, #8
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001836:	2360      	movs	r3, #96	@ 0x60
 8001838:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183c:	2302      	movs	r3, #2
 800183e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	2300      	movs	r3, #0
 8001844:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001848:	2300      	movs	r3, #0
 800184a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800184e:	2307      	movs	r3, #7
 8001850:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001854:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001858:	4619      	mov	r1, r3
 800185a:	4846      	ldr	r0, [pc, #280]	@ (8001974 <HAL_UART_MspInit+0x36c>)
 800185c:	f000 faa4 	bl	8001da8 <HAL_GPIO_Init>
}
 8001860:	e07c      	b.n	800195c <HAL_UART_MspInit+0x354>
  else if(uartHandle->Instance==USART3)
 8001862:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001866:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a44      	ldr	r2, [pc, #272]	@ (8001980 <HAL_UART_MspInit+0x378>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d173      	bne.n	800195c <HAL_UART_MspInit+0x354>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001874:	f04f 0202 	mov.w	r2, #2
 8001878:	f04f 0300 	mov.w	r3, #0
 800187c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001880:	2300      	movs	r3, #0
 8001882:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001886:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800188a:	4618      	mov	r0, r3
 800188c:	f001 fdd2 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <HAL_UART_MspInit+0x292>
      Error_Handler();
 8001896:	f7ff f94d 	bl	8000b34 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800189a:	4b34      	ldr	r3, [pc, #208]	@ (800196c <HAL_UART_MspInit+0x364>)
 800189c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018a0:	4a32      	ldr	r2, [pc, #200]	@ (800196c <HAL_UART_MspInit+0x364>)
 80018a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80018aa:	4b30      	ldr	r3, [pc, #192]	@ (800196c <HAL_UART_MspInit+0x364>)
 80018ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018b4:	613b      	str	r3, [r7, #16]
 80018b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b8:	4b2c      	ldr	r3, [pc, #176]	@ (800196c <HAL_UART_MspInit+0x364>)
 80018ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018be:	4a2b      	ldr	r2, [pc, #172]	@ (800196c <HAL_UART_MspInit+0x364>)
 80018c0:	f043 0302 	orr.w	r3, r3, #2
 80018c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018c8:	4b28      	ldr	r3, [pc, #160]	@ (800196c <HAL_UART_MspInit+0x364>)
 80018ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018d6:	4b25      	ldr	r3, [pc, #148]	@ (800196c <HAL_UART_MspInit+0x364>)
 80018d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018dc:	4a23      	ldr	r2, [pc, #140]	@ (800196c <HAL_UART_MspInit+0x364>)
 80018de:	f043 0308 	orr.w	r3, r3, #8
 80018e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018e6:	4b21      	ldr	r3, [pc, #132]	@ (800196c <HAL_UART_MspInit+0x364>)
 80018e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ec:	f003 0208 	and.w	r2, r3, #8
 80018f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80018f4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80018fe:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001902:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001908:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190c:	2302      	movs	r3, #2
 800190e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001918:	2300      	movs	r3, #0
 800191a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800191e:	2307      	movs	r3, #7
 8001920:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001924:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001928:	4619      	mov	r1, r3
 800192a:	4816      	ldr	r0, [pc, #88]	@ (8001984 <HAL_UART_MspInit+0x37c>)
 800192c:	f000 fa3c 	bl	8001da8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001930:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001934:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001938:	2302      	movs	r3, #2
 800193a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001944:	2300      	movs	r3, #0
 8001946:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800194a:	2307      	movs	r3, #7
 800194c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001950:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8001954:	4619      	mov	r1, r3
 8001956:	4807      	ldr	r0, [pc, #28]	@ (8001974 <HAL_UART_MspInit+0x36c>)
 8001958:	f000 fa26 	bl	8001da8 <HAL_GPIO_Init>
}
 800195c:	bf00      	nop
 800195e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40004c00 	.word	0x40004c00
 800196c:	58024400 	.word	0x58024400
 8001970:	58020000 	.word	0x58020000
 8001974:	58020c00 	.word	0x58020c00
 8001978:	40011000 	.word	0x40011000
 800197c:	40004400 	.word	0x40004400
 8001980:	40004800 	.word	0x40004800
 8001984:	58020400 	.word	0x58020400

08001988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001988:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80019c4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800198c:	f7ff fcf4 	bl	8001378 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001990:	f7ff fc52 	bl	8001238 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001994:	480c      	ldr	r0, [pc, #48]	@ (80019c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001996:	490d      	ldr	r1, [pc, #52]	@ (80019cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001998:	4a0d      	ldr	r2, [pc, #52]	@ (80019d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800199a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800199c:	e002      	b.n	80019a4 <LoopCopyDataInit>

0800199e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800199e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019a2:	3304      	adds	r3, #4

080019a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019a8:	d3f9      	bcc.n	800199e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019aa:	4a0a      	ldr	r2, [pc, #40]	@ (80019d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019ac:	4c0a      	ldr	r4, [pc, #40]	@ (80019d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019b0:	e001      	b.n	80019b6 <LoopFillZerobss>

080019b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019b4:	3204      	adds	r2, #4

080019b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019b8:	d3fb      	bcc.n	80019b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ba:	f007 fc7f 	bl	80092bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019be:	f7fe ffaf 	bl	8000920 <main>
  bx  lr
 80019c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019c4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80019c8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80019cc:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80019d0:	08009364 	.word	0x08009364
  ldr r2, =_sbss
 80019d4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80019d8:	24000588 	.word	0x24000588

080019dc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019dc:	e7fe      	b.n	80019dc <ADC3_IRQHandler>
	...

080019e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019e6:	2003      	movs	r0, #3
 80019e8:	f000 f933 	bl	8001c52 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019ec:	f001 fb0a 	bl	8003004 <HAL_RCC_GetSysClockFreq>
 80019f0:	4602      	mov	r2, r0
 80019f2:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <HAL_Init+0x68>)
 80019f4:	699b      	ldr	r3, [r3, #24]
 80019f6:	0a1b      	lsrs	r3, r3, #8
 80019f8:	f003 030f 	and.w	r3, r3, #15
 80019fc:	4913      	ldr	r1, [pc, #76]	@ (8001a4c <HAL_Init+0x6c>)
 80019fe:	5ccb      	ldrb	r3, [r1, r3]
 8001a00:	f003 031f 	and.w	r3, r3, #31
 8001a04:	fa22 f303 	lsr.w	r3, r2, r3
 8001a08:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a48 <HAL_Init+0x68>)
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	f003 030f 	and.w	r3, r3, #15
 8001a12:	4a0e      	ldr	r2, [pc, #56]	@ (8001a4c <HAL_Init+0x6c>)
 8001a14:	5cd3      	ldrb	r3, [r2, r3]
 8001a16:	f003 031f 	and.w	r3, r3, #31
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a20:	4a0b      	ldr	r2, [pc, #44]	@ (8001a50 <HAL_Init+0x70>)
 8001a22:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001a24:	4a0b      	ldr	r2, [pc, #44]	@ (8001a54 <HAL_Init+0x74>)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a2a:	200f      	movs	r0, #15
 8001a2c:	f7ff fb5e 	bl	80010ec <HAL_InitTick>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e002      	b.n	8001a40 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a3a:	f7ff fb3d 	bl	80010b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	58024400 	.word	0x58024400
 8001a4c:	0800931c 	.word	0x0800931c
 8001a50:	24000004 	.word	0x24000004
 8001a54:	24000000 	.word	0x24000000

08001a58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <HAL_IncTick+0x20>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	461a      	mov	r2, r3
 8001a62:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <HAL_IncTick+0x24>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4413      	add	r3, r2
 8001a68:	4a04      	ldr	r2, [pc, #16]	@ (8001a7c <HAL_IncTick+0x24>)
 8001a6a:	6013      	str	r3, [r2, #0]
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	2400000c 	.word	0x2400000c
 8001a7c:	24000584 	.word	0x24000584

08001a80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  return uwTick;
 8001a84:	4b03      	ldr	r3, [pc, #12]	@ (8001a94 <HAL_GetTick+0x14>)
 8001a86:	681b      	ldr	r3, [r3, #0]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	24000584 	.word	0x24000584

08001a98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aa0:	f7ff ffee 	bl	8001a80 <HAL_GetTick>
 8001aa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab0:	d005      	beq.n	8001abe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8001adc <HAL_Delay+0x44>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4413      	add	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001abe:	bf00      	nop
 8001ac0:	f7ff ffde 	bl	8001a80 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d8f7      	bhi.n	8001ac0 <HAL_Delay+0x28>
  {
  }
}
 8001ad0:	bf00      	nop
 8001ad2:	bf00      	nop
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	2400000c 	.word	0x2400000c

08001ae0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001ae4:	4b03      	ldr	r3, [pc, #12]	@ (8001af4 <HAL_GetREVID+0x14>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	0c1b      	lsrs	r3, r3, #16
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	5c001000 	.word	0x5c001000

08001af8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b08:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <__NVIC_SetPriorityGrouping+0x40>)
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b14:	4013      	ands	r3, r2
 8001b16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <__NVIC_SetPriorityGrouping+0x44>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b26:	4a04      	ldr	r2, [pc, #16]	@ (8001b38 <__NVIC_SetPriorityGrouping+0x40>)
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	60d3      	str	r3, [r2, #12]
}
 8001b2c:	bf00      	nop
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	e000ed00 	.word	0xe000ed00
 8001b3c:	05fa0000 	.word	0x05fa0000

08001b40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b44:	4b04      	ldr	r3, [pc, #16]	@ (8001b58 <__NVIC_GetPriorityGrouping+0x18>)
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	0a1b      	lsrs	r3, r3, #8
 8001b4a:	f003 0307 	and.w	r3, r3, #7
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	db0b      	blt.n	8001b86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b6e:	88fb      	ldrh	r3, [r7, #6]
 8001b70:	f003 021f 	and.w	r2, r3, #31
 8001b74:	4907      	ldr	r1, [pc, #28]	@ (8001b94 <__NVIC_EnableIRQ+0x38>)
 8001b76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b7a:	095b      	lsrs	r3, r3, #5
 8001b7c:	2001      	movs	r0, #1
 8001b7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b86:	bf00      	nop
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	e000e100 	.word	0xe000e100

08001b98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	6039      	str	r1, [r7, #0]
 8001ba2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ba4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	db0a      	blt.n	8001bc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	b2da      	uxtb	r2, r3
 8001bb0:	490c      	ldr	r1, [pc, #48]	@ (8001be4 <__NVIC_SetPriority+0x4c>)
 8001bb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bb6:	0112      	lsls	r2, r2, #4
 8001bb8:	b2d2      	uxtb	r2, r2
 8001bba:	440b      	add	r3, r1
 8001bbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bc0:	e00a      	b.n	8001bd8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	4908      	ldr	r1, [pc, #32]	@ (8001be8 <__NVIC_SetPriority+0x50>)
 8001bc8:	88fb      	ldrh	r3, [r7, #6]
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	3b04      	subs	r3, #4
 8001bd0:	0112      	lsls	r2, r2, #4
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	440b      	add	r3, r1
 8001bd6:	761a      	strb	r2, [r3, #24]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000e100 	.word	0xe000e100
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b089      	sub	sp, #36	@ 0x24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	f1c3 0307 	rsb	r3, r3, #7
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	bf28      	it	cs
 8001c0a:	2304      	movcs	r3, #4
 8001c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	3304      	adds	r3, #4
 8001c12:	2b06      	cmp	r3, #6
 8001c14:	d902      	bls.n	8001c1c <NVIC_EncodePriority+0x30>
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	3b03      	subs	r3, #3
 8001c1a:	e000      	b.n	8001c1e <NVIC_EncodePriority+0x32>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c20:	f04f 32ff 	mov.w	r2, #4294967295
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	43da      	mvns	r2, r3
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	401a      	ands	r2, r3
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c34:	f04f 31ff 	mov.w	r1, #4294967295
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3e:	43d9      	mvns	r1, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c44:	4313      	orrs	r3, r2
         );
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3724      	adds	r7, #36	@ 0x24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f7ff ff4c 	bl	8001af8 <__NVIC_SetPriorityGrouping>
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
 8001c74:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c76:	f7ff ff63 	bl	8001b40 <__NVIC_GetPriorityGrouping>
 8001c7a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	68b9      	ldr	r1, [r7, #8]
 8001c80:	6978      	ldr	r0, [r7, #20]
 8001c82:	f7ff ffb3 	bl	8001bec <NVIC_EncodePriority>
 8001c86:	4602      	mov	r2, r0
 8001c88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c8c:	4611      	mov	r1, r2
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff ff82 	bl	8001b98 <__NVIC_SetPriority>
}
 8001c94:	bf00      	nop
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff ff56 	bl	8001b5c <__NVIC_EnableIRQ>
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001cbc:	f3bf 8f5f 	dmb	sy
}
 8001cc0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001cc2:	4b07      	ldr	r3, [pc, #28]	@ (8001ce0 <HAL_MPU_Disable+0x28>)
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc6:	4a06      	ldr	r2, [pc, #24]	@ (8001ce0 <HAL_MPU_Disable+0x28>)
 8001cc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ccc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001cce:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <HAL_MPU_Disable+0x2c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	605a      	str	r2, [r3, #4]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	e000ed00 	.word	0xe000ed00
 8001ce4:	e000ed90 	.word	0xe000ed90

08001ce8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001cf0:	4a0b      	ldr	r2, [pc, #44]	@ (8001d20 <HAL_MPU_Enable+0x38>)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001d24 <HAL_MPU_Enable+0x3c>)
 8001cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfe:	4a09      	ldr	r2, [pc, #36]	@ (8001d24 <HAL_MPU_Enable+0x3c>)
 8001d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d04:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001d06:	f3bf 8f4f 	dsb	sy
}
 8001d0a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d0c:	f3bf 8f6f 	isb	sy
}
 8001d10:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000ed90 	.word	0xe000ed90
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	785a      	ldrb	r2, [r3, #1]
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
 8001d36:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001d38:	4b1a      	ldr	r3, [pc, #104]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
 8001d3a:	691b      	ldr	r3, [r3, #16]
 8001d3c:	4a19      	ldr	r2, [pc, #100]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
 8001d3e:	f023 0301 	bic.w	r3, r3, #1
 8001d42:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001d44:	4a17      	ldr	r2, [pc, #92]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	7b1b      	ldrb	r3, [r3, #12]
 8001d50:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	7adb      	ldrb	r3, [r3, #11]
 8001d56:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d58:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	7a9b      	ldrb	r3, [r3, #10]
 8001d5e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	7b5b      	ldrb	r3, [r3, #13]
 8001d66:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d68:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	7b9b      	ldrb	r3, [r3, #14]
 8001d6e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d70:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	7bdb      	ldrb	r3, [r3, #15]
 8001d76:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d78:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	7a5b      	ldrb	r3, [r3, #9]
 8001d7e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	7a1b      	ldrb	r3, [r3, #8]
 8001d86:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001d88:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	7812      	ldrb	r2, [r2, #0]
 8001d8e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d90:	4a04      	ldr	r2, [pc, #16]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d92:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d94:	6113      	str	r3, [r2, #16]
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000ed90 	.word	0xe000ed90

08001da8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b089      	sub	sp, #36	@ 0x24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001db2:	2300      	movs	r3, #0
 8001db4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001db6:	4b89      	ldr	r3, [pc, #548]	@ (8001fdc <HAL_GPIO_Init+0x234>)
 8001db8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001dba:	e194      	b.n	80020e6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc8:	4013      	ands	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f000 8186 	beq.w	80020e0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 0303 	and.w	r3, r3, #3
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d005      	beq.n	8001dec <HAL_GPIO_Init+0x44>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 0303 	and.w	r3, r3, #3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d130      	bne.n	8001e4e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	2203      	movs	r2, #3
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	68da      	ldr	r2, [r3, #12]
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e22:	2201      	movs	r2, #1
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	091b      	lsrs	r3, r3, #4
 8001e38:	f003 0201 	and.w	r2, r3, #1
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	2b03      	cmp	r3, #3
 8001e58:	d017      	beq.n	8001e8a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	2203      	movs	r2, #3
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	43db      	mvns	r3, r3
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	689a      	ldr	r2, [r3, #8]
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d123      	bne.n	8001ede <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	08da      	lsrs	r2, r3, #3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	3208      	adds	r2, #8
 8001e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	220f      	movs	r2, #15
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	691a      	ldr	r2, [r3, #16]
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	f003 0307 	and.w	r3, r3, #7
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	69ba      	ldr	r2, [r7, #24]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	08da      	lsrs	r2, r3, #3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	3208      	adds	r2, #8
 8001ed8:	69b9      	ldr	r1, [r7, #24]
 8001eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	2203      	movs	r2, #3
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f003 0203 	and.w	r2, r3, #3
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 80e0 	beq.w	80020e0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f20:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe0 <HAL_GPIO_Init+0x238>)
 8001f22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f26:	4a2e      	ldr	r2, [pc, #184]	@ (8001fe0 <HAL_GPIO_Init+0x238>)
 8001f28:	f043 0302 	orr.w	r3, r3, #2
 8001f2c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001f30:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe0 <HAL_GPIO_Init+0x238>)
 8001f32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	60fb      	str	r3, [r7, #12]
 8001f3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f3e:	4a29      	ldr	r2, [pc, #164]	@ (8001fe4 <HAL_GPIO_Init+0x23c>)
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	089b      	lsrs	r3, r3, #2
 8001f44:	3302      	adds	r3, #2
 8001f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f003 0303 	and.w	r3, r3, #3
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	220f      	movs	r2, #15
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	43db      	mvns	r3, r3
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4013      	ands	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a20      	ldr	r2, [pc, #128]	@ (8001fe8 <HAL_GPIO_Init+0x240>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d052      	beq.n	8002010 <HAL_GPIO_Init+0x268>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a1f      	ldr	r2, [pc, #124]	@ (8001fec <HAL_GPIO_Init+0x244>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d031      	beq.n	8001fd6 <HAL_GPIO_Init+0x22e>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff0 <HAL_GPIO_Init+0x248>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d02b      	beq.n	8001fd2 <HAL_GPIO_Init+0x22a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff4 <HAL_GPIO_Init+0x24c>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d025      	beq.n	8001fce <HAL_GPIO_Init+0x226>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff8 <HAL_GPIO_Init+0x250>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d01f      	beq.n	8001fca <HAL_GPIO_Init+0x222>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8001ffc <HAL_GPIO_Init+0x254>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d019      	beq.n	8001fc6 <HAL_GPIO_Init+0x21e>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a1a      	ldr	r2, [pc, #104]	@ (8002000 <HAL_GPIO_Init+0x258>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d013      	beq.n	8001fc2 <HAL_GPIO_Init+0x21a>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a19      	ldr	r2, [pc, #100]	@ (8002004 <HAL_GPIO_Init+0x25c>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00d      	beq.n	8001fbe <HAL_GPIO_Init+0x216>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a18      	ldr	r2, [pc, #96]	@ (8002008 <HAL_GPIO_Init+0x260>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d007      	beq.n	8001fba <HAL_GPIO_Init+0x212>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a17      	ldr	r2, [pc, #92]	@ (800200c <HAL_GPIO_Init+0x264>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d101      	bne.n	8001fb6 <HAL_GPIO_Init+0x20e>
 8001fb2:	2309      	movs	r3, #9
 8001fb4:	e02d      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fb6:	230a      	movs	r3, #10
 8001fb8:	e02b      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fba:	2308      	movs	r3, #8
 8001fbc:	e029      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fbe:	2307      	movs	r3, #7
 8001fc0:	e027      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fc2:	2306      	movs	r3, #6
 8001fc4:	e025      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fc6:	2305      	movs	r3, #5
 8001fc8:	e023      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fca:	2304      	movs	r3, #4
 8001fcc:	e021      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e01f      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	e01d      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e01b      	b.n	8002012 <HAL_GPIO_Init+0x26a>
 8001fda:	bf00      	nop
 8001fdc:	58000080 	.word	0x58000080
 8001fe0:	58024400 	.word	0x58024400
 8001fe4:	58000400 	.word	0x58000400
 8001fe8:	58020000 	.word	0x58020000
 8001fec:	58020400 	.word	0x58020400
 8001ff0:	58020800 	.word	0x58020800
 8001ff4:	58020c00 	.word	0x58020c00
 8001ff8:	58021000 	.word	0x58021000
 8001ffc:	58021400 	.word	0x58021400
 8002000:	58021800 	.word	0x58021800
 8002004:	58021c00 	.word	0x58021c00
 8002008:	58022000 	.word	0x58022000
 800200c:	58022400 	.word	0x58022400
 8002010:	2300      	movs	r3, #0
 8002012:	69fa      	ldr	r2, [r7, #28]
 8002014:	f002 0203 	and.w	r2, r2, #3
 8002018:	0092      	lsls	r2, r2, #2
 800201a:	4093      	lsls	r3, r2
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4313      	orrs	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002022:	4938      	ldr	r1, [pc, #224]	@ (8002104 <HAL_GPIO_Init+0x35c>)
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	089b      	lsrs	r3, r3, #2
 8002028:	3302      	adds	r3, #2
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002030:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	43db      	mvns	r3, r3
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	4013      	ands	r3, r2
 8002040:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d003      	beq.n	8002056 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	4313      	orrs	r3, r2
 8002054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002056:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800205e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	43db      	mvns	r3, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	4013      	ands	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d003      	beq.n	8002084 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	4313      	orrs	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002084:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	43db      	mvns	r3, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4013      	ands	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d003      	beq.n	80020b0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	43db      	mvns	r3, r3
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	4013      	ands	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	69ba      	ldr	r2, [r7, #24]
 80020de:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	3301      	adds	r3, #1
 80020e4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	fa22 f303 	lsr.w	r3, r2, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f47f ae63 	bne.w	8001dbc <HAL_GPIO_Init+0x14>
  }
}
 80020f6:	bf00      	nop
 80020f8:	bf00      	nop
 80020fa:	3724      	adds	r7, #36	@ 0x24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	58000400 	.word	0x58000400

08002108 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e08b      	b.n	8002232 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d106      	bne.n	8002134 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7fe fb3e 	bl	80007b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2224      	movs	r2, #36	@ 0x24
 8002138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 0201 	bic.w	r2, r2, #1
 800214a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002158:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002168:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d107      	bne.n	8002182 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689a      	ldr	r2, [r3, #8]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	e006      	b.n	8002190 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689a      	ldr	r2, [r3, #8]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800218e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	2b02      	cmp	r3, #2
 8002196:	d108      	bne.n	80021aa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	685a      	ldr	r2, [r3, #4]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021a6:	605a      	str	r2, [r3, #4]
 80021a8:	e007      	b.n	80021ba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021b8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6859      	ldr	r1, [r3, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4b1d      	ldr	r3, [pc, #116]	@ (800223c <HAL_I2C_Init+0x134>)
 80021c6:	430b      	orrs	r3, r1
 80021c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	691a      	ldr	r2, [r3, #16]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	695b      	ldr	r3, [r3, #20]
 80021e2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	69d9      	ldr	r1, [r3, #28]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a1a      	ldr	r2, [r3, #32]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	430a      	orrs	r2, r1
 8002202:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f042 0201 	orr.w	r2, r2, #1
 8002212:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2220      	movs	r2, #32
 800221e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	02008000 	.word	0x02008000

08002240 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b20      	cmp	r3, #32
 8002254:	d138      	bne.n	80022c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800225c:	2b01      	cmp	r3, #1
 800225e:	d101      	bne.n	8002264 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002260:	2302      	movs	r3, #2
 8002262:	e032      	b.n	80022ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2224      	movs	r2, #36	@ 0x24
 8002270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 0201 	bic.w	r2, r2, #1
 8002282:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002292:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6819      	ldr	r1, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	430a      	orrs	r2, r1
 80022a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 0201 	orr.w	r2, r2, #1
 80022b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2220      	movs	r2, #32
 80022b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80022c4:	2300      	movs	r3, #0
 80022c6:	e000      	b.n	80022ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80022c8:	2302      	movs	r3, #2
  }
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80022d6:	b480      	push	{r7}
 80022d8:	b085      	sub	sp, #20
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	2b20      	cmp	r3, #32
 80022ea:	d139      	bne.n	8002360 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d101      	bne.n	80022fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80022f6:	2302      	movs	r3, #2
 80022f8:	e033      	b.n	8002362 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2201      	movs	r2, #1
 80022fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2224      	movs	r2, #36	@ 0x24
 8002306:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 0201 	bic.w	r2, r2, #1
 8002318:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002328:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	021b      	lsls	r3, r3, #8
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	4313      	orrs	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68fa      	ldr	r2, [r7, #12]
 800233a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f042 0201 	orr.w	r2, r2, #1
 800234a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2220      	movs	r2, #32
 8002350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800235c:	2300      	movs	r3, #0
 800235e:	e000      	b.n	8002362 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002360:	2302      	movs	r3, #2
  }
}
 8002362:	4618      	mov	r0, r3
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002378:	4b19      	ldr	r3, [pc, #100]	@ (80023e0 <HAL_PWREx_ConfigSupply+0x70>)
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	2b04      	cmp	r3, #4
 8002382:	d00a      	beq.n	800239a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002384:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <HAL_PWREx_ConfigSupply+0x70>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	429a      	cmp	r2, r3
 8002390:	d001      	beq.n	8002396 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e01f      	b.n	80023d6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002396:	2300      	movs	r3, #0
 8002398:	e01d      	b.n	80023d6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800239a:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <HAL_PWREx_ConfigSupply+0x70>)
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	f023 0207 	bic.w	r2, r3, #7
 80023a2:	490f      	ldr	r1, [pc, #60]	@ (80023e0 <HAL_PWREx_ConfigSupply+0x70>)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80023aa:	f7ff fb69 	bl	8001a80 <HAL_GetTick>
 80023ae:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80023b0:	e009      	b.n	80023c6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80023b2:	f7ff fb65 	bl	8001a80 <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023c0:	d901      	bls.n	80023c6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e007      	b.n	80023d6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80023c6:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <HAL_PWREx_ConfigSupply+0x70>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023d2:	d1ee      	bne.n	80023b2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	58024800 	.word	0x58024800

080023e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08c      	sub	sp, #48	@ 0x30
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d102      	bne.n	80023f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	f000 bc48 	b.w	8002c88 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	2b00      	cmp	r3, #0
 8002402:	f000 8088 	beq.w	8002516 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002406:	4b99      	ldr	r3, [pc, #612]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800240e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002410:	4b96      	ldr	r3, [pc, #600]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002414:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002418:	2b10      	cmp	r3, #16
 800241a:	d007      	beq.n	800242c <HAL_RCC_OscConfig+0x48>
 800241c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800241e:	2b18      	cmp	r3, #24
 8002420:	d111      	bne.n	8002446 <HAL_RCC_OscConfig+0x62>
 8002422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002424:	f003 0303 	and.w	r3, r3, #3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d10c      	bne.n	8002446 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800242c:	4b8f      	ldr	r3, [pc, #572]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d06d      	beq.n	8002514 <HAL_RCC_OscConfig+0x130>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d169      	bne.n	8002514 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	f000 bc21 	b.w	8002c88 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800244e:	d106      	bne.n	800245e <HAL_RCC_OscConfig+0x7a>
 8002450:	4b86      	ldr	r3, [pc, #536]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a85      	ldr	r2, [pc, #532]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002456:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800245a:	6013      	str	r3, [r2, #0]
 800245c:	e02e      	b.n	80024bc <HAL_RCC_OscConfig+0xd8>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10c      	bne.n	8002480 <HAL_RCC_OscConfig+0x9c>
 8002466:	4b81      	ldr	r3, [pc, #516]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a80      	ldr	r2, [pc, #512]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 800246c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	4b7e      	ldr	r3, [pc, #504]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a7d      	ldr	r2, [pc, #500]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002478:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800247c:	6013      	str	r3, [r2, #0]
 800247e:	e01d      	b.n	80024bc <HAL_RCC_OscConfig+0xd8>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0xc0>
 800248a:	4b78      	ldr	r3, [pc, #480]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a77      	ldr	r2, [pc, #476]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002490:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	4b75      	ldr	r3, [pc, #468]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a74      	ldr	r2, [pc, #464]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 800249c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024a0:	6013      	str	r3, [r2, #0]
 80024a2:	e00b      	b.n	80024bc <HAL_RCC_OscConfig+0xd8>
 80024a4:	4b71      	ldr	r3, [pc, #452]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a70      	ldr	r2, [pc, #448]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80024aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	4b6e      	ldr	r3, [pc, #440]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a6d      	ldr	r2, [pc, #436]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80024b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d013      	beq.n	80024ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c4:	f7ff fadc 	bl	8001a80 <HAL_GetTick>
 80024c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024cc:	f7ff fad8 	bl	8001a80 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b64      	cmp	r3, #100	@ 0x64
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e3d4      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024de:	4b63      	ldr	r3, [pc, #396]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0f0      	beq.n	80024cc <HAL_RCC_OscConfig+0xe8>
 80024ea:	e014      	b.n	8002516 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ec:	f7ff fac8 	bl	8001a80 <HAL_GetTick>
 80024f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f4:	f7ff fac4 	bl	8001a80 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b64      	cmp	r3, #100	@ 0x64
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e3c0      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002506:	4b59      	ldr	r3, [pc, #356]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1f0      	bne.n	80024f4 <HAL_RCC_OscConfig+0x110>
 8002512:	e000      	b.n	8002516 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002514:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	f000 80ca 	beq.w	80026b8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002524:	4b51      	ldr	r3, [pc, #324]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800252c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800252e:	4b4f      	ldr	r3, [pc, #316]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002532:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002534:	6a3b      	ldr	r3, [r7, #32]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d007      	beq.n	800254a <HAL_RCC_OscConfig+0x166>
 800253a:	6a3b      	ldr	r3, [r7, #32]
 800253c:	2b18      	cmp	r3, #24
 800253e:	d156      	bne.n	80025ee <HAL_RCC_OscConfig+0x20a>
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f003 0303 	and.w	r3, r3, #3
 8002546:	2b00      	cmp	r3, #0
 8002548:	d151      	bne.n	80025ee <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800254a:	4b48      	ldr	r3, [pc, #288]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	2b00      	cmp	r3, #0
 8002554:	d005      	beq.n	8002562 <HAL_RCC_OscConfig+0x17e>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e392      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002562:	4b42      	ldr	r3, [pc, #264]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f023 0219 	bic.w	r2, r3, #25
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	493f      	ldr	r1, [pc, #252]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002570:	4313      	orrs	r3, r2
 8002572:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002574:	f7ff fa84 	bl	8001a80 <HAL_GetTick>
 8002578:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800257c:	f7ff fa80 	bl	8001a80 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e37c      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800258e:	4b37      	ldr	r3, [pc, #220]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0304 	and.w	r3, r3, #4
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259a:	f7ff faa1 	bl	8001ae0 <HAL_GetREVID>
 800259e:	4603      	mov	r3, r0
 80025a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d817      	bhi.n	80025d8 <HAL_RCC_OscConfig+0x1f4>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	2b40      	cmp	r3, #64	@ 0x40
 80025ae:	d108      	bne.n	80025c2 <HAL_RCC_OscConfig+0x1de>
 80025b0:	4b2e      	ldr	r3, [pc, #184]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80025b8:	4a2c      	ldr	r2, [pc, #176]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80025ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025be:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c0:	e07a      	b.n	80026b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c2:	4b2a      	ldr	r3, [pc, #168]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	031b      	lsls	r3, r3, #12
 80025d0:	4926      	ldr	r1, [pc, #152]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025d6:	e06f      	b.n	80026b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d8:	4b24      	ldr	r3, [pc, #144]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	061b      	lsls	r3, r3, #24
 80025e6:	4921      	ldr	r1, [pc, #132]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80025e8:	4313      	orrs	r3, r2
 80025ea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025ec:	e064      	b.n	80026b8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d047      	beq.n	8002686 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025f6:	4b1d      	ldr	r3, [pc, #116]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f023 0219 	bic.w	r2, r3, #25
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	491a      	ldr	r1, [pc, #104]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002604:	4313      	orrs	r3, r2
 8002606:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002608:	f7ff fa3a 	bl	8001a80 <HAL_GetTick>
 800260c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002610:	f7ff fa36 	bl	8001a80 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e332      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002622:	4b12      	ldr	r3, [pc, #72]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0304 	and.w	r3, r3, #4
 800262a:	2b00      	cmp	r3, #0
 800262c:	d0f0      	beq.n	8002610 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800262e:	f7ff fa57 	bl	8001ae0 <HAL_GetREVID>
 8002632:	4603      	mov	r3, r0
 8002634:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002638:	4293      	cmp	r3, r2
 800263a:	d819      	bhi.n	8002670 <HAL_RCC_OscConfig+0x28c>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	2b40      	cmp	r3, #64	@ 0x40
 8002642:	d108      	bne.n	8002656 <HAL_RCC_OscConfig+0x272>
 8002644:	4b09      	ldr	r3, [pc, #36]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800264c:	4a07      	ldr	r2, [pc, #28]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 800264e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002652:	6053      	str	r3, [r2, #4]
 8002654:	e030      	b.n	80026b8 <HAL_RCC_OscConfig+0x2d4>
 8002656:	4b05      	ldr	r3, [pc, #20]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	031b      	lsls	r3, r3, #12
 8002664:	4901      	ldr	r1, [pc, #4]	@ (800266c <HAL_RCC_OscConfig+0x288>)
 8002666:	4313      	orrs	r3, r2
 8002668:	604b      	str	r3, [r1, #4]
 800266a:	e025      	b.n	80026b8 <HAL_RCC_OscConfig+0x2d4>
 800266c:	58024400 	.word	0x58024400
 8002670:	4b9a      	ldr	r3, [pc, #616]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	061b      	lsls	r3, r3, #24
 800267e:	4997      	ldr	r1, [pc, #604]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002680:	4313      	orrs	r3, r2
 8002682:	604b      	str	r3, [r1, #4]
 8002684:	e018      	b.n	80026b8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002686:	4b95      	ldr	r3, [pc, #596]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a94      	ldr	r2, [pc, #592]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 800268c:	f023 0301 	bic.w	r3, r3, #1
 8002690:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002692:	f7ff f9f5 	bl	8001a80 <HAL_GetTick>
 8002696:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002698:	e008      	b.n	80026ac <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800269a:	f7ff f9f1 	bl	8001a80 <HAL_GetTick>
 800269e:	4602      	mov	r2, r0
 80026a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d901      	bls.n	80026ac <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e2ed      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026ac:	4b8b      	ldr	r3, [pc, #556]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0304 	and.w	r3, r3, #4
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1f0      	bne.n	800269a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0310 	and.w	r3, r3, #16
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f000 80a9 	beq.w	8002818 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026c6:	4b85      	ldr	r3, [pc, #532]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026ce:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026d0:	4b82      	ldr	r3, [pc, #520]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80026d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	2b08      	cmp	r3, #8
 80026da:	d007      	beq.n	80026ec <HAL_RCC_OscConfig+0x308>
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	2b18      	cmp	r3, #24
 80026e0:	d13a      	bne.n	8002758 <HAL_RCC_OscConfig+0x374>
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	f003 0303 	and.w	r3, r3, #3
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d135      	bne.n	8002758 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026ec:	4b7b      	ldr	r3, [pc, #492]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d005      	beq.n	8002704 <HAL_RCC_OscConfig+0x320>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	2b80      	cmp	r3, #128	@ 0x80
 80026fe:	d001      	beq.n	8002704 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e2c1      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002704:	f7ff f9ec 	bl	8001ae0 <HAL_GetREVID>
 8002708:	4603      	mov	r3, r0
 800270a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800270e:	4293      	cmp	r3, r2
 8002710:	d817      	bhi.n	8002742 <HAL_RCC_OscConfig+0x35e>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	2b20      	cmp	r3, #32
 8002718:	d108      	bne.n	800272c <HAL_RCC_OscConfig+0x348>
 800271a:	4b70      	ldr	r3, [pc, #448]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002722:	4a6e      	ldr	r2, [pc, #440]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002724:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002728:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800272a:	e075      	b.n	8002818 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800272c:	4b6b      	ldr	r3, [pc, #428]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	069b      	lsls	r3, r3, #26
 800273a:	4968      	ldr	r1, [pc, #416]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 800273c:	4313      	orrs	r3, r2
 800273e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002740:	e06a      	b.n	8002818 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002742:	4b66      	ldr	r3, [pc, #408]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	061b      	lsls	r3, r3, #24
 8002750:	4962      	ldr	r1, [pc, #392]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002752:	4313      	orrs	r3, r2
 8002754:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002756:	e05f      	b.n	8002818 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69db      	ldr	r3, [r3, #28]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d042      	beq.n	80027e6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002760:	4b5e      	ldr	r3, [pc, #376]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a5d      	ldr	r2, [pc, #372]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800276a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276c:	f7ff f988 	bl	8001a80 <HAL_GetTick>
 8002770:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002774:	f7ff f984 	bl	8001a80 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b02      	cmp	r3, #2
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e280      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002786:	4b55      	ldr	r3, [pc, #340]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0f0      	beq.n	8002774 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002792:	f7ff f9a5 	bl	8001ae0 <HAL_GetREVID>
 8002796:	4603      	mov	r3, r0
 8002798:	f241 0203 	movw	r2, #4099	@ 0x1003
 800279c:	4293      	cmp	r3, r2
 800279e:	d817      	bhi.n	80027d0 <HAL_RCC_OscConfig+0x3ec>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	2b20      	cmp	r3, #32
 80027a6:	d108      	bne.n	80027ba <HAL_RCC_OscConfig+0x3d6>
 80027a8:	4b4c      	ldr	r3, [pc, #304]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80027b0:	4a4a      	ldr	r2, [pc, #296]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80027b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80027b6:	6053      	str	r3, [r2, #4]
 80027b8:	e02e      	b.n	8002818 <HAL_RCC_OscConfig+0x434>
 80027ba:	4b48      	ldr	r3, [pc, #288]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	069b      	lsls	r3, r3, #26
 80027c8:	4944      	ldr	r1, [pc, #272]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	604b      	str	r3, [r1, #4]
 80027ce:	e023      	b.n	8002818 <HAL_RCC_OscConfig+0x434>
 80027d0:	4b42      	ldr	r3, [pc, #264]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	061b      	lsls	r3, r3, #24
 80027de:	493f      	ldr	r1, [pc, #252]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	60cb      	str	r3, [r1, #12]
 80027e4:	e018      	b.n	8002818 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80027e6:	4b3d      	ldr	r3, [pc, #244]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a3c      	ldr	r2, [pc, #240]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80027ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f2:	f7ff f945 	bl	8001a80 <HAL_GetTick>
 80027f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80027f8:	e008      	b.n	800280c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80027fa:	f7ff f941 	bl	8001a80 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b02      	cmp	r3, #2
 8002806:	d901      	bls.n	800280c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e23d      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800280c:	4b33      	ldr	r3, [pc, #204]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1f0      	bne.n	80027fa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0308 	and.w	r3, r3, #8
 8002820:	2b00      	cmp	r3, #0
 8002822:	d036      	beq.n	8002892 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	695b      	ldr	r3, [r3, #20]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d019      	beq.n	8002860 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800282c:	4b2b      	ldr	r3, [pc, #172]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 800282e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002830:	4a2a      	ldr	r2, [pc, #168]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002832:	f043 0301 	orr.w	r3, r3, #1
 8002836:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002838:	f7ff f922 	bl	8001a80 <HAL_GetTick>
 800283c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002840:	f7ff f91e 	bl	8001a80 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e21a      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002852:	4b22      	ldr	r3, [pc, #136]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f0      	beq.n	8002840 <HAL_RCC_OscConfig+0x45c>
 800285e:	e018      	b.n	8002892 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002860:	4b1e      	ldr	r3, [pc, #120]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002862:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002864:	4a1d      	ldr	r2, [pc, #116]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002866:	f023 0301 	bic.w	r3, r3, #1
 800286a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800286c:	f7ff f908 	bl	8001a80 <HAL_GetTick>
 8002870:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002874:	f7ff f904 	bl	8001a80 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e200      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002886:	4b15      	ldr	r3, [pc, #84]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 8002888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0320 	and.w	r3, r3, #32
 800289a:	2b00      	cmp	r3, #0
 800289c:	d039      	beq.n	8002912 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d01c      	beq.n	80028e0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028a6:	4b0d      	ldr	r3, [pc, #52]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a0c      	ldr	r2, [pc, #48]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80028ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80028b2:	f7ff f8e5 	bl	8001a80 <HAL_GetTick>
 80028b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028ba:	f7ff f8e1 	bl	8001a80 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e1dd      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80028cc:	4b03      	ldr	r3, [pc, #12]	@ (80028dc <HAL_RCC_OscConfig+0x4f8>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0f0      	beq.n	80028ba <HAL_RCC_OscConfig+0x4d6>
 80028d8:	e01b      	b.n	8002912 <HAL_RCC_OscConfig+0x52e>
 80028da:	bf00      	nop
 80028dc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028e0:	4b9b      	ldr	r3, [pc, #620]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a9a      	ldr	r2, [pc, #616]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 80028e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80028ea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80028ec:	f7ff f8c8 	bl	8001a80 <HAL_GetTick>
 80028f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028f4:	f7ff f8c4 	bl	8001a80 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e1c0      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002906:	4b92      	ldr	r3, [pc, #584]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f0      	bne.n	80028f4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0304 	and.w	r3, r3, #4
 800291a:	2b00      	cmp	r3, #0
 800291c:	f000 8081 	beq.w	8002a22 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002920:	4b8c      	ldr	r3, [pc, #560]	@ (8002b54 <HAL_RCC_OscConfig+0x770>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a8b      	ldr	r2, [pc, #556]	@ (8002b54 <HAL_RCC_OscConfig+0x770>)
 8002926:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800292a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800292c:	f7ff f8a8 	bl	8001a80 <HAL_GetTick>
 8002930:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002932:	e008      	b.n	8002946 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002934:	f7ff f8a4 	bl	8001a80 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b64      	cmp	r3, #100	@ 0x64
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e1a0      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002946:	4b83      	ldr	r3, [pc, #524]	@ (8002b54 <HAL_RCC_OscConfig+0x770>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0f0      	beq.n	8002934 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d106      	bne.n	8002968 <HAL_RCC_OscConfig+0x584>
 800295a:	4b7d      	ldr	r3, [pc, #500]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 800295c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800295e:	4a7c      	ldr	r2, [pc, #496]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	6713      	str	r3, [r2, #112]	@ 0x70
 8002966:	e02d      	b.n	80029c4 <HAL_RCC_OscConfig+0x5e0>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10c      	bne.n	800298a <HAL_RCC_OscConfig+0x5a6>
 8002970:	4b77      	ldr	r3, [pc, #476]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002974:	4a76      	ldr	r2, [pc, #472]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002976:	f023 0301 	bic.w	r3, r3, #1
 800297a:	6713      	str	r3, [r2, #112]	@ 0x70
 800297c:	4b74      	ldr	r3, [pc, #464]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 800297e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002980:	4a73      	ldr	r2, [pc, #460]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002982:	f023 0304 	bic.w	r3, r3, #4
 8002986:	6713      	str	r3, [r2, #112]	@ 0x70
 8002988:	e01c      	b.n	80029c4 <HAL_RCC_OscConfig+0x5e0>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	2b05      	cmp	r3, #5
 8002990:	d10c      	bne.n	80029ac <HAL_RCC_OscConfig+0x5c8>
 8002992:	4b6f      	ldr	r3, [pc, #444]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002996:	4a6e      	ldr	r2, [pc, #440]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002998:	f043 0304 	orr.w	r3, r3, #4
 800299c:	6713      	str	r3, [r2, #112]	@ 0x70
 800299e:	4b6c      	ldr	r3, [pc, #432]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 80029a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029a2:	4a6b      	ldr	r2, [pc, #428]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80029aa:	e00b      	b.n	80029c4 <HAL_RCC_OscConfig+0x5e0>
 80029ac:	4b68      	ldr	r3, [pc, #416]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 80029ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b0:	4a67      	ldr	r2, [pc, #412]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 80029b2:	f023 0301 	bic.w	r3, r3, #1
 80029b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80029b8:	4b65      	ldr	r3, [pc, #404]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 80029ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029bc:	4a64      	ldr	r2, [pc, #400]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 80029be:	f023 0304 	bic.w	r3, r3, #4
 80029c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d015      	beq.n	80029f8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029cc:	f7ff f858 	bl	8001a80 <HAL_GetTick>
 80029d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029d2:	e00a      	b.n	80029ea <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029d4:	f7ff f854 	bl	8001a80 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e14e      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029ea:	4b59      	ldr	r3, [pc, #356]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 80029ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d0ee      	beq.n	80029d4 <HAL_RCC_OscConfig+0x5f0>
 80029f6:	e014      	b.n	8002a22 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f8:	f7ff f842 	bl	8001a80 <HAL_GetTick>
 80029fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029fe:	e00a      	b.n	8002a16 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a00:	f7ff f83e 	bl	8001a80 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e138      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a16:	4b4e      	ldr	r3, [pc, #312]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1ee      	bne.n	8002a00 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 812d 	beq.w	8002c86 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002a2c:	4b48      	ldr	r3, [pc, #288]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a34:	2b18      	cmp	r3, #24
 8002a36:	f000 80bd 	beq.w	8002bb4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	f040 809e 	bne.w	8002b80 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a44:	4b42      	ldr	r3, [pc, #264]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a41      	ldr	r2, [pc, #260]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002a4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a50:	f7ff f816 	bl	8001a80 <HAL_GetTick>
 8002a54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a58:	f7ff f812 	bl	8001a80 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e10e      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a6a:	4b39      	ldr	r3, [pc, #228]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a76:	4b36      	ldr	r3, [pc, #216]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002a78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a7a:	4b37      	ldr	r3, [pc, #220]	@ (8002b58 <HAL_RCC_OscConfig+0x774>)
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002a86:	0112      	lsls	r2, r2, #4
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	4931      	ldr	r1, [pc, #196]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a94:	3b01      	subs	r3, #1
 8002a96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	025b      	lsls	r3, r3, #9
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	431a      	orrs	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	041b      	lsls	r3, r3, #16
 8002aae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	061b      	lsls	r3, r3, #24
 8002abc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002ac0:	4923      	ldr	r1, [pc, #140]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002ac6:	4b22      	ldr	r3, [pc, #136]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aca:	4a21      	ldr	r2, [pc, #132]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002acc:	f023 0301 	bic.w	r3, r3, #1
 8002ad0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002ad4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ad6:	4b21      	ldr	r3, [pc, #132]	@ (8002b5c <HAL_RCC_OscConfig+0x778>)
 8002ad8:	4013      	ands	r3, r2
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002ade:	00d2      	lsls	r2, r2, #3
 8002ae0:	491b      	ldr	r1, [pc, #108]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aea:	f023 020c 	bic.w	r2, r3, #12
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af2:	4917      	ldr	r1, [pc, #92]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002af8:	4b15      	ldr	r3, [pc, #84]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002afc:	f023 0202 	bic.w	r2, r3, #2
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b04:	4912      	ldr	r1, [pc, #72]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002b0a:	4b11      	ldr	r3, [pc, #68]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b0e:	4a10      	ldr	r2, [pc, #64]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b16:	4b0e      	ldr	r3, [pc, #56]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002b22:	4b0b      	ldr	r3, [pc, #44]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b26:	4a0a      	ldr	r2, [pc, #40]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002b2e:	4b08      	ldr	r3, [pc, #32]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b32:	4a07      	ldr	r2, [pc, #28]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b3a:	4b05      	ldr	r3, [pc, #20]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a04      	ldr	r2, [pc, #16]	@ (8002b50 <HAL_RCC_OscConfig+0x76c>)
 8002b40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b46:	f7fe ff9b 	bl	8001a80 <HAL_GetTick>
 8002b4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b4c:	e011      	b.n	8002b72 <HAL_RCC_OscConfig+0x78e>
 8002b4e:	bf00      	nop
 8002b50:	58024400 	.word	0x58024400
 8002b54:	58024800 	.word	0x58024800
 8002b58:	fffffc0c 	.word	0xfffffc0c
 8002b5c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b60:	f7fe ff8e 	bl	8001a80 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e08a      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b72:	4b47      	ldr	r3, [pc, #284]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d0f0      	beq.n	8002b60 <HAL_RCC_OscConfig+0x77c>
 8002b7e:	e082      	b.n	8002c86 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b80:	4b43      	ldr	r3, [pc, #268]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a42      	ldr	r2, [pc, #264]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002b86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b8c:	f7fe ff78 	bl	8001a80 <HAL_GetTick>
 8002b90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b94:	f7fe ff74 	bl	8001a80 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e070      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ba6:	4b3a      	ldr	r3, [pc, #232]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1f0      	bne.n	8002b94 <HAL_RCC_OscConfig+0x7b0>
 8002bb2:	e068      	b.n	8002c86 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002bb4:	4b36      	ldr	r3, [pc, #216]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002bba:	4b35      	ldr	r3, [pc, #212]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d031      	beq.n	8002c2c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	f003 0203 	and.w	r2, r3, #3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d12a      	bne.n	8002c2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	091b      	lsrs	r3, r3, #4
 8002bda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d122      	bne.n	8002c2c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d11a      	bne.n	8002c2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	0a5b      	lsrs	r3, r3, #9
 8002bfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c02:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d111      	bne.n	8002c2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	0c1b      	lsrs	r3, r3, #16
 8002c0c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c14:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d108      	bne.n	8002c2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	0e1b      	lsrs	r3, r3, #24
 8002c1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c26:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d001      	beq.n	8002c30 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e02b      	b.n	8002c88 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002c30:	4b17      	ldr	r3, [pc, #92]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c34:	08db      	lsrs	r3, r3, #3
 8002c36:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c3a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d01f      	beq.n	8002c86 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002c46:	4b12      	ldr	r3, [pc, #72]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4a:	4a11      	ldr	r2, [pc, #68]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
 8002c50:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c52:	f7fe ff15 	bl	8001a80 <HAL_GetTick>
 8002c56:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002c58:	bf00      	nop
 8002c5a:	f7fe ff11 	bl	8001a80 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d0f9      	beq.n	8002c5a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c66:	4b0a      	ldr	r3, [pc, #40]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002c68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c94 <HAL_RCC_OscConfig+0x8b0>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c72:	00d2      	lsls	r2, r2, #3
 8002c74:	4906      	ldr	r1, [pc, #24]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002c7a:	4b05      	ldr	r3, [pc, #20]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	4a04      	ldr	r2, [pc, #16]	@ (8002c90 <HAL_RCC_OscConfig+0x8ac>)
 8002c80:	f043 0301 	orr.w	r3, r3, #1
 8002c84:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3730      	adds	r7, #48	@ 0x30
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	58024400 	.word	0x58024400
 8002c94:	ffff0007 	.word	0xffff0007

08002c98 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e19c      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cac:	4b8a      	ldr	r3, [pc, #552]	@ (8002ed8 <HAL_RCC_ClockConfig+0x240>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 030f 	and.w	r3, r3, #15
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d910      	bls.n	8002cdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cba:	4b87      	ldr	r3, [pc, #540]	@ (8002ed8 <HAL_RCC_ClockConfig+0x240>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f023 020f 	bic.w	r2, r3, #15
 8002cc2:	4985      	ldr	r1, [pc, #532]	@ (8002ed8 <HAL_RCC_ClockConfig+0x240>)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cca:	4b83      	ldr	r3, [pc, #524]	@ (8002ed8 <HAL_RCC_ClockConfig+0x240>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 030f 	and.w	r3, r3, #15
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d001      	beq.n	8002cdc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e184      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d010      	beq.n	8002d0a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	691a      	ldr	r2, [r3, #16]
 8002cec:	4b7b      	ldr	r3, [pc, #492]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d908      	bls.n	8002d0a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002cf8:	4b78      	ldr	r3, [pc, #480]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	4975      	ldr	r1, [pc, #468]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0308 	and.w	r3, r3, #8
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d010      	beq.n	8002d38 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	695a      	ldr	r2, [r3, #20]
 8002d1a:	4b70      	ldr	r3, [pc, #448]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d908      	bls.n	8002d38 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d26:	4b6d      	ldr	r3, [pc, #436]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	496a      	ldr	r1, [pc, #424]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0310 	and.w	r3, r3, #16
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d010      	beq.n	8002d66 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	699a      	ldr	r2, [r3, #24]
 8002d48:	4b64      	ldr	r3, [pc, #400]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d908      	bls.n	8002d66 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d54:	4b61      	ldr	r3, [pc, #388]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d56:	69db      	ldr	r3, [r3, #28]
 8002d58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	495e      	ldr	r1, [pc, #376]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0320 	and.w	r3, r3, #32
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d010      	beq.n	8002d94 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69da      	ldr	r2, [r3, #28]
 8002d76:	4b59      	ldr	r3, [pc, #356]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d908      	bls.n	8002d94 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002d82:	4b56      	ldr	r3, [pc, #344]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d84:	6a1b      	ldr	r3, [r3, #32]
 8002d86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	4953      	ldr	r1, [pc, #332]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d010      	beq.n	8002dc2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68da      	ldr	r2, [r3, #12]
 8002da4:	4b4d      	ldr	r3, [pc, #308]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	f003 030f 	and.w	r3, r3, #15
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d908      	bls.n	8002dc2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db0:	4b4a      	ldr	r3, [pc, #296]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	f023 020f 	bic.w	r2, r3, #15
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	4947      	ldr	r1, [pc, #284]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d055      	beq.n	8002e7a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002dce:	4b43      	ldr	r3, [pc, #268]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	4940      	ldr	r1, [pc, #256]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d107      	bne.n	8002df8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002de8:	4b3c      	ldr	r3, [pc, #240]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d121      	bne.n	8002e38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e0f6      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d107      	bne.n	8002e10 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e00:	4b36      	ldr	r3, [pc, #216]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d115      	bne.n	8002e38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0ea      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d107      	bne.n	8002e28 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002e18:	4b30      	ldr	r3, [pc, #192]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d109      	bne.n	8002e38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0de      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e28:	4b2c      	ldr	r3, [pc, #176]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0304 	and.w	r3, r3, #4
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e0d6      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e38:	4b28      	ldr	r3, [pc, #160]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	f023 0207 	bic.w	r2, r3, #7
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	4925      	ldr	r1, [pc, #148]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e4a:	f7fe fe19 	bl	8001a80 <HAL_GetTick>
 8002e4e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e50:	e00a      	b.n	8002e68 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e52:	f7fe fe15 	bl	8001a80 <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d901      	bls.n	8002e68 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e0be      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e68:	4b1c      	ldr	r3, [pc, #112]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	00db      	lsls	r3, r3, #3
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d1eb      	bne.n	8002e52 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d010      	beq.n	8002ea8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	68da      	ldr	r2, [r3, #12]
 8002e8a:	4b14      	ldr	r3, [pc, #80]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d208      	bcs.n	8002ea8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e96:	4b11      	ldr	r3, [pc, #68]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	f023 020f 	bic.w	r2, r3, #15
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	490e      	ldr	r1, [pc, #56]	@ (8002edc <HAL_RCC_ClockConfig+0x244>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed8 <HAL_RCC_ClockConfig+0x240>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 030f 	and.w	r3, r3, #15
 8002eb0:	683a      	ldr	r2, [r7, #0]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d214      	bcs.n	8002ee0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eb6:	4b08      	ldr	r3, [pc, #32]	@ (8002ed8 <HAL_RCC_ClockConfig+0x240>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f023 020f 	bic.w	r2, r3, #15
 8002ebe:	4906      	ldr	r1, [pc, #24]	@ (8002ed8 <HAL_RCC_ClockConfig+0x240>)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec6:	4b04      	ldr	r3, [pc, #16]	@ (8002ed8 <HAL_RCC_ClockConfig+0x240>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 030f 	and.w	r3, r3, #15
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d005      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e086      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x34e>
 8002ed8:	52002000 	.word	0x52002000
 8002edc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d010      	beq.n	8002f0e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691a      	ldr	r2, [r3, #16]
 8002ef0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d208      	bcs.n	8002f0e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002efc:	4b3c      	ldr	r3, [pc, #240]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	4939      	ldr	r1, [pc, #228]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0308 	and.w	r3, r3, #8
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d010      	beq.n	8002f3c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	695a      	ldr	r2, [r3, #20]
 8002f1e:	4b34      	ldr	r3, [pc, #208]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d208      	bcs.n	8002f3c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f2a:	4b31      	ldr	r3, [pc, #196]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	492e      	ldr	r1, [pc, #184]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0310 	and.w	r3, r3, #16
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d010      	beq.n	8002f6a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	699a      	ldr	r2, [r3, #24]
 8002f4c:	4b28      	ldr	r3, [pc, #160]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f4e:	69db      	ldr	r3, [r3, #28]
 8002f50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d208      	bcs.n	8002f6a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f58:	4b25      	ldr	r3, [pc, #148]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	4922      	ldr	r1, [pc, #136]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0320 	and.w	r3, r3, #32
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d010      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69da      	ldr	r2, [r3, #28]
 8002f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f7c:	6a1b      	ldr	r3, [r3, #32]
 8002f7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d208      	bcs.n	8002f98 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002f86:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f88:	6a1b      	ldr	r3, [r3, #32]
 8002f8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	4917      	ldr	r1, [pc, #92]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002f98:	f000 f834 	bl	8003004 <HAL_RCC_GetSysClockFreq>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	4b14      	ldr	r3, [pc, #80]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	0a1b      	lsrs	r3, r3, #8
 8002fa4:	f003 030f 	and.w	r3, r3, #15
 8002fa8:	4912      	ldr	r1, [pc, #72]	@ (8002ff4 <HAL_RCC_ClockConfig+0x35c>)
 8002faa:	5ccb      	ldrb	r3, [r1, r3]
 8002fac:	f003 031f 	and.w	r3, r3, #31
 8002fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8002fb4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff0 <HAL_RCC_ClockConfig+0x358>)
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	4a0d      	ldr	r2, [pc, #52]	@ (8002ff4 <HAL_RCC_ClockConfig+0x35c>)
 8002fc0:	5cd3      	ldrb	r3, [r2, r3]
 8002fc2:	f003 031f 	and.w	r3, r3, #31
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8002fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff8 <HAL_RCC_ClockConfig+0x360>)
 8002fce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8002ffc <HAL_RCC_ClockConfig+0x364>)
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003000 <HAL_RCC_ClockConfig+0x368>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7fe f886 	bl	80010ec <HAL_InitTick>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3718      	adds	r7, #24
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	58024400 	.word	0x58024400
 8002ff4:	0800931c 	.word	0x0800931c
 8002ff8:	24000004 	.word	0x24000004
 8002ffc:	24000000 	.word	0x24000000
 8003000:	24000008 	.word	0x24000008

08003004 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003004:	b480      	push	{r7}
 8003006:	b089      	sub	sp, #36	@ 0x24
 8003008:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800300a:	4bb3      	ldr	r3, [pc, #716]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003012:	2b18      	cmp	r3, #24
 8003014:	f200 8155 	bhi.w	80032c2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003018:	a201      	add	r2, pc, #4	@ (adr r2, 8003020 <HAL_RCC_GetSysClockFreq+0x1c>)
 800301a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301e:	bf00      	nop
 8003020:	08003085 	.word	0x08003085
 8003024:	080032c3 	.word	0x080032c3
 8003028:	080032c3 	.word	0x080032c3
 800302c:	080032c3 	.word	0x080032c3
 8003030:	080032c3 	.word	0x080032c3
 8003034:	080032c3 	.word	0x080032c3
 8003038:	080032c3 	.word	0x080032c3
 800303c:	080032c3 	.word	0x080032c3
 8003040:	080030ab 	.word	0x080030ab
 8003044:	080032c3 	.word	0x080032c3
 8003048:	080032c3 	.word	0x080032c3
 800304c:	080032c3 	.word	0x080032c3
 8003050:	080032c3 	.word	0x080032c3
 8003054:	080032c3 	.word	0x080032c3
 8003058:	080032c3 	.word	0x080032c3
 800305c:	080032c3 	.word	0x080032c3
 8003060:	080030b1 	.word	0x080030b1
 8003064:	080032c3 	.word	0x080032c3
 8003068:	080032c3 	.word	0x080032c3
 800306c:	080032c3 	.word	0x080032c3
 8003070:	080032c3 	.word	0x080032c3
 8003074:	080032c3 	.word	0x080032c3
 8003078:	080032c3 	.word	0x080032c3
 800307c:	080032c3 	.word	0x080032c3
 8003080:	080030b7 	.word	0x080030b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003084:	4b94      	ldr	r3, [pc, #592]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0320 	and.w	r3, r3, #32
 800308c:	2b00      	cmp	r3, #0
 800308e:	d009      	beq.n	80030a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003090:	4b91      	ldr	r3, [pc, #580]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	08db      	lsrs	r3, r3, #3
 8003096:	f003 0303 	and.w	r3, r3, #3
 800309a:	4a90      	ldr	r2, [pc, #576]	@ (80032dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800309c:	fa22 f303 	lsr.w	r3, r2, r3
 80030a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80030a2:	e111      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80030a4:	4b8d      	ldr	r3, [pc, #564]	@ (80032dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80030a6:	61bb      	str	r3, [r7, #24]
      break;
 80030a8:	e10e      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80030aa:	4b8d      	ldr	r3, [pc, #564]	@ (80032e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80030ac:	61bb      	str	r3, [r7, #24]
      break;
 80030ae:	e10b      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80030b0:	4b8c      	ldr	r3, [pc, #560]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80030b2:	61bb      	str	r3, [r7, #24]
      break;
 80030b4:	e108      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80030b6:	4b88      	ldr	r3, [pc, #544]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80030c0:	4b85      	ldr	r3, [pc, #532]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c4:	091b      	lsrs	r3, r3, #4
 80030c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030ca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80030cc:	4b82      	ldr	r3, [pc, #520]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d0:	f003 0301 	and.w	r3, r3, #1
 80030d4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80030d6:	4b80      	ldr	r3, [pc, #512]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030da:	08db      	lsrs	r3, r3, #3
 80030dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	fb02 f303 	mul.w	r3, r2, r3
 80030e6:	ee07 3a90 	vmov	s15, r3
 80030ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f000 80e1 	beq.w	80032bc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	f000 8083 	beq.w	8003208 <HAL_RCC_GetSysClockFreq+0x204>
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	2b02      	cmp	r3, #2
 8003106:	f200 80a1 	bhi.w	800324c <HAL_RCC_GetSysClockFreq+0x248>
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d003      	beq.n	8003118 <HAL_RCC_GetSysClockFreq+0x114>
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d056      	beq.n	80031c4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003116:	e099      	b.n	800324c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003118:	4b6f      	ldr	r3, [pc, #444]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0320 	and.w	r3, r3, #32
 8003120:	2b00      	cmp	r3, #0
 8003122:	d02d      	beq.n	8003180 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003124:	4b6c      	ldr	r3, [pc, #432]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	08db      	lsrs	r3, r3, #3
 800312a:	f003 0303 	and.w	r3, r3, #3
 800312e:	4a6b      	ldr	r2, [pc, #428]	@ (80032dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003130:	fa22 f303 	lsr.w	r3, r2, r3
 8003134:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	ee07 3a90 	vmov	s15, r3
 800313c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	ee07 3a90 	vmov	s15, r3
 8003146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800314a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800314e:	4b62      	ldr	r3, [pc, #392]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003156:	ee07 3a90 	vmov	s15, r3
 800315a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800315e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003162:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80032e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800316a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800316e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800317e:	e087      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	ee07 3a90 	vmov	s15, r3
 8003186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800318a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80032ec <HAL_RCC_GetSysClockFreq+0x2e8>
 800318e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003192:	4b51      	ldr	r3, [pc, #324]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800319a:	ee07 3a90 	vmov	s15, r3
 800319e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80031a6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80032e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80031c2:	e065      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	ee07 3a90 	vmov	s15, r3
 80031ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80032f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80031d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031d6:	4b40      	ldr	r3, [pc, #256]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031de:	ee07 3a90 	vmov	s15, r3
 80031e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80031ea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80032e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003202:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003206:	e043      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	ee07 3a90 	vmov	s15, r3
 800320e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003212:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80032f4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800321a:	4b2f      	ldr	r3, [pc, #188]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800321c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003222:	ee07 3a90 	vmov	s15, r3
 8003226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800322a:	ed97 6a02 	vldr	s12, [r7, #8]
 800322e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80032e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800323a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800323e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003246:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800324a:	e021      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	ee07 3a90 	vmov	s15, r3
 8003252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003256:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80032f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800325a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800325e:	4b1e      	ldr	r3, [pc, #120]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003266:	ee07 3a90 	vmov	s15, r3
 800326a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800326e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003272:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80032e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800327a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800327e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800328a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800328e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003290:	4b11      	ldr	r3, [pc, #68]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003294:	0a5b      	lsrs	r3, r3, #9
 8003296:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800329a:	3301      	adds	r3, #1
 800329c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	ee07 3a90 	vmov	s15, r3
 80032a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80032ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032b4:	ee17 3a90 	vmov	r3, s15
 80032b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80032ba:	e005      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80032bc:	2300      	movs	r3, #0
 80032be:	61bb      	str	r3, [r7, #24]
      break;
 80032c0:	e002      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80032c2:	4b07      	ldr	r3, [pc, #28]	@ (80032e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80032c4:	61bb      	str	r3, [r7, #24]
      break;
 80032c6:	bf00      	nop
  }

  return sysclockfreq;
 80032c8:	69bb      	ldr	r3, [r7, #24]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3724      	adds	r7, #36	@ 0x24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	58024400 	.word	0x58024400
 80032dc:	03d09000 	.word	0x03d09000
 80032e0:	003d0900 	.word	0x003d0900
 80032e4:	016e3600 	.word	0x016e3600
 80032e8:	46000000 	.word	0x46000000
 80032ec:	4c742400 	.word	0x4c742400
 80032f0:	4a742400 	.word	0x4a742400
 80032f4:	4bb71b00 	.word	0x4bb71b00

080032f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80032fe:	f7ff fe81 	bl	8003004 <HAL_RCC_GetSysClockFreq>
 8003302:	4602      	mov	r2, r0
 8003304:	4b10      	ldr	r3, [pc, #64]	@ (8003348 <HAL_RCC_GetHCLKFreq+0x50>)
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	0a1b      	lsrs	r3, r3, #8
 800330a:	f003 030f 	and.w	r3, r3, #15
 800330e:	490f      	ldr	r1, [pc, #60]	@ (800334c <HAL_RCC_GetHCLKFreq+0x54>)
 8003310:	5ccb      	ldrb	r3, [r1, r3]
 8003312:	f003 031f 	and.w	r3, r3, #31
 8003316:	fa22 f303 	lsr.w	r3, r2, r3
 800331a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800331c:	4b0a      	ldr	r3, [pc, #40]	@ (8003348 <HAL_RCC_GetHCLKFreq+0x50>)
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	f003 030f 	and.w	r3, r3, #15
 8003324:	4a09      	ldr	r2, [pc, #36]	@ (800334c <HAL_RCC_GetHCLKFreq+0x54>)
 8003326:	5cd3      	ldrb	r3, [r2, r3]
 8003328:	f003 031f 	and.w	r3, r3, #31
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	fa22 f303 	lsr.w	r3, r2, r3
 8003332:	4a07      	ldr	r2, [pc, #28]	@ (8003350 <HAL_RCC_GetHCLKFreq+0x58>)
 8003334:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003336:	4a07      	ldr	r2, [pc, #28]	@ (8003354 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800333c:	4b04      	ldr	r3, [pc, #16]	@ (8003350 <HAL_RCC_GetHCLKFreq+0x58>)
 800333e:	681b      	ldr	r3, [r3, #0]
}
 8003340:	4618      	mov	r0, r3
 8003342:	3708      	adds	r7, #8
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	58024400 	.word	0x58024400
 800334c:	0800931c 	.word	0x0800931c
 8003350:	24000004 	.word	0x24000004
 8003354:	24000000 	.word	0x24000000

08003358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800335c:	f7ff ffcc 	bl	80032f8 <HAL_RCC_GetHCLKFreq>
 8003360:	4602      	mov	r2, r0
 8003362:	4b06      	ldr	r3, [pc, #24]	@ (800337c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	091b      	lsrs	r3, r3, #4
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	4904      	ldr	r1, [pc, #16]	@ (8003380 <HAL_RCC_GetPCLK1Freq+0x28>)
 800336e:	5ccb      	ldrb	r3, [r1, r3]
 8003370:	f003 031f 	and.w	r3, r3, #31
 8003374:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003378:	4618      	mov	r0, r3
 800337a:	bd80      	pop	{r7, pc}
 800337c:	58024400 	.word	0x58024400
 8003380:	0800931c 	.word	0x0800931c

08003384 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003388:	f7ff ffb6 	bl	80032f8 <HAL_RCC_GetHCLKFreq>
 800338c:	4602      	mov	r2, r0
 800338e:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	0a1b      	lsrs	r3, r3, #8
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	4904      	ldr	r1, [pc, #16]	@ (80033ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800339a:	5ccb      	ldrb	r3, [r1, r3]
 800339c:	f003 031f 	and.w	r3, r3, #31
 80033a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	58024400 	.word	0x58024400
 80033ac:	0800931c 	.word	0x0800931c

080033b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	223f      	movs	r2, #63	@ 0x3f
 80033be:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80033c0:	4b1a      	ldr	r3, [pc, #104]	@ (800342c <HAL_RCC_GetClockConfig+0x7c>)
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	f003 0207 	and.w	r2, r3, #7
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80033cc:	4b17      	ldr	r3, [pc, #92]	@ (800342c <HAL_RCC_GetClockConfig+0x7c>)
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80033d8:	4b14      	ldr	r3, [pc, #80]	@ (800342c <HAL_RCC_GetClockConfig+0x7c>)
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	f003 020f 	and.w	r2, r3, #15
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80033e4:	4b11      	ldr	r3, [pc, #68]	@ (800342c <HAL_RCC_GetClockConfig+0x7c>)
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80033f0:	4b0e      	ldr	r3, [pc, #56]	@ (800342c <HAL_RCC_GetClockConfig+0x7c>)
 80033f2:	69db      	ldr	r3, [r3, #28]
 80033f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80033fc:	4b0b      	ldr	r3, [pc, #44]	@ (800342c <HAL_RCC_GetClockConfig+0x7c>)
 80033fe:	69db      	ldr	r3, [r3, #28]
 8003400:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003408:	4b08      	ldr	r3, [pc, #32]	@ (800342c <HAL_RCC_GetClockConfig+0x7c>)
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003414:	4b06      	ldr	r3, [pc, #24]	@ (8003430 <HAL_RCC_GetClockConfig+0x80>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 020f 	and.w	r2, r3, #15
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	601a      	str	r2, [r3, #0]
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	58024400 	.word	0x58024400
 8003430:	52002000 	.word	0x52002000

08003434 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003438:	b0ca      	sub	sp, #296	@ 0x128
 800343a:	af00      	add	r7, sp, #0
 800343c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003440:	2300      	movs	r3, #0
 8003442:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003446:	2300      	movs	r3, #0
 8003448:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800344c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003454:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003458:	2500      	movs	r5, #0
 800345a:	ea54 0305 	orrs.w	r3, r4, r5
 800345e:	d049      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003464:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003466:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800346a:	d02f      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800346c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003470:	d828      	bhi.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003472:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003476:	d01a      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003478:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800347c:	d822      	bhi.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800347e:	2b00      	cmp	r3, #0
 8003480:	d003      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003482:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003486:	d007      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003488:	e01c      	b.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800348a:	4bb8      	ldr	r3, [pc, #736]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800348c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800348e:	4ab7      	ldr	r2, [pc, #732]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003490:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003494:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003496:	e01a      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800349c:	3308      	adds	r3, #8
 800349e:	2102      	movs	r1, #2
 80034a0:	4618      	mov	r0, r3
 80034a2:	f002 fb61 	bl	8005b68 <RCCEx_PLL2_Config>
 80034a6:	4603      	mov	r3, r0
 80034a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034ac:	e00f      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b2:	3328      	adds	r3, #40	@ 0x28
 80034b4:	2102      	movs	r1, #2
 80034b6:	4618      	mov	r0, r3
 80034b8:	f002 fc08 	bl	8005ccc <RCCEx_PLL3_Config>
 80034bc:	4603      	mov	r3, r0
 80034be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034c2:	e004      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034ca:	e000      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80034cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d10a      	bne.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80034d6:	4ba5      	ldr	r3, [pc, #660]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80034de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034e4:	4aa1      	ldr	r2, [pc, #644]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034e6:	430b      	orrs	r3, r1
 80034e8:	6513      	str	r3, [r2, #80]	@ 0x50
 80034ea:	e003      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80034f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003500:	f04f 0900 	mov.w	r9, #0
 8003504:	ea58 0309 	orrs.w	r3, r8, r9
 8003508:	d047      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800350a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800350e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003510:	2b04      	cmp	r3, #4
 8003512:	d82a      	bhi.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003514:	a201      	add	r2, pc, #4	@ (adr r2, 800351c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800351a:	bf00      	nop
 800351c:	08003531 	.word	0x08003531
 8003520:	0800353f 	.word	0x0800353f
 8003524:	08003555 	.word	0x08003555
 8003528:	08003573 	.word	0x08003573
 800352c:	08003573 	.word	0x08003573
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003530:	4b8e      	ldr	r3, [pc, #568]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003534:	4a8d      	ldr	r2, [pc, #564]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003536:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800353a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800353c:	e01a      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800353e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003542:	3308      	adds	r3, #8
 8003544:	2100      	movs	r1, #0
 8003546:	4618      	mov	r0, r3
 8003548:	f002 fb0e 	bl	8005b68 <RCCEx_PLL2_Config>
 800354c:	4603      	mov	r3, r0
 800354e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003552:	e00f      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003558:	3328      	adds	r3, #40	@ 0x28
 800355a:	2100      	movs	r1, #0
 800355c:	4618      	mov	r0, r3
 800355e:	f002 fbb5 	bl	8005ccc <RCCEx_PLL3_Config>
 8003562:	4603      	mov	r3, r0
 8003564:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003568:	e004      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003570:	e000      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003572:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003574:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003578:	2b00      	cmp	r3, #0
 800357a:	d10a      	bne.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800357c:	4b7b      	ldr	r3, [pc, #492]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800357e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003580:	f023 0107 	bic.w	r1, r3, #7
 8003584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358a:	4a78      	ldr	r2, [pc, #480]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800358c:	430b      	orrs	r3, r1
 800358e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003590:	e003      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003592:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003596:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800359a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800359e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80035a6:	f04f 0b00 	mov.w	fp, #0
 80035aa:	ea5a 030b 	orrs.w	r3, sl, fp
 80035ae:	d04c      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80035b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ba:	d030      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80035bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035c0:	d829      	bhi.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80035c4:	d02d      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80035c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80035c8:	d825      	bhi.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035ca:	2b80      	cmp	r3, #128	@ 0x80
 80035cc:	d018      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80035ce:	2b80      	cmp	r3, #128	@ 0x80
 80035d0:	d821      	bhi.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d002      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80035d6:	2b40      	cmp	r3, #64	@ 0x40
 80035d8:	d007      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80035da:	e01c      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035dc:	4b63      	ldr	r3, [pc, #396]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e0:	4a62      	ldr	r2, [pc, #392]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035e8:	e01c      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ee:	3308      	adds	r3, #8
 80035f0:	2100      	movs	r1, #0
 80035f2:	4618      	mov	r0, r3
 80035f4:	f002 fab8 	bl	8005b68 <RCCEx_PLL2_Config>
 80035f8:	4603      	mov	r3, r0
 80035fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035fe:	e011      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003604:	3328      	adds	r3, #40	@ 0x28
 8003606:	2100      	movs	r1, #0
 8003608:	4618      	mov	r0, r3
 800360a:	f002 fb5f 	bl	8005ccc <RCCEx_PLL3_Config>
 800360e:	4603      	mov	r3, r0
 8003610:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003614:	e006      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800361c:	e002      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800361e:	bf00      	nop
 8003620:	e000      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003622:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003624:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003628:	2b00      	cmp	r3, #0
 800362a:	d10a      	bne.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800362c:	4b4f      	ldr	r3, [pc, #316]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800362e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003630:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800363a:	4a4c      	ldr	r2, [pc, #304]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800363c:	430b      	orrs	r3, r1
 800363e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003640:	e003      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003646:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800364a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800364e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003652:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003656:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800365a:	2300      	movs	r3, #0
 800365c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003660:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003664:	460b      	mov	r3, r1
 8003666:	4313      	orrs	r3, r2
 8003668:	d053      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800366a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800366e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003672:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003676:	d035      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003678:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800367c:	d82e      	bhi.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800367e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003682:	d031      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003684:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003688:	d828      	bhi.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800368a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800368e:	d01a      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003690:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003694:	d822      	bhi.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003696:	2b00      	cmp	r3, #0
 8003698:	d003      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800369a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800369e:	d007      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80036a0:	e01c      	b.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036a2:	4b32      	ldr	r3, [pc, #200]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a6:	4a31      	ldr	r2, [pc, #196]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036ae:	e01c      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b4:	3308      	adds	r3, #8
 80036b6:	2100      	movs	r1, #0
 80036b8:	4618      	mov	r0, r3
 80036ba:	f002 fa55 	bl	8005b68 <RCCEx_PLL2_Config>
 80036be:	4603      	mov	r3, r0
 80036c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036c4:	e011      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ca:	3328      	adds	r3, #40	@ 0x28
 80036cc:	2100      	movs	r1, #0
 80036ce:	4618      	mov	r0, r3
 80036d0:	f002 fafc 	bl	8005ccc <RCCEx_PLL3_Config>
 80036d4:	4603      	mov	r3, r0
 80036d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036da:	e006      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036e2:	e002      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80036e4:	bf00      	nop
 80036e6:	e000      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80036e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10b      	bne.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80036f2:	4b1e      	ldr	r3, [pc, #120]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036f6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80036fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003702:	4a1a      	ldr	r2, [pc, #104]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003704:	430b      	orrs	r3, r1
 8003706:	6593      	str	r3, [r2, #88]	@ 0x58
 8003708:	e003      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800370a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800370e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800371e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003722:	2300      	movs	r3, #0
 8003724:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003728:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800372c:	460b      	mov	r3, r1
 800372e:	4313      	orrs	r3, r2
 8003730:	d056      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003736:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800373a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800373e:	d038      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003740:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003744:	d831      	bhi.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003746:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800374a:	d034      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800374c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003750:	d82b      	bhi.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003752:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003756:	d01d      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003758:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800375c:	d825      	bhi.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800375e:	2b00      	cmp	r3, #0
 8003760:	d006      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003762:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003766:	d00a      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003768:	e01f      	b.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800376a:	bf00      	nop
 800376c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003770:	4ba2      	ldr	r3, [pc, #648]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003774:	4aa1      	ldr	r2, [pc, #644]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800377a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800377c:	e01c      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800377e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003782:	3308      	adds	r3, #8
 8003784:	2100      	movs	r1, #0
 8003786:	4618      	mov	r0, r3
 8003788:	f002 f9ee 	bl	8005b68 <RCCEx_PLL2_Config>
 800378c:	4603      	mov	r3, r0
 800378e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003792:	e011      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003798:	3328      	adds	r3, #40	@ 0x28
 800379a:	2100      	movs	r1, #0
 800379c:	4618      	mov	r0, r3
 800379e:	f002 fa95 	bl	8005ccc <RCCEx_PLL3_Config>
 80037a2:	4603      	mov	r3, r0
 80037a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037a8:	e006      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037b0:	e002      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80037b2:	bf00      	nop
 80037b4:	e000      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80037b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d10b      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80037c0:	4b8e      	ldr	r3, [pc, #568]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80037c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037cc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037d0:	4a8a      	ldr	r2, [pc, #552]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037d2:	430b      	orrs	r3, r1
 80037d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80037d6:	e003      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80037e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80037ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80037f0:	2300      	movs	r3, #0
 80037f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80037f6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80037fa:	460b      	mov	r3, r1
 80037fc:	4313      	orrs	r3, r2
 80037fe:	d03a      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003806:	2b30      	cmp	r3, #48	@ 0x30
 8003808:	d01f      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800380a:	2b30      	cmp	r3, #48	@ 0x30
 800380c:	d819      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800380e:	2b20      	cmp	r3, #32
 8003810:	d00c      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003812:	2b20      	cmp	r3, #32
 8003814:	d815      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003816:	2b00      	cmp	r3, #0
 8003818:	d019      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800381a:	2b10      	cmp	r3, #16
 800381c:	d111      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800381e:	4b77      	ldr	r3, [pc, #476]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003822:	4a76      	ldr	r2, [pc, #472]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003824:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003828:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800382a:	e011      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800382c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003830:	3308      	adds	r3, #8
 8003832:	2102      	movs	r1, #2
 8003834:	4618      	mov	r0, r3
 8003836:	f002 f997 	bl	8005b68 <RCCEx_PLL2_Config>
 800383a:	4603      	mov	r3, r0
 800383c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003840:	e006      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003848:	e002      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800384a:	bf00      	nop
 800384c:	e000      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800384e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10a      	bne.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003858:	4b68      	ldr	r3, [pc, #416]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800385a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800385c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003866:	4a65      	ldr	r2, [pc, #404]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003868:	430b      	orrs	r3, r1
 800386a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800386c:	e003      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800386e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003872:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003882:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003886:	2300      	movs	r3, #0
 8003888:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800388c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003890:	460b      	mov	r3, r1
 8003892:	4313      	orrs	r3, r2
 8003894:	d051      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800389c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038a0:	d035      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80038a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038a6:	d82e      	bhi.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038ac:	d031      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80038ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038b2:	d828      	bhi.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038b8:	d01a      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80038ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038be:	d822      	bhi.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d003      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80038c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038c8:	d007      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80038ca:	e01c      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038cc:	4b4b      	ldr	r3, [pc, #300]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d0:	4a4a      	ldr	r2, [pc, #296]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038d8:	e01c      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038de:	3308      	adds	r3, #8
 80038e0:	2100      	movs	r1, #0
 80038e2:	4618      	mov	r0, r3
 80038e4:	f002 f940 	bl	8005b68 <RCCEx_PLL2_Config>
 80038e8:	4603      	mov	r3, r0
 80038ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038ee:	e011      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f4:	3328      	adds	r3, #40	@ 0x28
 80038f6:	2100      	movs	r1, #0
 80038f8:	4618      	mov	r0, r3
 80038fa:	f002 f9e7 	bl	8005ccc <RCCEx_PLL3_Config>
 80038fe:	4603      	mov	r3, r0
 8003900:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003904:	e006      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800390c:	e002      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800390e:	bf00      	nop
 8003910:	e000      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003912:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003914:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10a      	bne.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800391c:	4b37      	ldr	r3, [pc, #220]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800391e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003920:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800392a:	4a34      	ldr	r2, [pc, #208]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800392c:	430b      	orrs	r3, r1
 800392e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003930:	e003      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003936:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800393a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003942:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003946:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800394a:	2300      	movs	r3, #0
 800394c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003950:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003954:	460b      	mov	r3, r1
 8003956:	4313      	orrs	r3, r2
 8003958:	d056      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800395a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800395e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003960:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003964:	d033      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003966:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800396a:	d82c      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800396c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003970:	d02f      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003972:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003976:	d826      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003978:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800397c:	d02b      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800397e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003982:	d820      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003984:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003988:	d012      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800398a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800398e:	d81a      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003990:	2b00      	cmp	r3, #0
 8003992:	d022      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003994:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003998:	d115      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800399a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399e:	3308      	adds	r3, #8
 80039a0:	2101      	movs	r1, #1
 80039a2:	4618      	mov	r0, r3
 80039a4:	f002 f8e0 	bl	8005b68 <RCCEx_PLL2_Config>
 80039a8:	4603      	mov	r3, r0
 80039aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039ae:	e015      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b4:	3328      	adds	r3, #40	@ 0x28
 80039b6:	2101      	movs	r1, #1
 80039b8:	4618      	mov	r0, r3
 80039ba:	f002 f987 	bl	8005ccc <RCCEx_PLL3_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039c4:	e00a      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039cc:	e006      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039ce:	bf00      	nop
 80039d0:	e004      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039d2:	bf00      	nop
 80039d4:	e002      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039d6:	bf00      	nop
 80039d8:	e000      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10d      	bne.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80039e4:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039e8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80039ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039f2:	4a02      	ldr	r2, [pc, #8]	@ (80039fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039f4:	430b      	orrs	r3, r1
 80039f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80039f8:	e006      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80039fa:	bf00      	nop
 80039fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a10:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003a14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a18:	2300      	movs	r3, #0
 8003a1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a1e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003a22:	460b      	mov	r3, r1
 8003a24:	4313      	orrs	r3, r2
 8003a26:	d055      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a34:	d033      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003a36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a3a:	d82c      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a40:	d02f      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a46:	d826      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a48:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a4c:	d02b      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003a4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a52:	d820      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a58:	d012      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003a5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a5e:	d81a      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d022      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003a64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a68:	d115      	bne.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6e:	3308      	adds	r3, #8
 8003a70:	2101      	movs	r1, #1
 8003a72:	4618      	mov	r0, r3
 8003a74:	f002 f878 	bl	8005b68 <RCCEx_PLL2_Config>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003a7e:	e015      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a84:	3328      	adds	r3, #40	@ 0x28
 8003a86:	2101      	movs	r1, #1
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f002 f91f 	bl	8005ccc <RCCEx_PLL3_Config>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003a94:	e00a      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a9c:	e006      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a9e:	bf00      	nop
 8003aa0:	e004      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003aa2:	bf00      	nop
 8003aa4:	e002      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003aa6:	bf00      	nop
 8003aa8:	e000      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003aaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10b      	bne.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ab4:	4ba3      	ldr	r3, [pc, #652]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ac0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003ac4:	4a9f      	ldr	r2, [pc, #636]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ac6:	430b      	orrs	r3, r1
 8003ac8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aca:	e003      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003acc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ad0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003adc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003ae0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003aea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003aee:	460b      	mov	r3, r1
 8003af0:	4313      	orrs	r3, r2
 8003af2:	d037      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003afe:	d00e      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003b00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b04:	d816      	bhi.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d018      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003b0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b0e:	d111      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b10:	4b8c      	ldr	r3, [pc, #560]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b14:	4a8b      	ldr	r2, [pc, #556]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b1c:	e00f      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b22:	3308      	adds	r3, #8
 8003b24:	2101      	movs	r1, #1
 8003b26:	4618      	mov	r0, r3
 8003b28:	f002 f81e 	bl	8005b68 <RCCEx_PLL2_Config>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b32:	e004      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b3a:	e000      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003b3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10a      	bne.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b46:	4b7f      	ldr	r3, [pc, #508]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b4a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b54:	4a7b      	ldr	r2, [pc, #492]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b56:	430b      	orrs	r3, r1
 8003b58:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b5a:	e003      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003b70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b74:	2300      	movs	r3, #0
 8003b76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003b7a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4313      	orrs	r3, r2
 8003b82:	d039      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b8a:	2b03      	cmp	r3, #3
 8003b8c:	d81c      	bhi.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b94 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b94:	08003bd1 	.word	0x08003bd1
 8003b98:	08003ba5 	.word	0x08003ba5
 8003b9c:	08003bb3 	.word	0x08003bb3
 8003ba0:	08003bd1 	.word	0x08003bd1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ba4:	4b67      	ldr	r3, [pc, #412]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba8:	4a66      	ldr	r2, [pc, #408]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003baa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003bb0:	e00f      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb6:	3308      	adds	r3, #8
 8003bb8:	2102      	movs	r1, #2
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f001 ffd4 	bl	8005b68 <RCCEx_PLL2_Config>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003bc6:	e004      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bce:	e000      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003bd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10a      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003bda:	4b5a      	ldr	r3, [pc, #360]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bde:	f023 0103 	bic.w	r1, r3, #3
 8003be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003be8:	4a56      	ldr	r2, [pc, #344]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bea:	430b      	orrs	r3, r1
 8003bec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bee:	e003      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bf4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c00:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003c04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c08:	2300      	movs	r3, #0
 8003c0a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c0e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003c12:	460b      	mov	r3, r1
 8003c14:	4313      	orrs	r3, r2
 8003c16:	f000 809f 	beq.w	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c1a:	4b4b      	ldr	r3, [pc, #300]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a4a      	ldr	r2, [pc, #296]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c26:	f7fd ff2b 	bl	8001a80 <HAL_GetTick>
 8003c2a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c2e:	e00b      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c30:	f7fd ff26 	bl	8001a80 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b64      	cmp	r3, #100	@ 0x64
 8003c3e:	d903      	bls.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c46:	e005      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c48:	4b3f      	ldr	r3, [pc, #252]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0ed      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003c54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d179      	bne.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c5c:	4b39      	ldr	r3, [pc, #228]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c5e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c68:	4053      	eors	r3, r2
 8003c6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d015      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c72:	4b34      	ldr	r3, [pc, #208]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c7a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c7e:	4b31      	ldr	r3, [pc, #196]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c82:	4a30      	ldr	r2, [pc, #192]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c88:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c8a:	4b2e      	ldr	r3, [pc, #184]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c8e:	4a2d      	ldr	r2, [pc, #180]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c94:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003c96:	4a2b      	ldr	r2, [pc, #172]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c98:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c9c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003caa:	d118      	bne.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cac:	f7fd fee8 	bl	8001a80 <HAL_GetTick>
 8003cb0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cb4:	e00d      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb6:	f7fd fee3 	bl	8001a80 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003cc0:	1ad2      	subs	r2, r2, r3
 8003cc2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d903      	bls.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003cd0:	e005      	b.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d0eb      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003cde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d129      	bne.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cf6:	d10e      	bne.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003cf8:	4b12      	ldr	r3, [pc, #72]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d04:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d08:	091a      	lsrs	r2, r3, #4
 8003d0a:	4b10      	ldr	r3, [pc, #64]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	4a0d      	ldr	r2, [pc, #52]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d10:	430b      	orrs	r3, r1
 8003d12:	6113      	str	r3, [r2, #16]
 8003d14:	e005      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003d16:	4b0b      	ldr	r3, [pc, #44]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d20:	6113      	str	r3, [r2, #16]
 8003d22:	4b08      	ldr	r3, [pc, #32]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d24:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d32:	4a04      	ldr	r2, [pc, #16]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d34:	430b      	orrs	r3, r1
 8003d36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d38:	e00e      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003d42:	e009      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003d44:	58024400 	.word	0x58024400
 8003d48:	58024800 	.word	0x58024800
 8003d4c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d60:	f002 0301 	and.w	r3, r2, #1
 8003d64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d68:	2300      	movs	r3, #0
 8003d6a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d6e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d72:	460b      	mov	r3, r1
 8003d74:	4313      	orrs	r3, r2
 8003d76:	f000 8089 	beq.w	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d80:	2b28      	cmp	r3, #40	@ 0x28
 8003d82:	d86b      	bhi.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003d84:	a201      	add	r2, pc, #4	@ (adr r2, 8003d8c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d8a:	bf00      	nop
 8003d8c:	08003e65 	.word	0x08003e65
 8003d90:	08003e5d 	.word	0x08003e5d
 8003d94:	08003e5d 	.word	0x08003e5d
 8003d98:	08003e5d 	.word	0x08003e5d
 8003d9c:	08003e5d 	.word	0x08003e5d
 8003da0:	08003e5d 	.word	0x08003e5d
 8003da4:	08003e5d 	.word	0x08003e5d
 8003da8:	08003e5d 	.word	0x08003e5d
 8003dac:	08003e31 	.word	0x08003e31
 8003db0:	08003e5d 	.word	0x08003e5d
 8003db4:	08003e5d 	.word	0x08003e5d
 8003db8:	08003e5d 	.word	0x08003e5d
 8003dbc:	08003e5d 	.word	0x08003e5d
 8003dc0:	08003e5d 	.word	0x08003e5d
 8003dc4:	08003e5d 	.word	0x08003e5d
 8003dc8:	08003e5d 	.word	0x08003e5d
 8003dcc:	08003e47 	.word	0x08003e47
 8003dd0:	08003e5d 	.word	0x08003e5d
 8003dd4:	08003e5d 	.word	0x08003e5d
 8003dd8:	08003e5d 	.word	0x08003e5d
 8003ddc:	08003e5d 	.word	0x08003e5d
 8003de0:	08003e5d 	.word	0x08003e5d
 8003de4:	08003e5d 	.word	0x08003e5d
 8003de8:	08003e5d 	.word	0x08003e5d
 8003dec:	08003e65 	.word	0x08003e65
 8003df0:	08003e5d 	.word	0x08003e5d
 8003df4:	08003e5d 	.word	0x08003e5d
 8003df8:	08003e5d 	.word	0x08003e5d
 8003dfc:	08003e5d 	.word	0x08003e5d
 8003e00:	08003e5d 	.word	0x08003e5d
 8003e04:	08003e5d 	.word	0x08003e5d
 8003e08:	08003e5d 	.word	0x08003e5d
 8003e0c:	08003e65 	.word	0x08003e65
 8003e10:	08003e5d 	.word	0x08003e5d
 8003e14:	08003e5d 	.word	0x08003e5d
 8003e18:	08003e5d 	.word	0x08003e5d
 8003e1c:	08003e5d 	.word	0x08003e5d
 8003e20:	08003e5d 	.word	0x08003e5d
 8003e24:	08003e5d 	.word	0x08003e5d
 8003e28:	08003e5d 	.word	0x08003e5d
 8003e2c:	08003e65 	.word	0x08003e65
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e34:	3308      	adds	r3, #8
 8003e36:	2101      	movs	r1, #1
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f001 fe95 	bl	8005b68 <RCCEx_PLL2_Config>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e44:	e00f      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4a:	3328      	adds	r3, #40	@ 0x28
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f001 ff3c 	bl	8005ccc <RCCEx_PLL3_Config>
 8003e54:	4603      	mov	r3, r0
 8003e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e5a:	e004      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e62:	e000      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003e64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10a      	bne.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003e6e:	4bbf      	ldr	r3, [pc, #764]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e72:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e7c:	4abb      	ldr	r2, [pc, #748]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e7e:	430b      	orrs	r3, r1
 8003e80:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e82:	e003      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e94:	f002 0302 	and.w	r3, r2, #2
 8003e98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003ea2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	d041      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003eb2:	2b05      	cmp	r3, #5
 8003eb4:	d824      	bhi.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ebc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ebc:	08003f09 	.word	0x08003f09
 8003ec0:	08003ed5 	.word	0x08003ed5
 8003ec4:	08003eeb 	.word	0x08003eeb
 8003ec8:	08003f09 	.word	0x08003f09
 8003ecc:	08003f09 	.word	0x08003f09
 8003ed0:	08003f09 	.word	0x08003f09
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed8:	3308      	adds	r3, #8
 8003eda:	2101      	movs	r1, #1
 8003edc:	4618      	mov	r0, r3
 8003ede:	f001 fe43 	bl	8005b68 <RCCEx_PLL2_Config>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ee8:	e00f      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eee:	3328      	adds	r3, #40	@ 0x28
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f001 feea 	bl	8005ccc <RCCEx_PLL3_Config>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003efe:	e004      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f06:	e000      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003f08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d10a      	bne.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003f12:	4b96      	ldr	r3, [pc, #600]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f16:	f023 0107 	bic.w	r1, r3, #7
 8003f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f20:	4a92      	ldr	r2, [pc, #584]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f22:	430b      	orrs	r3, r1
 8003f24:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f26:	e003      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f38:	f002 0304 	and.w	r3, r2, #4
 8003f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f40:	2300      	movs	r3, #0
 8003f42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f46:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	d044      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f58:	2b05      	cmp	r3, #5
 8003f5a:	d825      	bhi.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f64 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f62:	bf00      	nop
 8003f64:	08003fb1 	.word	0x08003fb1
 8003f68:	08003f7d 	.word	0x08003f7d
 8003f6c:	08003f93 	.word	0x08003f93
 8003f70:	08003fb1 	.word	0x08003fb1
 8003f74:	08003fb1 	.word	0x08003fb1
 8003f78:	08003fb1 	.word	0x08003fb1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f80:	3308      	adds	r3, #8
 8003f82:	2101      	movs	r1, #1
 8003f84:	4618      	mov	r0, r3
 8003f86:	f001 fdef 	bl	8005b68 <RCCEx_PLL2_Config>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003f90:	e00f      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f96:	3328      	adds	r3, #40	@ 0x28
 8003f98:	2101      	movs	r1, #1
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f001 fe96 	bl	8005ccc <RCCEx_PLL3_Config>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003fa6:	e004      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fae:	e000      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003fb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10b      	bne.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fba:	4b6c      	ldr	r3, [pc, #432]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fbe:	f023 0107 	bic.w	r1, r3, #7
 8003fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fca:	4a68      	ldr	r2, [pc, #416]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fcc:	430b      	orrs	r3, r1
 8003fce:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fd0:	e003      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe2:	f002 0320 	and.w	r3, r2, #32
 8003fe6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003fea:	2300      	movs	r3, #0
 8003fec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ff0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	d055      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004002:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004006:	d033      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004008:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800400c:	d82c      	bhi.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800400e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004012:	d02f      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004014:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004018:	d826      	bhi.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800401a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800401e:	d02b      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004020:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004024:	d820      	bhi.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004026:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800402a:	d012      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800402c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004030:	d81a      	bhi.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004032:	2b00      	cmp	r3, #0
 8004034:	d022      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004036:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800403a:	d115      	bne.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800403c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004040:	3308      	adds	r3, #8
 8004042:	2100      	movs	r1, #0
 8004044:	4618      	mov	r0, r3
 8004046:	f001 fd8f 	bl	8005b68 <RCCEx_PLL2_Config>
 800404a:	4603      	mov	r3, r0
 800404c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004050:	e015      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004056:	3328      	adds	r3, #40	@ 0x28
 8004058:	2102      	movs	r1, #2
 800405a:	4618      	mov	r0, r3
 800405c:	f001 fe36 	bl	8005ccc <RCCEx_PLL3_Config>
 8004060:	4603      	mov	r3, r0
 8004062:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004066:	e00a      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800406e:	e006      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004070:	bf00      	nop
 8004072:	e004      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004074:	bf00      	nop
 8004076:	e002      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004078:	bf00      	nop
 800407a:	e000      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800407c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800407e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10b      	bne.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004086:	4b39      	ldr	r3, [pc, #228]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800408a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800408e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004096:	4a35      	ldr	r2, [pc, #212]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004098:	430b      	orrs	r3, r1
 800409a:	6553      	str	r3, [r2, #84]	@ 0x54
 800409c:	e003      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80040a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80040b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80040b6:	2300      	movs	r3, #0
 80040b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80040bc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80040c0:	460b      	mov	r3, r1
 80040c2:	4313      	orrs	r3, r2
 80040c4:	d058      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80040c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040d2:	d033      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80040d4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040d8:	d82c      	bhi.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040de:	d02f      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80040e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040e4:	d826      	bhi.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040ea:	d02b      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80040ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040f0:	d820      	bhi.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040f6:	d012      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80040f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040fc:	d81a      	bhi.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d022      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004102:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004106:	d115      	bne.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410c:	3308      	adds	r3, #8
 800410e:	2100      	movs	r1, #0
 8004110:	4618      	mov	r0, r3
 8004112:	f001 fd29 	bl	8005b68 <RCCEx_PLL2_Config>
 8004116:	4603      	mov	r3, r0
 8004118:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800411c:	e015      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800411e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004122:	3328      	adds	r3, #40	@ 0x28
 8004124:	2102      	movs	r1, #2
 8004126:	4618      	mov	r0, r3
 8004128:	f001 fdd0 	bl	8005ccc <RCCEx_PLL3_Config>
 800412c:	4603      	mov	r3, r0
 800412e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004132:	e00a      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800413a:	e006      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800413c:	bf00      	nop
 800413e:	e004      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004140:	bf00      	nop
 8004142:	e002      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004144:	bf00      	nop
 8004146:	e000      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004148:	bf00      	nop
    }

    if (ret == HAL_OK)
 800414a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10e      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004152:	4b06      	ldr	r3, [pc, #24]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004156:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800415a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004162:	4a02      	ldr	r2, [pc, #8]	@ (800416c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004164:	430b      	orrs	r3, r1
 8004166:	6593      	str	r3, [r2, #88]	@ 0x58
 8004168:	e006      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800416a:	bf00      	nop
 800416c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004174:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800417c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004180:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004184:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004188:	2300      	movs	r3, #0
 800418a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800418e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004192:	460b      	mov	r3, r1
 8004194:	4313      	orrs	r3, r2
 8004196:	d055      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80041a0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041a4:	d033      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80041a6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041aa:	d82c      	bhi.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041b0:	d02f      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80041b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041b6:	d826      	bhi.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041b8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041bc:	d02b      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80041be:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041c2:	d820      	bhi.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041c8:	d012      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80041ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041ce:	d81a      	bhi.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d022      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80041d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041d8:	d115      	bne.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041de:	3308      	adds	r3, #8
 80041e0:	2100      	movs	r1, #0
 80041e2:	4618      	mov	r0, r3
 80041e4:	f001 fcc0 	bl	8005b68 <RCCEx_PLL2_Config>
 80041e8:	4603      	mov	r3, r0
 80041ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80041ee:	e015      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f4:	3328      	adds	r3, #40	@ 0x28
 80041f6:	2102      	movs	r1, #2
 80041f8:	4618      	mov	r0, r3
 80041fa:	f001 fd67 	bl	8005ccc <RCCEx_PLL3_Config>
 80041fe:	4603      	mov	r3, r0
 8004200:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004204:	e00a      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800420c:	e006      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800420e:	bf00      	nop
 8004210:	e004      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004212:	bf00      	nop
 8004214:	e002      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004216:	bf00      	nop
 8004218:	e000      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800421a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800421c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10b      	bne.n	800423c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004224:	4ba1      	ldr	r3, [pc, #644]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004228:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800422c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004230:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004234:	4a9d      	ldr	r2, [pc, #628]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004236:	430b      	orrs	r3, r1
 8004238:	6593      	str	r3, [r2, #88]	@ 0x58
 800423a:	e003      	b.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800423c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004240:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800424c:	f002 0308 	and.w	r3, r2, #8
 8004250:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004254:	2300      	movs	r3, #0
 8004256:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800425a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800425e:	460b      	mov	r3, r1
 8004260:	4313      	orrs	r3, r2
 8004262:	d01e      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004268:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800426c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004270:	d10c      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004276:	3328      	adds	r3, #40	@ 0x28
 8004278:	2102      	movs	r1, #2
 800427a:	4618      	mov	r0, r3
 800427c:	f001 fd26 	bl	8005ccc <RCCEx_PLL3_Config>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d002      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800428c:	4b87      	ldr	r3, [pc, #540]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800428e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004290:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004298:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800429c:	4a83      	ldr	r2, [pc, #524]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800429e:	430b      	orrs	r3, r1
 80042a0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042aa:	f002 0310 	and.w	r3, r2, #16
 80042ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042b2:	2300      	movs	r3, #0
 80042b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80042b8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80042bc:	460b      	mov	r3, r1
 80042be:	4313      	orrs	r3, r2
 80042c0:	d01e      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80042c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ce:	d10c      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d4:	3328      	adds	r3, #40	@ 0x28
 80042d6:	2102      	movs	r1, #2
 80042d8:	4618      	mov	r0, r3
 80042da:	f001 fcf7 	bl	8005ccc <RCCEx_PLL3_Config>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d002      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80042ea:	4b70      	ldr	r3, [pc, #448]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80042f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042fa:	4a6c      	ldr	r2, [pc, #432]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042fc:	430b      	orrs	r3, r1
 80042fe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004308:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800430c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004310:	2300      	movs	r3, #0
 8004312:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004316:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800431a:	460b      	mov	r3, r1
 800431c:	4313      	orrs	r3, r2
 800431e:	d03e      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004324:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004328:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800432c:	d022      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800432e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004332:	d81b      	bhi.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004334:	2b00      	cmp	r3, #0
 8004336:	d003      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800433c:	d00b      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800433e:	e015      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004344:	3308      	adds	r3, #8
 8004346:	2100      	movs	r1, #0
 8004348:	4618      	mov	r0, r3
 800434a:	f001 fc0d 	bl	8005b68 <RCCEx_PLL2_Config>
 800434e:	4603      	mov	r3, r0
 8004350:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004354:	e00f      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435a:	3328      	adds	r3, #40	@ 0x28
 800435c:	2102      	movs	r1, #2
 800435e:	4618      	mov	r0, r3
 8004360:	f001 fcb4 	bl	8005ccc <RCCEx_PLL3_Config>
 8004364:	4603      	mov	r3, r0
 8004366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800436a:	e004      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004372:	e000      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004374:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004376:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10b      	bne.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800437e:	4b4b      	ldr	r3, [pc, #300]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004382:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800438e:	4a47      	ldr	r2, [pc, #284]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004390:	430b      	orrs	r3, r1
 8004392:	6593      	str	r3, [r2, #88]	@ 0x58
 8004394:	e003      	b.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004396:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800439a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800439e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80043aa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80043ac:	2300      	movs	r3, #0
 80043ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80043b0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80043b4:	460b      	mov	r3, r1
 80043b6:	4313      	orrs	r3, r2
 80043b8:	d03b      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80043ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043c6:	d01f      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80043c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043cc:	d818      	bhi.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80043ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043d2:	d003      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80043d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043d8:	d007      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80043da:	e011      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043dc:	4b33      	ldr	r3, [pc, #204]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e0:	4a32      	ldr	r2, [pc, #200]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80043e8:	e00f      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ee:	3328      	adds	r3, #40	@ 0x28
 80043f0:	2101      	movs	r1, #1
 80043f2:	4618      	mov	r0, r3
 80043f4:	f001 fc6a 	bl	8005ccc <RCCEx_PLL3_Config>
 80043f8:	4603      	mov	r3, r0
 80043fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80043fe:	e004      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004406:	e000      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004408:	bf00      	nop
    }

    if (ret == HAL_OK)
 800440a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10b      	bne.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004412:	4b26      	ldr	r3, [pc, #152]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004416:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800441a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004422:	4a22      	ldr	r2, [pc, #136]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004424:	430b      	orrs	r3, r1
 8004426:	6553      	str	r3, [r2, #84]	@ 0x54
 8004428:	e003      	b.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800442a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800442e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800443e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004440:	2300      	movs	r3, #0
 8004442:	677b      	str	r3, [r7, #116]	@ 0x74
 8004444:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004448:	460b      	mov	r3, r1
 800444a:	4313      	orrs	r3, r2
 800444c:	d034      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800444e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004454:	2b00      	cmp	r3, #0
 8004456:	d003      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800445c:	d007      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800445e:	e011      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004460:	4b12      	ldr	r3, [pc, #72]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004464:	4a11      	ldr	r2, [pc, #68]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004466:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800446a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800446c:	e00e      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800446e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004472:	3308      	adds	r3, #8
 8004474:	2102      	movs	r1, #2
 8004476:	4618      	mov	r0, r3
 8004478:	f001 fb76 	bl	8005b68 <RCCEx_PLL2_Config>
 800447c:	4603      	mov	r3, r0
 800447e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004482:	e003      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800448a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800448c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10d      	bne.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004494:	4b05      	ldr	r3, [pc, #20]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004498:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800449c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044a2:	4a02      	ldr	r2, [pc, #8]	@ (80044ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044a4:	430b      	orrs	r3, r1
 80044a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044a8:	e006      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80044aa:	bf00      	nop
 80044ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80044c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044c6:	2300      	movs	r3, #0
 80044c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044ca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80044ce:	460b      	mov	r3, r1
 80044d0:	4313      	orrs	r3, r2
 80044d2:	d00c      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80044d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d8:	3328      	adds	r3, #40	@ 0x28
 80044da:	2102      	movs	r1, #2
 80044dc:	4618      	mov	r0, r3
 80044de:	f001 fbf5 	bl	8005ccc <RCCEx_PLL3_Config>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d002      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80044ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80044fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80044fc:	2300      	movs	r3, #0
 80044fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8004500:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004504:	460b      	mov	r3, r1
 8004506:	4313      	orrs	r3, r2
 8004508:	d038      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800450a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004512:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004516:	d018      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004518:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800451c:	d811      	bhi.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800451e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004522:	d014      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004524:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004528:	d80b      	bhi.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800452a:	2b00      	cmp	r3, #0
 800452c:	d011      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800452e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004532:	d106      	bne.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004534:	4bc3      	ldr	r3, [pc, #780]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004538:	4ac2      	ldr	r2, [pc, #776]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800453a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800453e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004540:	e008      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004548:	e004      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800454a:	bf00      	nop
 800454c:	e002      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800454e:	bf00      	nop
 8004550:	e000      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004552:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10b      	bne.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800455c:	4bb9      	ldr	r3, [pc, #740]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800455e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004560:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004568:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800456c:	4ab5      	ldr	r2, [pc, #724]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800456e:	430b      	orrs	r3, r1
 8004570:	6553      	str	r3, [r2, #84]	@ 0x54
 8004572:	e003      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004574:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004578:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800457c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004584:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004588:	65bb      	str	r3, [r7, #88]	@ 0x58
 800458a:	2300      	movs	r3, #0
 800458c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800458e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004592:	460b      	mov	r3, r1
 8004594:	4313      	orrs	r3, r2
 8004596:	d009      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004598:	4baa      	ldr	r3, [pc, #680]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800459a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800459c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80045a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045a6:	4aa7      	ldr	r2, [pc, #668]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045a8:	430b      	orrs	r3, r1
 80045aa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80045ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80045b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80045ba:	2300      	movs	r3, #0
 80045bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80045be:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80045c2:	460b      	mov	r3, r1
 80045c4:	4313      	orrs	r3, r2
 80045c6:	d00a      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80045c8:	4b9e      	ldr	r3, [pc, #632]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80045d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80045d8:	4a9a      	ldr	r2, [pc, #616]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045da:	430b      	orrs	r3, r1
 80045dc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80045ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045ec:	2300      	movs	r3, #0
 80045ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045f0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80045f4:	460b      	mov	r3, r1
 80045f6:	4313      	orrs	r3, r2
 80045f8:	d009      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045fa:	4b92      	ldr	r3, [pc, #584]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045fe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004606:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004608:	4a8e      	ldr	r2, [pc, #568]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800460a:	430b      	orrs	r3, r1
 800460c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800460e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004616:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800461a:	643b      	str	r3, [r7, #64]	@ 0x40
 800461c:	2300      	movs	r3, #0
 800461e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004620:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004624:	460b      	mov	r3, r1
 8004626:	4313      	orrs	r3, r2
 8004628:	d00e      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800462a:	4b86      	ldr	r3, [pc, #536]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	4a85      	ldr	r2, [pc, #532]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004630:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004634:	6113      	str	r3, [r2, #16]
 8004636:	4b83      	ldr	r3, [pc, #524]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004638:	6919      	ldr	r1, [r3, #16]
 800463a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800463e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004642:	4a80      	ldr	r2, [pc, #512]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004644:	430b      	orrs	r3, r1
 8004646:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004650:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004654:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004656:	2300      	movs	r3, #0
 8004658:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800465a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800465e:	460b      	mov	r3, r1
 8004660:	4313      	orrs	r3, r2
 8004662:	d009      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004664:	4b77      	ldr	r3, [pc, #476]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004668:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800466c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004672:	4a74      	ldr	r2, [pc, #464]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004674:	430b      	orrs	r3, r1
 8004676:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004680:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004684:	633b      	str	r3, [r7, #48]	@ 0x30
 8004686:	2300      	movs	r3, #0
 8004688:	637b      	str	r3, [r7, #52]	@ 0x34
 800468a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800468e:	460b      	mov	r3, r1
 8004690:	4313      	orrs	r3, r2
 8004692:	d00a      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004694:	4b6b      	ldr	r3, [pc, #428]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004698:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800469c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046a4:	4a67      	ldr	r2, [pc, #412]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046a6:	430b      	orrs	r3, r1
 80046a8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80046aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b2:	2100      	movs	r1, #0
 80046b4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046bc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80046c0:	460b      	mov	r3, r1
 80046c2:	4313      	orrs	r3, r2
 80046c4:	d011      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ca:	3308      	adds	r3, #8
 80046cc:	2100      	movs	r1, #0
 80046ce:	4618      	mov	r0, r3
 80046d0:	f001 fa4a 	bl	8005b68 <RCCEx_PLL2_Config>
 80046d4:	4603      	mov	r3, r0
 80046d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80046ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f2:	2100      	movs	r1, #0
 80046f4:	6239      	str	r1, [r7, #32]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80046fc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004700:	460b      	mov	r3, r1
 8004702:	4313      	orrs	r3, r2
 8004704:	d011      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470a:	3308      	adds	r3, #8
 800470c:	2101      	movs	r1, #1
 800470e:	4618      	mov	r0, r3
 8004710:	f001 fa2a 	bl	8005b68 <RCCEx_PLL2_Config>
 8004714:	4603      	mov	r3, r0
 8004716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800471a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800471e:	2b00      	cmp	r3, #0
 8004720:	d003      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004726:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800472a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004732:	2100      	movs	r1, #0
 8004734:	61b9      	str	r1, [r7, #24]
 8004736:	f003 0304 	and.w	r3, r3, #4
 800473a:	61fb      	str	r3, [r7, #28]
 800473c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004740:	460b      	mov	r3, r1
 8004742:	4313      	orrs	r3, r2
 8004744:	d011      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474a:	3308      	adds	r3, #8
 800474c:	2102      	movs	r1, #2
 800474e:	4618      	mov	r0, r3
 8004750:	f001 fa0a 	bl	8005b68 <RCCEx_PLL2_Config>
 8004754:	4603      	mov	r3, r0
 8004756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800475a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004766:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800476a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004772:	2100      	movs	r1, #0
 8004774:	6139      	str	r1, [r7, #16]
 8004776:	f003 0308 	and.w	r3, r3, #8
 800477a:	617b      	str	r3, [r7, #20]
 800477c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004780:	460b      	mov	r3, r1
 8004782:	4313      	orrs	r3, r2
 8004784:	d011      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478a:	3328      	adds	r3, #40	@ 0x28
 800478c:	2100      	movs	r1, #0
 800478e:	4618      	mov	r0, r3
 8004790:	f001 fa9c 	bl	8005ccc <RCCEx_PLL3_Config>
 8004794:	4603      	mov	r3, r0
 8004796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800479a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80047aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b2:	2100      	movs	r1, #0
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	f003 0310 	and.w	r3, r3, #16
 80047ba:	60fb      	str	r3, [r7, #12]
 80047bc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80047c0:	460b      	mov	r3, r1
 80047c2:	4313      	orrs	r3, r2
 80047c4:	d011      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ca:	3328      	adds	r3, #40	@ 0x28
 80047cc:	2101      	movs	r1, #1
 80047ce:	4618      	mov	r0, r3
 80047d0:	f001 fa7c 	bl	8005ccc <RCCEx_PLL3_Config>
 80047d4:	4603      	mov	r3, r0
 80047d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80047da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80047ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f2:	2100      	movs	r1, #0
 80047f4:	6039      	str	r1, [r7, #0]
 80047f6:	f003 0320 	and.w	r3, r3, #32
 80047fa:	607b      	str	r3, [r7, #4]
 80047fc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004800:	460b      	mov	r3, r1
 8004802:	4313      	orrs	r3, r2
 8004804:	d011      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480a:	3328      	adds	r3, #40	@ 0x28
 800480c:	2102      	movs	r1, #2
 800480e:	4618      	mov	r0, r3
 8004810:	f001 fa5c 	bl	8005ccc <RCCEx_PLL3_Config>
 8004814:	4603      	mov	r3, r0
 8004816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800481a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004826:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800482a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004832:	2300      	movs	r3, #0
 8004834:	e000      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
}
 8004838:	4618      	mov	r0, r3
 800483a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800483e:	46bd      	mov	sp, r7
 8004840:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004844:	58024400 	.word	0x58024400

08004848 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b090      	sub	sp, #64	@ 0x40
 800484c:	af00      	add	r7, sp, #0
 800484e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004852:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004856:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800485a:	430b      	orrs	r3, r1
 800485c:	f040 8094 	bne.w	8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8004860:	4b9e      	ldr	r3, [pc, #632]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800486a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800486c:	2b04      	cmp	r3, #4
 800486e:	f200 8087 	bhi.w	8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8004872:	a201      	add	r2, pc, #4	@ (adr r2, 8004878 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8004874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004878:	0800488d 	.word	0x0800488d
 800487c:	080048b5 	.word	0x080048b5
 8004880:	080048dd 	.word	0x080048dd
 8004884:	08004979 	.word	0x08004979
 8004888:	08004905 	.word	0x08004905
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800488c:	4b93      	ldr	r3, [pc, #588]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004894:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004898:	d108      	bne.n	80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800489a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800489e:	4618      	mov	r0, r3
 80048a0:	f001 f810 	bl	80058c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80048a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048a8:	f000 bd45 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048ac:	2300      	movs	r3, #0
 80048ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048b0:	f000 bd41 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80048b4:	4b89      	ldr	r3, [pc, #548]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048c0:	d108      	bne.n	80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048c2:	f107 0318 	add.w	r3, r7, #24
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 fd54 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048d0:	f000 bd31 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048d4:	2300      	movs	r3, #0
 80048d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80048d8:	f000 bd2d 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80048dc:	4b7f      	ldr	r3, [pc, #508]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048e8:	d108      	bne.n	80048fc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80048ea:	f107 030c 	add.w	r3, r7, #12
 80048ee:	4618      	mov	r0, r3
 80048f0:	f000 fe94 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80048f8:	f000 bd1d 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80048fc:	2300      	movs	r3, #0
 80048fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004900:	f000 bd19 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004904:	4b75      	ldr	r3, [pc, #468]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004908:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800490c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800490e:	4b73      	ldr	r3, [pc, #460]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0304 	and.w	r3, r3, #4
 8004916:	2b04      	cmp	r3, #4
 8004918:	d10c      	bne.n	8004934 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800491a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800491c:	2b00      	cmp	r3, #0
 800491e:	d109      	bne.n	8004934 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004920:	4b6e      	ldr	r3, [pc, #440]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	08db      	lsrs	r3, r3, #3
 8004926:	f003 0303 	and.w	r3, r3, #3
 800492a:	4a6d      	ldr	r2, [pc, #436]	@ (8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800492c:	fa22 f303 	lsr.w	r3, r2, r3
 8004930:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004932:	e01f      	b.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004934:	4b69      	ldr	r3, [pc, #420]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800493c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004940:	d106      	bne.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8004942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004944:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004948:	d102      	bne.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800494a:	4b66      	ldr	r3, [pc, #408]	@ (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800494c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800494e:	e011      	b.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004950:	4b62      	ldr	r3, [pc, #392]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004958:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800495c:	d106      	bne.n	800496c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800495e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004960:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004964:	d102      	bne.n	800496c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004966:	4b60      	ldr	r3, [pc, #384]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004968:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800496a:	e003      	b.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800496c:	2300      	movs	r3, #0
 800496e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004970:	f000 bce1 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004974:	f000 bcdf 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004978:	4b5c      	ldr	r3, [pc, #368]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800497a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800497c:	f000 bcdb 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004980:	2300      	movs	r3, #0
 8004982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004984:	f000 bcd7 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800498c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8004990:	430b      	orrs	r3, r1
 8004992:	f040 80ad 	bne.w	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8004996:	4b51      	ldr	r3, [pc, #324]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800499a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800499e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80049a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049a6:	d056      	beq.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80049a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049ae:	f200 8090 	bhi.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80049b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b4:	2bc0      	cmp	r3, #192	@ 0xc0
 80049b6:	f000 8088 	beq.w	8004aca <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80049ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049bc:	2bc0      	cmp	r3, #192	@ 0xc0
 80049be:	f200 8088 	bhi.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80049c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c4:	2b80      	cmp	r3, #128	@ 0x80
 80049c6:	d032      	beq.n	8004a2e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80049c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ca:	2b80      	cmp	r3, #128	@ 0x80
 80049cc:	f200 8081 	bhi.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80049d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d003      	beq.n	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80049d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d8:	2b40      	cmp	r3, #64	@ 0x40
 80049da:	d014      	beq.n	8004a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80049dc:	e079      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80049de:	4b3f      	ldr	r3, [pc, #252]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049ea:	d108      	bne.n	80049fe <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80049ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049f0:	4618      	mov	r0, r3
 80049f2:	f000 ff67 	bl	80058c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80049f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80049fa:	f000 bc9c 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80049fe:	2300      	movs	r3, #0
 8004a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a02:	f000 bc98 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a06:	4b35      	ldr	r3, [pc, #212]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a12:	d108      	bne.n	8004a26 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a14:	f107 0318 	add.w	r3, r7, #24
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f000 fcab 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a22:	f000 bc88 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a26:	2300      	movs	r3, #0
 8004a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a2a:	f000 bc84 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004a2e:	4b2b      	ldr	r3, [pc, #172]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a3a:	d108      	bne.n	8004a4e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a3c:	f107 030c 	add.w	r3, r7, #12
 8004a40:	4618      	mov	r0, r3
 8004a42:	f000 fdeb 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004a4a:	f000 bc74 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a52:	f000 bc70 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004a56:	4b21      	ldr	r3, [pc, #132]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a5a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004a5e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004a60:	4b1e      	ldr	r3, [pc, #120]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b04      	cmp	r3, #4
 8004a6a:	d10c      	bne.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8004a6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d109      	bne.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a72:	4b1a      	ldr	r3, [pc, #104]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	08db      	lsrs	r3, r3, #3
 8004a78:	f003 0303 	and.w	r3, r3, #3
 8004a7c:	4a18      	ldr	r2, [pc, #96]	@ (8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a84:	e01f      	b.n	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004a86:	4b15      	ldr	r3, [pc, #84]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a92:	d106      	bne.n	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8004a94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a9a:	d102      	bne.n	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004a9c:	4b11      	ldr	r3, [pc, #68]	@ (8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8004a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004aa0:	e011      	b.n	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004aae:	d106      	bne.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8004ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ab2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ab6:	d102      	bne.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004abc:	e003      	b.n	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004ac2:	f000 bc38 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004ac6:	f000 bc36 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004aca:	4b08      	ldr	r3, [pc, #32]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8004acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ace:	f000 bc32 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ad6:	f000 bc2e 	b.w	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004ada:	bf00      	nop
 8004adc:	58024400 	.word	0x58024400
 8004ae0:	03d09000 	.word	0x03d09000
 8004ae4:	003d0900 	.word	0x003d0900
 8004ae8:	016e3600 	.word	0x016e3600
 8004aec:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8004af0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004af4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8004af8:	430b      	orrs	r3, r1
 8004afa:	f040 809c 	bne.w	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8004afe:	4b9e      	ldr	r3, [pc, #632]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b02:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8004b06:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8004b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b0e:	d054      	beq.n	8004bba <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8004b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b12:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b16:	f200 808b 	bhi.w	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8004b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b1c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004b20:	f000 8083 	beq.w	8004c2a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b26:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004b2a:	f200 8081 	bhi.w	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8004b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b34:	d02f      	beq.n	8004b96 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8004b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b3c:	d878      	bhi.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8004b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d004      	beq.n	8004b4e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8004b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b4a:	d012      	beq.n	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8004b4c:	e070      	b.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004b4e:	4b8a      	ldr	r3, [pc, #552]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b5a:	d107      	bne.n	8004b6c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004b5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b60:	4618      	mov	r0, r3
 8004b62:	f000 feaf 	bl	80058c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004b6a:	e3e4      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b70:	e3e1      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004b72:	4b81      	ldr	r3, [pc, #516]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b7e:	d107      	bne.n	8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b80:	f107 0318 	add.w	r3, r7, #24
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 fbf5 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004b8e:	e3d2      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004b90:	2300      	movs	r3, #0
 8004b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b94:	e3cf      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004b96:	4b78      	ldr	r3, [pc, #480]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ba2:	d107      	bne.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ba4:	f107 030c 	add.w	r3, r7, #12
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f000 fd37 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004bb2:	e3c0      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bb8:	e3bd      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004bba:	4b6f      	ldr	r3, [pc, #444]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bbe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004bc2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004bc4:	4b6c      	ldr	r3, [pc, #432]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0304 	and.w	r3, r3, #4
 8004bcc:	2b04      	cmp	r3, #4
 8004bce:	d10c      	bne.n	8004bea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8004bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d109      	bne.n	8004bea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bd6:	4b68      	ldr	r3, [pc, #416]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	08db      	lsrs	r3, r3, #3
 8004bdc:	f003 0303 	and.w	r3, r3, #3
 8004be0:	4a66      	ldr	r2, [pc, #408]	@ (8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8004be2:	fa22 f303 	lsr.w	r3, r2, r3
 8004be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004be8:	e01e      	b.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004bea:	4b63      	ldr	r3, [pc, #396]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bf6:	d106      	bne.n	8004c06 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8004bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bfe:	d102      	bne.n	8004c06 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004c00:	4b5f      	ldr	r3, [pc, #380]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c04:	e010      	b.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004c06:	4b5c      	ldr	r3, [pc, #368]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c12:	d106      	bne.n	8004c22 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8004c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c1a:	d102      	bne.n	8004c22 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004c1c:	4b59      	ldr	r3, [pc, #356]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c20:	e002      	b.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004c22:	2300      	movs	r3, #0
 8004c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004c26:	e386      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004c28:	e385      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004c2a:	4b57      	ldr	r3, [pc, #348]	@ (8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c2e:	e382      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8004c30:	2300      	movs	r3, #0
 8004c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c34:	e37f      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8004c36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c3a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8004c3e:	430b      	orrs	r3, r1
 8004c40:	f040 80a7 	bne.w	8004d92 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8004c44:	4b4c      	ldr	r3, [pc, #304]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c48:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004c4c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8004c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c54:	d055      	beq.n	8004d02 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8004c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c58:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c5c:	f200 8096 	bhi.w	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c62:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c66:	f000 8084 	beq.w	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8004c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c6c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c70:	f200 808c 	bhi.w	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c7a:	d030      	beq.n	8004cde <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c82:	f200 8083 	bhi.w	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8004c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d004      	beq.n	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8004c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c92:	d012      	beq.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8004c94:	e07a      	b.n	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004c96:	4b38      	ldr	r3, [pc, #224]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ca2:	d107      	bne.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004ca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f000 fe0b 	bl	80058c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004cb2:	e340      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004cb8:	e33d      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004cba:	4b2f      	ldr	r3, [pc, #188]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cc6:	d107      	bne.n	8004cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004cc8:	f107 0318 	add.w	r3, r7, #24
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f000 fb51 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004cd6:	e32e      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004cdc:	e32b      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004cde:	4b26      	ldr	r3, [pc, #152]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ce6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cea:	d107      	bne.n	8004cfc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004cec:	f107 030c 	add.w	r3, r7, #12
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fc93 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004cfa:	e31c      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d00:	e319      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004d02:	4b1d      	ldr	r3, [pc, #116]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004d0a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0304 	and.w	r3, r3, #4
 8004d14:	2b04      	cmp	r3, #4
 8004d16:	d10c      	bne.n	8004d32 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8004d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d109      	bne.n	8004d32 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d1e:	4b16      	ldr	r3, [pc, #88]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	08db      	lsrs	r3, r3, #3
 8004d24:	f003 0303 	and.w	r3, r3, #3
 8004d28:	4a14      	ldr	r2, [pc, #80]	@ (8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8004d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d30:	e01e      	b.n	8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004d32:	4b11      	ldr	r3, [pc, #68]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d3e:	d106      	bne.n	8004d4e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8004d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d46:	d102      	bne.n	8004d4e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004d48:	4b0d      	ldr	r3, [pc, #52]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d4c:	e010      	b.n	8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d5a:	d106      	bne.n	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8004d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d62:	d102      	bne.n	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004d64:	4b07      	ldr	r3, [pc, #28]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d68:	e002      	b.n	8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004d6e:	e2e2      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004d70:	e2e1      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004d72:	4b05      	ldr	r3, [pc, #20]	@ (8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d76:	e2de      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004d78:	58024400 	.word	0x58024400
 8004d7c:	03d09000 	.word	0x03d09000
 8004d80:	003d0900 	.word	0x003d0900
 8004d84:	016e3600 	.word	0x016e3600
 8004d88:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d90:	e2d1      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8004d92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d96:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004d9a:	430b      	orrs	r3, r1
 8004d9c:	f040 809c 	bne.w	8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8004da0:	4b93      	ldr	r3, [pc, #588]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004da2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004da4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004da8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8004daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004db0:	d054      	beq.n	8004e5c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004db4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004db8:	f200 808b 	bhi.w	8004ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dbe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004dc2:	f000 8083 	beq.w	8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8004dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004dcc:	f200 8081 	bhi.w	8004ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dd6:	d02f      	beq.n	8004e38 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8004dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dde:	d878      	bhi.n	8004ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8004de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d004      	beq.n	8004df0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8004de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004de8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dec:	d012      	beq.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8004dee:	e070      	b.n	8004ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004df0:	4b7f      	ldr	r3, [pc, #508]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004df8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004dfc:	d107      	bne.n	8004e0e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004dfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e02:	4618      	mov	r0, r3
 8004e04:	f000 fd5e 	bl	80058c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004e0c:	e293      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e12:	e290      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004e14:	4b76      	ldr	r3, [pc, #472]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e20:	d107      	bne.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e22:	f107 0318 	add.w	r3, r7, #24
 8004e26:	4618      	mov	r0, r3
 8004e28:	f000 faa4 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004e30:	e281      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004e32:	2300      	movs	r3, #0
 8004e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e36:	e27e      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004e38:	4b6d      	ldr	r3, [pc, #436]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e44:	d107      	bne.n	8004e56 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e46:	f107 030c 	add.w	r3, r7, #12
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 fbe6 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004e54:	e26f      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004e56:	2300      	movs	r3, #0
 8004e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e5a:	e26c      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004e5c:	4b64      	ldr	r3, [pc, #400]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004e64:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004e66:	4b62      	ldr	r3, [pc, #392]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0304 	and.w	r3, r3, #4
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	d10c      	bne.n	8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8004e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d109      	bne.n	8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e78:	4b5d      	ldr	r3, [pc, #372]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	08db      	lsrs	r3, r3, #3
 8004e7e:	f003 0303 	and.w	r3, r3, #3
 8004e82:	4a5c      	ldr	r2, [pc, #368]	@ (8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004e84:	fa22 f303 	lsr.w	r3, r2, r3
 8004e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e8a:	e01e      	b.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004e8c:	4b58      	ldr	r3, [pc, #352]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e98:	d106      	bne.n	8004ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8004e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ea0:	d102      	bne.n	8004ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8004ea2:	4b55      	ldr	r3, [pc, #340]	@ (8004ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ea6:	e010      	b.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004ea8:	4b51      	ldr	r3, [pc, #324]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004eb4:	d106      	bne.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8004eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ebc:	d102      	bne.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8004ebe:	4b4f      	ldr	r3, [pc, #316]	@ (8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ec2:	e002      	b.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8004ec8:	e235      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004eca:	e234      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8004ecc:	4b4c      	ldr	r3, [pc, #304]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8004ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ed0:	e231      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ed6:	e22e      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004ed8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004edc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004ee0:	430b      	orrs	r3, r1
 8004ee2:	f040 808f 	bne.w	8005004 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8004ee6:	4b42      	ldr	r3, [pc, #264]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eea:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004eee:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8004ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ef6:	d06b      	beq.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8004ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004efa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004efe:	d874      	bhi.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f06:	d056      	beq.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8004f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f0e:	d86c      	bhi.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f12:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f16:	d03b      	beq.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8004f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f1a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004f1e:	d864      	bhi.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f26:	d021      	beq.n	8004f6c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f2e:	d85c      	bhi.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8004f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d004      	beq.n	8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8004f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f3c:	d004      	beq.n	8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8004f3e:	e054      	b.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8004f40:	f7fe fa0a 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 8004f44:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004f46:	e1f6      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004f48:	4b29      	ldr	r3, [pc, #164]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f54:	d107      	bne.n	8004f66 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f56:	f107 0318 	add.w	r3, r7, #24
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 fa0a 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004f64:	e1e7      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004f66:	2300      	movs	r3, #0
 8004f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f6a:	e1e4      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004f6c:	4b20      	ldr	r3, [pc, #128]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f78:	d107      	bne.n	8004f8a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f7a:	f107 030c 	add.w	r3, r7, #12
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f000 fb4c 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004f88:	e1d5      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f8e:	e1d2      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f90:	4b17      	ldr	r3, [pc, #92]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0304 	and.w	r3, r3, #4
 8004f98:	2b04      	cmp	r3, #4
 8004f9a:	d109      	bne.n	8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f9c:	4b14      	ldr	r3, [pc, #80]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	08db      	lsrs	r3, r3, #3
 8004fa2:	f003 0303 	and.w	r3, r3, #3
 8004fa6:	4a13      	ldr	r2, [pc, #76]	@ (8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8004fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8004fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004fae:	e1c2      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fb4:	e1bf      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fc2:	d102      	bne.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8004fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8004fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004fc8:	e1b5      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fce:	e1b2      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004fd0:	4b07      	ldr	r3, [pc, #28]	@ (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fdc:	d102      	bne.n	8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8004fde:	4b07      	ldr	r3, [pc, #28]	@ (8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8004fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004fe2:	e1a8      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fe8:	e1a5      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8004fea:	2300      	movs	r3, #0
 8004fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fee:	e1a2      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8004ff0:	58024400 	.word	0x58024400
 8004ff4:	03d09000 	.word	0x03d09000
 8004ff8:	003d0900 	.word	0x003d0900
 8004ffc:	016e3600 	.word	0x016e3600
 8005000:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005004:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005008:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800500c:	430b      	orrs	r3, r1
 800500e:	d173      	bne.n	80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005010:	4b9c      	ldr	r3, [pc, #624]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005014:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005018:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800501a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800501c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005020:	d02f      	beq.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8005022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005024:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005028:	d863      	bhi.n	80050f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800502a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502c:	2b00      	cmp	r3, #0
 800502e:	d004      	beq.n	800503a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8005030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005032:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005036:	d012      	beq.n	800505e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8005038:	e05b      	b.n	80050f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800503a:	4b92      	ldr	r3, [pc, #584]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005042:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005046:	d107      	bne.n	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005048:	f107 0318 	add.w	r3, r7, #24
 800504c:	4618      	mov	r0, r3
 800504e:	f000 f991 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005052:	69bb      	ldr	r3, [r7, #24]
 8005054:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005056:	e16e      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005058:	2300      	movs	r3, #0
 800505a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800505c:	e16b      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800505e:	4b89      	ldr	r3, [pc, #548]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005066:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800506a:	d107      	bne.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800506c:	f107 030c 	add.w	r3, r7, #12
 8005070:	4618      	mov	r0, r3
 8005072:	f000 fad3 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800507a:	e15c      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800507c:	2300      	movs	r3, #0
 800507e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005080:	e159      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005082:	4b80      	ldr	r3, [pc, #512]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005086:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800508a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800508c:	4b7d      	ldr	r3, [pc, #500]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	2b04      	cmp	r3, #4
 8005096:	d10c      	bne.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8005098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800509a:	2b00      	cmp	r3, #0
 800509c:	d109      	bne.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800509e:	4b79      	ldr	r3, [pc, #484]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	08db      	lsrs	r3, r3, #3
 80050a4:	f003 0303 	and.w	r3, r3, #3
 80050a8:	4a77      	ldr	r2, [pc, #476]	@ (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80050aa:	fa22 f303 	lsr.w	r3, r2, r3
 80050ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050b0:	e01e      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80050b2:	4b74      	ldr	r3, [pc, #464]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050be:	d106      	bne.n	80050ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80050c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050c6:	d102      	bne.n	80050ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80050c8:	4b70      	ldr	r3, [pc, #448]	@ (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80050ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050cc:	e010      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80050ce:	4b6d      	ldr	r3, [pc, #436]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050da:	d106      	bne.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80050dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050e2:	d102      	bne.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80050e4:	4b6a      	ldr	r3, [pc, #424]	@ (8005290 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80050e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050e8:	e002      	b.n	80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80050ea:	2300      	movs	r3, #0
 80050ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80050ee:	e122      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80050f0:	e121      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80050f2:	2300      	movs	r3, #0
 80050f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050f6:	e11e      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80050f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050fc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005100:	430b      	orrs	r3, r1
 8005102:	d133      	bne.n	800516c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005104:	4b5f      	ldr	r3, [pc, #380]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005108:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800510c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800510e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005110:	2b00      	cmp	r3, #0
 8005112:	d004      	beq.n	800511e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005116:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800511a:	d012      	beq.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800511c:	e023      	b.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800511e:	4b59      	ldr	r3, [pc, #356]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005126:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800512a:	d107      	bne.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800512c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005130:	4618      	mov	r0, r3
 8005132:	f000 fbc7 	bl	80058c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800513a:	e0fc      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800513c:	2300      	movs	r3, #0
 800513e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005140:	e0f9      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005142:	4b50      	ldr	r3, [pc, #320]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800514a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800514e:	d107      	bne.n	8005160 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005150:	f107 0318 	add.w	r3, r7, #24
 8005154:	4618      	mov	r0, r3
 8005156:	f000 f90d 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800515a:	6a3b      	ldr	r3, [r7, #32]
 800515c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800515e:	e0ea      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005160:	2300      	movs	r3, #0
 8005162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005164:	e0e7      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005166:	2300      	movs	r3, #0
 8005168:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800516a:	e0e4      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800516c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005170:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005174:	430b      	orrs	r3, r1
 8005176:	f040 808d 	bne.w	8005294 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800517a:	4b42      	ldr	r3, [pc, #264]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800517c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800517e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8005182:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005186:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800518a:	d06b      	beq.n	8005264 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800518c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800518e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005192:	d874      	bhi.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800519a:	d056      	beq.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800519c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051a2:	d86c      	bhi.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80051a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051aa:	d03b      	beq.n	8005224 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80051ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051b2:	d864      	bhi.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80051b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051ba:	d021      	beq.n	8005200 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80051bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051c2:	d85c      	bhi.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80051c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d004      	beq.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80051ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051d0:	d004      	beq.n	80051dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80051d2:	e054      	b.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80051d4:	f000 f8b8 	bl	8005348 <HAL_RCCEx_GetD3PCLK1Freq>
 80051d8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80051da:	e0ac      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80051dc:	4b29      	ldr	r3, [pc, #164]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051e8:	d107      	bne.n	80051fa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051ea:	f107 0318 	add.w	r3, r7, #24
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 f8c0 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80051f8:	e09d      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80051fa:	2300      	movs	r3, #0
 80051fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80051fe:	e09a      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005200:	4b20      	ldr	r3, [pc, #128]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005208:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800520c:	d107      	bne.n	800521e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800520e:	f107 030c 	add.w	r3, r7, #12
 8005212:	4618      	mov	r0, r3
 8005214:	f000 fa02 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800521c:	e08b      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800521e:	2300      	movs	r3, #0
 8005220:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005222:	e088      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005224:	4b17      	ldr	r3, [pc, #92]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0304 	and.w	r3, r3, #4
 800522c:	2b04      	cmp	r3, #4
 800522e:	d109      	bne.n	8005244 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005230:	4b14      	ldr	r3, [pc, #80]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	08db      	lsrs	r3, r3, #3
 8005236:	f003 0303 	and.w	r3, r3, #3
 800523a:	4a13      	ldr	r2, [pc, #76]	@ (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800523c:	fa22 f303 	lsr.w	r3, r2, r3
 8005240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005242:	e078      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005244:	2300      	movs	r3, #0
 8005246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005248:	e075      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800524a:	4b0e      	ldr	r3, [pc, #56]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005252:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005256:	d102      	bne.n	800525e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8005258:	4b0c      	ldr	r3, [pc, #48]	@ (800528c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800525a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800525c:	e06b      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800525e:	2300      	movs	r3, #0
 8005260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005262:	e068      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005264:	4b07      	ldr	r3, [pc, #28]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800526c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005270:	d102      	bne.n	8005278 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8005272:	4b07      	ldr	r3, [pc, #28]	@ (8005290 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005276:	e05e      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005278:	2300      	movs	r3, #0
 800527a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800527c:	e05b      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800527e:	2300      	movs	r3, #0
 8005280:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005282:	e058      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005284:	58024400 	.word	0x58024400
 8005288:	03d09000 	.word	0x03d09000
 800528c:	003d0900 	.word	0x003d0900
 8005290:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005294:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005298:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800529c:	430b      	orrs	r3, r1
 800529e:	d148      	bne.n	8005332 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80052a0:	4b27      	ldr	r3, [pc, #156]	@ (8005340 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80052a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052a4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80052a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80052aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052b0:	d02a      	beq.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80052b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052b8:	d838      	bhi.n	800532c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80052ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d004      	beq.n	80052ca <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80052c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052c6:	d00d      	beq.n	80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80052c8:	e030      	b.n	800532c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80052ca:	4b1d      	ldr	r3, [pc, #116]	@ (8005340 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052d6:	d102      	bne.n	80052de <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80052d8:	4b1a      	ldr	r3, [pc, #104]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80052da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80052dc:	e02b      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80052de:	2300      	movs	r3, #0
 80052e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052e2:	e028      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80052e4:	4b16      	ldr	r3, [pc, #88]	@ (8005340 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052f0:	d107      	bne.n	8005302 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80052f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052f6:	4618      	mov	r0, r3
 80052f8:	f000 fae4 	bl	80058c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80052fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005300:	e019      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005302:	2300      	movs	r3, #0
 8005304:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005306:	e016      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005308:	4b0d      	ldr	r3, [pc, #52]	@ (8005340 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005310:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005314:	d107      	bne.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005316:	f107 0318 	add.w	r3, r7, #24
 800531a:	4618      	mov	r0, r3
 800531c:	f000 f82a 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005324:	e007      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005326:	2300      	movs	r3, #0
 8005328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800532a:	e004      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800532c:	2300      	movs	r3, #0
 800532e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005330:	e001      	b.n	8005336 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8005332:	2300      	movs	r3, #0
 8005334:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8005336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005338:	4618      	mov	r0, r3
 800533a:	3740      	adds	r7, #64	@ 0x40
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}
 8005340:	58024400 	.word	0x58024400
 8005344:	016e3600 	.word	0x016e3600

08005348 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800534c:	f7fd ffd4 	bl	80032f8 <HAL_RCC_GetHCLKFreq>
 8005350:	4602      	mov	r2, r0
 8005352:	4b06      	ldr	r3, [pc, #24]	@ (800536c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005354:	6a1b      	ldr	r3, [r3, #32]
 8005356:	091b      	lsrs	r3, r3, #4
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	4904      	ldr	r1, [pc, #16]	@ (8005370 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800535e:	5ccb      	ldrb	r3, [r1, r3]
 8005360:	f003 031f 	and.w	r3, r3, #31
 8005364:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005368:	4618      	mov	r0, r3
 800536a:	bd80      	pop	{r7, pc}
 800536c:	58024400 	.word	0x58024400
 8005370:	0800931c 	.word	0x0800931c

08005374 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005374:	b480      	push	{r7}
 8005376:	b089      	sub	sp, #36	@ 0x24
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800537c:	4ba1      	ldr	r3, [pc, #644]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800537e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005380:	f003 0303 	and.w	r3, r3, #3
 8005384:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005386:	4b9f      	ldr	r3, [pc, #636]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800538a:	0b1b      	lsrs	r3, r3, #12
 800538c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005390:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005392:	4b9c      	ldr	r3, [pc, #624]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005396:	091b      	lsrs	r3, r3, #4
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800539e:	4b99      	ldr	r3, [pc, #612]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053a2:	08db      	lsrs	r3, r3, #3
 80053a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	fb02 f303 	mul.w	r3, r2, r3
 80053ae:	ee07 3a90 	vmov	s15, r3
 80053b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 8111 	beq.w	80055e4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	f000 8083 	beq.w	80054d0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	f200 80a1 	bhi.w	8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d003      	beq.n	80053e0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d056      	beq.n	800548c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80053de:	e099      	b.n	8005514 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053e0:	4b88      	ldr	r3, [pc, #544]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0320 	and.w	r3, r3, #32
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d02d      	beq.n	8005448 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80053ec:	4b85      	ldr	r3, [pc, #532]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	08db      	lsrs	r3, r3, #3
 80053f2:	f003 0303 	and.w	r3, r3, #3
 80053f6:	4a84      	ldr	r2, [pc, #528]	@ (8005608 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80053f8:	fa22 f303 	lsr.w	r3, r2, r3
 80053fc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	ee07 3a90 	vmov	s15, r3
 8005404:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	ee07 3a90 	vmov	s15, r3
 800540e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005416:	4b7b      	ldr	r3, [pc, #492]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800541a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800541e:	ee07 3a90 	vmov	s15, r3
 8005422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005426:	ed97 6a03 	vldr	s12, [r7, #12]
 800542a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800560c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800542e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800543a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800543e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005442:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005446:	e087      	b.n	8005558 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	ee07 3a90 	vmov	s15, r3
 800544e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005452:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005610 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800545a:	4b6a      	ldr	r3, [pc, #424]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800545c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800545e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005462:	ee07 3a90 	vmov	s15, r3
 8005466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800546a:	ed97 6a03 	vldr	s12, [r7, #12]
 800546e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800560c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800547a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800547e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005486:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800548a:	e065      	b.n	8005558 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	ee07 3a90 	vmov	s15, r3
 8005492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005496:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005614 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800549a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800549e:	4b59      	ldr	r3, [pc, #356]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a6:	ee07 3a90 	vmov	s15, r3
 80054aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80054b2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800560c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054ce:	e043      	b.n	8005558 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	ee07 3a90 	vmov	s15, r3
 80054d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054da:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005618 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80054de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054e2:	4b48      	ldr	r3, [pc, #288]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ea:	ee07 3a90 	vmov	s15, r3
 80054ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80054f6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800560c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800550a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800550e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005512:	e021      	b.n	8005558 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	ee07 3a90 	vmov	s15, r3
 800551a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800551e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005614 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005526:	4b37      	ldr	r3, [pc, #220]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800552a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800552e:	ee07 3a90 	vmov	s15, r3
 8005532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005536:	ed97 6a03 	vldr	s12, [r7, #12]
 800553a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800560c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800553e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800554a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800554e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005552:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005556:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005558:	4b2a      	ldr	r3, [pc, #168]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800555a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555c:	0a5b      	lsrs	r3, r3, #9
 800555e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005562:	ee07 3a90 	vmov	s15, r3
 8005566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800556a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800556e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005572:	edd7 6a07 	vldr	s13, [r7, #28]
 8005576:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800557a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800557e:	ee17 2a90 	vmov	r2, s15
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005586:	4b1f      	ldr	r3, [pc, #124]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558a:	0c1b      	lsrs	r3, r3, #16
 800558c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005590:	ee07 3a90 	vmov	s15, r3
 8005594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005598:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800559c:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80055a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055ac:	ee17 2a90 	vmov	r2, s15
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80055b4:	4b13      	ldr	r3, [pc, #76]	@ (8005604 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b8:	0e1b      	lsrs	r3, r3, #24
 80055ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055be:	ee07 3a90 	vmov	s15, r3
 80055c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80055d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055da:	ee17 2a90 	vmov	r2, s15
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80055e2:	e008      	b.n	80055f6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	609a      	str	r2, [r3, #8]
}
 80055f6:	bf00      	nop
 80055f8:	3724      	adds	r7, #36	@ 0x24
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	58024400 	.word	0x58024400
 8005608:	03d09000 	.word	0x03d09000
 800560c:	46000000 	.word	0x46000000
 8005610:	4c742400 	.word	0x4c742400
 8005614:	4a742400 	.word	0x4a742400
 8005618:	4bb71b00 	.word	0x4bb71b00

0800561c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800561c:	b480      	push	{r7}
 800561e:	b089      	sub	sp, #36	@ 0x24
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005624:	4ba1      	ldr	r3, [pc, #644]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005628:	f003 0303 	and.w	r3, r3, #3
 800562c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800562e:	4b9f      	ldr	r3, [pc, #636]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005632:	0d1b      	lsrs	r3, r3, #20
 8005634:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005638:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800563a:	4b9c      	ldr	r3, [pc, #624]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800563c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563e:	0a1b      	lsrs	r3, r3, #8
 8005640:	f003 0301 	and.w	r3, r3, #1
 8005644:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005646:	4b99      	ldr	r3, [pc, #612]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800564a:	08db      	lsrs	r3, r3, #3
 800564c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	fb02 f303 	mul.w	r3, r2, r3
 8005656:	ee07 3a90 	vmov	s15, r3
 800565a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800565e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 8111 	beq.w	800588c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	2b02      	cmp	r3, #2
 800566e:	f000 8083 	beq.w	8005778 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	2b02      	cmp	r3, #2
 8005676:	f200 80a1 	bhi.w	80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d003      	beq.n	8005688 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	2b01      	cmp	r3, #1
 8005684:	d056      	beq.n	8005734 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005686:	e099      	b.n	80057bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005688:	4b88      	ldr	r3, [pc, #544]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0320 	and.w	r3, r3, #32
 8005690:	2b00      	cmp	r3, #0
 8005692:	d02d      	beq.n	80056f0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005694:	4b85      	ldr	r3, [pc, #532]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	08db      	lsrs	r3, r3, #3
 800569a:	f003 0303 	and.w	r3, r3, #3
 800569e:	4a84      	ldr	r2, [pc, #528]	@ (80058b0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80056a0:	fa22 f303 	lsr.w	r3, r2, r3
 80056a4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	ee07 3a90 	vmov	s15, r3
 80056ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	ee07 3a90 	vmov	s15, r3
 80056b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056be:	4b7b      	ldr	r3, [pc, #492]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056c6:	ee07 3a90 	vmov	s15, r3
 80056ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80056d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80058b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80056ee:	e087      	b.n	8005800 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	ee07 3a90 	vmov	s15, r3
 80056f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80058b8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80056fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005702:	4b6a      	ldr	r3, [pc, #424]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800570a:	ee07 3a90 	vmov	s15, r3
 800570e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005712:	ed97 6a03 	vldr	s12, [r7, #12]
 8005716:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80058b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800571a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800571e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800572a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800572e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005732:	e065      	b.n	8005800 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	ee07 3a90 	vmov	s15, r3
 800573a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800573e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80058bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005746:	4b59      	ldr	r3, [pc, #356]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800574e:	ee07 3a90 	vmov	s15, r3
 8005752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005756:	ed97 6a03 	vldr	s12, [r7, #12]
 800575a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80058b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800575e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800576a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800576e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005772:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005776:	e043      	b.n	8005800 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	ee07 3a90 	vmov	s15, r3
 800577e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005782:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80058c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800578a:	4b48      	ldr	r3, [pc, #288]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800578c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005792:	ee07 3a90 	vmov	s15, r3
 8005796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800579a:	ed97 6a03 	vldr	s12, [r7, #12]
 800579e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80058b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80057a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057ba:	e021      	b.n	8005800 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	ee07 3a90 	vmov	s15, r3
 80057c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80058bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80057ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057ce:	4b37      	ldr	r3, [pc, #220]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057d6:	ee07 3a90 	vmov	s15, r3
 80057da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057de:	ed97 6a03 	vldr	s12, [r7, #12]
 80057e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80058b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80057e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057fe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005800:	4b2a      	ldr	r3, [pc, #168]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005804:	0a5b      	lsrs	r3, r3, #9
 8005806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800580a:	ee07 3a90 	vmov	s15, r3
 800580e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005812:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005816:	ee37 7a87 	vadd.f32	s14, s15, s14
 800581a:	edd7 6a07 	vldr	s13, [r7, #28]
 800581e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005822:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005826:	ee17 2a90 	vmov	r2, s15
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800582e:	4b1f      	ldr	r3, [pc, #124]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005832:	0c1b      	lsrs	r3, r3, #16
 8005834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005838:	ee07 3a90 	vmov	s15, r3
 800583c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005840:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005844:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005848:	edd7 6a07 	vldr	s13, [r7, #28]
 800584c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005850:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005854:	ee17 2a90 	vmov	r2, s15
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800585c:	4b13      	ldr	r3, [pc, #76]	@ (80058ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800585e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005860:	0e1b      	lsrs	r3, r3, #24
 8005862:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005866:	ee07 3a90 	vmov	s15, r3
 800586a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800586e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005872:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005876:	edd7 6a07 	vldr	s13, [r7, #28]
 800587a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800587e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005882:	ee17 2a90 	vmov	r2, s15
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800588a:	e008      	b.n	800589e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	609a      	str	r2, [r3, #8]
}
 800589e:	bf00      	nop
 80058a0:	3724      	adds	r7, #36	@ 0x24
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr
 80058aa:	bf00      	nop
 80058ac:	58024400 	.word	0x58024400
 80058b0:	03d09000 	.word	0x03d09000
 80058b4:	46000000 	.word	0x46000000
 80058b8:	4c742400 	.word	0x4c742400
 80058bc:	4a742400 	.word	0x4a742400
 80058c0:	4bb71b00 	.word	0x4bb71b00

080058c4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b089      	sub	sp, #36	@ 0x24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80058cc:	4ba0      	ldr	r3, [pc, #640]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80058ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d0:	f003 0303 	and.w	r3, r3, #3
 80058d4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80058d6:	4b9e      	ldr	r3, [pc, #632]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80058d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058da:	091b      	lsrs	r3, r3, #4
 80058dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058e0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80058e2:	4b9b      	ldr	r3, [pc, #620]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80058e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e6:	f003 0301 	and.w	r3, r3, #1
 80058ea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80058ec:	4b98      	ldr	r3, [pc, #608]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80058ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058f0:	08db      	lsrs	r3, r3, #3
 80058f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	fb02 f303 	mul.w	r3, r2, r3
 80058fc:	ee07 3a90 	vmov	s15, r3
 8005900:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005904:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	2b00      	cmp	r3, #0
 800590c:	f000 8111 	beq.w	8005b32 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	2b02      	cmp	r3, #2
 8005914:	f000 8083 	beq.w	8005a1e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	2b02      	cmp	r3, #2
 800591c:	f200 80a1 	bhi.w	8005a62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d056      	beq.n	80059da <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800592c:	e099      	b.n	8005a62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800592e:	4b88      	ldr	r3, [pc, #544]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0320 	and.w	r3, r3, #32
 8005936:	2b00      	cmp	r3, #0
 8005938:	d02d      	beq.n	8005996 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800593a:	4b85      	ldr	r3, [pc, #532]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	08db      	lsrs	r3, r3, #3
 8005940:	f003 0303 	and.w	r3, r3, #3
 8005944:	4a83      	ldr	r2, [pc, #524]	@ (8005b54 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8005946:	fa22 f303 	lsr.w	r3, r2, r3
 800594a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	ee07 3a90 	vmov	s15, r3
 8005952:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	ee07 3a90 	vmov	s15, r3
 800595c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005960:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005964:	4b7a      	ldr	r3, [pc, #488]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800596c:	ee07 3a90 	vmov	s15, r3
 8005970:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005974:	ed97 6a03 	vldr	s12, [r7, #12]
 8005978:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8005b58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800597c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005980:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005984:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005988:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800598c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005990:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005994:	e087      	b.n	8005aa6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	ee07 3a90 	vmov	s15, r3
 800599c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059a0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8005b5c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80059a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059a8:	4b69      	ldr	r3, [pc, #420]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80059aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059b0:	ee07 3a90 	vmov	s15, r3
 80059b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80059bc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8005b58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80059c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80059d8:	e065      	b.n	8005aa6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	ee07 3a90 	vmov	s15, r3
 80059e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059e4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8005b60 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80059e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059ec:	4b58      	ldr	r3, [pc, #352]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80059ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059f4:	ee07 3a90 	vmov	s15, r3
 80059f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a00:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8005b58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005a04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a1c:	e043      	b.n	8005aa6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	ee07 3a90 	vmov	s15, r3
 8005a24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a28:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8005b64 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8005a2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a30:	4b47      	ldr	r3, [pc, #284]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a38:	ee07 3a90 	vmov	s15, r3
 8005a3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a40:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a44:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8005b58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005a48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a60:	e021      	b.n	8005aa6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	ee07 3a90 	vmov	s15, r3
 8005a68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a6c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8005b5c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8005a70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a74:	4b36      	ldr	r3, [pc, #216]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a7c:	ee07 3a90 	vmov	s15, r3
 8005a80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a84:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a88:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8005b58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005a8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aa0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005aa4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8005aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aaa:	0a5b      	lsrs	r3, r3, #9
 8005aac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ab0:	ee07 3a90 	vmov	s15, r3
 8005ab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ab8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005abc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ac0:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ac4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ac8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005acc:	ee17 2a90 	vmov	r2, s15
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8005ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad8:	0c1b      	lsrs	r3, r3, #16
 8005ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ade:	ee07 3a90 	vmov	s15, r3
 8005ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ae6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005aea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005aee:	edd7 6a07 	vldr	s13, [r7, #28]
 8005af2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005af6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005afa:	ee17 2a90 	vmov	r2, s15
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8005b02:	4b13      	ldr	r3, [pc, #76]	@ (8005b50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b06:	0e1b      	lsrs	r3, r3, #24
 8005b08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b0c:	ee07 3a90 	vmov	s15, r3
 8005b10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b18:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b28:	ee17 2a90 	vmov	r2, s15
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005b30:	e008      	b.n	8005b44 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	609a      	str	r2, [r3, #8]
}
 8005b44:	bf00      	nop
 8005b46:	3724      	adds	r7, #36	@ 0x24
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr
 8005b50:	58024400 	.word	0x58024400
 8005b54:	03d09000 	.word	0x03d09000
 8005b58:	46000000 	.word	0x46000000
 8005b5c:	4c742400 	.word	0x4c742400
 8005b60:	4a742400 	.word	0x4a742400
 8005b64:	4bb71b00 	.word	0x4bb71b00

08005b68 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b72:	2300      	movs	r3, #0
 8005b74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b76:	4b53      	ldr	r3, [pc, #332]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b7a:	f003 0303 	and.w	r3, r3, #3
 8005b7e:	2b03      	cmp	r3, #3
 8005b80:	d101      	bne.n	8005b86 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e099      	b.n	8005cba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005b86:	4b4f      	ldr	r3, [pc, #316]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a4e      	ldr	r2, [pc, #312]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005b8c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005b90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b92:	f7fb ff75 	bl	8001a80 <HAL_GetTick>
 8005b96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005b98:	e008      	b.n	8005bac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005b9a:	f7fb ff71 	bl	8001a80 <HAL_GetTick>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	2b02      	cmp	r3, #2
 8005ba6:	d901      	bls.n	8005bac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005ba8:	2303      	movs	r3, #3
 8005baa:	e086      	b.n	8005cba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005bac:	4b45      	ldr	r3, [pc, #276]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d1f0      	bne.n	8005b9a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005bb8:	4b42      	ldr	r3, [pc, #264]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bbc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	031b      	lsls	r3, r3, #12
 8005bc6:	493f      	ldr	r1, [pc, #252]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	628b      	str	r3, [r1, #40]	@ 0x28
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	025b      	lsls	r3, r3, #9
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	431a      	orrs	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	3b01      	subs	r3, #1
 8005be8:	041b      	lsls	r3, r3, #16
 8005bea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005bee:	431a      	orrs	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	061b      	lsls	r3, r3, #24
 8005bf8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005bfc:	4931      	ldr	r1, [pc, #196]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005c02:	4b30      	ldr	r3, [pc, #192]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	695b      	ldr	r3, [r3, #20]
 8005c0e:	492d      	ldr	r1, [pc, #180]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c10:	4313      	orrs	r3, r2
 8005c12:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005c14:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c18:	f023 0220 	bic.w	r2, r3, #32
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	699b      	ldr	r3, [r3, #24]
 8005c20:	4928      	ldr	r1, [pc, #160]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005c26:	4b27      	ldr	r3, [pc, #156]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2a:	4a26      	ldr	r2, [pc, #152]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c2c:	f023 0310 	bic.w	r3, r3, #16
 8005c30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005c32:	4b24      	ldr	r3, [pc, #144]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c36:	4b24      	ldr	r3, [pc, #144]	@ (8005cc8 <RCCEx_PLL2_Config+0x160>)
 8005c38:	4013      	ands	r3, r2
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	69d2      	ldr	r2, [r2, #28]
 8005c3e:	00d2      	lsls	r2, r2, #3
 8005c40:	4920      	ldr	r1, [pc, #128]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c42:	4313      	orrs	r3, r2
 8005c44:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005c46:	4b1f      	ldr	r3, [pc, #124]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c4c:	f043 0310 	orr.w	r3, r3, #16
 8005c50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d106      	bne.n	8005c66 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005c58:	4b1a      	ldr	r3, [pc, #104]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c5c:	4a19      	ldr	r2, [pc, #100]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c5e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c62:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c64:	e00f      	b.n	8005c86 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d106      	bne.n	8005c7a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005c6c:	4b15      	ldr	r3, [pc, #84]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c70:	4a14      	ldr	r2, [pc, #80]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c76:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c78:	e005      	b.n	8005c86 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005c7a:	4b12      	ldr	r3, [pc, #72]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7e:	4a11      	ldr	r2, [pc, #68]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005c84:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005c86:	4b0f      	ldr	r3, [pc, #60]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a0e      	ldr	r2, [pc, #56]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005c8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005c90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c92:	f7fb fef5 	bl	8001a80 <HAL_GetTick>
 8005c96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005c98:	e008      	b.n	8005cac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005c9a:	f7fb fef1 	bl	8001a80 <HAL_GetTick>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d901      	bls.n	8005cac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	e006      	b.n	8005cba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005cac:	4b05      	ldr	r3, [pc, #20]	@ (8005cc4 <RCCEx_PLL2_Config+0x15c>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d0f0      	beq.n	8005c9a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3710      	adds	r7, #16
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	58024400 	.word	0x58024400
 8005cc8:	ffff0007 	.word	0xffff0007

08005ccc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005cda:	4b53      	ldr	r3, [pc, #332]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cde:	f003 0303 	and.w	r3, r3, #3
 8005ce2:	2b03      	cmp	r3, #3
 8005ce4:	d101      	bne.n	8005cea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e099      	b.n	8005e1e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005cea:	4b4f      	ldr	r3, [pc, #316]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a4e      	ldr	r2, [pc, #312]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005cf0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cf4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cf6:	f7fb fec3 	bl	8001a80 <HAL_GetTick>
 8005cfa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005cfc:	e008      	b.n	8005d10 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005cfe:	f7fb febf 	bl	8001a80 <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d901      	bls.n	8005d10 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e086      	b.n	8005e1e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d10:	4b45      	ldr	r3, [pc, #276]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1f0      	bne.n	8005cfe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005d1c:	4b42      	ldr	r3, [pc, #264]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d20:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	051b      	lsls	r3, r3, #20
 8005d2a:	493f      	ldr	r1, [pc, #252]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	3b01      	subs	r3, #1
 8005d36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	025b      	lsls	r3, r3, #9
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	431a      	orrs	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	041b      	lsls	r3, r3, #16
 8005d4e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d52:	431a      	orrs	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	061b      	lsls	r3, r3, #24
 8005d5c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d60:	4931      	ldr	r1, [pc, #196]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005d66:	4b30      	ldr	r3, [pc, #192]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d6a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	492d      	ldr	r1, [pc, #180]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d74:	4313      	orrs	r3, r2
 8005d76:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005d78:	4b2b      	ldr	r3, [pc, #172]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	4928      	ldr	r1, [pc, #160]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d86:	4313      	orrs	r3, r2
 8005d88:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005d8a:	4b27      	ldr	r3, [pc, #156]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8e:	4a26      	ldr	r2, [pc, #152]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d94:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005d96:	4b24      	ldr	r3, [pc, #144]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005d98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d9a:	4b24      	ldr	r3, [pc, #144]	@ (8005e2c <RCCEx_PLL3_Config+0x160>)
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	69d2      	ldr	r2, [r2, #28]
 8005da2:	00d2      	lsls	r2, r2, #3
 8005da4:	4920      	ldr	r1, [pc, #128]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005daa:	4b1f      	ldr	r3, [pc, #124]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dae:	4a1e      	ldr	r2, [pc, #120]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005db0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005db4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d106      	bne.n	8005dca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc0:	4a19      	ldr	r2, [pc, #100]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005dc2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005dc6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005dc8:	e00f      	b.n	8005dea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d106      	bne.n	8005dde <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005dd0:	4b15      	ldr	r3, [pc, #84]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd4:	4a14      	ldr	r2, [pc, #80]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005dd6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005dda:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005ddc:	e005      	b.n	8005dea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005dde:	4b12      	ldr	r3, [pc, #72]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de2:	4a11      	ldr	r2, [pc, #68]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005de4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005de8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005dea:	4b0f      	ldr	r3, [pc, #60]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a0e      	ldr	r2, [pc, #56]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005df4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005df6:	f7fb fe43 	bl	8001a80 <HAL_GetTick>
 8005dfa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005dfc:	e008      	b.n	8005e10 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005dfe:	f7fb fe3f 	bl	8001a80 <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d901      	bls.n	8005e10 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e006      	b.n	8005e1e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e10:	4b05      	ldr	r3, [pc, #20]	@ (8005e28 <RCCEx_PLL3_Config+0x15c>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d0f0      	beq.n	8005dfe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3710      	adds	r7, #16
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	58024400 	.word	0x58024400
 8005e2c:	ffff0007 	.word	0xffff0007

08005e30 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b08a      	sub	sp, #40	@ 0x28
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e075      	b.n	8005f2e <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d105      	bne.n	8005e5a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f7fa fe97 	bl	8000b88 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2204      	movs	r2, #4
 8005e5e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f868 	bl	8005f38 <HAL_SD_InitCard>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d001      	beq.n	8005e72 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e05d      	b.n	8005f2e <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8005e72:	f107 0308 	add.w	r3, r7, #8
 8005e76:	4619      	mov	r1, r3
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f000 fa9d 	bl	80063b8 <HAL_SD_GetCardStatus>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d001      	beq.n	8005e88 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e052      	b.n	8005f2e <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8005e88:	7e3b      	ldrb	r3, [r7, #24]
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8005e8e:	7e7b      	ldrb	r3, [r7, #25]
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d10a      	bne.n	8005eb2 <HAL_SD_Init+0x82>
 8005e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d102      	bne.n	8005ea8 <HAL_SD_Init+0x78>
 8005ea2:	6a3b      	ldr	r3, [r7, #32]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d004      	beq.n	8005eb2 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005eae:	659a      	str	r2, [r3, #88]	@ 0x58
 8005eb0:	e00b      	b.n	8005eca <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d104      	bne.n	8005ec4 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ec0:	659a      	str	r2, [r3, #88]	@ 0x58
 8005ec2:	e002      	b.n	8005eca <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	4619      	mov	r1, r3
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f000 fb2f 	bl	8006534 <HAL_SD_ConfigWideBusOperation>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d001      	beq.n	8005ee0 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e026      	b.n	8005f2e <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8005ee0:	f7fb fdce 	bl	8001a80 <HAL_GetTick>
 8005ee4:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005ee6:	e011      	b.n	8005f0c <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005ee8:	f7fb fdca 	bl	8001a80 <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef6:	d109      	bne.n	8005f0c <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005efe:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e010      	b.n	8005f2e <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 fc23 	bl	8006758 <HAL_SD_GetCardState>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b04      	cmp	r3, #4
 8005f16:	d1e7      	bne.n	8005ee8 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3728      	adds	r7, #40	@ 0x28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
	...

08005f38 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005f38:	b590      	push	{r4, r7, lr}
 8005f3a:	b08d      	sub	sp, #52	@ 0x34
 8005f3c:	af02      	add	r7, sp, #8
 8005f3e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005f40:	2300      	movs	r3, #0
 8005f42:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8005f44:	2300      	movs	r3, #0
 8005f46:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8005f50:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8005f54:	f04f 0100 	mov.w	r1, #0
 8005f58:	f7fe fc76 	bl	8004848 <HAL_RCCEx_GetPeriphCLKFreq>
 8005f5c:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d109      	bne.n	8005f78 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005f72:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e070      	b.n	800605a <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8005f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7a:	0a1b      	lsrs	r3, r3, #8
 8005f7c:	4a39      	ldr	r2, [pc, #228]	@ (8006064 <HAL_SD_InitCard+0x12c>)
 8005f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f82:	091b      	lsrs	r3, r3, #4
 8005f84:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681c      	ldr	r4, [r3, #0]
 8005f8a:	466a      	mov	r2, sp
 8005f8c:	f107 0318 	add.w	r3, r7, #24
 8005f90:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005f94:	e882 0003 	stmia.w	r2, {r0, r1}
 8005f98:	f107 030c 	add.w	r3, r7, #12
 8005f9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f9e:	4620      	mov	r0, r4
 8005fa0:	f002 fc96 	bl	80088d0 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f002 fcc8 	bl	800893e <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d005      	beq.n	8005fc0 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	005b      	lsls	r3, r3, #1
 8005fb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fbe:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d007      	beq.n	8005fd6 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8005fc6:	4a28      	ldr	r2, [pc, #160]	@ (8006068 <HAL_SD_InitCard+0x130>)
 8005fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fce:	3301      	adds	r3, #1
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7fb fd61 	bl	8001a98 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 fcac 	bl	8006934 <SD_PowerON>
 8005fdc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8005fde:	6a3b      	ldr	r3, [r7, #32]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00b      	beq.n	8005ffc <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ff0:	6a3b      	ldr	r3, [r7, #32]
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e02e      	b.n	800605a <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 fbcb 	bl	8006798 <SD_InitCard>
 8006002:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006004:	6a3b      	ldr	r3, [r7, #32]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00b      	beq.n	8006022 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006016:	6a3b      	ldr	r3, [r7, #32]
 8006018:	431a      	orrs	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e01b      	b.n	800605a <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800602a:	4618      	mov	r0, r3
 800602c:	f002 fd1c 	bl	8008a68 <SDMMC_CmdBlockLength>
 8006030:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006032:	6a3b      	ldr	r3, [r7, #32]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d00f      	beq.n	8006058 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a0b      	ldr	r2, [pc, #44]	@ (800606c <HAL_SD_InitCard+0x134>)
 800603e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	431a      	orrs	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e000      	b.n	800605a <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	372c      	adds	r7, #44	@ 0x2c
 800605e:	46bd      	mov	sp, r7
 8006060:	bd90      	pop	{r4, r7, pc}
 8006062:	bf00      	nop
 8006064:	014f8b59 	.word	0x014f8b59
 8006068:	00012110 	.word	0x00012110
 800606c:	1fe00fff 	.word	0x1fe00fff

08006070 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800607e:	0f9b      	lsrs	r3, r3, #30
 8006080:	b2da      	uxtb	r2, r3
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800608a:	0e9b      	lsrs	r3, r3, #26
 800608c:	b2db      	uxtb	r3, r3
 800608e:	f003 030f 	and.w	r3, r3, #15
 8006092:	b2da      	uxtb	r2, r3
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800609c:	0e1b      	lsrs	r3, r3, #24
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	f003 0303 	and.w	r3, r3, #3
 80060a4:	b2da      	uxtb	r2, r3
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ae:	0c1b      	lsrs	r3, r3, #16
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ba:	0a1b      	lsrs	r3, r3, #8
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060c6:	b2da      	uxtb	r2, r3
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060d0:	0d1b      	lsrs	r3, r3, #20
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060dc:	0c1b      	lsrs	r3, r3, #16
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	f003 030f 	and.w	r3, r3, #15
 80060e4:	b2da      	uxtb	r2, r3
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060ee:	0bdb      	lsrs	r3, r3, #15
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006100:	0b9b      	lsrs	r3, r3, #14
 8006102:	b2db      	uxtb	r3, r3
 8006104:	f003 0301 	and.w	r3, r3, #1
 8006108:	b2da      	uxtb	r2, r3
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006112:	0b5b      	lsrs	r3, r3, #13
 8006114:	b2db      	uxtb	r3, r3
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	b2da      	uxtb	r2, r3
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006124:	0b1b      	lsrs	r3, r3, #12
 8006126:	b2db      	uxtb	r3, r3
 8006128:	f003 0301 	and.w	r3, r3, #1
 800612c:	b2da      	uxtb	r2, r3
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2200      	movs	r2, #0
 8006136:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800613c:	2b00      	cmp	r3, #0
 800613e:	d163      	bne.n	8006208 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006144:	009a      	lsls	r2, r3, #2
 8006146:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800614a:	4013      	ands	r3, r2
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8006150:	0f92      	lsrs	r2, r2, #30
 8006152:	431a      	orrs	r2, r3
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800615c:	0edb      	lsrs	r3, r3, #27
 800615e:	b2db      	uxtb	r3, r3
 8006160:	f003 0307 	and.w	r3, r3, #7
 8006164:	b2da      	uxtb	r2, r3
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800616e:	0e1b      	lsrs	r3, r3, #24
 8006170:	b2db      	uxtb	r3, r3
 8006172:	f003 0307 	and.w	r3, r3, #7
 8006176:	b2da      	uxtb	r2, r3
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006180:	0d5b      	lsrs	r3, r3, #21
 8006182:	b2db      	uxtb	r3, r3
 8006184:	f003 0307 	and.w	r3, r3, #7
 8006188:	b2da      	uxtb	r2, r3
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006192:	0c9b      	lsrs	r3, r3, #18
 8006194:	b2db      	uxtb	r3, r3
 8006196:	f003 0307 	and.w	r3, r3, #7
 800619a:	b2da      	uxtb	r2, r3
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061a4:	0bdb      	lsrs	r3, r3, #15
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	f003 0307 	and.w	r3, r3, #7
 80061ac:	b2da      	uxtb	r2, r3
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	7e1b      	ldrb	r3, [r3, #24]
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	f003 0307 	and.w	r3, r3, #7
 80061c6:	3302      	adds	r3, #2
 80061c8:	2201      	movs	r2, #1
 80061ca:	fa02 f303 	lsl.w	r3, r2, r3
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80061d2:	fb03 f202 	mul.w	r2, r3, r2
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	7a1b      	ldrb	r3, [r3, #8]
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	f003 030f 	and.w	r3, r3, #15
 80061e4:	2201      	movs	r2, #1
 80061e6:	409a      	lsls	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80061f4:	0a52      	lsrs	r2, r2, #9
 80061f6:	fb03 f202 	mul.w	r2, r3, r2
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006204:	655a      	str	r2, [r3, #84]	@ 0x54
 8006206:	e031      	b.n	800626c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800620c:	2b01      	cmp	r3, #1
 800620e:	d11d      	bne.n	800624c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006214:	041b      	lsls	r3, r3, #16
 8006216:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800621e:	0c1b      	lsrs	r3, r3, #16
 8006220:	431a      	orrs	r2, r3
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	3301      	adds	r3, #1
 800622c:	029a      	lsls	r2, r3, #10
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006240:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	655a      	str	r2, [r3, #84]	@ 0x54
 800624a:	e00f      	b.n	800626c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a58      	ldr	r2, [pc, #352]	@ (80063b4 <HAL_SD_GetCardCSD+0x344>)
 8006252:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006258:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e09d      	b.n	80063a8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006270:	0b9b      	lsrs	r3, r3, #14
 8006272:	b2db      	uxtb	r3, r3
 8006274:	f003 0301 	and.w	r3, r3, #1
 8006278:	b2da      	uxtb	r2, r3
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006282:	09db      	lsrs	r3, r3, #7
 8006284:	b2db      	uxtb	r3, r3
 8006286:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800628a:	b2da      	uxtb	r2, r3
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006294:	b2db      	uxtb	r3, r3
 8006296:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800629a:	b2da      	uxtb	r2, r3
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062a4:	0fdb      	lsrs	r3, r3, #31
 80062a6:	b2da      	uxtb	r2, r3
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062b0:	0f5b      	lsrs	r3, r3, #29
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	f003 0303 	and.w	r3, r3, #3
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062c2:	0e9b      	lsrs	r3, r3, #26
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	b2da      	uxtb	r2, r3
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062d4:	0d9b      	lsrs	r3, r3, #22
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	f003 030f 	and.w	r3, r3, #15
 80062dc:	b2da      	uxtb	r2, r3
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062e6:	0d5b      	lsrs	r3, r3, #21
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	b2da      	uxtb	r2, r3
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006302:	0c1b      	lsrs	r3, r3, #16
 8006304:	b2db      	uxtb	r3, r3
 8006306:	f003 0301 	and.w	r3, r3, #1
 800630a:	b2da      	uxtb	r2, r3
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006316:	0bdb      	lsrs	r3, r3, #15
 8006318:	b2db      	uxtb	r3, r3
 800631a:	f003 0301 	and.w	r3, r3, #1
 800631e:	b2da      	uxtb	r2, r3
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800632a:	0b9b      	lsrs	r3, r3, #14
 800632c:	b2db      	uxtb	r3, r3
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	b2da      	uxtb	r2, r3
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800633e:	0b5b      	lsrs	r3, r3, #13
 8006340:	b2db      	uxtb	r3, r3
 8006342:	f003 0301 	and.w	r3, r3, #1
 8006346:	b2da      	uxtb	r2, r3
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006352:	0b1b      	lsrs	r3, r3, #12
 8006354:	b2db      	uxtb	r3, r3
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	b2da      	uxtb	r2, r3
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006366:	0a9b      	lsrs	r3, r3, #10
 8006368:	b2db      	uxtb	r3, r3
 800636a:	f003 0303 	and.w	r3, r3, #3
 800636e:	b2da      	uxtb	r2, r3
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800637a:	0a1b      	lsrs	r3, r3, #8
 800637c:	b2db      	uxtb	r3, r3
 800637e:	f003 0303 	and.w	r3, r3, #3
 8006382:	b2da      	uxtb	r2, r3
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800638e:	085b      	lsrs	r3, r3, #1
 8006390:	b2db      	uxtb	r3, r3
 8006392:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006396:	b2da      	uxtb	r2, r3
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr
 80063b4:	1fe00fff 	.word	0x1fe00fff

080063b8 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b094      	sub	sp, #80	@ 0x50
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80063c2:	2300      	movs	r3, #0
 80063c4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b03      	cmp	r3, #3
 80063d2:	d101      	bne.n	80063d8 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	e0a7      	b.n	8006528 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 80063d8:	f107 0308 	add.w	r3, r7, #8
 80063dc:	4619      	mov	r1, r3
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 fb36 	bl	8006a50 <SD_SendSDStatus>
 80063e4:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80063e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d011      	beq.n	8006410 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a4f      	ldr	r2, [pc, #316]	@ (8006530 <HAL_SD_GetCardStatus+0x178>)
 80063f2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063fa:	431a      	orrs	r2, r3
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800640e:	e070      	b.n	80064f2 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	099b      	lsrs	r3, r3, #6
 8006414:	b2db      	uxtb	r3, r3
 8006416:	f003 0303 	and.w	r3, r3, #3
 800641a:	b2da      	uxtb	r2, r3
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	095b      	lsrs	r3, r3, #5
 8006424:	b2db      	uxtb	r3, r3
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	b2da      	uxtb	r2, r3
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	0a1b      	lsrs	r3, r3, #8
 8006434:	b29b      	uxth	r3, r3
 8006436:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800643a:	b29a      	uxth	r2, r3
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	0e1b      	lsrs	r3, r3, #24
 8006440:	b29b      	uxth	r3, r3
 8006442:	4313      	orrs	r3, r2
 8006444:	b29a      	uxth	r2, r3
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	061a      	lsls	r2, r3, #24
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	021b      	lsls	r3, r3, #8
 8006452:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006456:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	0a1b      	lsrs	r3, r3, #8
 800645c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8006460:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	0e1b      	lsrs	r3, r3, #24
 8006466:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	b2da      	uxtb	r2, r3
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	0a1b      	lsrs	r3, r3, #8
 8006478:	b2da      	uxtb	r2, r3
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	0d1b      	lsrs	r3, r3, #20
 8006482:	b2db      	uxtb	r3, r3
 8006484:	f003 030f 	and.w	r3, r3, #15
 8006488:	b2da      	uxtb	r2, r3
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	0c1b      	lsrs	r3, r3, #16
 8006492:	b29b      	uxth	r3, r3
 8006494:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006498:	b29a      	uxth	r2, r3
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	b29b      	uxth	r3, r3
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	4313      	orrs	r3, r2
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	0a9b      	lsrs	r3, r3, #10
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	0a1b      	lsrs	r3, r3, #8
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	f003 0303 	and.w	r3, r3, #3
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	091b      	lsrs	r3, r3, #4
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	f003 030f 	and.w	r3, r3, #15
 80064d4:	b2da      	uxtb	r2, r3
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	f003 030f 	and.w	r3, r3, #15
 80064e2:	b2da      	uxtb	r2, r3
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	0e1b      	lsrs	r3, r3, #24
 80064ec:	b2da      	uxtb	r2, r3
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80064fa:	4618      	mov	r0, r3
 80064fc:	f002 fab4 	bl	8008a68 <SDMMC_CmdBlockLength>
 8006500:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8006502:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00d      	beq.n	8006524 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a08      	ldr	r2, [pc, #32]	@ (8006530 <HAL_SD_GetCardStatus+0x178>)
 800650e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006514:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8006524:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8006528:	4618      	mov	r0, r3
 800652a:	3750      	adds	r7, #80	@ 0x50
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}
 8006530:	1fe00fff 	.word	0x1fe00fff

08006534 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006534:	b590      	push	{r4, r7, lr}
 8006536:	b08d      	sub	sp, #52	@ 0x34
 8006538:	af02      	add	r7, sp, #8
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800653e:	2300      	movs	r3, #0
 8006540:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2203      	movs	r2, #3
 8006548:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006550:	2b03      	cmp	r3, #3
 8006552:	d02e      	beq.n	80065b2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800655a:	d106      	bne.n	800656a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006560:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	635a      	str	r2, [r3, #52]	@ 0x34
 8006568:	e029      	b.n	80065be <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006570:	d10a      	bne.n	8006588 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fb64 	bl	8006c40 <SD_WideBus_Enable>
 8006578:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800657e:	6a3b      	ldr	r3, [r7, #32]
 8006580:	431a      	orrs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	635a      	str	r2, [r3, #52]	@ 0x34
 8006586:	e01a      	b.n	80065be <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10a      	bne.n	80065a4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f000 fba1 	bl	8006cd6 <SD_WideBus_Disable>
 8006594:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800659a:	6a3b      	ldr	r3, [r7, #32]
 800659c:	431a      	orrs	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80065a2:	e00c      	b.n	80065be <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065a8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80065b0:	e005      	b.n	80065be <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065b6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d007      	beq.n	80065d6 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a5f      	ldr	r2, [pc, #380]	@ (8006748 <HAL_SD_ConfigWideBusOperation+0x214>)
 80065cc:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80065d4:	e096      	b.n	8006704 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80065d6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80065da:	f04f 0100 	mov.w	r1, #0
 80065de:	f7fe f933 	bl	8004848 <HAL_RCCEx_GetPeriphCLKFreq>
 80065e2:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	f000 8083 	beq.w	80066f2 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	691b      	ldr	r3, [r3, #16]
 8006600:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	695a      	ldr	r2, [r3, #20]
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	4950      	ldr	r1, [pc, #320]	@ (800674c <HAL_SD_ConfigWideBusOperation+0x218>)
 800660a:	fba1 1303 	umull	r1, r3, r1, r3
 800660e:	0e1b      	lsrs	r3, r3, #24
 8006610:	429a      	cmp	r2, r3
 8006612:	d303      	bcc.n	800661c <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	695b      	ldr	r3, [r3, #20]
 8006618:	61bb      	str	r3, [r7, #24]
 800661a:	e05a      	b.n	80066d2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006620:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006624:	d103      	bne.n	800662e <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	61bb      	str	r3, [r7, #24]
 800662c:	e051      	b.n	80066d2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006632:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006636:	d126      	bne.n	8006686 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	695b      	ldr	r3, [r3, #20]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d10e      	bne.n	800665e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	4a43      	ldr	r2, [pc, #268]	@ (8006750 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d906      	bls.n	8006656 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	4a40      	ldr	r2, [pc, #256]	@ (800674c <HAL_SD_ConfigWideBusOperation+0x218>)
 800664c:	fba2 2303 	umull	r2, r3, r2, r3
 8006650:	0e5b      	lsrs	r3, r3, #25
 8006652:	61bb      	str	r3, [r7, #24]
 8006654:	e03d      	b.n	80066d2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	61bb      	str	r3, [r7, #24]
 800665c:	e039      	b.n	80066d2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	005b      	lsls	r3, r3, #1
 8006664:	69fa      	ldr	r2, [r7, #28]
 8006666:	fbb2 f3f3 	udiv	r3, r2, r3
 800666a:	4a39      	ldr	r2, [pc, #228]	@ (8006750 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d906      	bls.n	800667e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	4a36      	ldr	r2, [pc, #216]	@ (800674c <HAL_SD_ConfigWideBusOperation+0x218>)
 8006674:	fba2 2303 	umull	r2, r3, r2, r3
 8006678:	0e5b      	lsrs	r3, r3, #25
 800667a:	61bb      	str	r3, [r7, #24]
 800667c:	e029      	b.n	80066d2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	695b      	ldr	r3, [r3, #20]
 8006682:	61bb      	str	r3, [r7, #24]
 8006684:	e025      	b.n	80066d2 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10e      	bne.n	80066ac <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800668e:	69fb      	ldr	r3, [r7, #28]
 8006690:	4a30      	ldr	r2, [pc, #192]	@ (8006754 <HAL_SD_ConfigWideBusOperation+0x220>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d906      	bls.n	80066a4 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	4a2c      	ldr	r2, [pc, #176]	@ (800674c <HAL_SD_ConfigWideBusOperation+0x218>)
 800669a:	fba2 2303 	umull	r2, r3, r2, r3
 800669e:	0e1b      	lsrs	r3, r3, #24
 80066a0:	61bb      	str	r3, [r7, #24]
 80066a2:	e016      	b.n	80066d2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	61bb      	str	r3, [r7, #24]
 80066aa:	e012      	b.n	80066d2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	695b      	ldr	r3, [r3, #20]
 80066b0:	005b      	lsls	r3, r3, #1
 80066b2:	69fa      	ldr	r2, [r7, #28]
 80066b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80066b8:	4a26      	ldr	r2, [pc, #152]	@ (8006754 <HAL_SD_ConfigWideBusOperation+0x220>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d906      	bls.n	80066cc <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	4a22      	ldr	r2, [pc, #136]	@ (800674c <HAL_SD_ConfigWideBusOperation+0x218>)
 80066c2:	fba2 2303 	umull	r2, r3, r2, r3
 80066c6:	0e1b      	lsrs	r3, r3, #24
 80066c8:	61bb      	str	r3, [r7, #24]
 80066ca:	e002      	b.n	80066d2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	695b      	ldr	r3, [r3, #20]
 80066d0:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681c      	ldr	r4, [r3, #0]
 80066d6:	466a      	mov	r2, sp
 80066d8:	f107 0314 	add.w	r3, r7, #20
 80066dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80066e0:	e882 0003 	stmia.w	r2, {r0, r1}
 80066e4:	f107 0308 	add.w	r3, r7, #8
 80066e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066ea:	4620      	mov	r0, r4
 80066ec:	f002 f8f0 	bl	80088d0 <SDMMC_Init>
 80066f0:	e008      	b.n	8006704 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066f6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800670c:	4618      	mov	r0, r3
 800670e:	f002 f9ab 	bl	8008a68 <SDMMC_CmdBlockLength>
 8006712:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006714:	6a3b      	ldr	r3, [r7, #32]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00c      	beq.n	8006734 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a0a      	ldr	r2, [pc, #40]	@ (8006748 <HAL_SD_ConfigWideBusOperation+0x214>)
 8006720:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006726:	6a3b      	ldr	r3, [r7, #32]
 8006728:	431a      	orrs	r2, r3
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800673c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006740:	4618      	mov	r0, r3
 8006742:	372c      	adds	r7, #44	@ 0x2c
 8006744:	46bd      	mov	sp, r7
 8006746:	bd90      	pop	{r4, r7, pc}
 8006748:	1fe00fff 	.word	0x1fe00fff
 800674c:	55e63b89 	.word	0x55e63b89
 8006750:	02faf080 	.word	0x02faf080
 8006754:	017d7840 	.word	0x017d7840

08006758 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006760:	2300      	movs	r3, #0
 8006762:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006764:	f107 030c 	add.w	r3, r7, #12
 8006768:	4619      	mov	r1, r3
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fa40 	bl	8006bf0 <SD_SendStatus>
 8006770:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d005      	beq.n	8006784 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	431a      	orrs	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	0a5b      	lsrs	r3, r3, #9
 8006788:	f003 030f 	and.w	r3, r3, #15
 800678c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800678e:	693b      	ldr	r3, [r7, #16]
}
 8006790:	4618      	mov	r0, r3
 8006792:	3718      	adds	r7, #24
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b090      	sub	sp, #64	@ 0x40
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 80067a0:	2300      	movs	r3, #0
 80067a2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 80067a4:	f7fb f96c 	bl	8001a80 <HAL_GetTick>
 80067a8:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4618      	mov	r0, r3
 80067b0:	f002 f8d6 	bl	8008960 <SDMMC_GetPowerState>
 80067b4:	4603      	mov	r3, r0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d102      	bne.n	80067c0 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80067ba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80067be:	e0b5      	b.n	800692c <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c4:	2b03      	cmp	r3, #3
 80067c6:	d02e      	beq.n	8006826 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4618      	mov	r0, r3
 80067ce:	f002 fa57 	bl	8008c80 <SDMMC_CmdSendCID>
 80067d2:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 80067d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d001      	beq.n	80067de <SD_InitCard+0x46>
    {
      return errorstate;
 80067da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067dc:	e0a6      	b.n	800692c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2100      	movs	r1, #0
 80067e4:	4618      	mov	r0, r3
 80067e6:	f002 f900 	bl	80089ea <SDMMC_GetResponse>
 80067ea:	4602      	mov	r2, r0
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2104      	movs	r1, #4
 80067f6:	4618      	mov	r0, r3
 80067f8:	f002 f8f7 	bl	80089ea <SDMMC_GetResponse>
 80067fc:	4602      	mov	r2, r0
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2108      	movs	r1, #8
 8006808:	4618      	mov	r0, r3
 800680a:	f002 f8ee 	bl	80089ea <SDMMC_GetResponse>
 800680e:	4602      	mov	r2, r0
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	210c      	movs	r1, #12
 800681a:	4618      	mov	r0, r3
 800681c:	f002 f8e5 	bl	80089ea <SDMMC_GetResponse>
 8006820:	4602      	mov	r2, r0
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800682a:	2b03      	cmp	r3, #3
 800682c:	d01d      	beq.n	800686a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800682e:	e019      	b.n	8006864 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f107 020a 	add.w	r2, r7, #10
 8006838:	4611      	mov	r1, r2
 800683a:	4618      	mov	r0, r3
 800683c:	f002 fa5f 	bl	8008cfe <SDMMC_CmdSetRelAdd>
 8006840:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8006842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <SD_InitCard+0xb4>
      {
        return errorstate;
 8006848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684a:	e06f      	b.n	800692c <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800684c:	f7fb f918 	bl	8001a80 <HAL_GetTick>
 8006850:	4602      	mov	r2, r0
 8006852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	f241 3287 	movw	r2, #4999	@ 0x1387
 800685a:	4293      	cmp	r3, r2
 800685c:	d902      	bls.n	8006864 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800685e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006862:	e063      	b.n	800692c <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8006864:	897b      	ldrh	r3, [r7, #10]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d0e2      	beq.n	8006830 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686e:	2b03      	cmp	r3, #3
 8006870:	d036      	beq.n	80068e0 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006872:	897b      	ldrh	r3, [r7, #10]
 8006874:	461a      	mov	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006882:	041b      	lsls	r3, r3, #16
 8006884:	4619      	mov	r1, r3
 8006886:	4610      	mov	r0, r2
 8006888:	f002 fa19 	bl	8008cbe <SDMMC_CmdSendCSD>
 800688c:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800688e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006890:	2b00      	cmp	r3, #0
 8006892:	d001      	beq.n	8006898 <SD_InitCard+0x100>
    {
      return errorstate;
 8006894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006896:	e049      	b.n	800692c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2100      	movs	r1, #0
 800689e:	4618      	mov	r0, r3
 80068a0:	f002 f8a3 	bl	80089ea <SDMMC_GetResponse>
 80068a4:	4602      	mov	r2, r0
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2104      	movs	r1, #4
 80068b0:	4618      	mov	r0, r3
 80068b2:	f002 f89a 	bl	80089ea <SDMMC_GetResponse>
 80068b6:	4602      	mov	r2, r0
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2108      	movs	r1, #8
 80068c2:	4618      	mov	r0, r3
 80068c4:	f002 f891 	bl	80089ea <SDMMC_GetResponse>
 80068c8:	4602      	mov	r2, r0
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	210c      	movs	r1, #12
 80068d4:	4618      	mov	r0, r3
 80068d6:	f002 f888 	bl	80089ea <SDMMC_GetResponse>
 80068da:	4602      	mov	r2, r0
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2104      	movs	r1, #4
 80068e6:	4618      	mov	r0, r3
 80068e8:	f002 f87f 	bl	80089ea <SDMMC_GetResponse>
 80068ec:	4603      	mov	r3, r0
 80068ee:	0d1a      	lsrs	r2, r3, #20
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80068f4:	f107 030c 	add.w	r3, r7, #12
 80068f8:	4619      	mov	r1, r3
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f7ff fbb8 	bl	8006070 <HAL_SD_GetCardCSD>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d002      	beq.n	800690c <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006906:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800690a:	e00f      	b.n	800692c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006914:	041b      	lsls	r3, r3, #16
 8006916:	4619      	mov	r1, r3
 8006918:	4610      	mov	r0, r2
 800691a:	f002 f8c8 	bl	8008aae <SDMMC_CmdSelDesel>
 800691e:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8006920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006922:	2b00      	cmp	r3, #0
 8006924:	d001      	beq.n	800692a <SD_InitCard+0x192>
  {
    return errorstate;
 8006926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006928:	e000      	b.n	800692c <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3740      	adds	r7, #64	@ 0x40
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b086      	sub	sp, #24
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800693c:	2300      	movs	r3, #0
 800693e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8006940:	2300      	movs	r3, #0
 8006942:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8006944:	2300      	movs	r3, #0
 8006946:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4618      	mov	r0, r3
 800694e:	f002 f8d1 	bl	8008af4 <SDMMC_CmdGoIdleState>
 8006952:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d001      	beq.n	800695e <SD_PowerON+0x2a>
  {
    return errorstate;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	e072      	b.n	8006a44 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4618      	mov	r0, r3
 8006964:	f002 f8e4 	bl	8008b30 <SDMMC_CmdOperCond>
 8006968:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006970:	d10d      	bne.n	800698e <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4618      	mov	r0, r3
 800697e:	f002 f8b9 	bl	8008af4 <SDMMC_CmdGoIdleState>
 8006982:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d004      	beq.n	8006994 <SD_PowerON+0x60>
    {
      return errorstate;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	e05a      	b.n	8006a44 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2201      	movs	r2, #1
 8006992:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006998:	2b01      	cmp	r3, #1
 800699a:	d137      	bne.n	8006a0c <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2100      	movs	r1, #0
 80069a2:	4618      	mov	r0, r3
 80069a4:	f002 f8e4 	bl	8008b70 <SDMMC_CmdAppCommand>
 80069a8:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d02d      	beq.n	8006a0c <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80069b0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80069b4:	e046      	b.n	8006a44 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2100      	movs	r1, #0
 80069bc:	4618      	mov	r0, r3
 80069be:	f002 f8d7 	bl	8008b70 <SDMMC_CmdAppCommand>
 80069c2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d001      	beq.n	80069ce <SD_PowerON+0x9a>
    {
      return errorstate;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	e03a      	b.n	8006a44 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	491e      	ldr	r1, [pc, #120]	@ (8006a4c <SD_PowerON+0x118>)
 80069d4:	4618      	mov	r0, r3
 80069d6:	f002 f8ee 	bl	8008bb6 <SDMMC_CmdAppOperCommand>
 80069da:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d002      	beq.n	80069e8 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80069e2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80069e6:	e02d      	b.n	8006a44 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2100      	movs	r1, #0
 80069ee:	4618      	mov	r0, r3
 80069f0:	f001 fffb 	bl	80089ea <SDMMC_GetResponse>
 80069f4:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	0fdb      	lsrs	r3, r3, #31
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d101      	bne.n	8006a02 <SD_PowerON+0xce>
 80069fe:	2301      	movs	r3, #1
 8006a00:	e000      	b.n	8006a04 <SD_PowerON+0xd0>
 8006a02:	2300      	movs	r3, #0
 8006a04:	613b      	str	r3, [r7, #16]

    count++;
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d802      	bhi.n	8006a1c <SD_PowerON+0xe8>
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d0cc      	beq.n	80069b6 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d902      	bls.n	8006a2c <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006a26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a2a:	e00b      	b.n	8006a44 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d002      	beq.n	8006a42 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3718      	adds	r7, #24
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bd80      	pop	{r7, pc}
 8006a4c:	c1100000 	.word	0xc1100000

08006a50 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b08c      	sub	sp, #48	@ 0x30
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006a5a:	f7fb f811 	bl	8001a80 <HAL_GetTick>
 8006a5e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2100      	movs	r1, #0
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f001 ffbd 	bl	80089ea <SDMMC_GetResponse>
 8006a70:	4603      	mov	r3, r0
 8006a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a7a:	d102      	bne.n	8006a82 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006a7c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006a80:	e0b0      	b.n	8006be4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2140      	movs	r1, #64	@ 0x40
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f001 ffed 	bl	8008a68 <SDMMC_CmdBlockLength>
 8006a8e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d005      	beq.n	8006aa2 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8006a9e:	6a3b      	ldr	r3, [r7, #32]
 8006aa0:	e0a0      	b.n	8006be4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aaa:	041b      	lsls	r3, r3, #16
 8006aac:	4619      	mov	r1, r3
 8006aae:	4610      	mov	r0, r2
 8006ab0:	f002 f85e 	bl	8008b70 <SDMMC_CmdAppCommand>
 8006ab4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d005      	beq.n	8006ac8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8006ac4:	6a3b      	ldr	r3, [r7, #32]
 8006ac6:	e08d      	b.n	8006be4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8006acc:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8006ace:	2340      	movs	r3, #64	@ 0x40
 8006ad0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8006ad2:	2360      	movs	r3, #96	@ 0x60
 8006ad4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006ad6:	2302      	movs	r3, #2
 8006ad8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006ada:	2300      	movs	r3, #0
 8006adc:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f107 0208 	add.w	r2, r7, #8
 8006aea:	4611      	mov	r1, r2
 8006aec:	4618      	mov	r0, r3
 8006aee:	f001 ff8f 	bl	8008a10 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4618      	mov	r0, r3
 8006af8:	f002 f946 	bl	8008d88 <SDMMC_CmdStatusRegister>
 8006afc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006afe:	6a3b      	ldr	r3, [r7, #32]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d02b      	beq.n	8006b5c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8006b0c:	6a3b      	ldr	r3, [r7, #32]
 8006b0e:	e069      	b.n	8006be4 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d013      	beq.n	8006b46 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8006b1e:	2300      	movs	r3, #0
 8006b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b22:	e00d      	b.n	8006b40 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f001 fefb 	bl	8008924 <SDMMC_ReadFIFO>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b32:	601a      	str	r2, [r3, #0]
        pData++;
 8006b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b36:	3304      	adds	r3, #4
 8006b38:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8006b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b42:	2b07      	cmp	r3, #7
 8006b44:	d9ee      	bls.n	8006b24 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8006b46:	f7fa ff9b 	bl	8001a80 <HAL_GetTick>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b54:	d102      	bne.n	8006b5c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006b56:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006b5a:	e043      	b.n	8006be4 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b62:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d0d2      	beq.n	8006b10 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b70:	f003 0308 	and.w	r3, r3, #8
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d001      	beq.n	8006b7c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006b78:	2308      	movs	r3, #8
 8006b7a:	e033      	b.n	8006be4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d001      	beq.n	8006b8e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	e02a      	b.n	8006be4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b94:	f003 0320 	and.w	r3, r3, #32
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d017      	beq.n	8006bcc <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8006b9c:	2320      	movs	r3, #32
 8006b9e:	e021      	b.n	8006be4 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f001 febd 	bl	8008924 <SDMMC_ReadFIFO>
 8006baa:	4602      	mov	r2, r0
 8006bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bae:	601a      	str	r2, [r3, #0]
    pData++;
 8006bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb2:	3304      	adds	r3, #4
 8006bb4:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8006bb6:	f7fa ff63 	bl	8001a80 <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bc4:	d102      	bne.n	8006bcc <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006bc6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006bca:	e00b      	b.n	8006be4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1e2      	bne.n	8006ba0 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a03      	ldr	r2, [pc, #12]	@ (8006bec <SD_SendSDStatus+0x19c>)
 8006be0:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3730      	adds	r7, #48	@ 0x30
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}
 8006bec:	18000f3a 	.word	0x18000f3a

08006bf0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b084      	sub	sp, #16
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d102      	bne.n	8006c06 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006c00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006c04:	e018      	b.n	8006c38 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c0e:	041b      	lsls	r3, r3, #16
 8006c10:	4619      	mov	r1, r3
 8006c12:	4610      	mov	r0, r2
 8006c14:	f002 f895 	bl	8008d42 <SDMMC_CmdSendStatus>
 8006c18:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d001      	beq.n	8006c24 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	e009      	b.n	8006c38 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2100      	movs	r1, #0
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f001 fedd 	bl	80089ea <SDMMC_GetResponse>
 8006c30:	4602      	mov	r2, r0
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006c36:	2300      	movs	r3, #0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3710      	adds	r7, #16
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b086      	sub	sp, #24
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8006c48:	2300      	movs	r3, #0
 8006c4a:	60fb      	str	r3, [r7, #12]
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2100      	movs	r1, #0
 8006c56:	4618      	mov	r0, r3
 8006c58:	f001 fec7 	bl	80089ea <SDMMC_GetResponse>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c66:	d102      	bne.n	8006c6e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006c68:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006c6c:	e02f      	b.n	8006cce <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006c6e:	f107 030c 	add.w	r3, r7, #12
 8006c72:	4619      	mov	r1, r3
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f000 f879 	bl	8006d6c <SD_FindSCR>
 8006c7a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d001      	beq.n	8006c86 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	e023      	b.n	8006cce <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d01c      	beq.n	8006cca <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c98:	041b      	lsls	r3, r3, #16
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	4610      	mov	r0, r2
 8006c9e:	f001 ff67 	bl	8008b70 <SDMMC_CmdAppCommand>
 8006ca2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	e00f      	b.n	8006cce <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2102      	movs	r1, #2
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f001 ff9e 	bl	8008bf6 <SDMMC_CmdBusWidth>
 8006cba:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d001      	beq.n	8006cc6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	e003      	b.n	8006cce <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	e001      	b.n	8006cce <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006cca:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3718      	adds	r7, #24
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}

08006cd6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006cd6:	b580      	push	{r7, lr}
 8006cd8:	b086      	sub	sp, #24
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8006cde:	2300      	movs	r3, #0
 8006ce0:	60fb      	str	r3, [r7, #12]
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2100      	movs	r1, #0
 8006cec:	4618      	mov	r0, r3
 8006cee:	f001 fe7c 	bl	80089ea <SDMMC_GetResponse>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cf8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cfc:	d102      	bne.n	8006d04 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006cfe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006d02:	e02f      	b.n	8006d64 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006d04:	f107 030c 	add.w	r3, r7, #12
 8006d08:	4619      	mov	r1, r3
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 f82e 	bl	8006d6c <SD_FindSCR>
 8006d10:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d001      	beq.n	8006d1c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	e023      	b.n	8006d64 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d01c      	beq.n	8006d60 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d2e:	041b      	lsls	r3, r3, #16
 8006d30:	4619      	mov	r1, r3
 8006d32:	4610      	mov	r0, r2
 8006d34:	f001 ff1c 	bl	8008b70 <SDMMC_CmdAppCommand>
 8006d38:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	e00f      	b.n	8006d64 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2100      	movs	r1, #0
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f001 ff53 	bl	8008bf6 <SDMMC_CmdBusWidth>
 8006d50:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d001      	beq.n	8006d5c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	e003      	b.n	8006d64 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	e001      	b.n	8006d64 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006d60:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3718      	adds	r7, #24
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b08e      	sub	sp, #56	@ 0x38
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006d76:	f7fa fe83 	bl	8001a80 <HAL_GetTick>
 8006d7a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8006d80:	2300      	movs	r3, #0
 8006d82:	60bb      	str	r3, [r7, #8]
 8006d84:	2300      	movs	r3, #0
 8006d86:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2108      	movs	r1, #8
 8006d92:	4618      	mov	r0, r3
 8006d94:	f001 fe68 	bl	8008a68 <SDMMC_CmdBlockLength>
 8006d98:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8006d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d001      	beq.n	8006da4 <SD_FindSCR+0x38>
  {
    return errorstate;
 8006da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da2:	e0ad      	b.n	8006f00 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dac:	041b      	lsls	r3, r3, #16
 8006dae:	4619      	mov	r1, r3
 8006db0:	4610      	mov	r0, r2
 8006db2:	f001 fedd 	bl	8008b70 <SDMMC_CmdAppCommand>
 8006db6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8006db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d001      	beq.n	8006dc2 <SD_FindSCR+0x56>
  {
    return errorstate;
 8006dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc0:	e09e      	b.n	8006f00 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8006dc6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006dc8:	2308      	movs	r3, #8
 8006dca:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8006dcc:	2330      	movs	r3, #48	@ 0x30
 8006dce:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006dd0:	2302      	movs	r3, #2
 8006dd2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f107 0210 	add.w	r2, r7, #16
 8006de4:	4611      	mov	r1, r2
 8006de6:	4618      	mov	r0, r3
 8006de8:	f001 fe12 	bl	8008a10 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4618      	mov	r0, r3
 8006df2:	f001 ff23 	bl	8008c3c <SDMMC_CmdSendSCR>
 8006df6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8006df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d027      	beq.n	8006e4e <SD_FindSCR+0xe2>
  {
    return errorstate;
 8006dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e00:	e07e      	b.n	8006f00 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d113      	bne.n	8006e38 <SD_FindSCR+0xcc>
 8006e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d110      	bne.n	8006e38 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f001 fd82 	bl	8008924 <SDMMC_ReadFIFO>
 8006e20:	4603      	mov	r3, r0
 8006e22:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f001 fd7b 	bl	8008924 <SDMMC_ReadFIFO>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	60fb      	str	r3, [r7, #12]
      index++;
 8006e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e34:	3301      	adds	r3, #1
 8006e36:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8006e38:	f7fa fe22 	bl	8001a80 <HAL_GetTick>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e46:	d102      	bne.n	8006e4e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006e48:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006e4c:	e058      	b.n	8006f00 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e54:	f240 532a 	movw	r3, #1322	@ 0x52a
 8006e58:	4013      	ands	r3, r2
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d0d1      	beq.n	8006e02 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e64:	f003 0308 	and.w	r3, r3, #8
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d005      	beq.n	8006e78 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2208      	movs	r2, #8
 8006e72:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006e74:	2308      	movs	r3, #8
 8006e76:	e043      	b.n	8006f00 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e7e:	f003 0302 	and.w	r3, r3, #2
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d005      	beq.n	8006e92 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006e8e:	2302      	movs	r3, #2
 8006e90:	e036      	b.n	8006f00 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e98:	f003 0320 	and.w	r3, r3, #32
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d005      	beq.n	8006eac <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2220      	movs	r2, #32
 8006ea6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006ea8:	2320      	movs	r3, #32
 8006eaa:	e029      	b.n	8006f00 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a15      	ldr	r2, [pc, #84]	@ (8006f08 <SD_FindSCR+0x19c>)
 8006eb2:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	061a      	lsls	r2, r3, #24
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	021b      	lsls	r3, r3, #8
 8006ebc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006ec0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	0a1b      	lsrs	r3, r3, #8
 8006ec6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8006eca:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	0e1b      	lsrs	r3, r3, #24
 8006ed0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8006ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed4:	601a      	str	r2, [r3, #0]
    scr++;
 8006ed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed8:	3304      	adds	r3, #4
 8006eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	061a      	lsls	r2, r3, #24
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	021b      	lsls	r3, r3, #8
 8006ee4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006ee8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	0a1b      	lsrs	r3, r3, #8
 8006eee:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8006ef2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	0e1b      	lsrs	r3, r3, #24
 8006ef8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8006efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3738      	adds	r7, #56	@ 0x38
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	18000f3a 	.word	0x18000f3a

08006f0c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d101      	bne.n	8006f1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e10f      	b.n	800713e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a87      	ldr	r2, [pc, #540]	@ (8007148 <HAL_SPI_Init+0x23c>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d00f      	beq.n	8006f4e <HAL_SPI_Init+0x42>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a86      	ldr	r2, [pc, #536]	@ (800714c <HAL_SPI_Init+0x240>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d00a      	beq.n	8006f4e <HAL_SPI_Init+0x42>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a84      	ldr	r2, [pc, #528]	@ (8007150 <HAL_SPI_Init+0x244>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d005      	beq.n	8006f4e <HAL_SPI_Init+0x42>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	2b0f      	cmp	r3, #15
 8006f48:	d901      	bls.n	8006f4e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e0f7      	b.n	800713e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 f900 	bl	8007154 <SPI_GetPacketSize>
 8006f54:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a7b      	ldr	r2, [pc, #492]	@ (8007148 <HAL_SPI_Init+0x23c>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d00c      	beq.n	8006f7a <HAL_SPI_Init+0x6e>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a79      	ldr	r2, [pc, #484]	@ (800714c <HAL_SPI_Init+0x240>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d007      	beq.n	8006f7a <HAL_SPI_Init+0x6e>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a78      	ldr	r2, [pc, #480]	@ (8007150 <HAL_SPI_Init+0x244>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d002      	beq.n	8006f7a <HAL_SPI_Init+0x6e>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2b08      	cmp	r3, #8
 8006f78:	d811      	bhi.n	8006f9e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006f7e:	4a72      	ldr	r2, [pc, #456]	@ (8007148 <HAL_SPI_Init+0x23c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d009      	beq.n	8006f98 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a70      	ldr	r2, [pc, #448]	@ (800714c <HAL_SPI_Init+0x240>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d004      	beq.n	8006f98 <HAL_SPI_Init+0x8c>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a6f      	ldr	r2, [pc, #444]	@ (8007150 <HAL_SPI_Init+0x244>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d104      	bne.n	8006fa2 <HAL_SPI_Init+0x96>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2b10      	cmp	r3, #16
 8006f9c:	d901      	bls.n	8006fa2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e0cd      	b.n	800713e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d106      	bne.n	8006fbc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f7f9 ff76 	bl	8000ea8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2202      	movs	r2, #2
 8006fc0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f022 0201 	bic.w	r2, r2, #1
 8006fd2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006fde:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006fe8:	d119      	bne.n	800701e <HAL_SPI_Init+0x112>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ff2:	d103      	bne.n	8006ffc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d008      	beq.n	800700e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007000:	2b00      	cmp	r3, #0
 8007002:	d10c      	bne.n	800701e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007008:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800700c:	d107      	bne.n	800701e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800701c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00f      	beq.n	800704a <HAL_SPI_Init+0x13e>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	2b06      	cmp	r3, #6
 8007030:	d90b      	bls.n	800704a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	430a      	orrs	r2, r1
 8007046:	601a      	str	r2, [r3, #0]
 8007048:	e007      	b.n	800705a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007058:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	69da      	ldr	r2, [r3, #28]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007062:	431a      	orrs	r2, r3
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	431a      	orrs	r2, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800706c:	ea42 0103 	orr.w	r1, r2, r3
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	68da      	ldr	r2, [r3, #12]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	430a      	orrs	r2, r1
 800707a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007084:	431a      	orrs	r2, r3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800708a:	431a      	orrs	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	431a      	orrs	r2, r3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	431a      	orrs	r2, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	695b      	ldr	r3, [r3, #20]
 800709c:	431a      	orrs	r2, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a1b      	ldr	r3, [r3, #32]
 80070a2:	431a      	orrs	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	431a      	orrs	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070ae:	431a      	orrs	r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	431a      	orrs	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070ba:	ea42 0103 	orr.w	r1, r2, r3
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	430a      	orrs	r2, r1
 80070c8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d113      	bne.n	80070fa <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070e4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80070f8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f022 0201 	bic.w	r2, r2, #1
 8007108:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00a      	beq.n	800712c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	430a      	orrs	r2, r1
 800712a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800713c:	2300      	movs	r3, #0
}
 800713e:	4618      	mov	r0, r3
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	40013000 	.word	0x40013000
 800714c:	40003800 	.word	0x40003800
 8007150:	40003c00 	.word	0x40003c00

08007154 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007160:	095b      	lsrs	r3, r3, #5
 8007162:	3301      	adds	r3, #1
 8007164:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	68db      	ldr	r3, [r3, #12]
 800716a:	3301      	adds	r3, #1
 800716c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	3307      	adds	r3, #7
 8007172:	08db      	lsrs	r3, r3, #3
 8007174:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	68fa      	ldr	r2, [r7, #12]
 800717a:	fb02 f303 	mul.w	r3, r2, r3
}
 800717e:	4618      	mov	r0, r3
 8007180:	3714      	adds	r7, #20
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr

0800718a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800718a:	b580      	push	{r7, lr}
 800718c:	b082      	sub	sp, #8
 800718e:	af00      	add	r7, sp, #0
 8007190:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e049      	b.n	8007230 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d106      	bne.n	80071b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 f841 	bl	8007238 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2202      	movs	r2, #2
 80071ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	3304      	adds	r3, #4
 80071c6:	4619      	mov	r1, r3
 80071c8:	4610      	mov	r0, r2
 80071ca:	f000 f9e7 	bl	800759c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2201      	movs	r2, #1
 80071d2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2201      	movs	r2, #1
 80071da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2201      	movs	r2, #1
 80071e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2201      	movs	r2, #1
 80071ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2201      	movs	r2, #1
 80071f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2201      	movs	r2, #1
 8007222:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3708      	adds	r7, #8
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800725a:	b2db      	uxtb	r3, r3
 800725c:	2b01      	cmp	r3, #1
 800725e:	d001      	beq.n	8007264 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e054      	b.n	800730e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2202      	movs	r2, #2
 8007268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	68da      	ldr	r2, [r3, #12]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f042 0201 	orr.w	r2, r2, #1
 800727a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a26      	ldr	r2, [pc, #152]	@ (800731c <HAL_TIM_Base_Start_IT+0xd0>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d022      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800728e:	d01d      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a22      	ldr	r2, [pc, #136]	@ (8007320 <HAL_TIM_Base_Start_IT+0xd4>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d018      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a21      	ldr	r2, [pc, #132]	@ (8007324 <HAL_TIM_Base_Start_IT+0xd8>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d013      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a1f      	ldr	r2, [pc, #124]	@ (8007328 <HAL_TIM_Base_Start_IT+0xdc>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d00e      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a1e      	ldr	r2, [pc, #120]	@ (800732c <HAL_TIM_Base_Start_IT+0xe0>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d009      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a1c      	ldr	r2, [pc, #112]	@ (8007330 <HAL_TIM_Base_Start_IT+0xe4>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d004      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a1b      	ldr	r2, [pc, #108]	@ (8007334 <HAL_TIM_Base_Start_IT+0xe8>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d115      	bne.n	80072f8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	689a      	ldr	r2, [r3, #8]
 80072d2:	4b19      	ldr	r3, [pc, #100]	@ (8007338 <HAL_TIM_Base_Start_IT+0xec>)
 80072d4:	4013      	ands	r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2b06      	cmp	r3, #6
 80072dc:	d015      	beq.n	800730a <HAL_TIM_Base_Start_IT+0xbe>
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072e4:	d011      	beq.n	800730a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f042 0201 	orr.w	r2, r2, #1
 80072f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072f6:	e008      	b.n	800730a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f042 0201 	orr.w	r2, r2, #1
 8007306:	601a      	str	r2, [r3, #0]
 8007308:	e000      	b.n	800730c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800730a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	40010000 	.word	0x40010000
 8007320:	40000400 	.word	0x40000400
 8007324:	40000800 	.word	0x40000800
 8007328:	40000c00 	.word	0x40000c00
 800732c:	40010400 	.word	0x40010400
 8007330:	40001800 	.word	0x40001800
 8007334:	40014000 	.word	0x40014000
 8007338:	00010007 	.word	0x00010007

0800733c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b084      	sub	sp, #16
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	691b      	ldr	r3, [r3, #16]
 8007352:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	f003 0302 	and.w	r3, r3, #2
 800735a:	2b00      	cmp	r3, #0
 800735c:	d020      	beq.n	80073a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	f003 0302 	and.w	r3, r3, #2
 8007364:	2b00      	cmp	r3, #0
 8007366:	d01b      	beq.n	80073a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f06f 0202 	mvn.w	r2, #2
 8007370:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2201      	movs	r2, #1
 8007376:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	f003 0303 	and.w	r3, r3, #3
 8007382:	2b00      	cmp	r3, #0
 8007384:	d003      	beq.n	800738e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f000 f8e9 	bl	800755e <HAL_TIM_IC_CaptureCallback>
 800738c:	e005      	b.n	800739a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f8db 	bl	800754a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 f8ec 	bl	8007572 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	f003 0304 	and.w	r3, r3, #4
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d020      	beq.n	80073ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f003 0304 	and.w	r3, r3, #4
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d01b      	beq.n	80073ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f06f 0204 	mvn.w	r2, #4
 80073bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2202      	movs	r2, #2
 80073c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	699b      	ldr	r3, [r3, #24]
 80073ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d003      	beq.n	80073da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f8c3 	bl	800755e <HAL_TIM_IC_CaptureCallback>
 80073d8:	e005      	b.n	80073e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f8b5 	bl	800754a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f000 f8c6 	bl	8007572 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	f003 0308 	and.w	r3, r3, #8
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d020      	beq.n	8007438 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	f003 0308 	and.w	r3, r3, #8
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d01b      	beq.n	8007438 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f06f 0208 	mvn.w	r2, #8
 8007408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2204      	movs	r2, #4
 800740e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	69db      	ldr	r3, [r3, #28]
 8007416:	f003 0303 	and.w	r3, r3, #3
 800741a:	2b00      	cmp	r3, #0
 800741c:	d003      	beq.n	8007426 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f89d 	bl	800755e <HAL_TIM_IC_CaptureCallback>
 8007424:	e005      	b.n	8007432 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 f88f 	bl	800754a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 f8a0 	bl	8007572 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	f003 0310 	and.w	r3, r3, #16
 800743e:	2b00      	cmp	r3, #0
 8007440:	d020      	beq.n	8007484 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f003 0310 	and.w	r3, r3, #16
 8007448:	2b00      	cmp	r3, #0
 800744a:	d01b      	beq.n	8007484 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f06f 0210 	mvn.w	r2, #16
 8007454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2208      	movs	r2, #8
 800745a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	69db      	ldr	r3, [r3, #28]
 8007462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007466:	2b00      	cmp	r3, #0
 8007468:	d003      	beq.n	8007472 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 f877 	bl	800755e <HAL_TIM_IC_CaptureCallback>
 8007470:	e005      	b.n	800747e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 f869 	bl	800754a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 f87a 	bl	8007572 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	f003 0301 	and.w	r3, r3, #1
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00c      	beq.n	80074a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f003 0301 	and.w	r3, r3, #1
 8007494:	2b00      	cmp	r3, #0
 8007496:	d007      	beq.n	80074a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f06f 0201 	mvn.w	r2, #1
 80074a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f7f9 fb34 	bl	8000b10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d104      	bne.n	80074bc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d00c      	beq.n	80074d6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d007      	beq.n	80074d6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80074ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f000 f90d 	bl	80076f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00c      	beq.n	80074fa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d007      	beq.n	80074fa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80074f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 f905 	bl	8007704 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007500:	2b00      	cmp	r3, #0
 8007502:	d00c      	beq.n	800751e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800750a:	2b00      	cmp	r3, #0
 800750c:	d007      	beq.n	800751e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f834 	bl	8007586 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	f003 0320 	and.w	r3, r3, #32
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00c      	beq.n	8007542 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f003 0320 	and.w	r3, r3, #32
 800752e:	2b00      	cmp	r3, #0
 8007530:	d007      	beq.n	8007542 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f06f 0220 	mvn.w	r2, #32
 800753a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f000 f8cd 	bl	80076dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007542:	bf00      	nop
 8007544:	3710      	adds	r7, #16
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800754a:	b480      	push	{r7}
 800754c:	b083      	sub	sp, #12
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007552:	bf00      	nop
 8007554:	370c      	adds	r7, #12
 8007556:	46bd      	mov	sp, r7
 8007558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755c:	4770      	bx	lr

0800755e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800755e:	b480      	push	{r7}
 8007560:	b083      	sub	sp, #12
 8007562:	af00      	add	r7, sp, #0
 8007564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007566:	bf00      	nop
 8007568:	370c      	adds	r7, #12
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr

08007572 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007572:	b480      	push	{r7}
 8007574:	b083      	sub	sp, #12
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800757a:	bf00      	nop
 800757c:	370c      	adds	r7, #12
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr

08007586 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007586:	b480      	push	{r7}
 8007588:	b083      	sub	sp, #12
 800758a:	af00      	add	r7, sp, #0
 800758c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800758e:	bf00      	nop
 8007590:	370c      	adds	r7, #12
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
	...

0800759c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800759c:	b480      	push	{r7}
 800759e:	b085      	sub	sp, #20
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a43      	ldr	r2, [pc, #268]	@ (80076bc <TIM_Base_SetConfig+0x120>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d013      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ba:	d00f      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a40      	ldr	r2, [pc, #256]	@ (80076c0 <TIM_Base_SetConfig+0x124>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d00b      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4a3f      	ldr	r2, [pc, #252]	@ (80076c4 <TIM_Base_SetConfig+0x128>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d007      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a3e      	ldr	r2, [pc, #248]	@ (80076c8 <TIM_Base_SetConfig+0x12c>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d003      	beq.n	80075dc <TIM_Base_SetConfig+0x40>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4a3d      	ldr	r2, [pc, #244]	@ (80076cc <TIM_Base_SetConfig+0x130>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d108      	bne.n	80075ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a32      	ldr	r2, [pc, #200]	@ (80076bc <TIM_Base_SetConfig+0x120>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d01f      	beq.n	8007636 <TIM_Base_SetConfig+0x9a>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075fc:	d01b      	beq.n	8007636 <TIM_Base_SetConfig+0x9a>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	4a2f      	ldr	r2, [pc, #188]	@ (80076c0 <TIM_Base_SetConfig+0x124>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d017      	beq.n	8007636 <TIM_Base_SetConfig+0x9a>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a2e      	ldr	r2, [pc, #184]	@ (80076c4 <TIM_Base_SetConfig+0x128>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d013      	beq.n	8007636 <TIM_Base_SetConfig+0x9a>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a2d      	ldr	r2, [pc, #180]	@ (80076c8 <TIM_Base_SetConfig+0x12c>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d00f      	beq.n	8007636 <TIM_Base_SetConfig+0x9a>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a2c      	ldr	r2, [pc, #176]	@ (80076cc <TIM_Base_SetConfig+0x130>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d00b      	beq.n	8007636 <TIM_Base_SetConfig+0x9a>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a2b      	ldr	r2, [pc, #172]	@ (80076d0 <TIM_Base_SetConfig+0x134>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d007      	beq.n	8007636 <TIM_Base_SetConfig+0x9a>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a2a      	ldr	r2, [pc, #168]	@ (80076d4 <TIM_Base_SetConfig+0x138>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d003      	beq.n	8007636 <TIM_Base_SetConfig+0x9a>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a29      	ldr	r2, [pc, #164]	@ (80076d8 <TIM_Base_SetConfig+0x13c>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d108      	bne.n	8007648 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800763c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	4313      	orrs	r3, r2
 8007646:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	695b      	ldr	r3, [r3, #20]
 8007652:	4313      	orrs	r3, r2
 8007654:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	689a      	ldr	r2, [r3, #8]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a14      	ldr	r2, [pc, #80]	@ (80076bc <TIM_Base_SetConfig+0x120>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d00f      	beq.n	800768e <TIM_Base_SetConfig+0xf2>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a16      	ldr	r2, [pc, #88]	@ (80076cc <TIM_Base_SetConfig+0x130>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d00b      	beq.n	800768e <TIM_Base_SetConfig+0xf2>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a15      	ldr	r2, [pc, #84]	@ (80076d0 <TIM_Base_SetConfig+0x134>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d007      	beq.n	800768e <TIM_Base_SetConfig+0xf2>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a14      	ldr	r2, [pc, #80]	@ (80076d4 <TIM_Base_SetConfig+0x138>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d003      	beq.n	800768e <TIM_Base_SetConfig+0xf2>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a13      	ldr	r2, [pc, #76]	@ (80076d8 <TIM_Base_SetConfig+0x13c>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d103      	bne.n	8007696 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	691a      	ldr	r2, [r3, #16]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f043 0204 	orr.w	r2, r3, #4
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2201      	movs	r2, #1
 80076a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	601a      	str	r2, [r3, #0]
}
 80076ae:	bf00      	nop
 80076b0:	3714      	adds	r7, #20
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	40010000 	.word	0x40010000
 80076c0:	40000400 	.word	0x40000400
 80076c4:	40000800 	.word	0x40000800
 80076c8:	40000c00 	.word	0x40000c00
 80076cc:	40010400 	.word	0x40010400
 80076d0:	40014000 	.word	0x40014000
 80076d4:	40014400 	.word	0x40014400
 80076d8:	40014800 	.word	0x40014800

080076dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076f8:	bf00      	nop
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800770c:	bf00      	nop
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b082      	sub	sp, #8
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d101      	bne.n	800772a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007726:	2301      	movs	r3, #1
 8007728:	e042      	b.n	80077b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007730:	2b00      	cmp	r3, #0
 8007732:	d106      	bne.n	8007742 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f7f9 ff63 	bl	8001608 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2224      	movs	r2, #36	@ 0x24
 8007746:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f022 0201 	bic.w	r2, r2, #1
 8007758:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800775e:	2b00      	cmp	r3, #0
 8007760:	d002      	beq.n	8007768 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fd90 	bl	8008288 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 f825 	bl	80077b8 <UART_SetConfig>
 800776e:	4603      	mov	r3, r0
 8007770:	2b01      	cmp	r3, #1
 8007772:	d101      	bne.n	8007778 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	e01b      	b.n	80077b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685a      	ldr	r2, [r3, #4]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007786:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	689a      	ldr	r2, [r3, #8]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007796:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f042 0201 	orr.w	r2, r2, #1
 80077a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f000 fe0f 	bl	80083cc <UART_CheckIdleState>
 80077ae:	4603      	mov	r3, r0
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3708      	adds	r7, #8
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077bc:	b092      	sub	sp, #72	@ 0x48
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077c2:	2300      	movs	r3, #0
 80077c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	689a      	ldr	r2, [r3, #8]
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	691b      	ldr	r3, [r3, #16]
 80077d0:	431a      	orrs	r2, r3
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	431a      	orrs	r2, r3
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	69db      	ldr	r3, [r3, #28]
 80077dc:	4313      	orrs	r3, r2
 80077de:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	4bbe      	ldr	r3, [pc, #760]	@ (8007ae0 <UART_SetConfig+0x328>)
 80077e8:	4013      	ands	r3, r2
 80077ea:	697a      	ldr	r2, [r7, #20]
 80077ec:	6812      	ldr	r2, [r2, #0]
 80077ee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80077f0:	430b      	orrs	r3, r1
 80077f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	68da      	ldr	r2, [r3, #12]
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	430a      	orrs	r2, r1
 8007808:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	699b      	ldr	r3, [r3, #24]
 800780e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4ab3      	ldr	r2, [pc, #716]	@ (8007ae4 <UART_SetConfig+0x32c>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d004      	beq.n	8007824 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	6a1b      	ldr	r3, [r3, #32]
 800781e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007820:	4313      	orrs	r3, r2
 8007822:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	689a      	ldr	r2, [r3, #8]
 800782a:	4baf      	ldr	r3, [pc, #700]	@ (8007ae8 <UART_SetConfig+0x330>)
 800782c:	4013      	ands	r3, r2
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	6812      	ldr	r2, [r2, #0]
 8007832:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007834:	430b      	orrs	r3, r1
 8007836:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800783e:	f023 010f 	bic.w	r1, r3, #15
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	430a      	orrs	r2, r1
 800784c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4aa6      	ldr	r2, [pc, #664]	@ (8007aec <UART_SetConfig+0x334>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d177      	bne.n	8007948 <UART_SetConfig+0x190>
 8007858:	4ba5      	ldr	r3, [pc, #660]	@ (8007af0 <UART_SetConfig+0x338>)
 800785a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800785c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007860:	2b28      	cmp	r3, #40	@ 0x28
 8007862:	d86d      	bhi.n	8007940 <UART_SetConfig+0x188>
 8007864:	a201      	add	r2, pc, #4	@ (adr r2, 800786c <UART_SetConfig+0xb4>)
 8007866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800786a:	bf00      	nop
 800786c:	08007911 	.word	0x08007911
 8007870:	08007941 	.word	0x08007941
 8007874:	08007941 	.word	0x08007941
 8007878:	08007941 	.word	0x08007941
 800787c:	08007941 	.word	0x08007941
 8007880:	08007941 	.word	0x08007941
 8007884:	08007941 	.word	0x08007941
 8007888:	08007941 	.word	0x08007941
 800788c:	08007919 	.word	0x08007919
 8007890:	08007941 	.word	0x08007941
 8007894:	08007941 	.word	0x08007941
 8007898:	08007941 	.word	0x08007941
 800789c:	08007941 	.word	0x08007941
 80078a0:	08007941 	.word	0x08007941
 80078a4:	08007941 	.word	0x08007941
 80078a8:	08007941 	.word	0x08007941
 80078ac:	08007921 	.word	0x08007921
 80078b0:	08007941 	.word	0x08007941
 80078b4:	08007941 	.word	0x08007941
 80078b8:	08007941 	.word	0x08007941
 80078bc:	08007941 	.word	0x08007941
 80078c0:	08007941 	.word	0x08007941
 80078c4:	08007941 	.word	0x08007941
 80078c8:	08007941 	.word	0x08007941
 80078cc:	08007929 	.word	0x08007929
 80078d0:	08007941 	.word	0x08007941
 80078d4:	08007941 	.word	0x08007941
 80078d8:	08007941 	.word	0x08007941
 80078dc:	08007941 	.word	0x08007941
 80078e0:	08007941 	.word	0x08007941
 80078e4:	08007941 	.word	0x08007941
 80078e8:	08007941 	.word	0x08007941
 80078ec:	08007931 	.word	0x08007931
 80078f0:	08007941 	.word	0x08007941
 80078f4:	08007941 	.word	0x08007941
 80078f8:	08007941 	.word	0x08007941
 80078fc:	08007941 	.word	0x08007941
 8007900:	08007941 	.word	0x08007941
 8007904:	08007941 	.word	0x08007941
 8007908:	08007941 	.word	0x08007941
 800790c:	08007939 	.word	0x08007939
 8007910:	2301      	movs	r3, #1
 8007912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007916:	e222      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007918:	2304      	movs	r3, #4
 800791a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800791e:	e21e      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007920:	2308      	movs	r3, #8
 8007922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007926:	e21a      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007928:	2310      	movs	r3, #16
 800792a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800792e:	e216      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007930:	2320      	movs	r3, #32
 8007932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007936:	e212      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007938:	2340      	movs	r3, #64	@ 0x40
 800793a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800793e:	e20e      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007940:	2380      	movs	r3, #128	@ 0x80
 8007942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007946:	e20a      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a69      	ldr	r2, [pc, #420]	@ (8007af4 <UART_SetConfig+0x33c>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d130      	bne.n	80079b4 <UART_SetConfig+0x1fc>
 8007952:	4b67      	ldr	r3, [pc, #412]	@ (8007af0 <UART_SetConfig+0x338>)
 8007954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007956:	f003 0307 	and.w	r3, r3, #7
 800795a:	2b05      	cmp	r3, #5
 800795c:	d826      	bhi.n	80079ac <UART_SetConfig+0x1f4>
 800795e:	a201      	add	r2, pc, #4	@ (adr r2, 8007964 <UART_SetConfig+0x1ac>)
 8007960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007964:	0800797d 	.word	0x0800797d
 8007968:	08007985 	.word	0x08007985
 800796c:	0800798d 	.word	0x0800798d
 8007970:	08007995 	.word	0x08007995
 8007974:	0800799d 	.word	0x0800799d
 8007978:	080079a5 	.word	0x080079a5
 800797c:	2300      	movs	r3, #0
 800797e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007982:	e1ec      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007984:	2304      	movs	r3, #4
 8007986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800798a:	e1e8      	b.n	8007d5e <UART_SetConfig+0x5a6>
 800798c:	2308      	movs	r3, #8
 800798e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007992:	e1e4      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007994:	2310      	movs	r3, #16
 8007996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800799a:	e1e0      	b.n	8007d5e <UART_SetConfig+0x5a6>
 800799c:	2320      	movs	r3, #32
 800799e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079a2:	e1dc      	b.n	8007d5e <UART_SetConfig+0x5a6>
 80079a4:	2340      	movs	r3, #64	@ 0x40
 80079a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079aa:	e1d8      	b.n	8007d5e <UART_SetConfig+0x5a6>
 80079ac:	2380      	movs	r3, #128	@ 0x80
 80079ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079b2:	e1d4      	b.n	8007d5e <UART_SetConfig+0x5a6>
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a4f      	ldr	r2, [pc, #316]	@ (8007af8 <UART_SetConfig+0x340>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d130      	bne.n	8007a20 <UART_SetConfig+0x268>
 80079be:	4b4c      	ldr	r3, [pc, #304]	@ (8007af0 <UART_SetConfig+0x338>)
 80079c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079c2:	f003 0307 	and.w	r3, r3, #7
 80079c6:	2b05      	cmp	r3, #5
 80079c8:	d826      	bhi.n	8007a18 <UART_SetConfig+0x260>
 80079ca:	a201      	add	r2, pc, #4	@ (adr r2, 80079d0 <UART_SetConfig+0x218>)
 80079cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d0:	080079e9 	.word	0x080079e9
 80079d4:	080079f1 	.word	0x080079f1
 80079d8:	080079f9 	.word	0x080079f9
 80079dc:	08007a01 	.word	0x08007a01
 80079e0:	08007a09 	.word	0x08007a09
 80079e4:	08007a11 	.word	0x08007a11
 80079e8:	2300      	movs	r3, #0
 80079ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ee:	e1b6      	b.n	8007d5e <UART_SetConfig+0x5a6>
 80079f0:	2304      	movs	r3, #4
 80079f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079f6:	e1b2      	b.n	8007d5e <UART_SetConfig+0x5a6>
 80079f8:	2308      	movs	r3, #8
 80079fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079fe:	e1ae      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a00:	2310      	movs	r3, #16
 8007a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a06:	e1aa      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a08:	2320      	movs	r3, #32
 8007a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a0e:	e1a6      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a10:	2340      	movs	r3, #64	@ 0x40
 8007a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a16:	e1a2      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a18:	2380      	movs	r3, #128	@ 0x80
 8007a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a1e:	e19e      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a35      	ldr	r2, [pc, #212]	@ (8007afc <UART_SetConfig+0x344>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d130      	bne.n	8007a8c <UART_SetConfig+0x2d4>
 8007a2a:	4b31      	ldr	r3, [pc, #196]	@ (8007af0 <UART_SetConfig+0x338>)
 8007a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a2e:	f003 0307 	and.w	r3, r3, #7
 8007a32:	2b05      	cmp	r3, #5
 8007a34:	d826      	bhi.n	8007a84 <UART_SetConfig+0x2cc>
 8007a36:	a201      	add	r2, pc, #4	@ (adr r2, 8007a3c <UART_SetConfig+0x284>)
 8007a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a3c:	08007a55 	.word	0x08007a55
 8007a40:	08007a5d 	.word	0x08007a5d
 8007a44:	08007a65 	.word	0x08007a65
 8007a48:	08007a6d 	.word	0x08007a6d
 8007a4c:	08007a75 	.word	0x08007a75
 8007a50:	08007a7d 	.word	0x08007a7d
 8007a54:	2300      	movs	r3, #0
 8007a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a5a:	e180      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a5c:	2304      	movs	r3, #4
 8007a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a62:	e17c      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a64:	2308      	movs	r3, #8
 8007a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a6a:	e178      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a6c:	2310      	movs	r3, #16
 8007a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a72:	e174      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a74:	2320      	movs	r3, #32
 8007a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a7a:	e170      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a7c:	2340      	movs	r3, #64	@ 0x40
 8007a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a82:	e16c      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a84:	2380      	movs	r3, #128	@ 0x80
 8007a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a8a:	e168      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a1b      	ldr	r2, [pc, #108]	@ (8007b00 <UART_SetConfig+0x348>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d142      	bne.n	8007b1c <UART_SetConfig+0x364>
 8007a96:	4b16      	ldr	r3, [pc, #88]	@ (8007af0 <UART_SetConfig+0x338>)
 8007a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a9a:	f003 0307 	and.w	r3, r3, #7
 8007a9e:	2b05      	cmp	r3, #5
 8007aa0:	d838      	bhi.n	8007b14 <UART_SetConfig+0x35c>
 8007aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa8 <UART_SetConfig+0x2f0>)
 8007aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa8:	08007ac1 	.word	0x08007ac1
 8007aac:	08007ac9 	.word	0x08007ac9
 8007ab0:	08007ad1 	.word	0x08007ad1
 8007ab4:	08007ad9 	.word	0x08007ad9
 8007ab8:	08007b05 	.word	0x08007b05
 8007abc:	08007b0d 	.word	0x08007b0d
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ac6:	e14a      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007ac8:	2304      	movs	r3, #4
 8007aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ace:	e146      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007ad0:	2308      	movs	r3, #8
 8007ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ad6:	e142      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007ad8:	2310      	movs	r3, #16
 8007ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ade:	e13e      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007ae0:	cfff69f3 	.word	0xcfff69f3
 8007ae4:	58000c00 	.word	0x58000c00
 8007ae8:	11fff4ff 	.word	0x11fff4ff
 8007aec:	40011000 	.word	0x40011000
 8007af0:	58024400 	.word	0x58024400
 8007af4:	40004400 	.word	0x40004400
 8007af8:	40004800 	.word	0x40004800
 8007afc:	40004c00 	.word	0x40004c00
 8007b00:	40005000 	.word	0x40005000
 8007b04:	2320      	movs	r3, #32
 8007b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b0a:	e128      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007b0c:	2340      	movs	r3, #64	@ 0x40
 8007b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b12:	e124      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007b14:	2380      	movs	r3, #128	@ 0x80
 8007b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b1a:	e120      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4acb      	ldr	r2, [pc, #812]	@ (8007e50 <UART_SetConfig+0x698>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d176      	bne.n	8007c14 <UART_SetConfig+0x45c>
 8007b26:	4bcb      	ldr	r3, [pc, #812]	@ (8007e54 <UART_SetConfig+0x69c>)
 8007b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b2e:	2b28      	cmp	r3, #40	@ 0x28
 8007b30:	d86c      	bhi.n	8007c0c <UART_SetConfig+0x454>
 8007b32:	a201      	add	r2, pc, #4	@ (adr r2, 8007b38 <UART_SetConfig+0x380>)
 8007b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b38:	08007bdd 	.word	0x08007bdd
 8007b3c:	08007c0d 	.word	0x08007c0d
 8007b40:	08007c0d 	.word	0x08007c0d
 8007b44:	08007c0d 	.word	0x08007c0d
 8007b48:	08007c0d 	.word	0x08007c0d
 8007b4c:	08007c0d 	.word	0x08007c0d
 8007b50:	08007c0d 	.word	0x08007c0d
 8007b54:	08007c0d 	.word	0x08007c0d
 8007b58:	08007be5 	.word	0x08007be5
 8007b5c:	08007c0d 	.word	0x08007c0d
 8007b60:	08007c0d 	.word	0x08007c0d
 8007b64:	08007c0d 	.word	0x08007c0d
 8007b68:	08007c0d 	.word	0x08007c0d
 8007b6c:	08007c0d 	.word	0x08007c0d
 8007b70:	08007c0d 	.word	0x08007c0d
 8007b74:	08007c0d 	.word	0x08007c0d
 8007b78:	08007bed 	.word	0x08007bed
 8007b7c:	08007c0d 	.word	0x08007c0d
 8007b80:	08007c0d 	.word	0x08007c0d
 8007b84:	08007c0d 	.word	0x08007c0d
 8007b88:	08007c0d 	.word	0x08007c0d
 8007b8c:	08007c0d 	.word	0x08007c0d
 8007b90:	08007c0d 	.word	0x08007c0d
 8007b94:	08007c0d 	.word	0x08007c0d
 8007b98:	08007bf5 	.word	0x08007bf5
 8007b9c:	08007c0d 	.word	0x08007c0d
 8007ba0:	08007c0d 	.word	0x08007c0d
 8007ba4:	08007c0d 	.word	0x08007c0d
 8007ba8:	08007c0d 	.word	0x08007c0d
 8007bac:	08007c0d 	.word	0x08007c0d
 8007bb0:	08007c0d 	.word	0x08007c0d
 8007bb4:	08007c0d 	.word	0x08007c0d
 8007bb8:	08007bfd 	.word	0x08007bfd
 8007bbc:	08007c0d 	.word	0x08007c0d
 8007bc0:	08007c0d 	.word	0x08007c0d
 8007bc4:	08007c0d 	.word	0x08007c0d
 8007bc8:	08007c0d 	.word	0x08007c0d
 8007bcc:	08007c0d 	.word	0x08007c0d
 8007bd0:	08007c0d 	.word	0x08007c0d
 8007bd4:	08007c0d 	.word	0x08007c0d
 8007bd8:	08007c05 	.word	0x08007c05
 8007bdc:	2301      	movs	r3, #1
 8007bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007be2:	e0bc      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007be4:	2304      	movs	r3, #4
 8007be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bea:	e0b8      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007bec:	2308      	movs	r3, #8
 8007bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bf2:	e0b4      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007bf4:	2310      	movs	r3, #16
 8007bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bfa:	e0b0      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007bfc:	2320      	movs	r3, #32
 8007bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c02:	e0ac      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c04:	2340      	movs	r3, #64	@ 0x40
 8007c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c0a:	e0a8      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c0c:	2380      	movs	r3, #128	@ 0x80
 8007c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c12:	e0a4      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a8f      	ldr	r2, [pc, #572]	@ (8007e58 <UART_SetConfig+0x6a0>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d130      	bne.n	8007c80 <UART_SetConfig+0x4c8>
 8007c1e:	4b8d      	ldr	r3, [pc, #564]	@ (8007e54 <UART_SetConfig+0x69c>)
 8007c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c22:	f003 0307 	and.w	r3, r3, #7
 8007c26:	2b05      	cmp	r3, #5
 8007c28:	d826      	bhi.n	8007c78 <UART_SetConfig+0x4c0>
 8007c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c30 <UART_SetConfig+0x478>)
 8007c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c30:	08007c49 	.word	0x08007c49
 8007c34:	08007c51 	.word	0x08007c51
 8007c38:	08007c59 	.word	0x08007c59
 8007c3c:	08007c61 	.word	0x08007c61
 8007c40:	08007c69 	.word	0x08007c69
 8007c44:	08007c71 	.word	0x08007c71
 8007c48:	2300      	movs	r3, #0
 8007c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c4e:	e086      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c50:	2304      	movs	r3, #4
 8007c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c56:	e082      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c58:	2308      	movs	r3, #8
 8007c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c5e:	e07e      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c60:	2310      	movs	r3, #16
 8007c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c66:	e07a      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c68:	2320      	movs	r3, #32
 8007c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c6e:	e076      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c70:	2340      	movs	r3, #64	@ 0x40
 8007c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c76:	e072      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c78:	2380      	movs	r3, #128	@ 0x80
 8007c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c7e:	e06e      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a75      	ldr	r2, [pc, #468]	@ (8007e5c <UART_SetConfig+0x6a4>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d130      	bne.n	8007cec <UART_SetConfig+0x534>
 8007c8a:	4b72      	ldr	r3, [pc, #456]	@ (8007e54 <UART_SetConfig+0x69c>)
 8007c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c8e:	f003 0307 	and.w	r3, r3, #7
 8007c92:	2b05      	cmp	r3, #5
 8007c94:	d826      	bhi.n	8007ce4 <UART_SetConfig+0x52c>
 8007c96:	a201      	add	r2, pc, #4	@ (adr r2, 8007c9c <UART_SetConfig+0x4e4>)
 8007c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c9c:	08007cb5 	.word	0x08007cb5
 8007ca0:	08007cbd 	.word	0x08007cbd
 8007ca4:	08007cc5 	.word	0x08007cc5
 8007ca8:	08007ccd 	.word	0x08007ccd
 8007cac:	08007cd5 	.word	0x08007cd5
 8007cb0:	08007cdd 	.word	0x08007cdd
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cba:	e050      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007cbc:	2304      	movs	r3, #4
 8007cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cc2:	e04c      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007cc4:	2308      	movs	r3, #8
 8007cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cca:	e048      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007ccc:	2310      	movs	r3, #16
 8007cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cd2:	e044      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007cd4:	2320      	movs	r3, #32
 8007cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cda:	e040      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007cdc:	2340      	movs	r3, #64	@ 0x40
 8007cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ce2:	e03c      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007ce4:	2380      	movs	r3, #128	@ 0x80
 8007ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cea:	e038      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a5b      	ldr	r2, [pc, #364]	@ (8007e60 <UART_SetConfig+0x6a8>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d130      	bne.n	8007d58 <UART_SetConfig+0x5a0>
 8007cf6:	4b57      	ldr	r3, [pc, #348]	@ (8007e54 <UART_SetConfig+0x69c>)
 8007cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cfa:	f003 0307 	and.w	r3, r3, #7
 8007cfe:	2b05      	cmp	r3, #5
 8007d00:	d826      	bhi.n	8007d50 <UART_SetConfig+0x598>
 8007d02:	a201      	add	r2, pc, #4	@ (adr r2, 8007d08 <UART_SetConfig+0x550>)
 8007d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d08:	08007d21 	.word	0x08007d21
 8007d0c:	08007d29 	.word	0x08007d29
 8007d10:	08007d31 	.word	0x08007d31
 8007d14:	08007d39 	.word	0x08007d39
 8007d18:	08007d41 	.word	0x08007d41
 8007d1c:	08007d49 	.word	0x08007d49
 8007d20:	2302      	movs	r3, #2
 8007d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d26:	e01a      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007d28:	2304      	movs	r3, #4
 8007d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d2e:	e016      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007d30:	2308      	movs	r3, #8
 8007d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d36:	e012      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007d38:	2310      	movs	r3, #16
 8007d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d3e:	e00e      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007d40:	2320      	movs	r3, #32
 8007d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d46:	e00a      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007d48:	2340      	movs	r3, #64	@ 0x40
 8007d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d4e:	e006      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007d50:	2380      	movs	r3, #128	@ 0x80
 8007d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d56:	e002      	b.n	8007d5e <UART_SetConfig+0x5a6>
 8007d58:	2380      	movs	r3, #128	@ 0x80
 8007d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a3f      	ldr	r2, [pc, #252]	@ (8007e60 <UART_SetConfig+0x6a8>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	f040 80f8 	bne.w	8007f5a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d6a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007d6e:	2b20      	cmp	r3, #32
 8007d70:	dc46      	bgt.n	8007e00 <UART_SetConfig+0x648>
 8007d72:	2b02      	cmp	r3, #2
 8007d74:	f2c0 8082 	blt.w	8007e7c <UART_SetConfig+0x6c4>
 8007d78:	3b02      	subs	r3, #2
 8007d7a:	2b1e      	cmp	r3, #30
 8007d7c:	d87e      	bhi.n	8007e7c <UART_SetConfig+0x6c4>
 8007d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d84 <UART_SetConfig+0x5cc>)
 8007d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d84:	08007e07 	.word	0x08007e07
 8007d88:	08007e7d 	.word	0x08007e7d
 8007d8c:	08007e0f 	.word	0x08007e0f
 8007d90:	08007e7d 	.word	0x08007e7d
 8007d94:	08007e7d 	.word	0x08007e7d
 8007d98:	08007e7d 	.word	0x08007e7d
 8007d9c:	08007e1f 	.word	0x08007e1f
 8007da0:	08007e7d 	.word	0x08007e7d
 8007da4:	08007e7d 	.word	0x08007e7d
 8007da8:	08007e7d 	.word	0x08007e7d
 8007dac:	08007e7d 	.word	0x08007e7d
 8007db0:	08007e7d 	.word	0x08007e7d
 8007db4:	08007e7d 	.word	0x08007e7d
 8007db8:	08007e7d 	.word	0x08007e7d
 8007dbc:	08007e2f 	.word	0x08007e2f
 8007dc0:	08007e7d 	.word	0x08007e7d
 8007dc4:	08007e7d 	.word	0x08007e7d
 8007dc8:	08007e7d 	.word	0x08007e7d
 8007dcc:	08007e7d 	.word	0x08007e7d
 8007dd0:	08007e7d 	.word	0x08007e7d
 8007dd4:	08007e7d 	.word	0x08007e7d
 8007dd8:	08007e7d 	.word	0x08007e7d
 8007ddc:	08007e7d 	.word	0x08007e7d
 8007de0:	08007e7d 	.word	0x08007e7d
 8007de4:	08007e7d 	.word	0x08007e7d
 8007de8:	08007e7d 	.word	0x08007e7d
 8007dec:	08007e7d 	.word	0x08007e7d
 8007df0:	08007e7d 	.word	0x08007e7d
 8007df4:	08007e7d 	.word	0x08007e7d
 8007df8:	08007e7d 	.word	0x08007e7d
 8007dfc:	08007e6f 	.word	0x08007e6f
 8007e00:	2b40      	cmp	r3, #64	@ 0x40
 8007e02:	d037      	beq.n	8007e74 <UART_SetConfig+0x6bc>
 8007e04:	e03a      	b.n	8007e7c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007e06:	f7fd fa9f 	bl	8005348 <HAL_RCCEx_GetD3PCLK1Freq>
 8007e0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007e0c:	e03c      	b.n	8007e88 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7fd faae 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e1c:	e034      	b.n	8007e88 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e1e:	f107 0318 	add.w	r3, r7, #24
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7fd fbfa 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e28:	69fb      	ldr	r3, [r7, #28]
 8007e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e2c:	e02c      	b.n	8007e88 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e2e:	4b09      	ldr	r3, [pc, #36]	@ (8007e54 <UART_SetConfig+0x69c>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 0320 	and.w	r3, r3, #32
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d016      	beq.n	8007e68 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e3a:	4b06      	ldr	r3, [pc, #24]	@ (8007e54 <UART_SetConfig+0x69c>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	08db      	lsrs	r3, r3, #3
 8007e40:	f003 0303 	and.w	r3, r3, #3
 8007e44:	4a07      	ldr	r2, [pc, #28]	@ (8007e64 <UART_SetConfig+0x6ac>)
 8007e46:	fa22 f303 	lsr.w	r3, r2, r3
 8007e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e4c:	e01c      	b.n	8007e88 <UART_SetConfig+0x6d0>
 8007e4e:	bf00      	nop
 8007e50:	40011400 	.word	0x40011400
 8007e54:	58024400 	.word	0x58024400
 8007e58:	40007800 	.word	0x40007800
 8007e5c:	40007c00 	.word	0x40007c00
 8007e60:	58000c00 	.word	0x58000c00
 8007e64:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007e68:	4b9d      	ldr	r3, [pc, #628]	@ (80080e0 <UART_SetConfig+0x928>)
 8007e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e6c:	e00c      	b.n	8007e88 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007e6e:	4b9d      	ldr	r3, [pc, #628]	@ (80080e4 <UART_SetConfig+0x92c>)
 8007e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e72:	e009      	b.n	8007e88 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e7a:	e005      	b.n	8007e88 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007e86:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	f000 81de 	beq.w	800824c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e94:	4a94      	ldr	r2, [pc, #592]	@ (80080e8 <UART_SetConfig+0x930>)
 8007e96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ea2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	685a      	ldr	r2, [r3, #4]
 8007ea8:	4613      	mov	r3, r2
 8007eaa:	005b      	lsls	r3, r3, #1
 8007eac:	4413      	add	r3, r2
 8007eae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d305      	bcc.n	8007ec0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	d903      	bls.n	8007ec8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007ec6:	e1c1      	b.n	800824c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eca:	2200      	movs	r2, #0
 8007ecc:	60bb      	str	r3, [r7, #8]
 8007ece:	60fa      	str	r2, [r7, #12]
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed4:	4a84      	ldr	r2, [pc, #528]	@ (80080e8 <UART_SetConfig+0x930>)
 8007ed6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	2200      	movs	r2, #0
 8007ede:	603b      	str	r3, [r7, #0]
 8007ee0:	607a      	str	r2, [r7, #4]
 8007ee2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ee6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007eea:	f7f8 f9f5 	bl	80002d8 <__aeabi_uldivmod>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	4610      	mov	r0, r2
 8007ef4:	4619      	mov	r1, r3
 8007ef6:	f04f 0200 	mov.w	r2, #0
 8007efa:	f04f 0300 	mov.w	r3, #0
 8007efe:	020b      	lsls	r3, r1, #8
 8007f00:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f04:	0202      	lsls	r2, r0, #8
 8007f06:	6979      	ldr	r1, [r7, #20]
 8007f08:	6849      	ldr	r1, [r1, #4]
 8007f0a:	0849      	lsrs	r1, r1, #1
 8007f0c:	2000      	movs	r0, #0
 8007f0e:	460c      	mov	r4, r1
 8007f10:	4605      	mov	r5, r0
 8007f12:	eb12 0804 	adds.w	r8, r2, r4
 8007f16:	eb43 0905 	adc.w	r9, r3, r5
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	469a      	mov	sl, r3
 8007f22:	4693      	mov	fp, r2
 8007f24:	4652      	mov	r2, sl
 8007f26:	465b      	mov	r3, fp
 8007f28:	4640      	mov	r0, r8
 8007f2a:	4649      	mov	r1, r9
 8007f2c:	f7f8 f9d4 	bl	80002d8 <__aeabi_uldivmod>
 8007f30:	4602      	mov	r2, r0
 8007f32:	460b      	mov	r3, r1
 8007f34:	4613      	mov	r3, r2
 8007f36:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f3e:	d308      	bcc.n	8007f52 <UART_SetConfig+0x79a>
 8007f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f46:	d204      	bcs.n	8007f52 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f4e:	60da      	str	r2, [r3, #12]
 8007f50:	e17c      	b.n	800824c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007f58:	e178      	b.n	800824c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	69db      	ldr	r3, [r3, #28]
 8007f5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f62:	f040 80c5 	bne.w	80080f0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007f66:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007f6a:	2b20      	cmp	r3, #32
 8007f6c:	dc48      	bgt.n	8008000 <UART_SetConfig+0x848>
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	db7b      	blt.n	800806a <UART_SetConfig+0x8b2>
 8007f72:	2b20      	cmp	r3, #32
 8007f74:	d879      	bhi.n	800806a <UART_SetConfig+0x8b2>
 8007f76:	a201      	add	r2, pc, #4	@ (adr r2, 8007f7c <UART_SetConfig+0x7c4>)
 8007f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f7c:	08008007 	.word	0x08008007
 8007f80:	0800800f 	.word	0x0800800f
 8007f84:	0800806b 	.word	0x0800806b
 8007f88:	0800806b 	.word	0x0800806b
 8007f8c:	08008017 	.word	0x08008017
 8007f90:	0800806b 	.word	0x0800806b
 8007f94:	0800806b 	.word	0x0800806b
 8007f98:	0800806b 	.word	0x0800806b
 8007f9c:	08008027 	.word	0x08008027
 8007fa0:	0800806b 	.word	0x0800806b
 8007fa4:	0800806b 	.word	0x0800806b
 8007fa8:	0800806b 	.word	0x0800806b
 8007fac:	0800806b 	.word	0x0800806b
 8007fb0:	0800806b 	.word	0x0800806b
 8007fb4:	0800806b 	.word	0x0800806b
 8007fb8:	0800806b 	.word	0x0800806b
 8007fbc:	08008037 	.word	0x08008037
 8007fc0:	0800806b 	.word	0x0800806b
 8007fc4:	0800806b 	.word	0x0800806b
 8007fc8:	0800806b 	.word	0x0800806b
 8007fcc:	0800806b 	.word	0x0800806b
 8007fd0:	0800806b 	.word	0x0800806b
 8007fd4:	0800806b 	.word	0x0800806b
 8007fd8:	0800806b 	.word	0x0800806b
 8007fdc:	0800806b 	.word	0x0800806b
 8007fe0:	0800806b 	.word	0x0800806b
 8007fe4:	0800806b 	.word	0x0800806b
 8007fe8:	0800806b 	.word	0x0800806b
 8007fec:	0800806b 	.word	0x0800806b
 8007ff0:	0800806b 	.word	0x0800806b
 8007ff4:	0800806b 	.word	0x0800806b
 8007ff8:	0800806b 	.word	0x0800806b
 8007ffc:	0800805d 	.word	0x0800805d
 8008000:	2b40      	cmp	r3, #64	@ 0x40
 8008002:	d02e      	beq.n	8008062 <UART_SetConfig+0x8aa>
 8008004:	e031      	b.n	800806a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008006:	f7fb f9a7 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 800800a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800800c:	e033      	b.n	8008076 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800800e:	f7fb f9b9 	bl	8003384 <HAL_RCC_GetPCLK2Freq>
 8008012:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008014:	e02f      	b.n	8008076 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800801a:	4618      	mov	r0, r3
 800801c:	f7fd f9aa 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008024:	e027      	b.n	8008076 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008026:	f107 0318 	add.w	r3, r7, #24
 800802a:	4618      	mov	r0, r3
 800802c:	f7fd faf6 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008034:	e01f      	b.n	8008076 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008036:	4b2d      	ldr	r3, [pc, #180]	@ (80080ec <UART_SetConfig+0x934>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f003 0320 	and.w	r3, r3, #32
 800803e:	2b00      	cmp	r3, #0
 8008040:	d009      	beq.n	8008056 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008042:	4b2a      	ldr	r3, [pc, #168]	@ (80080ec <UART_SetConfig+0x934>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	08db      	lsrs	r3, r3, #3
 8008048:	f003 0303 	and.w	r3, r3, #3
 800804c:	4a24      	ldr	r2, [pc, #144]	@ (80080e0 <UART_SetConfig+0x928>)
 800804e:	fa22 f303 	lsr.w	r3, r2, r3
 8008052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008054:	e00f      	b.n	8008076 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008056:	4b22      	ldr	r3, [pc, #136]	@ (80080e0 <UART_SetConfig+0x928>)
 8008058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800805a:	e00c      	b.n	8008076 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800805c:	4b21      	ldr	r3, [pc, #132]	@ (80080e4 <UART_SetConfig+0x92c>)
 800805e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008060:	e009      	b.n	8008076 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008062:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008068:	e005      	b.n	8008076 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800806a:	2300      	movs	r3, #0
 800806c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008074:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008078:	2b00      	cmp	r3, #0
 800807a:	f000 80e7 	beq.w	800824c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008082:	4a19      	ldr	r2, [pc, #100]	@ (80080e8 <UART_SetConfig+0x930>)
 8008084:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008088:	461a      	mov	r2, r3
 800808a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800808c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008090:	005a      	lsls	r2, r3, #1
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	085b      	lsrs	r3, r3, #1
 8008098:	441a      	add	r2, r3
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	fbb2 f3f3 	udiv	r3, r2, r3
 80080a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a6:	2b0f      	cmp	r3, #15
 80080a8:	d916      	bls.n	80080d8 <UART_SetConfig+0x920>
 80080aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080b0:	d212      	bcs.n	80080d8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	f023 030f 	bic.w	r3, r3, #15
 80080ba:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080be:	085b      	lsrs	r3, r3, #1
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	f003 0307 	and.w	r3, r3, #7
 80080c6:	b29a      	uxth	r2, r3
 80080c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80080ca:	4313      	orrs	r3, r2
 80080cc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80080d4:	60da      	str	r2, [r3, #12]
 80080d6:	e0b9      	b.n	800824c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80080d8:	2301      	movs	r3, #1
 80080da:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80080de:	e0b5      	b.n	800824c <UART_SetConfig+0xa94>
 80080e0:	03d09000 	.word	0x03d09000
 80080e4:	003d0900 	.word	0x003d0900
 80080e8:	0800932c 	.word	0x0800932c
 80080ec:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80080f0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80080f4:	2b20      	cmp	r3, #32
 80080f6:	dc49      	bgt.n	800818c <UART_SetConfig+0x9d4>
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	db7c      	blt.n	80081f6 <UART_SetConfig+0xa3e>
 80080fc:	2b20      	cmp	r3, #32
 80080fe:	d87a      	bhi.n	80081f6 <UART_SetConfig+0xa3e>
 8008100:	a201      	add	r2, pc, #4	@ (adr r2, 8008108 <UART_SetConfig+0x950>)
 8008102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008106:	bf00      	nop
 8008108:	08008193 	.word	0x08008193
 800810c:	0800819b 	.word	0x0800819b
 8008110:	080081f7 	.word	0x080081f7
 8008114:	080081f7 	.word	0x080081f7
 8008118:	080081a3 	.word	0x080081a3
 800811c:	080081f7 	.word	0x080081f7
 8008120:	080081f7 	.word	0x080081f7
 8008124:	080081f7 	.word	0x080081f7
 8008128:	080081b3 	.word	0x080081b3
 800812c:	080081f7 	.word	0x080081f7
 8008130:	080081f7 	.word	0x080081f7
 8008134:	080081f7 	.word	0x080081f7
 8008138:	080081f7 	.word	0x080081f7
 800813c:	080081f7 	.word	0x080081f7
 8008140:	080081f7 	.word	0x080081f7
 8008144:	080081f7 	.word	0x080081f7
 8008148:	080081c3 	.word	0x080081c3
 800814c:	080081f7 	.word	0x080081f7
 8008150:	080081f7 	.word	0x080081f7
 8008154:	080081f7 	.word	0x080081f7
 8008158:	080081f7 	.word	0x080081f7
 800815c:	080081f7 	.word	0x080081f7
 8008160:	080081f7 	.word	0x080081f7
 8008164:	080081f7 	.word	0x080081f7
 8008168:	080081f7 	.word	0x080081f7
 800816c:	080081f7 	.word	0x080081f7
 8008170:	080081f7 	.word	0x080081f7
 8008174:	080081f7 	.word	0x080081f7
 8008178:	080081f7 	.word	0x080081f7
 800817c:	080081f7 	.word	0x080081f7
 8008180:	080081f7 	.word	0x080081f7
 8008184:	080081f7 	.word	0x080081f7
 8008188:	080081e9 	.word	0x080081e9
 800818c:	2b40      	cmp	r3, #64	@ 0x40
 800818e:	d02e      	beq.n	80081ee <UART_SetConfig+0xa36>
 8008190:	e031      	b.n	80081f6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008192:	f7fb f8e1 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 8008196:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008198:	e033      	b.n	8008202 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800819a:	f7fb f8f3 	bl	8003384 <HAL_RCC_GetPCLK2Freq>
 800819e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081a0:	e02f      	b.n	8008202 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7fd f8e4 	bl	8005374 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80081ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081b0:	e027      	b.n	8008202 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081b2:	f107 0318 	add.w	r3, r7, #24
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fd fa30 	bl	800561c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081c0:	e01f      	b.n	8008202 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081c2:	4b2d      	ldr	r3, [pc, #180]	@ (8008278 <UART_SetConfig+0xac0>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f003 0320 	and.w	r3, r3, #32
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d009      	beq.n	80081e2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80081ce:	4b2a      	ldr	r3, [pc, #168]	@ (8008278 <UART_SetConfig+0xac0>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	08db      	lsrs	r3, r3, #3
 80081d4:	f003 0303 	and.w	r3, r3, #3
 80081d8:	4a28      	ldr	r2, [pc, #160]	@ (800827c <UART_SetConfig+0xac4>)
 80081da:	fa22 f303 	lsr.w	r3, r2, r3
 80081de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80081e0:	e00f      	b.n	8008202 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80081e2:	4b26      	ldr	r3, [pc, #152]	@ (800827c <UART_SetConfig+0xac4>)
 80081e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081e6:	e00c      	b.n	8008202 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80081e8:	4b25      	ldr	r3, [pc, #148]	@ (8008280 <UART_SetConfig+0xac8>)
 80081ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081ec:	e009      	b.n	8008202 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081f4:	e005      	b.n	8008202 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80081f6:	2300      	movs	r3, #0
 80081f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80081fa:	2301      	movs	r3, #1
 80081fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008200:	bf00      	nop
    }

    if (pclk != 0U)
 8008202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008204:	2b00      	cmp	r3, #0
 8008206:	d021      	beq.n	800824c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800820c:	4a1d      	ldr	r2, [pc, #116]	@ (8008284 <UART_SetConfig+0xacc>)
 800820e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008212:	461a      	mov	r2, r3
 8008214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008216:	fbb3 f2f2 	udiv	r2, r3, r2
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	085b      	lsrs	r3, r3, #1
 8008220:	441a      	add	r2, r3
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	fbb2 f3f3 	udiv	r3, r2, r3
 800822a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800822c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800822e:	2b0f      	cmp	r3, #15
 8008230:	d909      	bls.n	8008246 <UART_SetConfig+0xa8e>
 8008232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008234:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008238:	d205      	bcs.n	8008246 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800823a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800823c:	b29a      	uxth	r2, r3
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	60da      	str	r2, [r3, #12]
 8008244:	e002      	b.n	800824c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	2201      	movs	r2, #1
 8008250:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	2201      	movs	r2, #1
 8008258:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	2200      	movs	r2, #0
 8008260:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	2200      	movs	r2, #0
 8008266:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008268:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800826c:	4618      	mov	r0, r3
 800826e:	3748      	adds	r7, #72	@ 0x48
 8008270:	46bd      	mov	sp, r7
 8008272:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008276:	bf00      	nop
 8008278:	58024400 	.word	0x58024400
 800827c:	03d09000 	.word	0x03d09000
 8008280:	003d0900 	.word	0x003d0900
 8008284:	0800932c 	.word	0x0800932c

08008288 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008294:	f003 0308 	and.w	r3, r3, #8
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00a      	beq.n	80082b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	430a      	orrs	r2, r1
 80082b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d00a      	beq.n	80082d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	430a      	orrs	r2, r1
 80082d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d8:	f003 0302 	and.w	r3, r3, #2
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d00a      	beq.n	80082f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	430a      	orrs	r2, r1
 80082f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082fa:	f003 0304 	and.w	r3, r3, #4
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d00a      	beq.n	8008318 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	430a      	orrs	r2, r1
 8008316:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800831c:	f003 0310 	and.w	r3, r3, #16
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00a      	beq.n	800833a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	430a      	orrs	r2, r1
 8008338:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800833e:	f003 0320 	and.w	r3, r3, #32
 8008342:	2b00      	cmp	r3, #0
 8008344:	d00a      	beq.n	800835c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	430a      	orrs	r2, r1
 800835a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008364:	2b00      	cmp	r3, #0
 8008366:	d01a      	beq.n	800839e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	430a      	orrs	r2, r1
 800837c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008382:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008386:	d10a      	bne.n	800839e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	430a      	orrs	r2, r1
 800839c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00a      	beq.n	80083c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	430a      	orrs	r2, r1
 80083be:	605a      	str	r2, [r3, #4]
  }
}
 80083c0:	bf00      	nop
 80083c2:	370c      	adds	r7, #12
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr

080083cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b098      	sub	sp, #96	@ 0x60
 80083d0:	af02      	add	r7, sp, #8
 80083d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083dc:	f7f9 fb50 	bl	8001a80 <HAL_GetTick>
 80083e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0308 	and.w	r3, r3, #8
 80083ec:	2b08      	cmp	r3, #8
 80083ee:	d12f      	bne.n	8008450 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083f4:	9300      	str	r3, [sp, #0]
 80083f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083f8:	2200      	movs	r2, #0
 80083fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 f88e 	bl	8008520 <UART_WaitOnFlagUntilTimeout>
 8008404:	4603      	mov	r3, r0
 8008406:	2b00      	cmp	r3, #0
 8008408:	d022      	beq.n	8008450 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008412:	e853 3f00 	ldrex	r3, [r3]
 8008416:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800841a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800841e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	461a      	mov	r2, r3
 8008426:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008428:	647b      	str	r3, [r7, #68]	@ 0x44
 800842a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800842e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008430:	e841 2300 	strex	r3, r2, [r1]
 8008434:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008438:	2b00      	cmp	r3, #0
 800843a:	d1e6      	bne.n	800840a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2220      	movs	r2, #32
 8008440:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800844c:	2303      	movs	r3, #3
 800844e:	e063      	b.n	8008518 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f003 0304 	and.w	r3, r3, #4
 800845a:	2b04      	cmp	r3, #4
 800845c:	d149      	bne.n	80084f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800845e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008462:	9300      	str	r3, [sp, #0]
 8008464:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008466:	2200      	movs	r2, #0
 8008468:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f000 f857 	bl	8008520 <UART_WaitOnFlagUntilTimeout>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d03c      	beq.n	80084f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008480:	e853 3f00 	ldrex	r3, [r3]
 8008484:	623b      	str	r3, [r7, #32]
   return(result);
 8008486:	6a3b      	ldr	r3, [r7, #32]
 8008488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800848c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	461a      	mov	r2, r3
 8008494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008496:	633b      	str	r3, [r7, #48]	@ 0x30
 8008498:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800849c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800849e:	e841 2300 	strex	r3, r2, [r1]
 80084a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1e6      	bne.n	8008478 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3308      	adds	r3, #8
 80084b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	e853 3f00 	ldrex	r3, [r3]
 80084b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f023 0301 	bic.w	r3, r3, #1
 80084c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	3308      	adds	r3, #8
 80084c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084ca:	61fa      	str	r2, [r7, #28]
 80084cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ce:	69b9      	ldr	r1, [r7, #24]
 80084d0:	69fa      	ldr	r2, [r7, #28]
 80084d2:	e841 2300 	strex	r3, r2, [r1]
 80084d6:	617b      	str	r3, [r7, #20]
   return(result);
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1e5      	bne.n	80084aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2220      	movs	r2, #32
 80084e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	e012      	b.n	8008518 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2220      	movs	r2, #32
 80084f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2220      	movs	r2, #32
 80084fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008516:	2300      	movs	r3, #0
}
 8008518:	4618      	mov	r0, r3
 800851a:	3758      	adds	r7, #88	@ 0x58
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}

08008520 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b084      	sub	sp, #16
 8008524:	af00      	add	r7, sp, #0
 8008526:	60f8      	str	r0, [r7, #12]
 8008528:	60b9      	str	r1, [r7, #8]
 800852a:	603b      	str	r3, [r7, #0]
 800852c:	4613      	mov	r3, r2
 800852e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008530:	e04f      	b.n	80085d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008538:	d04b      	beq.n	80085d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800853a:	f7f9 faa1 	bl	8001a80 <HAL_GetTick>
 800853e:	4602      	mov	r2, r0
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	1ad3      	subs	r3, r2, r3
 8008544:	69ba      	ldr	r2, [r7, #24]
 8008546:	429a      	cmp	r2, r3
 8008548:	d302      	bcc.n	8008550 <UART_WaitOnFlagUntilTimeout+0x30>
 800854a:	69bb      	ldr	r3, [r7, #24]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d101      	bne.n	8008554 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008550:	2303      	movs	r3, #3
 8008552:	e04e      	b.n	80085f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f003 0304 	and.w	r3, r3, #4
 800855e:	2b00      	cmp	r3, #0
 8008560:	d037      	beq.n	80085d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	2b80      	cmp	r3, #128	@ 0x80
 8008566:	d034      	beq.n	80085d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	2b40      	cmp	r3, #64	@ 0x40
 800856c:	d031      	beq.n	80085d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	69db      	ldr	r3, [r3, #28]
 8008574:	f003 0308 	and.w	r3, r3, #8
 8008578:	2b08      	cmp	r3, #8
 800857a:	d110      	bne.n	800859e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2208      	movs	r2, #8
 8008582:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008584:	68f8      	ldr	r0, [r7, #12]
 8008586:	f000 f839 	bl	80085fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2208      	movs	r2, #8
 800858e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e029      	b.n	80085f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	69db      	ldr	r3, [r3, #28]
 80085a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085ac:	d111      	bne.n	80085d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80085b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	f000 f81f 	bl	80085fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2220      	movs	r2, #32
 80085c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80085ce:	2303      	movs	r3, #3
 80085d0:	e00f      	b.n	80085f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	69da      	ldr	r2, [r3, #28]
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	4013      	ands	r3, r2
 80085dc:	68ba      	ldr	r2, [r7, #8]
 80085de:	429a      	cmp	r2, r3
 80085e0:	bf0c      	ite	eq
 80085e2:	2301      	moveq	r3, #1
 80085e4:	2300      	movne	r3, #0
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	461a      	mov	r2, r3
 80085ea:	79fb      	ldrb	r3, [r7, #7]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d0a0      	beq.n	8008532 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3710      	adds	r7, #16
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
	...

080085fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b095      	sub	sp, #84	@ 0x54
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800860c:	e853 3f00 	ldrex	r3, [r3]
 8008610:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008614:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008618:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	461a      	mov	r2, r3
 8008620:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008622:	643b      	str	r3, [r7, #64]	@ 0x40
 8008624:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008626:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008628:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800862a:	e841 2300 	strex	r3, r2, [r1]
 800862e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008632:	2b00      	cmp	r3, #0
 8008634:	d1e6      	bne.n	8008604 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	3308      	adds	r3, #8
 800863c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800863e:	6a3b      	ldr	r3, [r7, #32]
 8008640:	e853 3f00 	ldrex	r3, [r3]
 8008644:	61fb      	str	r3, [r7, #28]
   return(result);
 8008646:	69fa      	ldr	r2, [r7, #28]
 8008648:	4b1e      	ldr	r3, [pc, #120]	@ (80086c4 <UART_EndRxTransfer+0xc8>)
 800864a:	4013      	ands	r3, r2
 800864c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	3308      	adds	r3, #8
 8008654:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008656:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008658:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800865c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800865e:	e841 2300 	strex	r3, r2, [r1]
 8008662:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008666:	2b00      	cmp	r3, #0
 8008668:	d1e5      	bne.n	8008636 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800866e:	2b01      	cmp	r3, #1
 8008670:	d118      	bne.n	80086a4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	e853 3f00 	ldrex	r3, [r3]
 800867e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	f023 0310 	bic.w	r3, r3, #16
 8008686:	647b      	str	r3, [r7, #68]	@ 0x44
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	461a      	mov	r2, r3
 800868e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008690:	61bb      	str	r3, [r7, #24]
 8008692:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008694:	6979      	ldr	r1, [r7, #20]
 8008696:	69ba      	ldr	r2, [r7, #24]
 8008698:	e841 2300 	strex	r3, r2, [r1]
 800869c:	613b      	str	r3, [r7, #16]
   return(result);
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d1e6      	bne.n	8008672 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2220      	movs	r2, #32
 80086a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80086b8:	bf00      	nop
 80086ba:	3754      	adds	r7, #84	@ 0x54
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr
 80086c4:	effffffe 	.word	0xeffffffe

080086c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b085      	sub	sp, #20
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d101      	bne.n	80086de <HAL_UARTEx_DisableFifoMode+0x16>
 80086da:	2302      	movs	r3, #2
 80086dc:	e027      	b.n	800872e <HAL_UARTEx_DisableFifoMode+0x66>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2201      	movs	r2, #1
 80086e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2224      	movs	r2, #36	@ 0x24
 80086ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f022 0201 	bic.w	r2, r2, #1
 8008704:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800870c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	68fa      	ldr	r2, [r7, #12]
 800871a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2220      	movs	r2, #32
 8008720:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2200      	movs	r2, #0
 8008728:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800872c:	2300      	movs	r3, #0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3714      	adds	r7, #20
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr

0800873a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
 8008742:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800874a:	2b01      	cmp	r3, #1
 800874c:	d101      	bne.n	8008752 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800874e:	2302      	movs	r3, #2
 8008750:	e02d      	b.n	80087ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2201      	movs	r2, #1
 8008756:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2224      	movs	r2, #36	@ 0x24
 800875e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	681a      	ldr	r2, [r3, #0]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f022 0201 	bic.w	r2, r2, #1
 8008778:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	683a      	ldr	r2, [r7, #0]
 800878a:	430a      	orrs	r2, r1
 800878c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 f850 	bl	8008834 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2220      	movs	r2, #32
 80087a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3710      	adds	r7, #16
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087b6:	b580      	push	{r7, lr}
 80087b8:	b084      	sub	sp, #16
 80087ba:	af00      	add	r7, sp, #0
 80087bc:	6078      	str	r0, [r7, #4]
 80087be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d101      	bne.n	80087ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80087ca:	2302      	movs	r3, #2
 80087cc:	e02d      	b.n	800882a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2201      	movs	r2, #1
 80087d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2224      	movs	r2, #36	@ 0x24
 80087da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f022 0201 	bic.w	r2, r2, #1
 80087f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	683a      	ldr	r2, [r7, #0]
 8008806:	430a      	orrs	r2, r1
 8008808:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f000 f812 	bl	8008834 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2220      	movs	r2, #32
 800881c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
	...

08008834 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008834:	b480      	push	{r7}
 8008836:	b085      	sub	sp, #20
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008840:	2b00      	cmp	r3, #0
 8008842:	d108      	bne.n	8008856 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2201      	movs	r2, #1
 8008848:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2201      	movs	r2, #1
 8008850:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008854:	e031      	b.n	80088ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008856:	2310      	movs	r3, #16
 8008858:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800885a:	2310      	movs	r3, #16
 800885c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	0e5b      	lsrs	r3, r3, #25
 8008866:	b2db      	uxtb	r3, r3
 8008868:	f003 0307 	and.w	r3, r3, #7
 800886c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	0f5b      	lsrs	r3, r3, #29
 8008876:	b2db      	uxtb	r3, r3
 8008878:	f003 0307 	and.w	r3, r3, #7
 800887c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800887e:	7bbb      	ldrb	r3, [r7, #14]
 8008880:	7b3a      	ldrb	r2, [r7, #12]
 8008882:	4911      	ldr	r1, [pc, #68]	@ (80088c8 <UARTEx_SetNbDataToProcess+0x94>)
 8008884:	5c8a      	ldrb	r2, [r1, r2]
 8008886:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800888a:	7b3a      	ldrb	r2, [r7, #12]
 800888c:	490f      	ldr	r1, [pc, #60]	@ (80088cc <UARTEx_SetNbDataToProcess+0x98>)
 800888e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008890:	fb93 f3f2 	sdiv	r3, r3, r2
 8008894:	b29a      	uxth	r2, r3
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800889c:	7bfb      	ldrb	r3, [r7, #15]
 800889e:	7b7a      	ldrb	r2, [r7, #13]
 80088a0:	4909      	ldr	r1, [pc, #36]	@ (80088c8 <UARTEx_SetNbDataToProcess+0x94>)
 80088a2:	5c8a      	ldrb	r2, [r1, r2]
 80088a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80088a8:	7b7a      	ldrb	r2, [r7, #13]
 80088aa:	4908      	ldr	r1, [pc, #32]	@ (80088cc <UARTEx_SetNbDataToProcess+0x98>)
 80088ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80088b2:	b29a      	uxth	r2, r3
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80088ba:	bf00      	nop
 80088bc:	3714      	adds	r7, #20
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop
 80088c8:	08009344 	.word	0x08009344
 80088cc:	0800934c 	.word	0x0800934c

080088d0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80088d0:	b084      	sub	sp, #16
 80088d2:	b480      	push	{r7}
 80088d4:	b085      	sub	sp, #20
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
 80088da:	f107 001c 	add.w	r0, r7, #28
 80088de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80088e2:	2300      	movs	r3, #0
 80088e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 80088e6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 80088e8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 80088ea:	431a      	orrs	r2, r3
             Init.BusWide             | \
 80088ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 80088ee:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 80088f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 80088f2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80088f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 80088f6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	685a      	ldr	r2, [r3, #4]
 8008902:	4b07      	ldr	r3, [pc, #28]	@ (8008920 <SDMMC_Init+0x50>)
 8008904:	4013      	ands	r3, r2
 8008906:	68fa      	ldr	r2, [r7, #12]
 8008908:	431a      	orrs	r2, r3
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800890e:	2300      	movs	r3, #0
}
 8008910:	4618      	mov	r0, r3
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	b004      	add	sp, #16
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	ffc02c00 	.word	0xffc02c00

08008924 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8008932:	4618      	mov	r0, r3
 8008934:	370c      	adds	r7, #12
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr

0800893e <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800893e:	b480      	push	{r7}
 8008940:	b083      	sub	sp, #12
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f043 0203 	orr.w	r2, r3, #3
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8008952:	2300      	movs	r3, #0
}
 8008954:	4618      	mov	r0, r3
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f003 0303 	and.w	r3, r3, #3
}
 8008970:	4618      	mov	r0, r3
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800897c:	b480      	push	{r7}
 800897e:	b085      	sub	sp, #20
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008986:	2300      	movs	r3, #0
 8008988:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800899a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 80089a0:	431a      	orrs	r2, r3
                       Command->CPSM);
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 80089a6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80089a8:	68fa      	ldr	r2, [r7, #12]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	68da      	ldr	r2, [r3, #12]
 80089b2:	4b06      	ldr	r3, [pc, #24]	@ (80089cc <SDMMC_SendCommand+0x50>)
 80089b4:	4013      	ands	r3, r2
 80089b6:	68fa      	ldr	r2, [r7, #12]
 80089b8:	431a      	orrs	r2, r3
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80089be:	2300      	movs	r3, #0
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3714      	adds	r7, #20
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr
 80089cc:	fffee0c0 	.word	0xfffee0c0

080089d0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	691b      	ldr	r3, [r3, #16]
 80089dc:	b2db      	uxtb	r3, r3
}
 80089de:	4618      	mov	r0, r3
 80089e0:	370c      	adds	r7, #12
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr

080089ea <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80089ea:	b480      	push	{r7}
 80089ec:	b085      	sub	sp, #20
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	6078      	str	r0, [r7, #4]
 80089f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	3314      	adds	r3, #20
 80089f8:	461a      	mov	r2, r3
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	4413      	add	r3, r2
 80089fe:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3714      	adds	r7, #20
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr

08008a10 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b085      	sub	sp, #20
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
 8008a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	681a      	ldr	r2, [r3, #0]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	685a      	ldr	r2, [r3, #4]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8008a36:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8008a3c:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8008a42:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8008a44:	68fa      	ldr	r2, [r7, #12]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a4e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	431a      	orrs	r2, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8008a5a:	2300      	movs	r3, #0

}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3714      	adds	r7, #20
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b088      	sub	sp, #32
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008a76:	2310      	movs	r3, #16
 8008a78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008a7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008a7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008a80:	2300      	movs	r3, #0
 8008a82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008a84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008a88:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008a8a:	f107 0308 	add.w	r3, r7, #8
 8008a8e:	4619      	mov	r1, r3
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f7ff ff73 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8008a96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a9a:	2110      	movs	r1, #16
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f000 f995 	bl	8008dcc <SDMMC_GetCmdResp1>
 8008aa2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008aa4:	69fb      	ldr	r3, [r7, #28]
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3720      	adds	r7, #32
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}

08008aae <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8008aae:	b580      	push	{r7, lr}
 8008ab0:	b088      	sub	sp, #32
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	6078      	str	r0, [r7, #4]
 8008ab6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008abc:	2307      	movs	r3, #7
 8008abe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008ac0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008ac4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008aca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008ace:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008ad0:	f107 0308 	add.w	r3, r7, #8
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f7ff ff50 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8008adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ae0:	2107      	movs	r1, #7
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 f972 	bl	8008dcc <SDMMC_GetCmdResp1>
 8008ae8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008aea:	69fb      	ldr	r3, [r7, #28]
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3720      	adds	r7, #32
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b088      	sub	sp, #32
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8008afc:	2300      	movs	r3, #0
 8008afe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008b00:	2300      	movs	r3, #0
 8008b02:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8008b04:	2300      	movs	r3, #0
 8008b06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b08:	2300      	movs	r3, #0
 8008b0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008b10:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b12:	f107 0308 	add.w	r3, r7, #8
 8008b16:	4619      	mov	r1, r3
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f7ff ff2f 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 fb96 	bl	8009250 <SDMMC_GetCmdError>
 8008b24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b26:	69fb      	ldr	r3, [r7, #28]
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3720      	adds	r7, #32
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b088      	sub	sp, #32
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008b38:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8008b3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008b3e:	2308      	movs	r3, #8
 8008b40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008b46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008b50:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b52:	f107 0308 	add.w	r3, r7, #8
 8008b56:	4619      	mov	r1, r3
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f7ff ff0f 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 fb28 	bl	80091b4 <SDMMC_GetCmdResp7>
 8008b64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b66:	69fb      	ldr	r3, [r7, #28]
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3720      	adds	r7, #32
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b088      	sub	sp, #32
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008b7e:	2337      	movs	r3, #55	@ 0x37
 8008b80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008b86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008b90:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b92:	f107 0308 	add.w	r3, r7, #8
 8008b96:	4619      	mov	r1, r3
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f7ff feef 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8008b9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ba2:	2137      	movs	r1, #55	@ 0x37
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 f911 	bl	8008dcc <SDMMC_GetCmdResp1>
 8008baa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bac:	69fb      	ldr	r3, [r7, #28]
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3720      	adds	r7, #32
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b088      	sub	sp, #32
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
 8008bbe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008bc4:	2329      	movs	r3, #41	@ 0x29
 8008bc6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008bc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008bcc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008bd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008bd6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008bd8:	f107 0308 	add.w	r3, r7, #8
 8008bdc:	4619      	mov	r1, r3
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f7ff fecc 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f000 fa2d 	bl	8009044 <SDMMC_GetCmdResp3>
 8008bea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bec:	69fb      	ldr	r3, [r7, #28]
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3720      	adds	r7, #32
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}

08008bf6 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b088      	sub	sp, #32
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
 8008bfe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008c04:	2306      	movs	r3, #6
 8008c06:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008c08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008c0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008c12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008c16:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008c18:	f107 0308 	add.w	r3, r7, #8
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f7ff feac 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8008c24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c28:	2106      	movs	r1, #6
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 f8ce 	bl	8008dcc <SDMMC_GetCmdResp1>
 8008c30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c32:	69fb      	ldr	r3, [r7, #28]
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3720      	adds	r7, #32
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b088      	sub	sp, #32
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008c44:	2300      	movs	r3, #0
 8008c46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008c48:	2333      	movs	r3, #51	@ 0x33
 8008c4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008c4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008c50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008c52:	2300      	movs	r3, #0
 8008c54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008c56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008c5a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008c5c:	f107 0308 	add.w	r3, r7, #8
 8008c60:	4619      	mov	r1, r3
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f7ff fe8a 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8008c68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c6c:	2133      	movs	r1, #51	@ 0x33
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 f8ac 	bl	8008dcc <SDMMC_GetCmdResp1>
 8008c74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c76:	69fb      	ldr	r3, [r7, #28]
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3720      	adds	r7, #32
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b088      	sub	sp, #32
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008c8c:	2302      	movs	r3, #2
 8008c8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008c90:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008c94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008c96:	2300      	movs	r3, #0
 8008c98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008c9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008c9e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008ca0:	f107 0308 	add.w	r3, r7, #8
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f7ff fe68 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f97f 	bl	8008fb0 <SDMMC_GetCmdResp2>
 8008cb2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008cb4:	69fb      	ldr	r3, [r7, #28]
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3720      	adds	r7, #32
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}

08008cbe <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008cbe:	b580      	push	{r7, lr}
 8008cc0:	b088      	sub	sp, #32
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
 8008cc6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008ccc:	2309      	movs	r3, #9
 8008cce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008cd0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008cd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008cda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008cde:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008ce0:	f107 0308 	add.w	r3, r7, #8
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f7ff fe48 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 f95f 	bl	8008fb0 <SDMMC_GetCmdResp2>
 8008cf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008cf4:	69fb      	ldr	r3, [r7, #28]
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3720      	adds	r7, #32
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b088      	sub	sp, #32
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
 8008d06:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008d0c:	2303      	movs	r3, #3
 8008d0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008d10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008d14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008d16:	2300      	movs	r3, #0
 8008d18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008d1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008d1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008d20:	f107 0308 	add.w	r3, r7, #8
 8008d24:	4619      	mov	r1, r3
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f7ff fe28 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008d2c:	683a      	ldr	r2, [r7, #0]
 8008d2e:	2103      	movs	r1, #3
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f000 f9c7 	bl	80090c4 <SDMMC_GetCmdResp6>
 8008d36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d38:	69fb      	ldr	r3, [r7, #28]
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3720      	adds	r7, #32
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}

08008d42 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008d42:	b580      	push	{r7, lr}
 8008d44:	b088      	sub	sp, #32
 8008d46:	af00      	add	r7, sp, #0
 8008d48:	6078      	str	r0, [r7, #4]
 8008d4a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008d50:	230d      	movs	r3, #13
 8008d52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008d54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008d58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008d5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008d62:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008d64:	f107 0308 	add.w	r3, r7, #8
 8008d68:	4619      	mov	r1, r3
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f7ff fe06 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8008d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d74:	210d      	movs	r1, #13
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 f828 	bl	8008dcc <SDMMC_GetCmdResp1>
 8008d7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d7e:	69fb      	ldr	r3, [r7, #28]
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3720      	adds	r7, #32
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b088      	sub	sp, #32
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8008d90:	2300      	movs	r3, #0
 8008d92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8008d94:	230d      	movs	r3, #13
 8008d96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008d98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008d9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008da2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008da6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008da8:	f107 0308 	add.w	r3, r7, #8
 8008dac:	4619      	mov	r1, r3
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f7ff fde4 	bl	800897c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8008db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008db8:	210d      	movs	r1, #13
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 f806 	bl	8008dcc <SDMMC_GetCmdResp1>
 8008dc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008dc2:	69fb      	ldr	r3, [r7, #28]
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3720      	adds	r7, #32
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b088      	sub	sp, #32
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	460b      	mov	r3, r1
 8008dd6:	607a      	str	r2, [r7, #4]
 8008dd8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8008dda:	4b70      	ldr	r3, [pc, #448]	@ (8008f9c <SDMMC_GetCmdResp1+0x1d0>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a70      	ldr	r2, [pc, #448]	@ (8008fa0 <SDMMC_GetCmdResp1+0x1d4>)
 8008de0:	fba2 2303 	umull	r2, r3, r2, r3
 8008de4:	0a5a      	lsrs	r2, r3, #9
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	fb02 f303 	mul.w	r3, r2, r3
 8008dec:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8008dee:	69fb      	ldr	r3, [r7, #28]
 8008df0:	1e5a      	subs	r2, r3, #1
 8008df2:	61fa      	str	r2, [r7, #28]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d102      	bne.n	8008dfe <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008df8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008dfc:	e0c9      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e02:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8008e04:	69ba      	ldr	r2, [r7, #24]
 8008e06:	4b67      	ldr	r3, [pc, #412]	@ (8008fa4 <SDMMC_GetCmdResp1+0x1d8>)
 8008e08:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d0ef      	beq.n	8008dee <SDMMC_GetCmdResp1+0x22>
 8008e0e:	69bb      	ldr	r3, [r7, #24]
 8008e10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d1ea      	bne.n	8008dee <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e1c:	f003 0304 	and.w	r3, r3, #4
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d004      	beq.n	8008e2e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2204      	movs	r2, #4
 8008e28:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008e2a:	2304      	movs	r3, #4
 8008e2c:	e0b1      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e32:	f003 0301 	and.w	r3, r3, #1
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d004      	beq.n	8008e44 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008e40:	2301      	movs	r3, #1
 8008e42:	e0a6      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	4a58      	ldr	r2, [pc, #352]	@ (8008fa8 <SDMMC_GetCmdResp1+0x1dc>)
 8008e48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f7ff fdc0 	bl	80089d0 <SDMMC_GetCommandResponse>
 8008e50:	4603      	mov	r3, r0
 8008e52:	461a      	mov	r2, r3
 8008e54:	7afb      	ldrb	r3, [r7, #11]
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d001      	beq.n	8008e5e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e099      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8008e5e:	2100      	movs	r1, #0
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f7ff fdc2 	bl	80089ea <SDMMC_GetResponse>
 8008e66:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008e68:	697a      	ldr	r2, [r7, #20]
 8008e6a:	4b50      	ldr	r3, [pc, #320]	@ (8008fac <SDMMC_GetCmdResp1+0x1e0>)
 8008e6c:	4013      	ands	r3, r2
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d101      	bne.n	8008e76 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008e72:	2300      	movs	r3, #0
 8008e74:	e08d      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	da02      	bge.n	8008e82 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008e7c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e80:	e087      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d001      	beq.n	8008e90 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008e8c:	2340      	movs	r3, #64	@ 0x40
 8008e8e:	e080      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d001      	beq.n	8008e9e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008e9a:	2380      	movs	r3, #128	@ 0x80
 8008e9c:	e079      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d002      	beq.n	8008eae <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008ea8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008eac:	e071      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d002      	beq.n	8008ebe <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008eb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ebc:	e069      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d002      	beq.n	8008ece <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008ec8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ecc:	e061      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d002      	beq.n	8008ede <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008ed8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008edc:	e059      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d002      	beq.n	8008eee <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008ee8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008eec:	e051      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d002      	beq.n	8008efe <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008ef8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008efc:	e049      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d002      	beq.n	8008f0e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008f08:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008f0c:	e041      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d002      	beq.n	8008f1e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008f18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f1c:	e039      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d002      	beq.n	8008f2e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008f28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008f2c:	e031      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d002      	beq.n	8008f3e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008f38:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008f3c:	e029      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d002      	beq.n	8008f4e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008f48:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008f4c:	e021      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d002      	beq.n	8008f5e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008f58:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008f5c:	e019      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d002      	beq.n	8008f6e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008f68:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008f6c:	e011      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d002      	beq.n	8008f7e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008f78:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008f7c:	e009      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	f003 0308 	and.w	r3, r3, #8
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d002      	beq.n	8008f8e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008f88:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8008f8c:	e001      	b.n	8008f92 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008f8e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3720      	adds	r7, #32
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	24000000 	.word	0x24000000
 8008fa0:	10624dd3 	.word	0x10624dd3
 8008fa4:	00200045 	.word	0x00200045
 8008fa8:	002000c5 	.word	0x002000c5
 8008fac:	fdffe008 	.word	0xfdffe008

08008fb0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8008fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8009038 <SDMMC_GetCmdResp2+0x88>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a1f      	ldr	r2, [pc, #124]	@ (800903c <SDMMC_GetCmdResp2+0x8c>)
 8008fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8008fc2:	0a5b      	lsrs	r3, r3, #9
 8008fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fc8:	fb02 f303 	mul.w	r3, r2, r3
 8008fcc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	1e5a      	subs	r2, r3, #1
 8008fd2:	60fa      	str	r2, [r7, #12]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d102      	bne.n	8008fde <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008fd8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008fdc:	e026      	b.n	800902c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fe2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d0ef      	beq.n	8008fce <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d1ea      	bne.n	8008fce <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ffc:	f003 0304 	and.w	r3, r3, #4
 8009000:	2b00      	cmp	r3, #0
 8009002:	d004      	beq.n	800900e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2204      	movs	r2, #4
 8009008:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800900a:	2304      	movs	r3, #4
 800900c:	e00e      	b.n	800902c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009012:	f003 0301 	and.w	r3, r3, #1
 8009016:	2b00      	cmp	r3, #0
 8009018:	d004      	beq.n	8009024 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2201      	movs	r2, #1
 800901e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009020:	2301      	movs	r3, #1
 8009022:	e003      	b.n	800902c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4a06      	ldr	r2, [pc, #24]	@ (8009040 <SDMMC_GetCmdResp2+0x90>)
 8009028:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800902a:	2300      	movs	r3, #0
}
 800902c:	4618      	mov	r0, r3
 800902e:	3714      	adds	r7, #20
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr
 8009038:	24000000 	.word	0x24000000
 800903c:	10624dd3 	.word	0x10624dd3
 8009040:	002000c5 	.word	0x002000c5

08009044 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8009044:	b480      	push	{r7}
 8009046:	b085      	sub	sp, #20
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800904c:	4b1a      	ldr	r3, [pc, #104]	@ (80090b8 <SDMMC_GetCmdResp3+0x74>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a1a      	ldr	r2, [pc, #104]	@ (80090bc <SDMMC_GetCmdResp3+0x78>)
 8009052:	fba2 2303 	umull	r2, r3, r2, r3
 8009056:	0a5b      	lsrs	r3, r3, #9
 8009058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800905c:	fb02 f303 	mul.w	r3, r2, r3
 8009060:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	1e5a      	subs	r2, r3, #1
 8009066:	60fa      	str	r2, [r7, #12]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d102      	bne.n	8009072 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800906c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009070:	e01b      	b.n	80090aa <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009076:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800907e:	2b00      	cmp	r3, #0
 8009080:	d0ef      	beq.n	8009062 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009088:	2b00      	cmp	r3, #0
 800908a:	d1ea      	bne.n	8009062 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009090:	f003 0304 	and.w	r3, r3, #4
 8009094:	2b00      	cmp	r3, #0
 8009096:	d004      	beq.n	80090a2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2204      	movs	r2, #4
 800909c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800909e:	2304      	movs	r3, #4
 80090a0:	e003      	b.n	80090aa <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	4a06      	ldr	r2, [pc, #24]	@ (80090c0 <SDMMC_GetCmdResp3+0x7c>)
 80090a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3714      	adds	r7, #20
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr
 80090b6:	bf00      	nop
 80090b8:	24000000 	.word	0x24000000
 80090bc:	10624dd3 	.word	0x10624dd3
 80090c0:	002000c5 	.word	0x002000c5

080090c4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b088      	sub	sp, #32
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	460b      	mov	r3, r1
 80090ce:	607a      	str	r2, [r7, #4]
 80090d0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80090d2:	4b35      	ldr	r3, [pc, #212]	@ (80091a8 <SDMMC_GetCmdResp6+0xe4>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a35      	ldr	r2, [pc, #212]	@ (80091ac <SDMMC_GetCmdResp6+0xe8>)
 80090d8:	fba2 2303 	umull	r2, r3, r2, r3
 80090dc:	0a5b      	lsrs	r3, r3, #9
 80090de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090e2:	fb02 f303 	mul.w	r3, r2, r3
 80090e6:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80090e8:	69fb      	ldr	r3, [r7, #28]
 80090ea:	1e5a      	subs	r2, r3, #1
 80090ec:	61fa      	str	r2, [r7, #28]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d102      	bne.n	80090f8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80090f2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80090f6:	e052      	b.n	800919e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090fc:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80090fe:	69bb      	ldr	r3, [r7, #24]
 8009100:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009104:	2b00      	cmp	r3, #0
 8009106:	d0ef      	beq.n	80090e8 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8009108:	69bb      	ldr	r3, [r7, #24]
 800910a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800910e:	2b00      	cmp	r3, #0
 8009110:	d1ea      	bne.n	80090e8 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009116:	f003 0304 	and.w	r3, r3, #4
 800911a:	2b00      	cmp	r3, #0
 800911c:	d004      	beq.n	8009128 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2204      	movs	r2, #4
 8009122:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009124:	2304      	movs	r3, #4
 8009126:	e03a      	b.n	800919e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800912c:	f003 0301 	and.w	r3, r3, #1
 8009130:	2b00      	cmp	r3, #0
 8009132:	d004      	beq.n	800913e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2201      	movs	r2, #1
 8009138:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800913a:	2301      	movs	r3, #1
 800913c:	e02f      	b.n	800919e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800913e:	68f8      	ldr	r0, [r7, #12]
 8009140:	f7ff fc46 	bl	80089d0 <SDMMC_GetCommandResponse>
 8009144:	4603      	mov	r3, r0
 8009146:	461a      	mov	r2, r3
 8009148:	7afb      	ldrb	r3, [r7, #11]
 800914a:	4293      	cmp	r3, r2
 800914c:	d001      	beq.n	8009152 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800914e:	2301      	movs	r3, #1
 8009150:	e025      	b.n	800919e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	4a16      	ldr	r2, [pc, #88]	@ (80091b0 <SDMMC_GetCmdResp6+0xec>)
 8009156:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009158:	2100      	movs	r1, #0
 800915a:	68f8      	ldr	r0, [r7, #12]
 800915c:	f7ff fc45 	bl	80089ea <SDMMC_GetResponse>
 8009160:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8009168:	2b00      	cmp	r3, #0
 800916a:	d106      	bne.n	800917a <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	0c1b      	lsrs	r3, r3, #16
 8009170:	b29a      	uxth	r2, r3
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8009176:	2300      	movs	r3, #0
 8009178:	e011      	b.n	800919e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009180:	2b00      	cmp	r3, #0
 8009182:	d002      	beq.n	800918a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009184:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009188:	e009      	b.n	800919e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009194:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009198:	e001      	b.n	800919e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800919a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3720      	adds	r7, #32
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	24000000 	.word	0x24000000
 80091ac:	10624dd3 	.word	0x10624dd3
 80091b0:	002000c5 	.word	0x002000c5

080091b4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b085      	sub	sp, #20
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80091bc:	4b22      	ldr	r3, [pc, #136]	@ (8009248 <SDMMC_GetCmdResp7+0x94>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a22      	ldr	r2, [pc, #136]	@ (800924c <SDMMC_GetCmdResp7+0x98>)
 80091c2:	fba2 2303 	umull	r2, r3, r2, r3
 80091c6:	0a5b      	lsrs	r3, r3, #9
 80091c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091cc:	fb02 f303 	mul.w	r3, r2, r3
 80091d0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	1e5a      	subs	r2, r3, #1
 80091d6:	60fa      	str	r2, [r7, #12]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d102      	bne.n	80091e2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80091dc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80091e0:	e02c      	b.n	800923c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091e6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d0ef      	beq.n	80091d2 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d1ea      	bne.n	80091d2 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009200:	f003 0304 	and.w	r3, r3, #4
 8009204:	2b00      	cmp	r3, #0
 8009206:	d004      	beq.n	8009212 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2204      	movs	r2, #4
 800920c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800920e:	2304      	movs	r3, #4
 8009210:	e014      	b.n	800923c <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009216:	f003 0301 	and.w	r3, r3, #1
 800921a:	2b00      	cmp	r3, #0
 800921c:	d004      	beq.n	8009228 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2201      	movs	r2, #1
 8009222:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009224:	2301      	movs	r3, #1
 8009226:	e009      	b.n	800923c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800922c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009230:	2b00      	cmp	r3, #0
 8009232:	d002      	beq.n	800923a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2240      	movs	r2, #64	@ 0x40
 8009238:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800923a:	2300      	movs	r3, #0

}
 800923c:	4618      	mov	r0, r3
 800923e:	3714      	adds	r7, #20
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr
 8009248:	24000000 	.word	0x24000000
 800924c:	10624dd3 	.word	0x10624dd3

08009250 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8009250:	b480      	push	{r7}
 8009252:	b085      	sub	sp, #20
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8009258:	4b11      	ldr	r3, [pc, #68]	@ (80092a0 <SDMMC_GetCmdError+0x50>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	4a11      	ldr	r2, [pc, #68]	@ (80092a4 <SDMMC_GetCmdError+0x54>)
 800925e:	fba2 2303 	umull	r2, r3, r2, r3
 8009262:	0a5b      	lsrs	r3, r3, #9
 8009264:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009268:	fb02 f303 	mul.w	r3, r2, r3
 800926c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	1e5a      	subs	r2, r3, #1
 8009272:	60fa      	str	r2, [r7, #12]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d102      	bne.n	800927e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009278:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800927c:	e009      	b.n	8009292 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009286:	2b00      	cmp	r3, #0
 8009288:	d0f1      	beq.n	800926e <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4a06      	ldr	r2, [pc, #24]	@ (80092a8 <SDMMC_GetCmdError+0x58>)
 800928e:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8009290:	2300      	movs	r3, #0
}
 8009292:	4618      	mov	r0, r3
 8009294:	3714      	adds	r7, #20
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr
 800929e:	bf00      	nop
 80092a0:	24000000 	.word	0x24000000
 80092a4:	10624dd3 	.word	0x10624dd3
 80092a8:	002000c5 	.word	0x002000c5

080092ac <memset>:
 80092ac:	4402      	add	r2, r0
 80092ae:	4603      	mov	r3, r0
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d100      	bne.n	80092b6 <memset+0xa>
 80092b4:	4770      	bx	lr
 80092b6:	f803 1b01 	strb.w	r1, [r3], #1
 80092ba:	e7f9      	b.n	80092b0 <memset+0x4>

080092bc <__libc_init_array>:
 80092bc:	b570      	push	{r4, r5, r6, lr}
 80092be:	4d0d      	ldr	r5, [pc, #52]	@ (80092f4 <__libc_init_array+0x38>)
 80092c0:	4c0d      	ldr	r4, [pc, #52]	@ (80092f8 <__libc_init_array+0x3c>)
 80092c2:	1b64      	subs	r4, r4, r5
 80092c4:	10a4      	asrs	r4, r4, #2
 80092c6:	2600      	movs	r6, #0
 80092c8:	42a6      	cmp	r6, r4
 80092ca:	d109      	bne.n	80092e0 <__libc_init_array+0x24>
 80092cc:	4d0b      	ldr	r5, [pc, #44]	@ (80092fc <__libc_init_array+0x40>)
 80092ce:	4c0c      	ldr	r4, [pc, #48]	@ (8009300 <__libc_init_array+0x44>)
 80092d0:	f000 f818 	bl	8009304 <_init>
 80092d4:	1b64      	subs	r4, r4, r5
 80092d6:	10a4      	asrs	r4, r4, #2
 80092d8:	2600      	movs	r6, #0
 80092da:	42a6      	cmp	r6, r4
 80092dc:	d105      	bne.n	80092ea <__libc_init_array+0x2e>
 80092de:	bd70      	pop	{r4, r5, r6, pc}
 80092e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80092e4:	4798      	blx	r3
 80092e6:	3601      	adds	r6, #1
 80092e8:	e7ee      	b.n	80092c8 <__libc_init_array+0xc>
 80092ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80092ee:	4798      	blx	r3
 80092f0:	3601      	adds	r6, #1
 80092f2:	e7f2      	b.n	80092da <__libc_init_array+0x1e>
 80092f4:	0800935c 	.word	0x0800935c
 80092f8:	0800935c 	.word	0x0800935c
 80092fc:	0800935c 	.word	0x0800935c
 8009300:	08009360 	.word	0x08009360

08009304 <_init>:
 8009304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009306:	bf00      	nop
 8009308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800930a:	bc08      	pop	{r3}
 800930c:	469e      	mov	lr, r3
 800930e:	4770      	bx	lr

08009310 <_fini>:
 8009310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009312:	bf00      	nop
 8009314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009316:	bc08      	pop	{r3}
 8009318:	469e      	mov	lr, r3
 800931a:	4770      	bx	lr
