#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 10 22:17:53 2020
# Process ID: 14172
# Current directory: E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.runs/impl_1/top.vdi
# Journal file: E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top top -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/sources_1/bd/design_PLL/ip/design_PLL_clk_wiz_0_0/design_PLL_clk_wiz_0_0.dcp' for cell 'lcd/PLL180M/design_PLL_i/clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/sources_1/bd/design_PLL/ip/design_PLL_clk_wiz_0_0/design_PLL_clk_wiz_0_0_board.xdc] for cell 'lcd/PLL180M/design_PLL_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/sources_1/bd/design_PLL/ip/design_PLL_clk_wiz_0_0/design_PLL_clk_wiz_0_0_board.xdc] for cell 'lcd/PLL180M/design_PLL_i/clk_wiz_0/inst'
Parsing XDC File [e:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/sources_1/bd/design_PLL/ip/design_PLL_clk_wiz_0_0/design_PLL_clk_wiz_0_0.xdc] for cell 'lcd/PLL180M/design_PLL_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/sources_1/bd/design_PLL/ip/design_PLL_clk_wiz_0_0/design_PLL_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/sources_1/bd/design_PLL/ip/design_PLL_clk_wiz_0_0/design_PLL_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.109 ; gain = 552.977
Finished Parsing XDC File [e:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/sources_1/bd/design_PLL/ip/design_PLL_clk_wiz_0_0/design_PLL_clk_wiz_0_0.xdc] for cell 'lcd/PLL180M/design_PLL_i/clk_wiz_0/inst'
Parsing XDC File [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc]
WARNING: [Vivado 12-584] No ports matched 'ck_io0'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io1'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io2'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io3'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io4'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io5'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io6'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io7'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io8'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io9'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io10'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io11'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io12'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io13'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io26'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io27'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io28'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io29'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io30'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io31'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io32'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io33'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io34'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io35'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io36'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io37'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io38'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io39'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io40'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io41'. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.srcs/constrs_1/new/project_LCD.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1180.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 30 Warnings, 30 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1180.109 ; gain = 878.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.539 . Memory (MB): peak = 1180.109 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1735349f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1197.711 ; gain = 17.602

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1735349f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1735349f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13efc2c8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 21 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG lcd/PLL180M/design_PLL_i/clk_wiz_0/inst/clk_out1_design_PLL_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net lcd/PLL180M/design_PLL_i/clk_wiz_0/inst/clk_out1_design_PLL_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: b92e6efc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1aa2dda5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1afdc14a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              21  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ac8ce52d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1278.137 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ac8ce52d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1278.137 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ac8ce52d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ac8ce52d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 30 Warnings, 30 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1278.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b9648082

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1278.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus btn are not locked:  'btn[3]'  'btn[2]'  'btn[1]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f5ee4e21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.642 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 115266688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 115266688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.760 . Memory (MB): peak = 1278.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 115266688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.765 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e0dfaff4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.801 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1620a25a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cad51c13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cad51c13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28f6ca02d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c6dd6357

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c78f0f35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19cc7a43c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18bdeef0a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18b8d5ae8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18b8d5ae8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c9d47501

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c9d47501

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.280. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e2b79248

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e2b79248

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e2b79248

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e2b79248

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1585370fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1585370fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000
Ending Placer Task | Checksum: a4b8ab91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 31 Warnings, 30 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1278.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1278.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1278.137 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus btn[3:0] are not locked:  btn[3] btn[2] btn[1]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7cfc1c96 ConstDB: 0 ShapeSum: 27bc8efb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 70d32b7b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1384.203 ; gain = 106.066
Post Restoration Checksum: NetGraph: 66a27492 NumContArr: a30b6e9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 70d32b7b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1412.449 ; gain = 134.313

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 70d32b7b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.477 ; gain = 140.340

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 70d32b7b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.477 ; gain = 140.340
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11466de2c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1424.625 ; gain = 146.488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.235  | TNS=0.000  | WHS=-0.236 | THS=-1.038 |

Phase 2 Router Initialization | Checksum: 1cbdc0281

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1424.625 ; gain = 146.488

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12da267a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.785 ; gain = 147.648

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15a268c45

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.789 ; gain = 147.652
Phase 4 Rip-up And Reroute | Checksum: 15a268c45

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.789 ; gain = 147.652

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15a268c45

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.789 ; gain = 147.652

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15a268c45

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.789 ; gain = 147.652
Phase 5 Delay and Skew Optimization | Checksum: 15a268c45

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.789 ; gain = 147.652

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1343d5ed9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.789 ; gain = 147.652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.259  | TNS=0.000  | WHS=0.078  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1343d5ed9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.789 ; gain = 147.652
Phase 6 Post Hold Fix | Checksum: 1343d5ed9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.789 ; gain = 147.652

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0527784 %
  Global Horizontal Routing Utilization  = 0.0275898 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fca9c616

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.789 ; gain = 147.652

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fca9c616

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.797 ; gain = 149.660

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12ac92db1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.797 ; gain = 149.660

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.259  | TNS=0.000  | WHS=0.078  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12ac92db1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.797 ; gain = 149.660
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1427.797 ; gain = 149.660

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 32 Warnings, 30 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.797 ; gain = 149.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.797 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1427.797 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Xilinx/workspace/ARTY/project_LCD/project_LCD.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 32 Warnings, 30 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 22:18:33 2020...
