
*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36433
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_interconnect0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_57/bd_22c0_aclk_kernel_00_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_58/bd_22c0_aclk_kernel_00_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_61/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_62/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_63/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_64/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_65/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_66/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_68/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_69/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_70/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_71/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_72/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_76/bd_22c0_aclk_kernel_01_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_79/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_80/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_81/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_82/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_83/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_84/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_85/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_86/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_87/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_88/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_89/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_90/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_1/bd_22c0_xbar_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_32/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_33/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_34/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_3'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5184.469 ; gain = 3.988 ; free physical = 15827 ; free virtual = 186194
INFO: [Netlist 29-17] Analyzing 10491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6301.531 ; gain = 5.934 ; free physical = 14554 ; free virtual = 184921
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.pblocks.xdc:203]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.pblocks.xdc:203]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6464.734 ; gain = 103.383 ; free physical = 14051 ; free virtual = 184418
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:228]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_pcie4c_uscale_plus_x1y0.xdc:228]
set_switching_activity: Time (s): cpu = 00:07:28 ; elapsed = 00:02:19 . Memory (MB): peak = 10181.348 ; gain = 3710.613 ; free physical = 9284 ; free virtual = 179654
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 9512 ; free virtual = 179881
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 9332 ; free virtual = 179701
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 8969 ; free virtual = 179338
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 8479 ; free virtual = 178848
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 7764 ; free virtual = 178133
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 7595 ; free virtual = 177965
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 7535 ; free virtual = 177904
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 6983 ; free virtual = 177352
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 7018 ; free virtual = 177388
resize_pblock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 6953 ; free virtual = 177322
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 7150 ; free virtual = 177520
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10181.348 ; gain = 0.000 ; free physical = 6725 ; free virtual = 177095
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:83]
get_pins: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 12248.086 ; gain = 2066.738 ; free physical = 3811 ; free virtual = 174180
get_pins: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 12248.086 ; gain = 0.000 ; free physical = 4071 ; free virtual = 174441
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12376.086 ; gain = 0.000 ; free physical = 6284 ; free virtual = 176654
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:01:20 ; elapsed = 00:00:18 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 6287 ; free virtual = 176656
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 6357 ; free virtual = 176727
get_clocks: Time (s): cpu = 00:01:12 ; elapsed = 00:00:20 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 6367 ; free virtual = 176737
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 6166 ; free virtual = 176536
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 5929 ; free virtual = 176299
Restored from archive | CPU: 17.610000 secs | Memory: 240.638969 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 5907 ; free virtual = 176277
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y44'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCTRL_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y76'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y33'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 5338 ; free virtual = 175708
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:62]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 3978 ; free virtual = 174348
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, SEQ, GND, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, EXT_LPF, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 439 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 70 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 6926 ; free virtual = 177298
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3708 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 51 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 755 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 97 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 128 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 681 instances
  RAM16X1S => RAM32X1S (RAMS32): 494 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 604 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 347 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 63 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 104 instances
  RAM64X1S => RAM64X1S (RAMS64E): 128 instances

137 Infos, 178 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:21:51 ; elapsed = 00:13:19 . Memory (MB): peak = 12376.094 ; gain = 9342.285 ; free physical = 6922 ; free virtual = 177294
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_clocks: Time (s): cpu = 00:02:58 ; elapsed = 00:00:42 . Memory (MB): peak = 12376.094 ; gain = 0.000 ; free physical = 5205 ; free virtual = 175577
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_00_unbuffered_net' already exists, overwriting the previous clock with the same name. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1133280
   registers : 2266560
   brams     : 1776
   dsps      : 8304
required resources:
   luts      : 176210
   registers : 213831
   brams     : 1179
   dsps      : 802
report_accelerator_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 12400.746 ; gain = 0.000 ; free physical = 5349 ; free virtual = 175721
report_utilization: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 12400.746 ; gain = 0.000 ; free physical = 6552 ; free virtual = 176925
INFO: System Diagram: Run step: synthed

WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 12432.766 ; gain = 32.020 ; free physical = 6045 ; free virtual = 176418

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2ea7f5582

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 12432.766 ; gain = 0.000 ; free physical = 5348 ; free virtual = 175722

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10518/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/dadd_64ns_64ns_64_8_full_dsp_1_x_U10518/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[38]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/fdiv_32ns_32ns_32_12_no_dsp_1_U10525/Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/fdiv_32ns_32ns_32_12_no_dsp_1_U10525/Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf10_buf10_l_0_fu_2286/icmp_ln687_reg_205[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf10_buf10_l_0_fu_2286/buf10_l_0_fu_62[11]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1_fu_2294/icmp_ln695_reg_605_pp0_iter2_reg_reg[0]_srl2_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf11_buf11_l_0_l_buf11_l_1_fu_2294/buf11_l_1_fu_138[11]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf17_buf17_l_0_fu_2353/icmp_ln739_reg_641[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf17_buf17_l_0_fu_2353/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1227]_i_2, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf18_buf18_l_0_fu_2374/icmp_ln746_reg_307[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf18_buf18_l_0_fu_2374/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1229]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf19_buf19_l_0_fu_2424/icmp_ln753_reg_307[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf19_buf19_l_0_fu_2424/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1231]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf1_buf1_l_0_l_buf1_l_1_fu_2142/icmp_ln610_reg_603_pp0_iter2_reg_reg[0]_srl2_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf1_buf1_l_0_l_buf1_l_1_fu_2142/buf1_l_1_fu_136[9]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf20_buf20_l_0_fu_2476/icmp_ln760_reg_307[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf20_buf20_l_0_fu_2476/flow_control_loop_pipe_sequential_init_U/buf20_l_0_fu_88[3]_i_3, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf21_buf21_l_0_fu_2486/icmp_ln767_reg_307[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf21_buf21_l_0_fu_2486/flow_control_loop_pipe_sequential_init_U/buf21_l_0_fu_88[3]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf22_buf22_l_0_fu_2496/icmp_ln774_reg_307[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf22_buf22_l_0_fu_2496/flow_control_loop_pipe_sequential_init_U/buf22_l_0_fu_88[3]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf23_buf23_l_0_fu_2506/icmp_ln783_reg_311_pp0_iter71_reg[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf23_buf23_l_0_fu_2506/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1239]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf24_buf24_l_0_fu_2516/icmp_ln788_reg_307[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf24_buf24_l_0_fu_2516/flow_control_loop_pipe_sequential_init_U/buf24_l_0_fu_88[3]_i_3, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf25_buf25_l_0_fu_2581/icmp_ln795_reg_641[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf25_buf25_l_0_fu_2581/flow_control_loop_pipe_sequential_init_U/icmp_ln795_reg_641[0]_i_3, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/icmp_ln802_reg_307[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf26_buf26_l_0_fu_2642/flow_control_loop_pipe_sequential_init_U/buf26_l_0_fu_88[3]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf27_buf27_l_0_fu_2681/icmp_ln809_reg_307[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf27_buf27_l_0_fu_2681/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1247]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf28_buf28_l_0_fu_2731/icmp_ln818_reg_311_pp0_iter72_reg[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf28_buf28_l_0_fu_2731/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1248]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf3_buf3_l_0_l_buf3_l_1_fu_2169/icmp_ln627_reg_603_pp0_iter2_reg_reg[0]_srl2_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf3_buf3_l_0_l_buf3_l_1_fu_2169/buf3_l_1_fu_136[9]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf5_buf5_l_0_l_buf5_l_1_fu_2196/icmp_ln644_reg_603_pp0_iter2_reg_reg[0]_srl2_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf5_buf5_l_0_l_buf5_l_1_fu_2196/buf5_l_1_fu_136[9]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/icmp_ln661_reg_603_pp0_iter2_reg_reg[0]_srl2_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/buf7_l_1_fu_136[9]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln678_reg_605_pp0_iter2_reg_reg[0]_srl2_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/buf9_l_1_fu_138[9]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/dmul_64ns_64ns_64_8_max_dsp_1_U8136/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/dmul_64ns_64ns_64_8_max_dsp_1_U8136/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/dmul_64ns_64ns_64_8_max_dsp_1_U8137/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/dmul_64ns_64ns_64_8_max_dsp_1_U8137/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1187_1_U0/mac_muladd_8s_4s_24s_24_4_1_U428/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__66 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1187_1_U0/SRL_SIG_reg[23][0]_srl24_i_9, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1199_1_U0/mac_muladd_8s_4s_24s_24_4_1_U489/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__59 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1199_1_U0/SRL_SIG_reg[22][0]_srl23_i_9, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1226_1_U0/mac_muladd_8s_4s_24s_24_4_1_U624/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__45 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1226_1_U0/SRL_SIG_reg[17][0]_srl18_i_9__1, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1238_1_U0/mac_muladd_8s_4s_24s_24_4_1_U684/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__40 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1238_1_U0/mOutPtr[1]_i_3__90, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1239_1_U0/mac_muladd_8s_4s_24s_24_4_1_U689/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__93 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1239_1_U0/SRL_SIG_reg[15][0]_srl16_i_7__5, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1251_1_U0/mac_muladd_8s_4s_24s_24_4_1_U749/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__88 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1251_1_U0/SRL_SIG_reg[14][0]_srl15_i_7__5, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1252_1_U0/mac_muladd_8s_4s_24s_24_4_1_U754/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__87 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1252_1_U0/SRL_SIG_reg[13][0]_srl14_i_7__4, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1264_1_U0/mac_muladd_8s_4s_24s_24_4_1_U814/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1264_1_U0/mOutPtr[1]_i_4__7, which resulted in an inversion of 51 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1265_1_U0/mac_muladd_8s_4s_24s_24_4_1_U819/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1265_1_U0/mOutPtr[1]_i_3__18, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1277_1_U0/mac_muladd_8s_4s_24s_24_4_1_U879/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__6 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1277_1_U0/SRL_SIG_reg[10][0]_srl11_i_7__0, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1278_1_U0/mac_muladd_8s_4s_24s_24_4_1_U884/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__7 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1278_1_U0/k_02_fu_44[9]_i_4__9, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1290_1_U0/mac_muladd_8s_4s_24s_24_4_1_U944/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__23 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1290_1_U0/SRL_SIG_reg[8][0]_srl9_i_7, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1291_1_U0/mac_muladd_8s_4s_24s_24_4_1_U949/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__22 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1291_1_U0/k_02_fu_44[9]_i_4__28, which resulted in an inversion of 39 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1303_1_U0/mac_muladd_8s_4s_24s_24_4_1_U1009/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__81 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1303_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__0, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1304_1_U0/mac_muladd_8s_4s_24s_24_4_1_U1014/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__80 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1304_1_U0/SRL_SIG_reg[5][0]_srl6_i_6__0, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1316_1_U0/mac_muladd_8s_4s_24s_24_4_1_U1074/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__76 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1316_1_U0/SRL_SIG_reg[4][0]_srl5_i_6__1, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1317_1_U0/mac_muladd_8s_4s_24s_24_4_1_U1079/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__75 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1317_1_U0/SRL_SIG_reg[3][0]_srl4_i_5__0, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1329_1_U0/mac_muladd_8s_4s_24s_24_4_1_U1139/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__71 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1329_1_U0/SRL_SIG_reg[2][0]_srl3_i_5__0, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1_U0/mac_muladd_8s_4s_24s_24_4_1_U1144/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__70 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_8_4_1_U0/mOutPtr[1]_i_3__366, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/flow_control_loop_pipe_sequential_init_U/icmp_ln214_reg_1137[0]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_322/flow_control_loop_pipe_sequential_init_U/icmp_ln214_reg_1137[0]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/flow_control_loop_pipe_sequential_init_U/select_ln102_1_reg_400[3]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_440/flow_control_loop_pipe_sequential_init_U/indvar_flatten20_fu_78[7]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/flow_control_loop_pipe_sequential_init_U/zext_ln141_reg_581[3]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_454/flow_control_loop_pipe_sequential_init_U/indvar_flatten32_fu_108[7]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__14 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__14, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_884_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_884_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_888_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__3 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_888_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_889_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__4 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_889_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__4, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_890_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__5 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_890_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__5, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_891_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__6 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_891_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__6, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_893_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__8 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_893_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__8, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_894_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__9 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_894_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__9, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_895_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__10 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_895_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__10, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_897_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__12 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_897_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__12, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_898_1_U0/flow_control_loop_pipe_U/icmp_ln23_reg_142_pp0_iter1_reg_reg[0]_srl2_i_1__13 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_8_8_898_1_U0/flow_control_loop_pipe_U/k_02_fu_40[6]_i_4__13, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/systolic_array_k_64_1_Block_for_end127_proc_U0/ap_return_0_preg[23]_i_1__3 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_attn_fu_424/dataflow_parent_loop_proc81_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/systolic_array_k_64_1_Block_for_end127_proc_U0/ap_return_0_preg[23]_i_2__3, which resulted in an inversion of 556 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0/systolic_array_k_12_1_Block_for_end127_proc_U0/ap_return_0_preg[23]_i_1__4 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_2526/grp_gemm_systolic_array_cont_fu_491/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0/systolic_array_k_12_1_Block_for_end127_proc_U0/ap_return_0_preg[23]_i_2__4, which resulted in an inversion of 552 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/init_block_AB_proc33_U0/grp_init_block_AB_proc33_Pipeline_init_block_AB_fu_260/ap_loop_exit_ready_pp0_iter1_reg_i_1__59 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/init_block_AB_proc33_U0/grp_init_block_AB_proc33_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_3__13, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1056_1_U0/mac_muladd_8s_4s_24s_24_4_1_U3725/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__291 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1056_1_U0/SRL_SIG_reg[21][0]_srl22_i_8__3, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1068_1_U0/mac_muladd_8s_4s_24s_24_4_1_U3785/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__257 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1068_1_U0/SRL_SIG_reg[20][0]_srl21_i_8__3, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1069_1_U0/mac_muladd_8s_4s_24s_24_4_1_U3790/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__256 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1069_1_U0/SRL_SIG_reg[19][0]_srl20_i_8__4, which resulted in an inversion of 51 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1081_1_U0/mac_muladd_8s_4s_24s_24_4_1_U3850/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__250 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1081_1_U0/SRL_SIG_reg[18][0]_srl19_i_8__4, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1082_1_U0/mac_muladd_8s_4s_24s_24_4_1_U3855/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__249 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1082_1_U0/SRL_SIG_reg[17][0]_srl18_i_8__6, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1094_1_U0/mac_muladd_8s_4s_24s_24_4_1_U3915/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__241 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1094_1_U0/SRL_SIG_reg[16][0]_srl17_i_8__10, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1095_1_U0/mac_muladd_8s_4s_24s_24_4_1_U3920/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__240 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1095_1_U0/SRL_SIG_reg[15][0]_srl16_i_7__15, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1107_1_U0/mac_muladd_8s_4s_24s_24_4_1_U3980/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__219 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1107_1_U0/mOutPtr[1]_i_3__579, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1108_1_U0/mac_muladd_8s_4s_24s_24_4_1_U3985/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__218 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1108_1_U0/mOutPtr[1]_i_3__578, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1121_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4050/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__189 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1121_1_U0/k_02_fu_44[9]_i_4__188, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1133_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4110/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__171 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1133_1_U0/k_02_fu_44[9]_i_4__163, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1134_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4115/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__170 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1134_1_U0/k_02_fu_44[9]_i_4__162, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1146_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4175/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__183 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1146_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__5, which resulted in an inversion of 46 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1147_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4180/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__182 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1147_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__6, which resulted in an inversion of 51 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1159_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4240/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__177 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1159_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__7, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1160_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4245/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__166 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1160_1_U0/k_02_fu_44[9]_i_4__161, which resulted in an inversion of 46 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1172_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4305/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__165 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1172_1_U0/k_02_fu_44[9]_i_4__160, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1173_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4310/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__160 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1173_1_U0/mOutPtr[1]_i_3__466, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1185_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4370/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__157 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1185_1_U0/mOutPtr[1]_i_4__100, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1186_1_U0/mac_muladd_8s_4s_24s_24_4_1_U4375/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__156 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/PE_8_4_1186_1_U0/mOutPtr[1]_i_3__465, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1002_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6508/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__356 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1002_1_U0/SRL_SIG[0][7]_i_3__1, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1003_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6513/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__327 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1003_1_U0/k_02_fu_44[9]_i_4__329, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1017_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__296 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1017_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_4__295, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1018_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__295 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1018_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_3__296, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1027_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__294 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1027_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_3__295, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1030_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__291 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1030_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_4__291, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1041_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6703/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__323 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1041_1_U0/k_02_fu_44[9]_i_4__328, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1042_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6708/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__322 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_1042_1_U0/k_02_fu_44[9]_i_4__327, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_900_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__307 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_900_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_3__307, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_923_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__300 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_923_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_4__299, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_926_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__304 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_926_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_4__303, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_927_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__303 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_927_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_4__302, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_928_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__302 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_928_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_4__301, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_935_1_U0/flow_control_loop_pipe_U/icmp_ln9_reg_146_pp0_iter1_reg_reg[0]_srl2_i_1__301 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_935_1_U0/flow_control_loop_pipe_U/k_02_fu_44[9]_i_3__304, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_937_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6183/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__336 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_937_1_U0/mOutPtr[1]_i_4__210, which resulted in an inversion of 51 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_938_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6188/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__335 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_938_1_U0/mOutPtr[1]_i_3__977, which resulted in an inversion of 46 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_951_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6253/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__371 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_951_1_U0/SRL_SIG_reg[15][0]_srl16_i_7__19, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_963_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6313/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__400 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_963_1_U0/SRL_SIG_reg[14][0]_srl15_i_7__23, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_964_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6318/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__399 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_964_1_U0/SRL_SIG_reg[13][0]_srl14_i_7__22, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_976_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6378/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__387 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_976_1_U0/SRL_SIG_reg[12][0]_srl13_i_7__20, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_977_1_U0/mac_muladd_8s_4s_24s_24_4_1_U6383/Bert_layer_mac_muladd_8s_4s_24s_24_4_1_DSP48_2_U/ap_enable_reg_pp0_iter2_i_1__386 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/PE_8_4_977_1_U0/SRL_SIG_reg[11][0]_srl12_i_7__20, which resulted in an inversion of 43 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 749 inverter(s) to 2429 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 165e5ed6e

Time (s): cpu = 00:03:01 ; elapsed = 00:01:52 . Memory (MB): peak = 12432.766 ; gain = 0.000 ; free physical = 5127 ; free virtual = 175501
INFO: [Opt 31-389] Phase Retarget created 785 cells and removed 1971 cells
INFO: [Opt 31-1021] In phase Retarget, 9807 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 178e60a65

Time (s): cpu = 00:03:18 ; elapsed = 00:02:09 . Memory (MB): peak = 12432.766 ; gain = 0.000 ; free physical = 5010 ; free virtual = 175385
INFO: [Opt 31-389] Phase Constant propagation created 527 cells and removed 2653 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1739 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 166cf126b

Time (s): cpu = 00:04:27 ; elapsed = 00:03:21 . Memory (MB): peak = 12432.766 ; gain = 0.000 ; free physical = 6098 ; free virtual = 176473
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2901 cells
INFO: [Opt 31-1021] In phase Sweep, 1411448 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 19502a2b2

Time (s): cpu = 00:04:59 ; elapsed = 00:03:44 . Memory (MB): peak = 12432.766 ; gain = 0.000 ; free physical = 6370 ; free virtual = 176744
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 178f95246

Time (s): cpu = 00:05:08 ; elapsed = 00:03:53 . Memory (MB): peak = 12432.766 ; gain = 0.000 ; free physical = 6346 ; free virtual = 176721
INFO: [Opt 31-389] Phase Shift Register Optimization created 47 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 198cdc375

Time (s): cpu = 00:05:23 ; elapsed = 00:04:08 . Memory (MB): peak = 12432.766 ; gain = 0.000 ; free physical = 6198 ; free virtual = 176573
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1814 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             785  |            1971  |                                           9807  |
|  Constant propagation         |             527  |            2653  |                                           1739  |
|  Sweep                        |               0  |            2901  |                                        1411448  |
|  BUFG optimization            |               2  |               0  |                                             11  |
|  Shift Register Optimization  |              47  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                           1814  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12432.766 ; gain = 0.000 ; free physical = 5916 ; free virtual = 176291
Ending Logic Optimization Task | Checksum: 1cede9fd9

Time (s): cpu = 00:05:47 ; elapsed = 00:04:31 . Memory (MB): peak = 12432.766 ; gain = 0.000 ; free physical = 6077 ; free virtual = 176452

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1422 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1cede9fd9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 12528.750 ; gain = 95.984 ; free physical = 6382 ; free virtual = 176757

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cede9fd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 12528.750 ; gain = 0.000 ; free physical = 6380 ; free virtual = 176755

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 12528.750 ; gain = 0.000 ; free physical = 6382 ; free virtual = 176757
Ending Netlist Obfuscation Task | Checksum: 1cede9fd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 12528.750 ; gain = 0.000 ; free physical = 6367 ; free virtual = 176742
INFO: [Common 17-83] Releasing license: Implementation
266 Infos, 180 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:07:28 ; elapsed = 00:05:49 . Memory (MB): peak = 12528.750 ; gain = 128.004 ; free physical = 6372 ; free virtual = 176747
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 216 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 12560.766 ; gain = 0.000 ; free physical = 2548 ; free virtual = 172924
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d39902d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 12560.766 ; gain = 0.000 ; free physical = 2555 ; free virtual = 172931
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 12560.766 ; gain = 0.000 ; free physical = 2104 ; free virtual = 172479

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 81be7db7

Time (s): cpu = 00:06:20 ; elapsed = 00:05:33 . Memory (MB): peak = 12664.750 ; gain = 103.984 ; free physical = 2325 ; free virtual = 172700

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_01_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_00_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: GTYE4_CHANNEL_TXOUTCLK[3]_7
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: hbm_aclk
Phase 1.3 Build Placer Netlist Model | Checksum: 164f60a71

Time (s): cpu = 00:14:34 ; elapsed = 00:09:22 . Memory (MB): peak = 15114.812 ; gain = 2554.047 ; free physical = 2236 ; free virtual = 170971

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 164f60a71

Time (s): cpu = 00:14:41 ; elapsed = 00:09:30 . Memory (MB): peak = 15114.812 ; gain = 2554.047 ; free physical = 1890 ; free virtual = 170625
Phase 1 Placer Initialization | Checksum: 164f60a71

Time (s): cpu = 00:15:53 ; elapsed = 00:10:25 . Memory (MB): peak = 15138.820 ; gain = 2578.055 ; free physical = 2840 ; free virtual = 171575

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y2
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y1
WARNING: [Place 30-1239] Failed to find partition obeying SLR constraint, SLR 1, for Cell level0_i/ulp/Bert_layer_1/inst.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: b46ec8d9

Time (s): cpu = 00:29:19 ; elapsed = 00:16:53 . Memory (MB): peak = 15194.848 ; gain = 2634.082 ; free physical = 2082 ; free virtual = 170821

Phase 2.1.1.2 PBP: Clock Region Placement
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 9e9cfc23

Time (s): cpu = 00:30:48 ; elapsed = 00:18:25 . Memory (MB): peak = 15194.848 ; gain = 2634.082 ; free physical = 1802 ; free virtual = 170542

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: cb1c0b7b

Time (s): cpu = 00:31:00 ; elapsed = 00:18:37 . Memory (MB): peak = 15194.848 ; gain = 2634.082 ; free physical = 1735 ; free virtual = 170475

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: cb1c0b7b

Time (s): cpu = 00:31:23 ; elapsed = 00:18:46 . Memory (MB): peak = 15239.215 ; gain = 2678.449 ; free physical = 1556 ; free virtual = 170296

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: e97bea70

Time (s): cpu = 00:31:39 ; elapsed = 00:19:02 . Memory (MB): peak = 15239.215 ; gain = 2678.449 ; free physical = 1493 ; free virtual = 170232

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 29254db7

Time (s): cpu = 00:33:41 ; elapsed = 00:19:35 . Memory (MB): peak = 15239.215 ; gain = 2678.449 ; free physical = 1138 ; free virtual = 169795

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 29254db7

Time (s): cpu = 00:33:43 ; elapsed = 00:19:37 . Memory (MB): peak = 15239.215 ; gain = 2678.449 ; free physical = 1082 ; free virtual = 169739
Phase 2.1.1 Partition Driven Placement | Checksum: 29254db7

Time (s): cpu = 00:33:45 ; elapsed = 00:19:39 . Memory (MB): peak = 15239.215 ; gain = 2678.449 ; free physical = 1121 ; free virtual = 169778
Phase 2.1 Floorplanning | Checksum: 29254db7

Time (s): cpu = 00:33:47 ; elapsed = 00:19:41 . Memory (MB): peak = 15239.215 ; gain = 2678.449 ; free physical = 848 ; free virtual = 169505

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 29 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state721. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state721. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[1283]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state1282. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state1282. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state865. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state577. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[1242]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_mux_sel_a_pos_1__6_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_mux_sel_a_pos_2__10_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_scale_outp_i23_l_j22_fu_3015_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_reg[1291]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_mux_sel_a_pos_0__2_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state1241. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_2384/DINADIN[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state1245. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_scale_outp_i19_l_j18_fu_2887/grp_Bert_layer_Pipeline_l_scale_outp_i19_l_j18_fu_2887_acc_outp4_V_ce0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916_ap_start_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state1288. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/ap_CS_fsm_state1286. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 30 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 15271.227 ; gain = 0.000 ; free physical = 2067 ; free virtual = 170224
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 15271.227 ; gain = 0.000 ; free physical = 2066 ; free virtual = 170223

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |           30  |              0  |                    25  |           0  |           1  |  00:00:27  |
|  Total                                |           30  |              0  |                    25  |           0  |           1  |  00:00:27  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 139ac2e25

Time (s): cpu = 00:36:33 ; elapsed = 00:20:39 . Memory (MB): peak = 15271.227 ; gain = 2710.461 ; free physical = 1991 ; free virtual = 170148

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 19265d2a2

Time (s): cpu = 00:36:42 ; elapsed = 00:20:45 . Memory (MB): peak = 15271.227 ; gain = 2710.461 ; free physical = 2090 ; free virtual = 170247

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1627cdc10

Time (s): cpu = 00:36:46 ; elapsed = 00:20:49 . Memory (MB): peak = 15271.227 ; gain = 2710.461 ; free physical = 2094 ; free virtual = 170251

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 732 LUTNM shape to break, 6042 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 209, two critical 523, total 732, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3316 nets or LUTs. Breaked 732 LUTs, combined 2584 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_1/inst.
INFO: [Physopt 32-943] No candidate net found for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 134 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 100 nets.  Re-placed 586 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 100 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 586 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 16170.523 ; gain = 0.000 ; free physical = 3597 ; free virtual = 169819
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_float_to_int8_fu_2384/DINADIN[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2916/DINADIN[0]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 16170.523 ; gain = 0.000 ; free physical = 3613 ; free virtual = 169835
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 16170.523 ; gain = 0.000 ; free physical = 3616 ; free virtual = 169838
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 16170.523 ; gain = 0.000 ; free physical = 3627 ; free virtual = 169849

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          732  |           2584  |                  3316  |           0  |           1  |  00:00:08  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Equivalent Driver Rewiring                       |            0  |              2  |                   100  |           2  |           1  |  00:00:39  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:07  |
|  Critical Cell                                    |            4  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           4  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            4  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         198  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          740  |           2586  |                  3421  |         204  |          11  |  00:01:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 1680e2b55

Time (s): cpu = 01:14:28 ; elapsed = 00:40:17 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 3627 ; free virtual = 169850
Phase 2.5 Global Placement Core | Checksum: 1f4338953

Time (s): cpu = 01:17:02 ; elapsed = 00:41:55 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 3446 ; free virtual = 169668
Phase 2 Global Placement | Checksum: 1f4338953

Time (s): cpu = 01:17:05 ; elapsed = 00:41:57 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 3713 ; free virtual = 169936

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fb449984

Time (s): cpu = 01:18:55 ; elapsed = 00:42:48 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 3732 ; free virtual = 169955

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 247968a5f

Time (s): cpu = 01:20:39 ; elapsed = 00:43:40 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 3672 ; free virtual = 169895

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1ffeb3bdd

Time (s): cpu = 01:26:58 ; elapsed = 00:46:07 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 3151 ; free virtual = 169374

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 2812a51fa

Time (s): cpu = 01:27:24 ; elapsed = 00:46:20 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 3005 ; free virtual = 169228

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 221564bd6

Time (s): cpu = 01:29:19 ; elapsed = 00:47:05 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 2644 ; free virtual = 168867
Phase 3.3.3 Slice Area Swap | Checksum: 1fe408647

Time (s): cpu = 01:33:25 ; elapsed = 00:50:02 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 2183 ; free virtual = 168406
Phase 3.3 Small Shape DP | Checksum: 1d233bfc9

Time (s): cpu = 01:35:30 ; elapsed = 00:50:53 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 2653 ; free virtual = 168877

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1d233bfc9

Time (s): cpu = 01:35:37 ; elapsed = 00:51:00 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 2658 ; free virtual = 168881

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 232f33ce0

Time (s): cpu = 01:36:13 ; elapsed = 00:51:29 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 2824 ; free virtual = 169048

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 232f33ce0

Time (s): cpu = 01:36:40 ; elapsed = 00:51:57 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 2807 ; free virtual = 169031

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1eb353fbd

Time (s): cpu = 01:44:08 ; elapsed = 00:54:13 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 2556 ; free virtual = 168780
Phase 3 Detail Placement | Checksum: 1eb353fbd

Time (s): cpu = 01:44:12 ; elapsed = 00:54:18 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 2563 ; free virtual = 168787

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ddb62c74

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.839 | TNS=-3671.158 |
Phase 1 Physical Synthesis Initialization | Checksum: 19abb3920

Time (s): cpu = 00:01:05 ; elapsed = 00:00:14 . Memory (MB): peak = 16170.523 ; gain = 0.000 ; free physical = 2245 ; free virtual = 168470
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_173_U/systolic_array_k_768_866_1_Block_for_end125_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds2_fu_2975/dataflow_in_loop_VITIS_LOOP_251_1_U0/systolic_array_k_3072_1_U0/C_V_539_U/systolic_array_k_3072_1_Block_for_end125_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_381_U/systolic_array_k_768_1_Block_for_end125_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_2602/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_867_1_U0/C_V_95_U/systolic_array_k_768_867_1_Block_for_end125_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 4, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22eda88a2

Time (s): cpu = 00:02:26 ; elapsed = 00:01:05 . Memory (MB): peak = 16170.523 ; gain = 0.000 ; free physical = 2210 ; free virtual = 168434
Phase 4.1.1.1 BUFG Insertion | Checksum: 1abb34cc7

Time (s): cpu = 01:57:06 ; elapsed = 00:58:58 . Memory (MB): peak = 16170.523 ; gain = 3609.758 ; free physical = 2259 ; free virtual = 168484

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-55] Replicated BUFG and its driver to drive 19568 loads in SLR 0 of net level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv_BUFG
INFO: [Place 46-55] Replicated BUFG and its driver to drive 11597 loads in SLR 2 of net level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv_BUFG
INFO: [Place 46-63] BUFG replication identified 1 candidate nets: Replicated nets: 1, Replicated BUFGs: 2, Replicated BUFG Driver: 2, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 203a1597c

Time (s): cpu = 02:00:00 ; elapsed = 01:00:42 . Memory (MB): peak = 16285.277 ; gain = 3724.512 ; free physical = 2166 ; free virtual = 168390

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.134. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 17749c580

Time (s): cpu = 02:05:03 ; elapsed = 01:05:43 . Memory (MB): peak = 16285.277 ; gain = 3724.512 ; free physical = 2309 ; free virtual = 168534

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-3.134. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 13f09959f

Time (s): cpu = 02:05:55 ; elapsed = 01:06:33 . Memory (MB): peak = 16352.762 ; gain = 3791.996 ; free physical = 3959 ; free virtual = 170184

Time (s): cpu = 02:05:55 ; elapsed = 01:06:33 . Memory (MB): peak = 16352.762 ; gain = 3791.996 ; free physical = 3961 ; free virtual = 170186
Phase 4.1 Post Commit Optimization | Checksum: 13f09959f

Time (s): cpu = 02:06:00 ; elapsed = 01:06:38 . Memory (MB): peak = 16352.762 ; gain = 3791.996 ; free physical = 4012 ; free virtual = 170237
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 3989 ; free virtual = 170214

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d9b9cab0

Time (s): cpu = 02:07:47 ; elapsed = 01:07:54 . Memory (MB): peak = 17039.086 ; gain = 4478.320 ; free physical = 4076 ; free virtual = 170301

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              32x32|              16x16|              32x32|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              32x32|
|___________|___________________|___________________|___________________|
|       East|              32x32|              16x16|              32x32|
|___________|___________________|___________________|___________________|
|       West|              32x32|              16x16|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d9b9cab0

Time (s): cpu = 02:07:58 ; elapsed = 01:08:06 . Memory (MB): peak = 17039.086 ; gain = 4478.320 ; free physical = 4138 ; free virtual = 170364
Phase 4.3 Placer Reporting | Checksum: 1d9b9cab0

Time (s): cpu = 02:08:09 ; elapsed = 01:08:17 . Memory (MB): peak = 17039.086 ; gain = 4478.320 ; free physical = 4147 ; free virtual = 170372

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4160 ; free virtual = 170386

Time (s): cpu = 02:08:10 ; elapsed = 01:08:17 . Memory (MB): peak = 17039.086 ; gain = 4478.320 ; free physical = 4160 ; free virtual = 170386
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f23f8045

Time (s): cpu = 02:08:21 ; elapsed = 01:08:29 . Memory (MB): peak = 17039.086 ; gain = 4478.320 ; free physical = 4073 ; free virtual = 170299
Ending Placer Task | Checksum: 1631e76d3

Time (s): cpu = 02:08:32 ; elapsed = 01:08:40 . Memory (MB): peak = 17039.086 ; gain = 4478.320 ; free physical = 4110 ; free virtual = 170335
INFO: [Common 17-83] Releasing license: Implementation
368 Infos, 187 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 02:18:13 ; elapsed = 01:11:25 . Memory (MB): peak = 17039.086 ; gain = 4510.336 ; free physical = 6039 ; free virtual = 172265
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 6081 ; free virtual = 172307
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 5107 ; free virtual = 171333
report_utilization: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 5100 ; free virtual = 171326
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 481.08s |  WALL: 126.58s
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4782 ; free virtual = 171008

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.134 | TNS=-2991.965 |
Phase 1 Physical Synthesis Initialization | Checksum: b80cfe2f

Time (s): cpu = 00:09:22 ; elapsed = 00:08:14 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4110 ; free virtual = 170337
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-801] Found 1 high priority path group.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.134 | TNS=-2991.965 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: b80cfe2f

Time (s): cpu = 00:10:42 ; elapsed = 00:08:36 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4074 ; free virtual = 170301

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.134 | TNS=-2991.965 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_7_U/ram_reg_0_2_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/gmem_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/urem_12ns_5ns_4_16_1_U93/Bert_layer_urem_12ns_5ns_4_16_1_divider_u/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.115 | TNS=-2980.376 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15_reg
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.112 | TNS=-2978.545 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln678_reg_605_pp0_iter14_reg.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln678_reg_605_pp0_iter13_reg_reg[0]_srl10_srlopt
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln678_reg_605_pp0_iter14_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.108 | TNS=-2976.114 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln678_reg_605_pp0_iter14_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/urem_12ns_5ns_4_16_1_U93/Bert_layer_urem_12ns_5ns_4_16_1_divider_u/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_39. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.097 | TNS=-2975.410 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_1_0_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1283]_rep_40. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.092 | TNS=-2972.594 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_7_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_7_U/ram_reg_0_2_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln678_reg_605_pp0_iter14_reg. Replicated 1 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln678_reg_605_pp0_iter14_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.088 | TNS=-2970.166 |
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln681_reg_629_pp0_iter14_reg. Replicated 1 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln681_reg_629_pp0_iter14_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.081 | TNS=-2965.950 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/icmp_ln678_reg_605_pp0_iter14_reg_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_39. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ram_reg_0_0_i_1__10_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-2960.404 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_2_U/ram_reg_5_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_2_U/ram_reg_5_0_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ram_mux_sel_a_pos_0__2_i_1__5
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.055 | TNS=-2962.610 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_3_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_3_3_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_38. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ram_reg_3_0_i_1__10_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.039 | TNS=-2955.091 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_4_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_4_3_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ram_mux_sel_a_pos_0__2_i_1__5
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.030 | TNS=-2951.188 |
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_37. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ram_reg_4_0_i_1__10_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.026 | TNS=-2939.605 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_1_0_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ram_mux_sel_a_pos_0__2_i_1__5
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.018 | TNS=-2942.705 |
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1283]_rep_40. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ram_reg_1_0_i_1__10_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.013 | TNS=-2935.218 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ram_mux_sel_a_pos_0__2_i_1__5
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.006 | TNS=-2934.602 |
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1283]_rep_38. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ram_reg_5_0_i_1__10_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.965 | TNS=-2924.411 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/urem_12ns_5ns_4_16_1_U93/Bert_layer_urem_12ns_5ns_4_16_1_divider_u/E[0] was not replicated.
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/shiftreg1366_fu_134[499]_i_1_comp.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/urem_12ns_5ns_4_16_1_U93/Bert_layer_urem_12ns_5ns_4_16_1_divider_u/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.891 | TNS=-2882.272 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15_reg
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.890 | TNS=-2882.398 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/gmem_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_39.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ram_reg_0_0_i_1__10_comp
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_39. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.817 | TNS=-2878.184 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_38.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ram_reg_3_0_i_1__10_comp
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_38. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.785 | TNS=-2878.490 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_3_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_3_0_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_38. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.785 | TNS=-2878.490 |
Phase 3 Critical Path Optimization | Checksum: b80cfe2f

Time (s): cpu = 00:12:36 ; elapsed = 00:09:45 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4073 ; free virtual = 170300

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.785 | TNS=-2878.490 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_3_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_3_0_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/gmem_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.777 | TNS=-2855.295 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_1_0_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.728 | TNS=-2838.879 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter16.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter16_reg
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.714 | TNS=-2831.458 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15_reg
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.711 | TNS=-2822.148 |
INFO: [Physopt 32-710] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1283]_rep_40. Critical path length was reduced through logic transformation on cell level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ram_reg_1_0_i_1__10_comp_1.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.681 | TNS=-2820.052 |
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter16. Replicated 3 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.680 | TNS=-2819.040 |
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.672 | TNS=-2815.292 |
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN_2.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/shiftreg1366_fu_134[499]_i_1_comp_replica_1
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.671 | TNS=-2813.781 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_2_2_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ram_mux_sel_a_pos_0__2_i_1__5
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.624 | TNS=-2804.888 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_4_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_4_3_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/shiftreg1366_fu_134[499]_i_1_comp_replica
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.622 | TNS=-2806.228 |
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/block_B_loader_013_U/block_B_loader_013_full_n. Replicated 1 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/block_B_loader_013_U/block_B_loader_013_full_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.615 | TNS=-2805.934 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/block_B_loader_013_U/block_B_loader_013_full_n_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1_repN_1.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ram_mux_sel_a_pos_0__2_i_1__5_comp_1
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/ap_enable_reg_pp0_iter2_reg_1_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.614 | TNS=-2804.441 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_7_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_7_U/ram_reg_0_2_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN_3.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/shiftreg1366_fu_134[499]_i_1_comp_replica_2
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.608 | TNS=-2802.277 |
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15. Replicated 3 times.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/ap_enable_reg_pp0_iter15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.604 | TNS=-2799.959 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'level0_i/ulp/Bert_layer_1/inst/buf9_V_2_U/ram_reg_5_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_2_U/ram_reg_5_0_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN.  Re-placed instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/shiftreg1366_fu_134[499]_i_1_comp_replica
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.602 | TNS=-2795.925 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.599 | TNS=-2795.793 |
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_38. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_3_0_n_99. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/gmem_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250/grp_Bert_layer_Pipeline_l_S_buf9_buf9_l_0_l_buf9_l_1_fu_2250_buf9_V_ce0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/init_block_AB_proc45_U0/grp_init_block_AB_proc45_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/add_ln682_reg_633_pp0_iter15_reg_reg[17]__0_38. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.599 | TNS=-2795.793 |
Phase 4 Critical Path Optimization | Checksum: b80cfe2f

Time (s): cpu = 00:15:19 ; elapsed = 00:11:10 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4079 ; free virtual = 170307
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.7 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4122 ; free virtual = 170350
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4089 ; free virtual = 170317
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.599 | TNS=-2795.793 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           4  |           1  |  00:00:09  |
|  Critical Path  |          0.535  |        196.173  |           12  |              0  |                    36  |           0  |           2  |  00:02:32  |
|  Total          |          0.535  |        196.173  |           12  |              0  |                    36  |           4  |           3  |  00:02:43  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4106 ; free virtual = 170334
Ending Physical Synthesis Task | Checksum: 18700e47a

Time (s): cpu = 00:15:59 ; elapsed = 00:11:50 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4255 ; free virtual = 170483
INFO: [Common 17-83] Releasing license: Implementation
541 Infos, 190 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:23:45 ; elapsed = 00:14:02 . Memory (MB): peak = 17039.086 ; gain = 0.000 ; free physical = 4968 ; free virtual = 171196
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 723fb729 ConstDB: 0 ShapeSum: d5bd6a1e RouteDB: 6914b15
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 4744 ; free virtual = 170973
Post Restoration Checksum: NetGraph: 24430f9e NumContArr: c35267aa Constraints: c2fd885 Timing: 0
Phase 1 Build RT Design | Checksum: f3c54fcd

Time (s): cpu = 00:09:19 ; elapsed = 00:03:39 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 4449 ; free virtual = 170678

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f3c54fcd

Time (s): cpu = 00:09:41 ; elapsed = 00:04:01 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 3617 ; free virtual = 169846

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f3c54fcd

Time (s): cpu = 00:10:02 ; elapsed = 00:04:22 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 3619 ; free virtual = 169847

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 15d27f400

Time (s): cpu = 00:11:28 ; elapsed = 00:05:29 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 3457 ; free virtual = 169686

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 27b36e6b2

Time (s): cpu = 00:16:59 ; elapsed = 00:07:25 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 2181 ; free virtual = 168410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.381 | TNS=-2163.732| WHS=-0.182 | THS=-65.456|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 254e35fff

Time (s): cpu = 00:29:19 ; elapsed = 00:11:11 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 2520 ; free virtual = 168287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.381 | TNS=-2627.766| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1c8d87429

Time (s): cpu = 00:30:05 ; elapsed = 00:11:37 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 2501 ; free virtual = 168267

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000212592 %
  Global Horizontal Routing Utilization  = 0.000235497 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 375611
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 295091
  Number of Partially Routed Nets     = 80520
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 1821a02c5

Time (s): cpu = 00:30:55 ; elapsed = 00:12:08 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 2494 ; free virtual = 168261

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1821a02c5

Time (s): cpu = 00:31:14 ; elapsed = 00:12:27 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 2500 ; free virtual = 168266
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 31eb79cb5

Time (s): cpu = 00:35:59 ; elapsed = 00:14:13 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 1950 ; free virtual = 167717

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      0.84|   32x32|      1.16|   32x32|      1.10|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      0.95|   32x32|      1.12|   32x32|      1.26|
|___________|________|__________|________|__________|________|__________|
|       EAST|   32x32|      1.22|   32x32|      0.97|   32x32|      1.69|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      1.16|   32x32|      1.09|   32x32|      1.63|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X48Y592->INT_X63Y623 (CLEM_X48Y592->CLEL_R_X63Y623)
	INT_X48Y608->INT_X63Y623 (CLEM_X48Y608->CLEL_R_X63Y623)
	INT_X48Y592->INT_X63Y607 (CLEM_X48Y592->CLEL_R_X63Y607)
	INT_X32Y304->INT_X47Y319 (CLEM_X32Y304->CLEL_R_X47Y319)
	INT_X32Y303->INT_X47Y318 (CLEM_X32Y303->CLEL_R_X47Y318)
SOUTH
	INT_X48Y585->INT_X63Y616 (CLEM_X48Y585->CLEL_R_X63Y616)
	INT_X48Y592->INT_X63Y607 (CLEM_X48Y592->CLEL_R_X63Y607)
	INT_X32Y416->INT_X47Y431 (CLEM_X32Y416->CLEL_R_X47Y431)
	INT_X32Y304->INT_X47Y319 (CLEM_X32Y304->CLEL_R_X47Y319)
	INT_X32Y415->INT_X47Y430 (CLEM_X32Y415->CLEL_R_X47Y430)
EAST
	INT_X32Y304->INT_X63Y335 (CLEM_X32Y304->CLEL_R_X63Y335)
	INT_X32Y303->INT_X63Y334 (CLEM_X32Y303->CLEL_R_X63Y334)
	INT_X32Y302->INT_X63Y333 (CLEM_X32Y302->CLEL_R_X63Y333)
	INT_X32Y301->INT_X63Y332 (CLEM_X32Y301->CLEL_R_X63Y332)
WEST
	INT_X32Y416->INT_X47Y447 (CLEM_X32Y416->CLEL_R_X47Y447)
	INT_X48Y608->INT_X63Y623 (CLEM_X48Y608->CLEL_R_X63Y623)
	INT_X48Y592->INT_X63Y607 (CLEM_X48Y592->CLEL_R_X63Y607)
	INT_X32Y432->INT_X47Y447 (LAG_LAG_X31Y432->CLEL_R_X47Y447)
	INT_X32Y416->INT_X47Y431 (CLEM_X32Y416->CLEL_R_X47Y431)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X48Y597->INT_X63Y628 (CLEM_X48Y597->CLEL_R_X63Y628)
	INT_X48Y608->INT_X63Y623 (CLEM_X48Y608->CLEL_R_X63Y623)
	INT_X32Y320->INT_X47Y335 (CLEM_X32Y320->CLEL_R_X47Y335)
	INT_X32Y319->INT_X47Y334 (CLEM_X32Y319->CLEL_R_X47Y334)
	INT_X48Y607->INT_X63Y622 (CLEM_X48Y607->CLEL_R_X63Y622)
SOUTH
	INT_X28Y298->INT_X59Y313 (CLEM_X28Y298->DSP_X59Y310)
	INT_X48Y592->INT_X63Y607 (CLEM_X48Y592->CLEL_R_X63Y607)
	INT_X48Y591->INT_X63Y606 (CLEM_X48Y591->CLEL_R_X63Y606)
	INT_X32Y302->INT_X47Y317 (CLEM_X32Y302->CLEL_R_X47Y317)
	INT_X48Y590->INT_X63Y605 (CLEM_X48Y590->CLEL_R_X63Y605)
EAST
	INT_X32Y304->INT_X63Y335 (CLEM_X32Y304->CLEL_R_X63Y335)
	INT_X32Y303->INT_X63Y334 (CLEM_X32Y303->CLEL_R_X63Y334)
	INT_X32Y302->INT_X63Y333 (CLEM_X32Y302->CLEL_R_X63Y333)
	INT_X32Y301->INT_X63Y332 (CLEM_X32Y301->CLEL_R_X63Y332)
WEST
	INT_X40Y292->INT_X55Y331 (CLEM_X40Y292->CLEL_R_X55Y331)
	INT_X48Y592->INT_X63Y607 (CLEM_X48Y592->CLEL_R_X63Y607)
	INT_X32Y432->INT_X47Y447 (LAG_LAG_X31Y432->CLEL_R_X47Y447)
	INT_X32Y304->INT_X47Y319 (CLEM_X32Y304->CLEL_R_X47Y319)
	INT_X32Y431->INT_X47Y446 (LAG_LAG_X31Y431->CLEL_R_X47Y446)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X48Y592->INT_X63Y623 (CLEM_X48Y592->CLEL_R_X63Y623)
	INT_X48Y608->INT_X63Y623 (CLEM_X48Y608->CLEL_R_X63Y623)
	INT_X48Y592->INT_X63Y607 (CLEM_X48Y592->CLEL_R_X63Y607)
	INT_X32Y432->INT_X47Y447 (LAG_LAG_X31Y432->CLEL_R_X47Y447)
	INT_X32Y304->INT_X47Y319 (CLEM_X32Y304->CLEL_R_X47Y319)
SOUTH
	INT_X48Y582->INT_X63Y621 (CLEM_X48Y582->CLEL_R_X63Y621)
	INT_X48Y592->INT_X63Y607 (CLEM_X48Y592->CLEL_R_X63Y607)
	INT_X32Y416->INT_X47Y431 (CLEM_X32Y416->CLEL_R_X47Y431)
	INT_X32Y304->INT_X47Y319 (CLEM_X32Y304->CLEL_R_X47Y319)
	INT_X32Y415->INT_X47Y430 (CLEM_X32Y415->CLEL_R_X47Y430)
EAST
	INT_X25Y297->INT_X56Y328 (CLEM_X25Y297->CLEL_R_X56Y328)
	INT_X32Y591->INT_X63Y622 (CLEM_X32Y591->CLEL_R_X63Y622)
	INT_X32Y590->INT_X63Y621 (CLEM_X32Y590->CLEL_R_X63Y621)
	INT_X32Y589->INT_X63Y620 (CLEM_X32Y589->CLEL_R_X63Y620)
	INT_X32Y588->INT_X63Y619 (CLEM_X32Y588->CLEL_R_X63Y619)
WEST
	INT_X41Y588->INT_X72Y619 (CLEM_X41Y588->DSP_X72Y615)
	INT_X41Y587->INT_X72Y618 (CLEM_X41Y587->DSP_X72Y615)
	INT_X41Y586->INT_X72Y617 (CLEM_X41Y586->DSP_X72Y615)
	INT_X42Y590->INT_X73Y621 (CLEM_X42Y590->CLEL_R_X73Y621)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 193134
 Number of Nodes with overlaps = 74624
 Number of Nodes with overlaps = 44386
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.789 | TNS=-14753.740| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 21dd741bb

Time (s): cpu = 05:24:07 ; elapsed = 01:14:27 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 2665 ; free virtual = 165779

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 125044
 Number of Nodes with overlaps = 83678
 Number of Nodes with overlaps = 55480
 Number of Nodes with overlaps = 40924
 Number of Nodes with overlaps = 30949
Phase 4.2 Global Iteration 1 | Checksum: 18e202c24

Time (s): cpu = 22:56:08 ; elapsed = 04:52:27 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29494 ; free virtual = 181750
Phase 4 Rip-up And Reroute | Checksum: 18e202c24

Time (s): cpu = 22:56:27 ; elapsed = 04:52:47 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29443 ; free virtual = 181699

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 228478f91

Time (s): cpu = 23:18:35 ; elapsed = 05:14:52 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29422 ; free virtual = 181681

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 228478f91

Time (s): cpu = 23:18:54 ; elapsed = 05:15:12 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29428 ; free virtual = 181687
Phase 5 Delay and Skew Optimization | Checksum: 228478f91

Time (s): cpu = 23:19:14 ; elapsed = 05:15:31 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29502 ; free virtual = 181761

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 228478f91

Time (s): cpu = 23:19:40 ; elapsed = 05:15:51 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29508 ; free virtual = 181766

Phase 6.2 Additional Hold Fix
Phase 6.2 Additional Hold Fix | Checksum: 1e8038170

Time (s): cpu = 23:21:07 ; elapsed = 05:16:27 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29526 ; free virtual = 181784
Phase 6 Post Hold Fix | Checksum: 157d7a9db

Time (s): cpu = 23:22:34 ; elapsed = 05:17:03 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29529 ; free virtual = 181788

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 226ed8247

Time (s): cpu = 23:25:56 ; elapsed = 05:18:14 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29092 ; free virtual = 181351

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.80865 %
  Global Horizontal Routing Utilization  = 7.98676 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 26905

Congestion Report
North Dir 16x16 Area, Max Cong = 108.3%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X48Y608 -> INT_X63Y623
   INT_X48Y607 -> INT_X63Y622
   INT_X32Y318 -> INT_X47Y333
   INT_X48Y606 -> INT_X63Y621
   INT_X32Y317 -> INT_X47Y332
South Dir 16x16 Area, Max Cong = 109.915%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X48Y592 -> INT_X63Y607
   INT_X48Y576 -> INT_X63Y591
   INT_X48Y591 -> INT_X63Y606
   INT_X48Y575 -> INT_X63Y590
   INT_X48Y590 -> INT_X63Y605
East Dir 16x16 Area, Max Cong = 107.739%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X48Y592 -> INT_X63Y607
   INT_X32Y304 -> INT_X47Y319
   INT_X32Y303 -> INT_X47Y318
   INT_X48Y591 -> INT_X63Y606
   INT_X32Y302 -> INT_X47Y317
West Dir 16x16 Area, Max Cong = 107.741%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X48Y608 -> INT_X63Y623
   INT_X48Y592 -> INT_X63Y607
   INT_X32Y432 -> INT_X47Y447
   INT_X32Y416 -> INT_X47Y431
   INT_X32Y431 -> INT_X47Y446

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 3
Effective congestion level: 5 Aspect Ratio: 0.6 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 14107bc2c

Time (s): cpu = 23:26:38 ; elapsed = 05:18:39 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29106 ; free virtual = 181365

Phase 9 Verifying routed nets
CRITICAL WARNING: [Route 35-162] 24689 signals failed to route due to routing congestion. Please run report_route_status to get a full summary of the design's routing.
Below is a list of the top 10 physical nodes with signal overlaps and up to 5 of the signals that were contending for this node resource:
Resolution: Run report_route_status to get a full summary of the design's routing. To find the areas of the congestion, use the route congestion Metrics in the Device View and check the logfile for the Congestion Report.
1. (265,118,191) NODE_HSINGLE Hist: 3 Tile Name: INT_X50Y605 Node: INT_INT_SDQ_73_INT_OUT0 Overlapping Nets: 3

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_173_U/systolic_array_k_768_866_1_Block_for_end125_proc_U0_ap_ready
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_229_load_loc_channel_U/mOutPtr_reg_n_0_[1]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_189_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/SRL_SIG_reg[0]_72[17]

2. (308,113,208) NODE_HSINGLE Hist: 6 Tile Name: INT_X60Y610 Node: INT_INT_SDQ_33_INT_OUT1 Overlapping Nets: 3

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/systolic_array_k_768_866_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_346_reg[0]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_144_U/U_Bert_layer_fifo_w24_d23_S_x0_ram/out[0]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_144_U/U_Bert_layer_fifo_w24_d23_S_x0_ram/out[18]

3. (258,122,208) NODE_HSINGLE Hist: 7 Tile Name: INT_X48Y601 Node: INT_INT_SDQ_33_INT_OUT1 Overlapping Nets: 3

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_173_U/systolic_array_k_768_866_1_Block_for_end125_proc_U0_ap_ready
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_244_U/U_Bert_layer_fifo_w24_d11_S_x0_ram/out[14]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/systolic_array_k_768_866_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_346[3]_i_6__1_n_0

4. (253,114,223) NODE_HQUAD Hist: 6 Tile Name: INT_X47Y609 Node: EE4_E_BEG4 Overlapping Nets: 3

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_173_U/systolic_array_k_768_866_1_Block_for_end125_proc_U0_ap_ready
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_255_U/U_Bert_layer_fifo_w24_d11_S_x0_ram/out[22]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_210_U/U_Bert_layer_fifo_w24_d12_S_x0_ram/out[19]

5. (286,133,284) NODE_HQUAD Hist: 7 Tile Name: INT_X55Y591 Node: EE4_W_BEG1 Overlapping Nets: 3

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_173_U/systolic_array_k_768_866_1_Block_for_end125_proc_U0_ap_ready
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_192_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/SRL_SIG_reg[1]_79[19]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_188_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/SRL_SIG_reg[1]_71[3]

6. (295,120,367) NODE_VSINGLE Hist: 5 Tile Name: INT_X57Y603 Node: SS1_W_BEG7 Overlapping Nets: 3

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_197_U/U_Bert_layer_fifo_w24_d14_S_x0_ram/out[9]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_180_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/SRL_SIG_reg[0]_44[11]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/C_V_load_loc_channel_dout[5]

7. (286,122,378) NODE_GNODE Hist: 2 Tile Name: INT_X55Y601 Node: INT_NODE_GLOBAL_15_INT_OUT0 Overlapping Nets: 3

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_173_U/systolic_array_k_768_866_1_Block_for_end125_proc_U0_ap_ready
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_200_U/U_Bert_layer_fifo_w24_d11_S_x0_ram/out[15]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_194_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/SRL_SIG_reg[1][17]_0

8. (299,119,406) NODE_INODE Hist: 5 Tile Name: INT_X58Y604 Node: INODE_E_5_FT1 Overlapping Nets: 3

CLB Tiles: 
	CLEL_R_X58Y603
		InstTerms: 
		level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_154_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/tmp_i_reg_1693[8]_i_3__1/I4
		level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_150_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/tmp_i_reg_1693[0]_i_5__1/I2
		level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_144_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/tmp_i_reg_1693[0]_i_8__0/I0

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/systolic_array_k_768_866_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_346_reg[0]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_150_load_loc_channel_U/mOutPtr_reg_n_0_[0]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_144_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/SRL_SIG_reg[1]_113[0]

9. (295,131,527) NODE_INODE Hist: 3 Tile Name: INT_X57Y593 Node: INT_NODE_IMUX_56_INT_OUT0 Overlapping Nets: 3

CLB Tiles: 
	CLEM_X57Y593
		InstTerms: 
		level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_188_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/tmp_25_i_reg_1708[13]_i_4/I4
		level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_174_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/tmp_24_i_reg_1703[22]_i_5/I1
		level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_174_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/tmp_24_i_reg_1703[22]_i_5/I2

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/systolic_array_k_768_866_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_346_reg[0]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_174_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_x6_ram/SRL_SIG_reg[0]_56[22]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_174_load_loc_channel_U/mOutPtr_reg_n_0_[0]

10. (312,122,673) NODE_LONG_LOCAL Hist: 4 Tile Name: INT_X61Y601 Node: INT_NODE_SDQ_48_INT_OUT1 Overlapping Nets: 3

Nets:
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_173_U/systolic_array_k_768_866_1_Block_for_end125_proc_U0_ap_ready
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_205_load_loc_channel_U/mOutPtr_reg_n_0_[1]
level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_2847/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_866_1_U0/C_V_163_load_loc_channel_U/mOutPtr_reg_n_0_[1]


 Verification failed
Phase 9 Verifying routed nets | Checksum: 14107bc2c

Time (s): cpu = 23:27:01 ; elapsed = 05:19:01 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29102 ; free virtual = 181361
CRITICAL WARNING: [Route 35-2] Design is not legally routed. There are 26905 node overlaps.
Resolution: Run report_design_analysis -congestion and -complexity to find potential sources of congestion in the areas where nets are not fully routed and review UG906 for design closure techniques.

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 14107bc2c

Time (s): cpu = 23:28:28 ; elapsed = 05:20:07 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29124 ; free virtual = 181383
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.13|     4x4|      1.01|     8x8|      0.28|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.22|     4x4|      0.82|   16x16|      0.50|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.17|     4x4|      0.23|   16x16|      0.72|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.11|     2x2|      0.29|   16x16|      0.70|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      1.29|   32x32|      1.41|   32x32|      1.75|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      1.70|   32x32|      1.63|   32x32|      2.13|
|___________|________|__________|________|__________|________|__________|
|       EAST|   32x32|      2.33|   32x32|      1.89|   32x32|      2.88|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      2.22|   32x32|      2.16|   32x32|      2.72|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      1.09|   32x32|      1.11|   32x32|      1.27|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      0.95|   16x16|      0.91|   32x32|      1.15|
|___________|________|__________|________|__________|________|__________|
|       EAST|   32x32|      1.17|   32x32|      0.80|   32x32|      1.46|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      1.14|   32x32|      0.80|   32x32|      1.48|
|___________|________|__________|________|__________|________|__________|


INFO: [Route 35-77] Router completed with failures. Please check the log file for Critical Warnings and run report_route_status for a summary of routing status.
ERROR: [Constraints 18-1000] Routing results verification failed due to partially-conflicted nets (Up to first 10 of violated nets):  level0_i/ulp/Bert_layer_1/inst/buf9_V_U/ram_reg_4_3_n_99 level0_i/ulp/Bert_layer_1/inst/buf9_V_9_U/ram_reg_3_2_n_99 level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/address0[0] level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/address0[2] level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/address0[4] level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/d0[0] level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_buf7_buf7_l_0_l_buf7_l_1_fu_2223/d0[2] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_367_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_ram/SRL_SIG_reg[0]_144[2] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_368_load_loc_channel_U/U_Bert_layer_fifo_w24_d2_S_ram/SRL_SIG_reg[0]_140[21] level0_i/ulp/Bert_layer_1/inst/grp_Linear_layer_qkv_fu_2434/grp_gemm_systolic_array_qkv_653_659_665_1366_1367_fu_162/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/C_V_369_U/U_Bert_layer_fifo_w24_d7_S_ram/out[14] 

Time (s): cpu = 23:30:39 ; elapsed = 05:21:22 . Memory (MB): peak = 17039.090 ; gain = 0.000 ; free physical = 29982 ; free virtual = 182334

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
557 Infos, 192 Warnings, 4 Critical Warnings and 1 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 23:37:57 ; elapsed = 05:24:17 . Memory (MB): peak = 17039.090 ; gain = 0.004 ; free physical = 29982 ; free virtual = 182335
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:24 ; elapsed = 00:00:44 . Memory (MB): peak = 17055.098 ; gain = 16.008 ; free physical = 28354 ; free virtual = 182092
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_250mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed_error.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:48 ; elapsed = 00:02:10 . Memory (MB): peak = 17055.098 ; gain = 16.008 ; free physical = 29605 ; free virtual = 182296
ERROR: [Common 17-39] 'route_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Sep  8 01:18:30 2023...
