{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1688706705700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688706705704 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "acm1030_sdram_usb EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"acm1030_sdram_usb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688706705799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688706705921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688706705921 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1688706706010 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -150 -4167 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -150 degrees (-4167 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1688706706010 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1688706706010 ""}  } { { "db/pll_altpll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1688706706010 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688706706179 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688706706460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688706706460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688706706460 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688706706460 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688706706471 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688706706471 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688706706471 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688706706471 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688706706471 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1688706706560 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1688706708900 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6tn1 " "Entity dcfifo_6tn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1688706708919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1688706708919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1688706708919 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d4n1 " "Entity dcfifo_d4n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1688706708919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1688706708919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1688706708919 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1688706708919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1688706708919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1688706708919 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1688706708919 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "acm1030_sdram_usb.sdc " "Synopsys Design Constraints File file not found: 'acm1030_sdram_usb.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688706709019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "encode\|position\[0\]~1\|combout " "Node \"encode\|position\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688706709042 ""} { "Warning" "WSTA_SCC_NODE" "encode\|position\[0\]~1\|dataa " "Node \"encode\|position\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688706709042 ""}  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688706709042 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init\|init_cnt\[9\] Clk " "Register sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init\|init_cnt\[9\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688706709060 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688706709060 "|uart_scope|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fx2_ifclk " "Node: fx2_ifclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_cmd_rx:usb_cmd_rx\|set_sample_num\[0\] fx2_ifclk " "Register usb_cmd_rx:usb_cmd_rx\|set_sample_num\[0\] is being clocked by fx2_ifclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688706709060 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688706709060 "|uart_scope|fx2_ifclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_a " "Node: in_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch encode:encode\|position\[6\] in_a " "Latch encode:encode\|position\[6\] is being clocked by in_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1688706709060 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688706709060 "|uart_scope|in_a"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688706709162 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688706709162 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1688706709162 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1688706709162 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1688706709162 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1688706709162 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1688706709162 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1688706709162 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688706709162 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688706709162 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688706709162 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1688706709162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_SCLK~output " "Destination node ADC_SCLK~output" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 8211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_SCLK~output " "Destination node DAC_SCLK~output" {  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 8251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709859 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688706709859 ""}  } { { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709859 ""}  } { { "db/pll_altpll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709859 ""}  } { { "db/pll_altpll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709859 ""}  } { { "db/pll_altpll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709859 ""}  } { { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 5170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "encode:encode\|position\[7\]~0  " "Automatically promoted node encode:encode\|position\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709859 ""}  } { { "rtl/encode.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 2779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 7073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 7098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 5759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709859 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688706709859 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 6377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_ctrl:state_ctrl\|rdfifo_clr  " "Automatically promoted node state_ctrl:state_ctrl\|rdfifo_clr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[22\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[22\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[23\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[23\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[9\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[9\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[10\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[10\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[11\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[11\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[12\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[12\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[13\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[13\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[14\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[14\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[15\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[15\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|rd_sdram_addr\[16\] " "Destination node sdram_control_top:sdram_control_top\|rd_sdram_addr\[16\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1688706709867 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688706709867 ""}  } { { "rtl/state/state_ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/state/state_ctrl.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_ctrl:state_ctrl\|wrfifo_clr  " "Automatically promoted node state_ctrl:state_ctrl\|wrfifo_clr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[22\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[22\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[23\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[23\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[9\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[9\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[10\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[10\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[11\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[11\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[12\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[12\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[13\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[13\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[14\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[14\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[15\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[15\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram_control_top\|wr_sdram_addr\[16\] " "Destination node sdram_control_top:sdram_control_top\|wr_sdram_addr\[16\]" {  } { { "rtl/sdram/sdram_control_top.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1688706709869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688706709869 ""}  } { { "rtl/state/state_ctrl.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/state/state_ctrl.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|dffpipe_3dc:wraclr\|dffe13a\[0\]  " "Automatically promoted node usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|dffpipe_3dc:wraclr\|dffe13a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688706709870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|valid_wrreq~1 " "Destination node usb_stream_in:usb_stream_in\|fifo:fifo\|dcfifo:dcfifo_component\|dcfifo_d4n1:auto_generated\|valid_wrreq~1" {  } { { "db/dcfifo_d4n1.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf" 96 2 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 3203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688706709870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688706709870 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_3dc.tdf" 33 9 0 } } { "temporary_test_loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688706709870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688706710749 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688706710751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688706710759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688706710769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688706710782 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688706710801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688706710801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688706710809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688706711010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1688706711021 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688706711021 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip/pll/pll.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/ip/pll/pll.v" 102 0 0 } } { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 249 0 0 } } { "uart_scope.v" "" { Text "F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v" 97 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1688706711131 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688706711246 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1688706711260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688706712381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688706713241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688706713310 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688706714669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688706714669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688706715684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/ARM_FPGA/AC609_acm1030_sdram_usb/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1688706717574 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688706717574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1688706717885 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1688706717885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688706717885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688706717891 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1688706718191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688706718249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688706718920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688706718920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688706719859 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688706721550 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/ARM_FPGA/AC609_acm1030_sdram_usb/output_files/acm1030_sdram_usb.fit.smsg " "Generated suppressed messages file F:/ARM_FPGA/AC609_acm1030_sdram_usb/output_files/acm1030_sdram_usb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688706722621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5687 " "Peak virtual memory: 5687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688706724400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 13:12:04 2023 " "Processing ended: Fri Jul 07 13:12:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688706724400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688706724400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688706724400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688706724400 ""}
