<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL for STM32F3xx: hal_adc_lld.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL for STM32F3xx
   &#160;<span id="projectnumber">6.1.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__adc__lld_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">hal_adc_lld.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hal__adc__lld_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    ADCv3/hal_adc_lld.h</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   STM32 ADC subsystem low level driver header.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup ADC</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifndef HAL_ADC_LLD_H</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define HAL_ADC_LLD_H</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#if HAL_USE_ADC || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* Driver constants.                                                         */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * @name    Available analog channels</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaba4af477e11bce7413bb8050178235dc">   38</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN0         0   </span><span class="comment">/**&lt; @brief External analog input 0.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gad15c7ca9d3b58b8b93fc86fcf5b158c2">   39</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN1         1   </span><span class="comment">/**&lt; @brief External analog input 1.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaf2db19a8c6265462801695a0823803e0">   40</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN2         2   </span><span class="comment">/**&lt; @brief External analog input 2.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga96202fbaa775824cdce2b8ac5c00bd3c">   41</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN3         3   </span><span class="comment">/**&lt; @brief External analog input 3.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga43d54afda1e1ae5110efec6172f5835a">   42</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN4         4   </span><span class="comment">/**&lt; @brief External analog input 4.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gac888ae2237fe62aedcb37f631637d8fd">   43</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN5         5   </span><span class="comment">/**&lt; @brief External analog input 5.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gab763f33835abf354e328f1e53a6e1055">   44</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN6         6   </span><span class="comment">/**&lt; @brief External analog input 6.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaecb7f1608c35c25232812a808c73dd93">   45</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN7         7   </span><span class="comment">/**&lt; @brief External analog input 7.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga8a69ee1fce43c65215870a3a11ddfd34">   46</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN8         8   </span><span class="comment">/**&lt; @brief External analog input 8.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga2564c5799958101ae7f09b94e043326f">   47</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN9         9   </span><span class="comment">/**&lt; @brief External analog input 9.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga83b75b1d66b05ef3d8936a63db3937dc">   48</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN10        10  </span><span class="comment">/**&lt; @brief External analog input 10.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga57649e193c5c14b39e97de8d719eff6e">   49</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN11        11  </span><span class="comment">/**&lt; @brief External analog input 11.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gae654426c1ecfce86e0bef64a47c0dc8f">   50</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN12        12  </span><span class="comment">/**&lt; @brief External analog input 12.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga4a8df04efb93721c6c3748b6670f6c21">   51</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN13        13  </span><span class="comment">/**&lt; @brief External analog input 13.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gab5ff032a178e67ca3a9b7b4fccae9d80">   52</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN14        14  </span><span class="comment">/**&lt; @brief External analog input 14.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga91260afb9d9f5fa745abb30c38e095cb">   53</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN15        15  </span><span class="comment">/**&lt; @brief External analog input 15.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaccd7137f64974aac9cad097bde9c73b7">   54</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN16        16  </span><span class="comment">/**&lt; @brief External analog input 16.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gacd230b9d7e87e4e7e6752f0aca5bbbf1">   55</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN17        17  </span><span class="comment">/**&lt; @brief External analog input 17.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga4318699514d3d2166b0e1d231ea336f5">   56</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_IN18        18  </span><span class="comment">/**&lt; @brief External analog input 18.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * @name    Sampling rates</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_1P5        0   </span><span class="comment">/**&lt; @brief 14 cycles conversion time   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_2P5        1   </span><span class="comment">/**&lt; @brief 15 cycles conversion time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_4P5        2   </span><span class="comment">/**&lt; @brief 17 cycles conversion time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_7P5        3   </span><span class="comment">/**&lt; @brief 20 cycles conversion time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_19P5       4   </span><span class="comment">/**&lt; @brief 32 cycles conversion time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_61P5       5   </span><span class="comment">/**&lt; @brief 74 cycles conversion time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_181P5      6   </span><span class="comment">/**&lt; @brief 194 cycles conversion time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_601P5      7   </span><span class="comment">/**&lt; @brief 614 cycles conversion time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_2P5        0   </span><span class="comment">/**&lt; @brief 15 cycles conversion time   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_6P5        1   </span><span class="comment">/**&lt; @brief 19 cycles conversion time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_12P5       2   </span><span class="comment">/**&lt; @brief 25 cycles conversion time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_24P5       3   </span><span class="comment">/**&lt; @brief 37 cycles conversion time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_47P5       4   </span><span class="comment">/**&lt; @brief 60 cycles conversion time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_92P5       5   </span><span class="comment">/**&lt; @brief 105 cycles conversion time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_247P5      6   </span><span class="comment">/**&lt; @brief 260 cycles conversion time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_640P5      7   </span><span class="comment">/**&lt; @brief 653 cycles conversion time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * @name    Resolution</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_12BIT     (0 &lt;&lt; 3)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_10BIT     (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_8BIT      (2 &lt;&lt; 3)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_6BIT      (3 &lt;&lt; 3)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * @name    CFGR register configuration helpers</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define ADC_CFGR_DMACFG_MASK            (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ADC_CFGR_DMACFG_ONESHOT         (0 &lt;&lt; 1)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define ADC_CFGR_DMACFG_CIRCULAR        (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_MASK               (3 &lt;&lt; 3)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_12BITS             (0 &lt;&lt; 3)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_10BITS             (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_8BITS              (2 &lt;&lt; 3)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define ADC_CFGR_RES_6BITS              (3 &lt;&lt; 3)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ADC_CFGR_ALIGN_MASK             (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ADC_CFGR_ALIGN_RIGHT            (0 &lt;&lt; 5)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define ADC_CFGR_ALIGN_LEFT             (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_MASK            (15 &lt;&lt; 6)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTSEL_SRC(n)          ((n) &lt;&lt; 6)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_MASK             (3 &lt;&lt; 10)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_DISABLED         (0 &lt;&lt; 10)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_RISING           (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_FALLING          (2 &lt;&lt; 10)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define ADC_CFGR_EXTEN_BOTH             (3 &lt;&lt; 10)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCEN_MASK            (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCEN_DISABLED        (0 &lt;&lt; 16)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCEN_ENABLED         (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_MASK           (7 &lt;&lt; 17)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define ADC_CFGR_DISCNUM_VAL(n)         ((n) &lt;&lt; 17)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1_DISABLED          0</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1_ALL               (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define ADC_CFGR_AWD1_SINGLE(n)         (((n) &lt;&lt; 26) | (1 &lt;&lt; 23) | (1 &lt;&lt; 22))</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * @name    CCR register configuration helpers</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_MASK               (31 &lt;&lt; 0)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_FIELD(n)           ((n) &lt;&lt; 0)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_MASK              (15 &lt;&lt; 8)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_FIELD(n)          ((n) &lt;&lt; 8)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define ADC_CCR_DMACFG_MASK             (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define ADC_CCR_DMACFG_ONESHOT          (0 &lt;&lt; 13)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define ADC_CCR_DMACFG_CIRCULAR         (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_MASK               (3 &lt;&lt; 14)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_DISABLED           (0 &lt;&lt; 14)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_WORD               (2 &lt;&lt; 14)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_HWORD              (3 &lt;&lt; 14)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_MASK             (3 &lt;&lt; 16)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_ADCCK            (0 &lt;&lt; 16)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_AHB_DIV1         (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_AHB_DIV2         (2 &lt;&lt; 16)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_AHB_DIV4         (3 &lt;&lt; 16)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* F3 headers do not define the following macros, L4 headers do.*/</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#if !defined(ADC_CCR_VREFEN) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN                  (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#if !defined(ADC_CCR_TSEN) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN                    (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#if !defined(ADC_CCR_VBATEN) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define ADC_CCR_VBATEN                  (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* Driver pre-compile time settings.                                         */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * @name    Configuration options</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * @brief   Enables the ADC master/slave mode.</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * @note    In dual mode only ADCD1 and ADCD3 are available.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_DUAL_MODE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gad53d21da794b6149ea7825a9634acf02">  182</a></span>&#160;<span class="preprocessor">#define STM32_ADC_DUAL_MODE                 FALSE</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> * @brief   Makes the ADC samples type an 8bits one.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * @note    10 and 12 bits sampling mode must not be used when this option</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> *          is enabled.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_COMPACT_SAMPLES) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga29ec37e29ca93882fe4456620931b11e">  191</a></span>&#160;<span class="preprocessor">#define STM32_ADC_COMPACT_SAMPLES           FALSE</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * @brief   ADC1 driver enable switch.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * @details If set to @p TRUE the support for ADC1 is included.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * @note    The default is @p FALSE.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_USE_ADC1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga7256aa7c13b88f877cfb8d4913dcec0a">  200</a></span>&#160;<span class="preprocessor">#define STM32_ADC_USE_ADC1                  FALSE</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * @brief   ADC2 driver enable switch.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * @details If set to @p TRUE the support for ADC2 is included.</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> * @note    The default is @p FALSE.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_USE_ADC2) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga0324f80d5775896053a81432c0475ac3">  209</a></span>&#160;<span class="preprocessor">#define STM32_ADC_USE_ADC2                  FALSE</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> * @brief   ADC3 driver enable switch.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * @details If set to @p TRUE the support for ADC3 is included.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> * @note    The default is @p FALSE.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_USE_ADC3) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gabdbb6a582b057e5065023d7b0fb27821">  218</a></span>&#160;<span class="preprocessor">#define STM32_ADC_USE_ADC3                  FALSE</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> * @brief   ADC4 driver enable switch.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * @details If set to @p TRUE the support for ADC4 is included.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * @note    The default is @p FALSE.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_USE_ADC4) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga324fda2086dd2ae06bb750f2a0c2d861">  226</a></span>&#160;<span class="preprocessor">#define STM32_ADC_USE_ADC4                  FALSE</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> * @brief   ADC1 DMA priority (0..3|lowest..highest).</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC1_DMA_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gad19de93466026d8b03a895cae792bce9">  233</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC1_DMA_PRIORITY         2</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> * @brief   ADC2 DMA priority (0..3|lowest..highest).</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC2_DMA_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga65cadd46c1d4b5739f1ef3a623faf196">  240</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC2_DMA_PRIORITY         2</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * @brief   ADC3 DMA priority (0..3|lowest..highest).</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC3_DMA_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaba49d4d898766a690874ccc9e072e4e4">  247</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC3_DMA_PRIORITY         2</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * @brief   ADC4 DMA priority (0..3|lowest..highest).</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC4_DMA_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga4dec2927b1d6caf366b9c926c064d1a7">  254</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC4_DMA_PRIORITY         2</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * @brief   ADC1/ADC2 interrupt priority level setting.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC12_IRQ_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga2c4714636fd4d6e1397bbd93874209a7">  261</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC12_IRQ_PRIORITY        5</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * @brief   ADC3 interrupt priority level setting.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC3_IRQ_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga0b37c60fb995e1499b3edd84f3b08d5a">  268</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC3_IRQ_PRIORITY         5</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * @brief   ADC4 interrupt priority level setting.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC4_IRQ_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga4d9b430d50173a2e633a093bddb293a4">  275</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC4_IRQ_PRIORITY         5</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * @brief   ADC1 DMA interrupt priority level setting.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC1_DMA_IRQ_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga19080c8c395ae24df995fa57a2291465">  282</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY     5</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> * @brief   ADC2 DMA interrupt priority level setting.</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC2_DMA_IRQ_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga6d5f6197c12d2a74a041b54d6e1b80a2">  289</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY     5</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> * @brief   ADC3 DMA interrupt priority level setting.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC3_DMA_IRQ_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga45424a47f5a33df11692d9763b72aa48">  296</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY     5</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> * @brief   ADC4 DMA interrupt priority level setting.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC4_DMA_IRQ_PRIORITY) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga5416fb952ff7f394f60d8caee1a90f8a">  303</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC4_DMA_IRQ_PRIORITY     5</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#if defined(STM32F3XX) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> * @brief   ADC1/ADC2 clock source and mode.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC12_CLOCK_MODE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga0968c7cfcac38e436458339dc846291e">  311</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC12_CLOCK_MODE          ADC_CCR_CKMODE_AHB_DIV1</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> * @brief   ADC3/ADC4 clock source and mode.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC34_CLOCK_MODE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga9a3b7926a68a03e1b00564e5b36f2626">  318</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC34_CLOCK_MODE          ADC_CCR_CKMODE_AHB_DIV1</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32F3XX) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#if defined(STM32L4XX) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * @brief   ADC1/ADC2/ADC3 clock source and mode.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#if !defined(STM32_ADC_ADC123_CLOCK_MODE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga320555dd214368bb52e0900588c7fe18">  327</a></span>&#160;<span class="preprocessor">#define STM32_ADC_ADC123_CLOCK_MODE         ADC_CCR_CKMODE_AHB_DIV1</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32L4XX) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* Derived constants and error checks.                                       */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* Supported devices checks.*/</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#if !defined(STM32F3XX) &amp;&amp; !defined(STM32L4XX) &amp;&amp; !defined(STM32L4XXP)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#error &quot;ADCv3 only supports F3, L4 and L4+ STM32 devices&quot;</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#if defined(STM32L4XX) || defined(STM32L4XXP) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define STM32_ADCV3_OVERSAMPLING            TRUE</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define STM32_ADCV3_OVERSAMPLING            FALSE</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* Registry checks.*/</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#if !defined(STM32_HAS_ADC1) || !defined(STM32_HAS_ADC2) ||                 \</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">    !defined(STM32_HAS_ADC3) || !defined(STM32_HAS_ADC4)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#error &quot;STM32_ADC_USE_ADCx not defined in registry&quot;</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#if (STM32_ADC_USE_ADC1 &amp;&amp; !defined(STM32_ADC1_HANDLER)) ||                 \</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC2 &amp;&amp; !defined(STM32_ADC2_HANDLER)) ||                 \</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC3 &amp;&amp; !defined(STM32_ADC3_HANDLER)) ||                 \</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC4 &amp;&amp; !defined(STM32_ADC4_HANDLER))</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#error &quot;STM32_ADCx_HANDLER not defined in registry&quot;</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#if (STM32_ADC_USE_ADC1 &amp;&amp; !defined(STM32_ADC1_NUMBER)) ||                  \</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC2 &amp;&amp; !defined(STM32_ADC2_NUMBER)) ||                  \</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC3 &amp;&amp; !defined(STM32_ADC3_NUMBER)) ||                  \</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC4 &amp;&amp; !defined(STM32_ADC4_NUMBER))</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#error &quot;STM32_ADCx_NUMBER not defined in registry&quot;</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#if (STM32_ADC_USE_ADC1 &amp;&amp; !defined(STM32_ADC1_DMA_MSK)) ||                 \</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC2 &amp;&amp; !defined(STM32_ADC2_DMA_MSK)) ||                 \</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC3 &amp;&amp; !defined(STM32_ADC3_DMA_MSK)) ||                 \</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC4 &amp;&amp; !defined(STM32_ADC4_DMA_MSK))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#error &quot;STM32_ADCx_DMA_MSK not defined in registry&quot;</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#if (STM32_ADC_USE_ADC1 &amp;&amp; !defined(STM32_ADC1_DMA_CHN)) ||                 \</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC2 &amp;&amp; !defined(STM32_ADC2_DMA_CHN)) ||                 \</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC3 &amp;&amp; !defined(STM32_ADC3_DMA_CHN)) ||                 \</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">    (STM32_ADC_USE_ADC4 &amp;&amp; !defined(STM32_ADC4_DMA_CHN))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#error &quot;STM32_ADCx_DMA_CHN not defined in registry&quot;</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* Units checks.*/</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 &amp;&amp; !STM32_HAS_ADC1</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#error &quot;ADC1 not present in the selected device&quot;</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2 &amp;&amp; !STM32_HAS_ADC2</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#error &quot;ADC2 not present in the selected device&quot;</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 &amp;&amp; !STM32_HAS_ADC3</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#error &quot;ADC3 not present in the selected device&quot;</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4 &amp;&amp; !STM32_HAS_ADC4</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#error &quot;ADC4 not present in the selected device&quot;</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/* Units checks related to dual mode.*/</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE &amp;&amp; STM32_ADC_USE_ADC1 &amp;&amp; !STM32_HAS_ADC2</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#error &quot;ADC2 not present in the selected device, required for dual mode&quot;</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE &amp;&amp; STM32_ADC_USE_ADC3 &amp;&amp; !STM32_HAS_ADC4</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#error &quot;ADC4 not present in the selected device, required for dual mode&quot;</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE &amp;&amp; STM32_ADC_USE_ADC2</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#error &quot;ADC2 cannot be used in dual mode&quot;</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE &amp;&amp; STM32_ADC_USE_ADC4</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#error &quot;ADC4 cannot be used in dual mode&quot;</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* At least one ADC must be assigned.*/</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#if !STM32_ADC_USE_ADC1 &amp;&amp; !STM32_ADC_USE_ADC2 &amp;&amp;                           \</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">    !STM32_ADC_USE_ADC3 &amp;&amp; !STM32_ADC_USE_ADC4</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#error &quot;ADC driver activated but no ADC peripheral assigned&quot;</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* ISR arrangments checks.*/</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#if STM32_HAS_ADC1 &amp;&amp; STM32_HAS_ADC2</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#if STM32_ADC1_NUMBER != STM32_ADC2_NUMBER</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#error &quot;ADCv3 driver expects STM32_ADC1_NUMBER == STM32_ADC2_NUMBER from registry&quot;</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* ADC IRQ priority tests.*/</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">    !OSAL_IRQ_IS_VALID_PRIORITY(STM32_ADC_ADC12_IRQ_PRIORITY)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#error &quot;Invalid IRQ priority assigned to ADC1&quot;</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">    !OSAL_IRQ_IS_VALID_PRIORITY(STM32_ADC_ADC12_IRQ_PRIORITY)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#error &quot;Invalid IRQ priority assigned to ADC2&quot;</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">    !OSAL_IRQ_IS_VALID_PRIORITY(STM32_ADC_ADC3_IRQ_PRIORITY)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#error &quot;Invalid IRQ priority assigned to ADC3&quot;</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">    !OSAL_IRQ_IS_VALID_PRIORITY(STM32_ADC_ADC4_IRQ_PRIORITY)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#error &quot;Invalid IRQ priority assigned to ADC4&quot;</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/* DMA IRQ priority tests.*/</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">    !OSAL_IRQ_IS_VALID_PRIORITY(STM32_ADC_ADC1_DMA_IRQ_PRIORITY)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#error &quot;Invalid IRQ priority assigned to ADC1 DMA&quot;</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">    !OSAL_IRQ_IS_VALID_PRIORITY(STM32_ADC_ADC2_DMA_IRQ_PRIORITY)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#error &quot;Invalid IRQ priority assigned to ADC2 DMA&quot;</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">    !OSAL_IRQ_IS_VALID_PRIORITY(STM32_ADC_ADC3_DMA_IRQ_PRIORITY)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#error &quot;Invalid IRQ priority assigned to ADC3 DMA&quot;</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">    !OSAL_IRQ_IS_VALID_PRIORITY(STM32_ADC_ADC4_DMA_IRQ_PRIORITY)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#error &quot;Invalid IRQ priority assigned to ADC4 DMA&quot;</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* DMA priority tests.*/</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">    !STM32_DMA_IS_VALID_PRIORITY(STM32_ADC_ADC1_DMA_PRIORITY)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#error &quot;Invalid DMA priority assigned to ADC1&quot;</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">    !STM32_DMA_IS_VALID_PRIORITY(STM32_ADC_ADC2_DMA_PRIORITY)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#error &quot;Invalid DMA priority assigned to ADC2&quot;</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">    !STM32_DMA_IS_VALID_PRIORITY(STM32_ADC_ADC3_DMA_PRIORITY)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#error &quot;Invalid DMA priority assigned to ADC3&quot;</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">    !STM32_DMA_IS_VALID_PRIORITY(STM32_ADC_ADC4_DMA_PRIORITY)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#error &quot;Invalid DMA priority assigned to ADC4&quot;</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* Check on the presence of the DMA streams settings in mcuconf.h.*/</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 &amp;&amp; !defined(STM32_ADC_ADC1_DMA_STREAM)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#error &quot;ADC1 DMA stream not defined&quot;</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2 &amp;&amp; !defined(STM32_ADC_ADC2_DMA_STREAM)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#error &quot;ADC2 DMA stream not defined&quot;</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 &amp;&amp; !defined(STM32_ADC_ADC3_DMA_STREAM)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#error &quot;ADC3 DMA stream not defined&quot;</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4 &amp;&amp; !defined(STM32_ADC_ADC4_DMA_STREAM)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#error &quot;ADC4 DMA stream not defined&quot;</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/* Check on the validity of the assigned DMA channels.*/</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">    !STM32_DMA_IS_VALID_ID(STM32_ADC_ADC1_DMA_STREAM, STM32_ADC1_DMA_MSK)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#error &quot;invalid DMA stream associated to ADC1&quot;</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">    !STM32_DMA_IS_VALID_ID(STM32_ADC_ADC2_DMA_STREAM, STM32_ADC2_DMA_MSK)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#error &quot;invalid DMA stream associated to ADC2&quot;</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">    !STM32_DMA_IS_VALID_ID(STM32_ADC_ADC3_DMA_STREAM, STM32_ADC3_DMA_MSK)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#error &quot;invalid DMA stream associated to ADC3&quot;</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4 &amp;&amp;                                                   \</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">    !STM32_DMA_IS_VALID_ID(STM32_ADC_ADC4_DMA_STREAM, STM32_ADC4_DMA_MSK)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#error &quot;invalid DMA stream associated to ADC4&quot;</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/* ADC clock source checks.*/</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#if defined(STM32F3XX)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#if STM32_ADC_ADC12_CLOCK_MODE == ADC_CCR_CKMODE_ADCCK</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define STM32_ADC12_CLOCK               STM32_ADC12CLK</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#elif STM32_ADC_ADC12_CLOCK_MODE == ADC_CCR_CKMODE_AHB_DIV1</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define STM32_ADC12_CLOCK               (STM32_HCLK / 1)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#elif STM32_ADC_ADC12_CLOCK_MODE == ADC_CCR_CKMODE_AHB_DIV2</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define STM32_ADC12_CLOCK               (STM32_HCLK / 2)</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#elif STM32_ADC_ADC12_CLOCK_MODE == ADC_CCR_CKMODE_AHB_DIV4</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define STM32_ADC12_CLOCK               (STM32_HCLK / 4)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#error &quot;invalid clock mode selected for STM32_ADC_ADC12_CLOCK_MODE&quot;</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#if STM32_ADC_ADC34_CLOCK_MODE == ADC_CCR_CKMODE_ADCCK</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define STM32_ADC34_CLOCK               STM32_ADC34CLK</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#elif STM32_ADC_ADC34_CLOCK_MODE == ADC_CCR_CKMODE_AHB_DIV1</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define STM32_ADC34_CLOCK               (STM32_HCLK / 1)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#elif STM32_ADC_ADC34_CLOCK_MODE == ADC_CCR_CKMODE_AHB_DIV2</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define STM32_ADC34_CLOCK               (STM32_HCLK / 2)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#elif STM32_ADC_ADC34_CLOCK_MODE == ADC_CCR_CKMODE_AHB_DIV4</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define STM32_ADC34_CLOCK               (STM32_HCLK / 4)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#error &quot;invalid clock mode selected for STM32_ADC_ADC12_CLOCK_MODE&quot;</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#if STM32_ADC12_CLOCK &gt; STM32_ADCCLK_MAX</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#error &quot;STM32_ADC12_CLOCK exceeding maximum frequency (STM32_ADCCLK_MAX)&quot;</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#if STM32_ADC34_CLOCK &gt; STM32_ADCCLK_MAX</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#error &quot;STM32_ADC34_CLOCK exceeding maximum frequency (STM32_ADCCLK_MAX)&quot;</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32F3XX) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#if defined(STM32L4XX)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#if STM32_ADC_ADC123_CLOCK_MODE == ADC_CCR_CKMODE_ADCCK</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define STM32_ADC123_CLOCK              STM32_ADCCLK</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#elif STM32_ADC_ADC123_CLOCK_MODE == ADC_CCR_CKMODE_AHB_DIV1</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define STM32_ADC123_CLOCK              (STM32_HCLK / 1)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#elif STM32_ADC_ADC123_CLOCK_MODE == ADC_CCR_CKMODE_AHB_DIV2</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define STM32_ADC123_CLOCK              (STM32_HCLK / 2)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#elif STM32_ADC_ADC123_CLOCK_MODE == ADC_CCR_CKMODE_AHB_DIV4</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define STM32_ADC123_CLOCK              (STM32_HCLK / 4)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#error &quot;invalid clock mode selected for STM32_ADC_ADC123_CLOCK_MODE&quot;</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#if STM32_ADC123_CLOCK &gt; STM32_ADCCLK_MAX</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#error &quot;STM32_ADC123_CLOCK exceeding maximum frequency (STM32_ADCCLK_MAX)&quot;</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(STM32L4XX) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#if !defined(STM32_DMA_REQUIRED)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define STM32_DMA_REQUIRED</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* Driver data structures and types.                                         */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> * @brief   ADC sample data type.</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#if !STM32_ADC_COMPACT_SAMPLES || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gac232ced5da9f2b4f5d5adf499c7cb745">  595</a></span>&#160;<span class="keyword">typedef</span> uint16_t <a class="code" href="group___a_d_c.html#gac232ced5da9f2b4f5d5adf499c7cb745">adcsample_t</a>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="keyword">typedef</span> uint8_t <a class="code" href="group___a_d_c.html#gac232ced5da9f2b4f5d5adf499c7cb745">adcsample_t</a>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> * @brief   Channels number in a conversion group.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga846a9eca7d0cf63206680e49deb513ec">  603</a></span>&#160;<span class="keyword">typedef</span> uint16_t <a class="code" href="group___a_d_c.html#ga846a9eca7d0cf63206680e49deb513ec">adc_channels_num_t</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> * @brief   Possible ADC failure causes.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> * @note    Error codes are architecture dependent and should not relied</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> *          upon.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga13ec955b8541fff412684213a5e24443">  610</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6">  611</a></span>&#160;  <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6">ADC_ERR_DMAFAILURE</a> = 0,                   <span class="comment">/**&lt; DMA operations failure.    */</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301">  612</a></span>&#160;  <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301">ADC_ERR_OVERFLOW</a> = 1,                     <span class="comment">/**&lt; ADC overflow condition.    */</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a4a4a3b27b5ede6581a2e87eefea48776">  613</a></span>&#160;  <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a4a4a3b27b5ede6581a2e87eefea48776">ADC_ERR_AWD1</a> = 2,                         <span class="comment">/**&lt; Watchdog 1 triggered.      */</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a317c44ec31ecbffb59de886b072ff809">  614</a></span>&#160;  <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a317c44ec31ecbffb59de886b072ff809">ADC_ERR_AWD2</a> = 3,                         <span class="comment">/**&lt; Watchdog 2 triggered.      */</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443ac480567f3be966a842d595f6d77bf0e4">  615</a></span>&#160;  <a class="code" href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443ac480567f3be966a842d595f6d77bf0e4">ADC_ERR_AWD3</a> = 4                          <span class="comment">/**&lt; Watchdog 3 triggered.      */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;} <a class="code" href="group___a_d_c.html#ga13ec955b8541fff412684213a5e24443">adcerror_t</a>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * @brief   Type of a structure representing an ADC driver.</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga0bef32b45158d8b26a42ee65683831a0">  621</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="struct_a_d_c_driver.html">ADCDriver</a>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> * @brief   ADC notification callback type.</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object triggering the</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> *                      callback</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> * @param[in] buffer    pointer to the most recent samples data</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> * @param[in] n         number of buffer rows available starting from @p buffer</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaf59779cc8853b340ff8b3aadad35c49d">  631</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group___a_d_c.html#gaf59779cc8853b340ff8b3aadad35c49d">adccallback_t</a>)(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp, <a class="code" href="group___a_d_c.html#gac232ced5da9f2b4f5d5adf499c7cb745">adcsample_t</a> *buffer, <span class="keywordtype">size_t</span> n);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> * @brief   ADC error callback type.</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> * @param[in] adcp      pointer to the @p ADCDriver object triggering the</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> *                      callback</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> * @param[in] err       ADC error code</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga402656e718696a9df6b0a7b9fb72b1cc">  640</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group___a_d_c.html#ga402656e718696a9df6b0a7b9fb72b1cc">adcerrorcallback_t</a>)(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp, <a class="code" href="group___a_d_c.html#ga13ec955b8541fff412684213a5e24443">adcerror_t</a> err);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> * @brief   Conversion group configuration structure.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> * @details This implementation-dependent structure describes a conversion</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> *          operation.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"> * @note    The use of this configuration structure requires knowledge of</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> *          STM32 ADC cell registers interface, please refer to the STM32</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> *          reference manual for details.</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html">  650</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{<span class="comment"></span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">   * @brief   Enables the circular buffer mode for the group.</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#aa73eb9b71f826dbf9a4a8d9f66e01ec0">  654</a></span>&#160;  <span class="keywordtype">bool</span>                      <a class="code" href="struct_a_d_c_conversion_group.html#aa73eb9b71f826dbf9a4a8d9f66e01ec0">circular</a>;<span class="comment"></span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">   * @brief   Number of the analog channels belonging to the conversion group.</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">  658</a></span>&#160;  <a class="code" href="group___a_d_c.html#ga846a9eca7d0cf63206680e49deb513ec">adc_channels_num_t</a>        <a class="code" href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">num_channels</a>;<span class="comment"></span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">   * @brief   Callback function associated to the group or @p NULL.</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#a0bdb5471d5e81ae91a6cef48c60cbfd7">  662</a></span>&#160;  <a class="code" href="group___a_d_c.html#gaf59779cc8853b340ff8b3aadad35c49d">adccallback_t</a>             <a class="code" href="struct_a_d_c_conversion_group.html#a0bdb5471d5e81ae91a6cef48c60cbfd7">end_cb</a>;<span class="comment"></span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">   * @brief   Error callback or @p NULL.</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#a0cf443bb234f4199514687e3a01ae313">  666</a></span>&#160;  <a class="code" href="group___a_d_c.html#ga402656e718696a9df6b0a7b9fb72b1cc">adcerrorcallback_t</a>        <a class="code" href="struct_a_d_c_conversion_group.html#a0cf443bb234f4199514687e3a01ae313">error_cb</a>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">/* End of the mandatory fields.*/</span><span class="comment"></span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">   * @brief   ADC CFGR register initialization data.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">   * @note    The bits DMAEN and DMACFG are enforced internally</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">   *          to the driver, keep them to zero.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">   * @note    The bits @p ADC_CFGR_CONT or @p ADC_CFGR_DISCEN must be</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">   *          specified in continuous mode or if the buffer depth is</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">   *          greater than one.</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#a65bb2e3a0ccd7e9a91e78b9df56512f6">  676</a></span>&#160;  uint32_t                  <a class="code" href="struct_a_d_c_conversion_group.html#a65bb2e3a0ccd7e9a91e78b9df56512f6">cfgr</a>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#if (STM32_ADCV3_OVERSAMPLING == TRUE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">   * @brief   ADC CFGR2 register initialization data.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">   * @note    The bits DMAEN and DMACFG are enforced internally</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">   *          to the driver, keep them to zero.</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">   * @note    The bits @p ADC_CFGR_CONT or @p ADC_CFGR_DISCEN must be</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">   *          specified in continuous mode or if the buffer depth is</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">   *          greater than one.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#af0b0f878ed0a0769df8ca74beb5094c5">  686</a></span>&#160;  uint32_t                  <a class="code" href="struct_a_d_c_conversion_group.html#af0b0f878ed0a0769df8ca74beb5094c5">cfgr2</a>;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">   * @brief   ADC TR1 register initialization data.</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#a2b55423cca188827dbfffc11c54b67d7">  691</a></span>&#160;  uint32_t                  <a class="code" href="struct_a_d_c_conversion_group.html#a2b55423cca188827dbfffc11c54b67d7">tr1</a>;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">   * @brief   ADC CCR register initialization data.</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">   * @note    Put this field to zero if not using oversampling.</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#aa3e4f4edf987df28887a396677c7435b">  697</a></span>&#160;  uint32_t                  <a class="code" href="struct_a_d_c_conversion_group.html#aa3e4f4edf987df28887a396677c7435b">ccr</a>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">   * @brief   ADC SMPRx registers initialization data.</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#ae4fd930a36859fec10e096d71f6e6efa">  702</a></span>&#160;  uint32_t                  smpr[2];<span class="comment"></span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">   * @brief   ADC SQRx register initialization data.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#a12ef49085f300fc7aadd823a964d7fd0">  706</a></span>&#160;  uint32_t                  sqr[4];</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">   * @brief   Slave ADC SMPRx registers initialization data.</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">   * @note    This field is only present in dual mode.</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#ae344277cea5d47e357ff2f7702570e7c">  712</a></span>&#160;  uint32_t                  ssmpr[2];<span class="comment"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">   * @brief   Slave ADC SQRx register initialization data.</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">   * @note    This field is only present in dual mode.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="struct_a_d_c_conversion_group.html#a7c578c0da5d5c5d7092e477aca13dd5f">  717</a></span>&#160;  uint32_t                  ssqr[4];</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_DUAL_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;} <a class="code" href="struct_a_d_c_conversion_group.html">ADCConversionGroup</a>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"> * @brief   Driver configuration structure.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="struct_a_d_c_config.html">  724</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{<span class="comment"></span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">   * @brief   ADC DIFSEL register initialization data.</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="struct_a_d_c_config.html#ab50cb2684f9754f2aeb9653756c3fcdc">  728</a></span>&#160;  uint32_t                  <a class="code" href="struct_a_d_c_config.html#ab50cb2684f9754f2aeb9653756c3fcdc">difsel</a>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;} <a class="code" href="struct_a_d_c_config.html">ADCConfig</a>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> * @brief   Structure representing an ADC driver.</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html">  734</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> {<span class="comment"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">   * @brief   Driver state.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#a4e1ca355fe7a3acce913c445201ec512">  738</a></span>&#160;  <a class="code" href="group___a_d_c.html#ga4cc65f146a01d46dccf54d6f67a1ce30">adcstate_t</a>                <a class="code" href="struct_a_d_c_driver.html#a4e1ca355fe7a3acce913c445201ec512">state</a>;<span class="comment"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">   * @brief   Current configuration data.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#a18fc468f61acef56d12185ac8b35dc28">  742</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="struct_a_d_c_config.html">ADCConfig</a>           *<a class="code" href="struct_a_d_c_driver.html#a18fc468f61acef56d12185ac8b35dc28">config</a>;<span class="comment"></span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">   * @brief   Current samples buffer pointer or @p NULL.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#a80ae7b801b9645776e22e7dd40e8352f">  746</a></span>&#160;  <a class="code" href="group___a_d_c.html#gac232ced5da9f2b4f5d5adf499c7cb745">adcsample_t</a>               *<a class="code" href="struct_a_d_c_driver.html#a80ae7b801b9645776e22e7dd40e8352f">samples</a>;<span class="comment"></span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">   * @brief   Current samples buffer depth or @p 0.</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">  750</a></span>&#160;  <span class="keywordtype">size_t</span>                    <a class="code" href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">depth</a>;<span class="comment"></span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">   * @brief   Current conversion group pointer or @p NULL.</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">  754</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="struct_a_d_c_conversion_group.html">ADCConversionGroup</a>  *<a class="code" href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">grpp</a>;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#if ADC_USE_WAIT || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">   * @brief   Waiting thread.</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#ae5b9d65698aab48ed92643220522320f">  759</a></span>&#160;  <a class="code" href="group___o_s_a_l.html#ga532eee526cef4cd5bcaa8486bec2c801">thread_reference_t</a>        <a class="code" href="struct_a_d_c_driver.html#ae5b9d65698aab48ed92643220522320f">thread</a>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#if ADC_USE_MUTUAL_EXCLUSION || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">   * @brief   Mutex protecting the peripheral.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#af5f917286b768a6dd1d042a6b531f16f">  765</a></span>&#160;  <a class="code" href="group___o_s_a_l.html#ga8250bc58df6e4e18b2402823f6b95922">mutex_t</a>                   <a class="code" href="struct_a_d_c_driver.html#af5f917286b768a6dd1d042a6b531f16f">mutex</a>;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC_USE_MUTUAL_EXCLUSION */</span><span class="preprocessor"></span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#if defined(ADC_DRIVER_EXT_FIELDS)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  ADC_DRIVER_EXT_FIELDS</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">/* End of the mandatory fields.*/</span><span class="comment"></span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">   * @brief   Pointer to the master ADCx registers block.</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">  774</a></span>&#160;  ADC_TypeDef               *<a class="code" href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">adcm</a>;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#if STM32_ADC_DUAL_MODE || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">   * @brief   Pointer to the slave ADCx registers block.</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">  779</a></span>&#160;  ADC_TypeDef               *<a class="code" href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">adcs</a>;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32_ADC_DUAL_MODE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">   * @brief   Pointer to the common ADCx_y registers block.</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">  784</a></span>&#160;  ADC_Common_TypeDef        *<a class="code" href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">adcc</a>;<span class="comment"></span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">   * @brief   Pointer to associated DMA channel.</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">  788</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a>  *<a class="code" href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">dmastp</a>;<span class="comment"></span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  /**</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">   * @brief   DMA mode bit mask.</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">  792</a></span>&#160;  uint32_t                  <a class="code" href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">dmamode</a>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;};</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">/* Driver macros.                                                            */</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment"> * @name    Threashold register initializer</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define ADC_TR(low, high)       (((uint32_t)(high) &lt;&lt; 16) | (uint32_t)(low))</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> * @name    Sequences building helper macros</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"> * @brief   Number of channels in a conversion sequence.</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gae43230823db46b374ffa8c8ad4364120">  813</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_NUM_CH(n)      (((n) - 1) &lt;&lt; 0)</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gad350e850ae8c967e9fa89e9a60e3aa2b">  815</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ1_N(n)       ((n) &lt;&lt; 6)  </span><span class="comment">/**&lt; @brief 1st channel in seq. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gac0546571de5ebd77f28c6449ffef5246">  816</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ2_N(n)       ((n) &lt;&lt; 12) </span><span class="comment">/**&lt; @brief 2nd channel in seq. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gadd8e8e46c8e9542383418d637c23e54b">  817</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ3_N(n)       ((n) &lt;&lt; 18) </span><span class="comment">/**&lt; @brief 3rd channel in seq. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga14b96a30db63d313e516bb69cb2723f3">  818</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ4_N(n)       ((n) &lt;&lt; 24) </span><span class="comment">/**&lt; @brief 4th channel in seq. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gada84047e5ec1c2ce3d7d70b5dac50146">  820</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ5_N(n)       ((n) &lt;&lt; 0)  </span><span class="comment">/**&lt; @brief 5th channel in seq. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gad665e72b7a6301ad20ca056c49d2cc68">  821</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ6_N(n)       ((n) &lt;&lt; 6)  </span><span class="comment">/**&lt; @brief 6th channel in seq. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga64da37bec89d934be6b1d99ff6506bc2">  822</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_N(n)       ((n) &lt;&lt; 12) </span><span class="comment">/**&lt; @brief 7th channel in seq. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga20f727c5fdd0c2db4c1bab7dc2e913be">  823</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_N(n)       ((n) &lt;&lt; 18) </span><span class="comment">/**&lt; @brief 8th channel in seq. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga22138b08013bf50a8a797fa6e9b0a90b">  824</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_N(n)       ((n) &lt;&lt; 24) </span><span class="comment">/**&lt; @brief 9th channel in seq. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaad06e2313aceb38cdc683509521602dd">  826</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ10_N(n)      ((n) &lt;&lt; 0)  </span><span class="comment">/**&lt; @brief 10th channel in seq.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga446ce2699159a96a005b7d85323a5756">  827</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ11_N(n)      ((n) &lt;&lt; 6)  </span><span class="comment">/**&lt; @brief 11th channel in seq.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga18435fb710c0dd4c5f08ba4d30751728">  828</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ12_N(n)      ((n) &lt;&lt; 12) </span><span class="comment">/**&lt; @brief 12th channel in seq.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaca0d78fa34377d1a512828f24d864f95">  829</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_N(n)      ((n) &lt;&lt; 18) </span><span class="comment">/**&lt; @brief 13th channel in seq.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gac68e14828cf36d4c47ea309671bbe748">  830</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_N(n)      ((n) &lt;&lt; 24) </span><span class="comment">/**&lt; @brief 14th channel in seq.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gae1414007132e147cd4cb8fb84ebeb55c">  832</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ15_N(n)      ((n) &lt;&lt; 0)  </span><span class="comment">/**&lt; @brief 15th channel in seq.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gab192e20b25570004aa4b8d6eb25b7906">  833</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ16_N(n)      ((n) &lt;&lt; 6)  </span><span class="comment">/**&lt; @brief 16th channel in seq.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"> * @name    Sampling rate settings helper macros</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga910300737e4b0a781ecd16f6bb75087a">  840</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN0(n)    ((n) &lt;&lt; 0)  </span><span class="comment">/**&lt; @brief AN0 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gad8b533b696365c3100df2b3360eb5f99">  841</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN1(n)    ((n) &lt;&lt; 3)  </span><span class="comment">/**&lt; @brief AN1 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga617b74000827851ee0cf1d7ab7278602">  842</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN2(n)    ((n) &lt;&lt; 6)  </span><span class="comment">/**&lt; @brief AN2 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga691aeaf52272287d503e608a290077e6">  843</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN3(n)    ((n) &lt;&lt; 9)  </span><span class="comment">/**&lt; @brief AN3 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga91197f79994c80eb8c2d9b923db7ceb7">  844</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN4(n)    ((n) &lt;&lt; 12) </span><span class="comment">/**&lt; @brief AN4 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaae93c580ec006edbd4c106d965cdd150">  845</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN5(n)    ((n) &lt;&lt; 15) </span><span class="comment">/**&lt; @brief AN5 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gac6a24df1d35d768e602fa689dc243d0a">  846</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN6(n)    ((n) &lt;&lt; 18) </span><span class="comment">/**&lt; @brief AN6 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga61e7c94ecc63d5c092b9d0da75ca0d02">  847</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN7(n)    ((n) &lt;&lt; 21) </span><span class="comment">/**&lt; @brief AN7 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga024cb79234052679dd9c707e44ca3935">  848</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN8(n)    ((n) &lt;&lt; 24) </span><span class="comment">/**&lt; @brief AN8 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga5c30a8540cad49f7063e15c82cf66f63">  849</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP_AN9(n)    ((n) &lt;&lt; 27) </span><span class="comment">/**&lt; @brief AN9 sampling time.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga0d1ba1b8fb6b4c44814897b63124ee57">  851</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP_AN10(n)   ((n) &lt;&lt; 0)  </span><span class="comment">/**&lt; @brief AN10 sampling time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gad0e7c92edd95a59a09375137c0828318">  852</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP_AN11(n)   ((n) &lt;&lt; 3)  </span><span class="comment">/**&lt; @brief AN11 sampling time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga3dc5d771d06f9800c610ff06bb0fca0d">  853</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP_AN12(n)   ((n) &lt;&lt; 6)  </span><span class="comment">/**&lt; @brief AN12 sampling time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga828121d4a39f7b69a134cb0fe9784779">  854</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP_AN13(n)   ((n) &lt;&lt; 9)  </span><span class="comment">/**&lt; @brief AN13 sampling time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gad7f3b92f9dc2b44c04cf3b4a235a040a">  855</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP_AN14(n)   ((n) &lt;&lt; 12) </span><span class="comment">/**&lt; @brief AN14 sampling time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga9fd372f6a49c712b76e053c5166952c2">  856</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP_AN15(n)   ((n) &lt;&lt; 15) </span><span class="comment">/**&lt; @brief AN15 sampling time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga470428d20fa878ba20cc1e1e6450b346">  857</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP_AN16(n)   ((n) &lt;&lt; 18) </span><span class="comment">/**&lt; @brief AN16 sampling time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___a_d_c.html#gaed096eee7e803f1e2fc3cfa5fc320576">  858</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP_AN17(n)   ((n) &lt;&lt; 21) </span><span class="comment">/**&lt; @brief AN17 sampling time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___a_d_c.html#ga50dd4dde04d2c2b884ba530f2916c8fe">  859</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP_AN18(n)   ((n) &lt;&lt; 24) </span><span class="comment">/**&lt; @brief AN18 sampling time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/* External declarations.                                                    */</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC1 &amp;&amp; !defined(__DOXYGEN__)</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="keyword">extern</span> <a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#gafc76205eb4ee605e94eec9edee44830b">ADCD1</a>;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC2 &amp;&amp; !defined(__DOXYGEN__)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="keyword">extern</span> <a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#ga53d8359df2d5d1c5bef4e4684a63c127">ADCD2</a>;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC3 &amp;&amp; !defined(__DOXYGEN__)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="keyword">extern</span> <a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#ga0ec0a18ac08dcfe4400456ab52b27ca9">ADCD3</a>;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#if STM32_ADC_USE_ADC4 &amp;&amp; !defined(__DOXYGEN__)</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="keyword">extern</span> <a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> <a class="code" href="group___a_d_c.html#ga3d7c4ffd3dd1d89429cf253a7c1177c9">ADCD4</a>;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c">adc_lld_init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">adc_lld_stop</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">adc_lld_stop_conversion</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gaa175efaa60d8a83f9f80359ef8ff3268">adcSTM32EnableVREF</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga6a92063e8a7ae806202405b50e37c870">adcSTM32DisableVREF</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga97d7b1b78ef8976a6e271cee4be211e2">adcSTM32EnableTS</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gad7c4466a470c012a735c6dc9a9c7e352">adcSTM32DisableTS</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#ga2993f5161366eabe5ec8dcbec109561b">adcSTM32EnableVBAT</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___a_d_c.html#gaa9c1fde6492d5daed8ca97c7aba5670f">adcSTM32DisableVBAT</a>(<a class="code" href="struct_a_d_c_driver.html">ADCDriver</a> *adcp);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_USE_ADC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_ADC_LLD_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___a_d_c_html_ga4cc65f146a01d46dccf54d6f67a1ce30"><div class="ttname"><a href="group___a_d_c.html#ga4cc65f146a01d46dccf54d6f67a1ce30">adcstate_t</a></div><div class="ttdeci">adcstate_t</div><div class="ttdoc">Driver state machine possible states. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc_8h_source.html#l00070">hal_adc.h:70</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a2b55423cca188827dbfffc11c54b67d7"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a2b55423cca188827dbfffc11c54b67d7">ADCConversionGroup::tr1</a></div><div class="ttdeci">uint32_t tr1</div><div class="ttdoc">ADC TR1 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00691">hal_adc_lld.h:691</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a4a4a3b27b5ede6581a2e87eefea48776"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a4a4a3b27b5ede6581a2e87eefea48776">ADC_ERR_AWD1</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00613">hal_adc_lld.h:613</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a81aadd9f5e649c9ce043ec6ed72dc5aa"><div class="ttname"><a href="struct_a_d_c_driver.html#a81aadd9f5e649c9ce043ec6ed72dc5aa">ADCDriver::grpp</a></div><div class="ttdeci">const ADCConversionGroup * grpp</div><div class="ttdoc">Current conversion group pointer or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00754">hal_adc_lld.h:754</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga13ec955b8541fff412684213a5e24443"><div class="ttname"><a href="group___a_d_c.html#ga13ec955b8541fff412684213a5e24443">adcerror_t</a></div><div class="ttdeci">adcerror_t</div><div class="ttdoc">Possible ADC failure causes. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00610">hal_adc_lld.h:610</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_ac5b6e4fc971652f9d9d51bff2b48c3dd"><div class="ttname"><a href="struct_a_d_c_driver.html#ac5b6e4fc971652f9d9d51bff2b48c3dd">ADCDriver::dmamode</a></div><div class="ttdeci">uint32_t dmamode</div><div class="ttdoc">DMA mode bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00792">hal_adc_lld.h:792</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga6a92063e8a7ae806202405b50e37c870"><div class="ttname"><a href="group___a_d_c.html#ga6a92063e8a7ae806202405b50e37c870">adcSTM32DisableVREF</a></div><div class="ttdeci">void adcSTM32DisableVREF(ADCDriver *adcp)</div><div class="ttdoc">Disables the VREFEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00908">hal_adc_lld.c:908</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga0ec0a18ac08dcfe4400456ab52b27ca9"><div class="ttname"><a href="group___a_d_c.html#ga0ec0a18ac08dcfe4400456ab52b27ca9">ADCD3</a></div><div class="ttdeci">ADCDriver ADCD3</div><div class="ttdoc">ADC3 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00086">hal_adc_lld.c:86</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga9114c26236516afddb6add35ee3251f3"><div class="ttname"><a href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start</a></div><div class="ttdeci">void adc_lld_start(ADCDriver *adcp)</div><div class="ttdoc">Configures and activates the ADC peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00581">hal_adc_lld.c:581</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443ac480567f3be966a842d595f6d77bf0e4"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443ac480567f3be966a842d595f6d77bf0e4">ADC_ERR_AWD3</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00615">hal_adc_lld.h:615</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a0bdb5471d5e81ae91a6cef48c60cbfd7"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a0bdb5471d5e81ae91a6cef48c60cbfd7">ADCConversionGroup::end_cb</a></div><div class="ttdeci">adccallback_t end_cb</div><div class="ttdoc">Callback function associated to the group or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00662">hal_adc_lld.h:662</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a317c44ec31ecbffb59de886b072ff809"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a317c44ec31ecbffb59de886b072ff809">ADC_ERR_AWD2</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00614">hal_adc_lld.h:614</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_ae5b9d65698aab48ed92643220522320f"><div class="ttname"><a href="struct_a_d_c_driver.html#ae5b9d65698aab48ed92643220522320f">ADCDriver::thread</a></div><div class="ttdeci">thread_reference_t thread</div><div class="ttdoc">Waiting thread. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00759">hal_adc_lld.h:759</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga2993f5161366eabe5ec8dcbec109561b"><div class="ttname"><a href="group___a_d_c.html#ga2993f5161366eabe5ec8dcbec109561b">adcSTM32EnableVBAT</a></div><div class="ttdeci">void adcSTM32EnableVBAT(ADCDriver *adcp)</div><div class="ttdoc">Enables the VBATEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00953">hal_adc_lld.c:953</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html"><div class="ttname"><a href="struct_a_d_c_conversion_group.html">ADCConversionGroup</a></div><div class="ttdoc">Conversion group configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00650">hal_adc_lld.h:650</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a73340bdbe978dee512aa5240c36346aa"><div class="ttname"><a href="struct_a_d_c_driver.html#a73340bdbe978dee512aa5240c36346aa">ADCDriver::adcs</a></div><div class="ttdeci">ADC_TypeDef * adcs</div><div class="ttdoc">Pointer to the slave ADCx registers block. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00779">hal_adc_lld.h:779</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga97d7b1b78ef8976a6e271cee4be211e2"><div class="ttname"><a href="group___a_d_c.html#ga97d7b1b78ef8976a6e271cee4be211e2">adcSTM32EnableTS</a></div><div class="ttdeci">void adcSTM32EnableTS(ADCDriver *adcp)</div><div class="ttdoc">Enables the TSEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00923">hal_adc_lld.c:923</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga3d7c4ffd3dd1d89429cf253a7c1177c9"><div class="ttname"><a href="group___a_d_c.html#ga3d7c4ffd3dd1d89429cf253a7c1177c9">ADCD4</a></div><div class="ttdeci">ADCDriver ADCD4</div><div class="ttdoc">ADC4 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00091">hal_adc_lld.c:91</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a0cf443bb234f4199514687e3a01ae313"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a0cf443bb234f4199514687e3a01ae313">ADCConversionGroup::error_cb</a></div><div class="ttdeci">adcerrorcallback_t error_cb</div><div class="ttdoc">Error callback or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00666">hal_adc_lld.h:666</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aace5ced220124134d5f9a07afad73d7e"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aace5ced220124134d5f9a07afad73d7e">ADCConversionGroup::num_channels</a></div><div class="ttdeci">adc_channels_num_t num_channels</div><div class="ttdoc">Number of the analog channels belonging to the conversion group. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00658">hal_adc_lld.h:658</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a8ad340e1778ebae5153d0de8f3fdb301">ADC_ERR_OVERFLOW</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00612">hal_adc_lld.h:612</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga846a9eca7d0cf63206680e49deb513ec"><div class="ttname"><a href="group___a_d_c.html#ga846a9eca7d0cf63206680e49deb513ec">adc_channels_num_t</a></div><div class="ttdeci">uint16_t adc_channels_num_t</div><div class="ttdoc">Channels number in a conversion group. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00603">hal_adc_lld.h:603</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaf59779cc8853b340ff8b3aadad35c49d"><div class="ttname"><a href="group___a_d_c.html#gaf59779cc8853b340ff8b3aadad35c49d">adccallback_t</a></div><div class="ttdeci">void(* adccallback_t)(ADCDriver *adcp, adcsample_t *buffer, size_t n)</div><div class="ttdoc">ADC notification callback type. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00631">hal_adc_lld.h:631</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga53d8359df2d5d1c5bef4e4684a63c127"><div class="ttname"><a href="group___a_d_c.html#ga53d8359df2d5d1c5bef4e4684a63c127">ADCD2</a></div><div class="ttdeci">ADCDriver ADCD2</div><div class="ttdoc">ADC2 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00081">hal_adc_lld.c:81</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga16ce41e3fdca5b04f046f1e9099f3e92"><div class="ttname"><a href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">adc_lld_stop_conversion</a></div><div class="ttdeci">void adc_lld_stop_conversion(ADCDriver *adcp)</div><div class="ttdoc">Stops an ongoing conversion. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00877">hal_adc_lld.c:877</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html"><div class="ttname"><a href="struct_a_d_c_driver.html">ADCDriver</a></div><div class="ttdoc">Structure representing an ADC driver. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00734">hal_adc_lld.h:734</a></div></div>
<div class="ttc" id="group___a_d_c_html_gad7c4466a470c012a735c6dc9a9c7e352"><div class="ttname"><a href="group___a_d_c.html#gad7c4466a470c012a735c6dc9a9c7e352">adcSTM32DisableTS</a></div><div class="ttdeci">void adcSTM32DisableTS(ADCDriver *adcp)</div><div class="ttdoc">Disables the TSEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00938">hal_adc_lld.c:938</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aa3e4f4edf987df28887a396677c7435b"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aa3e4f4edf987df28887a396677c7435b">ADCConversionGroup::ccr</a></div><div class="ttdeci">uint32_t ccr</div><div class="ttdoc">ADC CCR register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00697">hal_adc_lld.h:697</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_af0b0f878ed0a0769df8ca74beb5094c5"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#af0b0f878ed0a0769df8ca74beb5094c5">ADCConversionGroup::cfgr2</a></div><div class="ttdeci">uint32_t cfgr2</div><div class="ttdoc">ADC CFGR2 register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00686">hal_adc_lld.h:686</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_aa73eb9b71f826dbf9a4a8d9f66e01ec0"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#aa73eb9b71f826dbf9a4a8d9f66e01ec0">ADCConversionGroup::circular</a></div><div class="ttdeci">bool circular</div><div class="ttdoc">Enables the circular buffer mode for the group. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00654">hal_adc_lld.h:654</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga402656e718696a9df6b0a7b9fb72b1cc"><div class="ttname"><a href="group___a_d_c.html#ga402656e718696a9df6b0a7b9fb72b1cc">adcerrorcallback_t</a></div><div class="ttdeci">void(* adcerrorcallback_t)(ADCDriver *adcp, adcerror_t err)</div><div class="ttdoc">ADC error callback type. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00640">hal_adc_lld.h:640</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a4e1ca355fe7a3acce913c445201ec512"><div class="ttname"><a href="struct_a_d_c_driver.html#a4e1ca355fe7a3acce913c445201ec512">ADCDriver::state</a></div><div class="ttdeci">adcstate_t state</div><div class="ttdoc">Driver state. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00738">hal_adc_lld.h:738</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaa175efaa60d8a83f9f80359ef8ff3268"><div class="ttname"><a href="group___a_d_c.html#gaa175efaa60d8a83f9f80359ef8ff3268">adcSTM32EnableVREF</a></div><div class="ttdeci">void adcSTM32EnableVREF(ADCDriver *adcp)</div><div class="ttdoc">Enables the VREFEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00893">hal_adc_lld.c:893</a></div></div>
<div class="ttc" id="structstm32__dma__stream__t_html"><div class="ttname"><a href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a></div><div class="ttdoc">STM32 DMA stream descriptor structure. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00228">stm32_dma.h:228</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_ga532eee526cef4cd5bcaa8486bec2c801"><div class="ttname"><a href="group___o_s_a_l.html#ga532eee526cef4cd5bcaa8486bec2c801">thread_reference_t</a></div><div class="ttdeci">void * thread_reference_t</div><div class="ttdoc">Type of a thread reference. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00180">osal.h:180</a></div></div>
<div class="ttc" id="group___a_d_c_html_gac232ced5da9f2b4f5d5adf499c7cb745"><div class="ttname"><a href="group___a_d_c.html#gac232ced5da9f2b4f5d5adf499c7cb745">adcsample_t</a></div><div class="ttdeci">uint16_t adcsample_t</div><div class="ttdoc">ADC sample data type. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00595">hal_adc_lld.h:595</a></div></div>
<div class="ttc" id="struct_a_d_c_conversion_group_html_a65bb2e3a0ccd7e9a91e78b9df56512f6"><div class="ttname"><a href="struct_a_d_c_conversion_group.html#a65bb2e3a0ccd7e9a91e78b9df56512f6">ADCConversionGroup::cfgr</a></div><div class="ttdeci">uint32_t cfgr</div><div class="ttdoc">ADC CFGR register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00676">hal_adc_lld.h:676</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_af5f917286b768a6dd1d042a6b531f16f"><div class="ttname"><a href="struct_a_d_c_driver.html#af5f917286b768a6dd1d042a6b531f16f">ADCDriver::mutex</a></div><div class="ttdeci">mutex_t mutex</div><div class="ttdoc">Mutex protecting the peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00765">hal_adc_lld.h:765</a></div></div>
<div class="ttc" id="group___a_d_c_html_gaa9c1fde6492d5daed8ca97c7aba5670f"><div class="ttname"><a href="group___a_d_c.html#gaa9c1fde6492d5daed8ca97c7aba5670f">adcSTM32DisableVBAT</a></div><div class="ttdeci">void adcSTM32DisableVBAT(ADCDriver *adcp)</div><div class="ttdoc">Disables the VBATEN bit. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00968">hal_adc_lld.c:968</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga5f4152006602b187c745bb32f915d679"><div class="ttname"><a href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">adc_lld_stop</a></div><div class="ttdeci">void adc_lld_stop(ADCDriver *adcp)</div><div class="ttdoc">Deactivates the ADC peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00697">hal_adc_lld.c:697</a></div></div>
<div class="ttc" id="group___a_d_c_html_gafc76205eb4ee605e94eec9edee44830b"><div class="ttname"><a href="group___a_d_c.html#gafc76205eb4ee605e94eec9edee44830b">ADCD1</a></div><div class="ttdeci">ADCDriver ADCD1</div><div class="ttdoc">ADC1 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00076">hal_adc_lld.c:76</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a757e1f1c70a69e1364e61b6aeec6804c"><div class="ttname"><a href="struct_a_d_c_driver.html#a757e1f1c70a69e1364e61b6aeec6804c">ADCDriver::dmastp</a></div><div class="ttdeci">const stm32_dma_stream_t * dmastp</div><div class="ttdoc">Pointer to associated DMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00788">hal_adc_lld.h:788</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga2bfcc655059180451273682ca7e0068c"><div class="ttname"><a href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c">adc_lld_init</a></div><div class="ttdeci">void adc_lld_init(void)</div><div class="ttdoc">Low level ADC driver initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00442">hal_adc_lld.c:442</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a55a49f5324e4a6d0c3bcb0255409f5fb"><div class="ttname"><a href="struct_a_d_c_driver.html#a55a49f5324e4a6d0c3bcb0255409f5fb">ADCDriver::adcc</a></div><div class="ttdeci">ADC_Common_TypeDef * adcc</div><div class="ttdoc">Pointer to the common ADCx_y registers block. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00784">hal_adc_lld.h:784</a></div></div>
<div class="ttc" id="group___a_d_c_html_gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6"><div class="ttname"><a href="group___a_d_c.html#gga13ec955b8541fff412684213a5e24443a727e3dacbd48bd0d098a35b7e1a1faa6">ADC_ERR_DMAFAILURE</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00611">hal_adc_lld.h:611</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a2235a9a25f9ec5616e22589bdef96583"><div class="ttname"><a href="struct_a_d_c_driver.html#a2235a9a25f9ec5616e22589bdef96583">ADCDriver::depth</a></div><div class="ttdeci">size_t depth</div><div class="ttdoc">Current samples buffer depth or 0. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00750">hal_adc_lld.h:750</a></div></div>
<div class="ttc" id="struct_a_d_c_config_html"><div class="ttname"><a href="struct_a_d_c_config.html">ADCConfig</a></div><div class="ttdoc">Driver configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00724">hal_adc_lld.h:724</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_ga8250bc58df6e4e18b2402823f6b95922"><div class="ttname"><a href="group___o_s_a_l.html#ga8250bc58df6e4e18b2402823f6b95922">mutex_t</a></div><div class="ttdeci">uint32_t mutex_t</div><div class="ttdoc">Type of a mutex. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00223">osal.h:223</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a00fc709650e1daa75203c0e7efc7760a"><div class="ttname"><a href="struct_a_d_c_driver.html#a00fc709650e1daa75203c0e7efc7760a">ADCDriver::adcm</a></div><div class="ttdeci">ADC_TypeDef * adcm</div><div class="ttdoc">Pointer to the master ADCx registers block. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00774">hal_adc_lld.h:774</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a80ae7b801b9645776e22e7dd40e8352f"><div class="ttname"><a href="struct_a_d_c_driver.html#a80ae7b801b9645776e22e7dd40e8352f">ADCDriver::samples</a></div><div class="ttdeci">adcsample_t * samples</div><div class="ttdoc">Current samples buffer pointer or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00746">hal_adc_lld.h:746</a></div></div>
<div class="ttc" id="struct_a_d_c_config_html_ab50cb2684f9754f2aeb9653756c3fcdc"><div class="ttname"><a href="struct_a_d_c_config.html#ab50cb2684f9754f2aeb9653756c3fcdc">ADCConfig::difsel</a></div><div class="ttdeci">uint32_t difsel</div><div class="ttdoc">ADC DIFSEL register initialization data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00728">hal_adc_lld.h:728</a></div></div>
<div class="ttc" id="group___a_d_c_html_ga5a23ece28ce81cc00e2ddb614d656339"><div class="ttname"><a href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion</a></div><div class="ttdeci">void adc_lld_start_conversion(ADCDriver *adcp)</div><div class="ttdoc">Starts an ADC conversion. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8c_source.html#l00786">hal_adc_lld.c:786</a></div></div>
<div class="ttc" id="struct_a_d_c_driver_html_a18fc468f61acef56d12185ac8b35dc28"><div class="ttname"><a href="struct_a_d_c_driver.html#a18fc468f61acef56d12185ac8b35dc28">ADCDriver::config</a></div><div class="ttdeci">const ADCConfig * config</div><div class="ttdoc">Current configuration data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__adc__lld_8h_source.html#l00742">hal_adc_lld.h:742</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_f80bc3dd223b72d1d49f21e0035dc5e4.html">alex</a></li><li class="navelem"><a class="el" href="dir_22cd421655961df35307445372924111.html">DEV</a></li><li class="navelem"><a class="el" href="dir_32ea984c947d1eccd2c9d12860af69d9.html">STM32</a></li><li class="navelem"><a class="el" href="dir_37edc49dec79a8e0742fe959f71b5779.html">CHIBIOS</a></li><li class="navelem"><a class="el" href="dir_4c5ba9d77de38bb2a7968a864d95c47b.html">chibios_svn_mirror</a></li><li class="navelem"><a class="el" href="dir_f4ae0a31188d25a06522f7787dfa2dbc.html">os</a></li><li class="navelem"><a class="el" href="dir_aa9517135aa479eaaafdf8df477efa31.html">hal</a></li><li class="navelem"><a class="el" href="dir_92727968ccacb9925a09d76717894883.html">ports</a></li><li class="navelem"><a class="el" href="dir_9be6a915d424124b901ffb9461a23881.html">STM32</a></li><li class="navelem"><a class="el" href="dir_a27336da34095bc1c7efd7ed187205b1.html">LLD</a></li><li class="navelem"><a class="el" href="dir_a17e45036ac56f2c5fee5a69504559cc.html">ADCv3</a></li><li class="navelem"><a class="el" href="hal__adc__lld_8h.html">hal_adc_lld.h</a></li>
    <li class="footer">Generated on Fri Mar 15 2019 10:29:42 for ChibiOS/HAL for STM32F3xx by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
