#Build: Fabric Compiler 2020.3-SP3.1, Build 67625, Jan 05 04:16 2021
#Install: C:\pango\PDS_2020.3-SP3.1-ads\bin
#Application name: pds_shell.exe
#OS: Windows 7 6.1.7600
#Hostname: LAPTOP-33JRCVKD
Generated by Fabric Compiler (version 2020.3-SP3.1 build 67625) at Fri Mar 26 11:17:53 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: Timing-3016: Can't find the source timing data for clock 'pclk', please check the path from source clock 'clk_in_50m' to object 'u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1'.
C: Timing-3016: Can't find the source timing data for clock 'axi_clk0', please check the path from source clock 'clk_in_50m' to object 'u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2'.
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L1' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L1' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L1' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L1' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L1' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L1' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L1' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L1' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi1_miso' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-SP3.1 <build 67625>)
| Date         : Fri Mar 26 11:18:12 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 9           0  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4050           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               108           1  {ex_clk/opit_0_inv/Q u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          500.000      {0 250}        Generated (system_internal_clock)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          100.000      {0 50}         Generated (system_internal_clock)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          200.000      {0 100}        Generated (system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_50m                  50.000 MHz     293.600 MHz         20.000          3.406         16.594
 pclk                        50.000 MHz     121.832 MHz         20.000          8.208         11.792
 axi_clk0                   100.000 MHz     119.374 MHz         10.000          8.377          1.623
 rx_clki_Inferred             1.000 MHz     164.420 MHz       1000.000          6.082        993.918
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                             10.000 MHz    1360.544 MHz        100.000          0.735         99.265
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                  16.594       0.000              0             29
 pclk                   pclk                        11.792       0.000              0            471
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        14.563       0.000              0             10
 axi_clk0               axi_clk0                     1.623       0.000              0          15386
 rx_clki_Inferred       rx_clki_Inferred           993.918       0.000              0           1450
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                    99.265       0.000              0             48
 pclk                   system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    15.304       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                   0.894       0.000              0             29
 pclk                   pclk                         0.344       0.000              0            471
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.168       0.000              0             10
 axi_clk0               axi_clk0                     0.009       0.000              0          15386
 rx_clki_Inferred       rx_clki_Inferred             0.199       0.000              0           1450
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.249       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        16.368       0.000              0            128
 axi_clk0               axi_clk0                     5.139       0.000              0           3810
 pclk                   axi_clk0                     5.127       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.517       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.658       0.000              0            128
 axi_clk0               axi_clk0                     0.461       0.000              0           3810
 pclk                   axi_clk0                     2.714       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             0.851       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m                                          9.291       0.000              0              9
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4050
 rx_clki_Inferred                                  498.376       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                   246.734       0.000              0              1
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                    49.142       0.000              0             21
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    98.320       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                  17.217       0.000              0             29
 pclk                   pclk                        12.916       0.000              0            471
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        15.362       0.000              0             10
 axi_clk0               axi_clk0                     2.856       0.000              0          15386
 rx_clki_Inferred       rx_clki_Inferred           995.207       0.000              0           1450
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                    99.350       0.000              0             48
 pclk                   system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    15.822       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                   0.801       0.000              0             29
 pclk                   pclk                         0.318       0.000              0            471
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.233       0.000              0             10
 axi_clk0               axi_clk0                     0.085       0.000              0          15386
 rx_clki_Inferred       rx_clki_Inferred             0.242       0.000              0           1450
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.194       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.161       0.000              0            128
 axi_clk0               axi_clk0                     6.002       0.000              0           3810
 pclk                   axi_clk0                     5.996       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           997.227       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.613       0.000              0            128
 axi_clk0               axi_clk0                     0.423       0.000              0           3810
 pclk                   axi_clk0                     2.564       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             0.808       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m                                          9.658       0.000              0              9
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4050
 rx_clki_Inferred                                  498.418       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                   246.811       0.000              0              1
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                    49.136       0.000              0             21
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    98.344       0.000              0              1
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : temp_counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ex_clk/opit_0_inv/D
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.711
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.814       4.378         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.261       4.639 r       temp_counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.415       5.054         temp_counter[0]  
                                                         0.276       5.330 f       N3_1/gateop_A2/Cout
                                                         0.000       5.330         _N605            
 CLMA_58_36/Y3                     td                    0.380       5.710 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.417       6.127         N3[3]            
 CLMA_58_32/Y0                     td                    0.164       6.291 r       N204_6/gateop_perm/Z
                                   net (fanout=6)        0.587       6.878         _N24799          
 CLMA_58_48/Y2                     td                    0.384       7.262 r       ex_clk_ce_mux[0]/gateop_perm/Z
                                   net (fanout=1)        0.336       7.598         _N23333          
 CLMA_58_52/M0                                                             r       ex_clk/opit_0_inv/D

 Data arrival time                                                   7.598         Logic Levels: 3  
                                                                                   Logic: 1.465ns(45.497%), Route: 1.755ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.519      23.711         ntclkbufg_1      
 CLMA_58_52/CLK                                                            r       ex_clk/opit_0_inv/CLK
 clock pessimism                                         0.598      24.309                          
 clock uncertainty                                      -0.050      24.259                          

 Setup time                                             -0.067      24.192                          

 Data required time                                                 24.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.192                          
 Data arrival time                                                  -7.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.594                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.814       4.378         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.261       4.639 r       temp_counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.415       5.054         temp_counter[0]  
                                                         0.276       5.330 f       N3_1/gateop_A2/Cout
                                                         0.000       5.330         _N605            
 CLMA_58_36/Y3                     td                    0.380       5.710 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.417       6.127         N3[3]            
 CLMA_58_32/Y0                     td                    0.164       6.291 r       N204_6/gateop_perm/Z
                                   net (fanout=6)        0.450       6.741         _N24799          
 CLMS_54_41/Y0                     td                    0.214       6.955 r       N204inv/gateop_perm/Z
                                   net (fanout=4)        0.424       7.379         N204_inv         
 CLMS_54_37/C1                                                             r       temp_counter[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.379         Logic Levels: 3  
                                                                                   Logic: 1.295ns(43.152%), Route: 1.706ns(56.848%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.536      23.728         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650      24.378                          
 clock uncertainty                                      -0.050      24.328                          

 Setup time                                             -0.251      24.077                          

 Data required time                                                 24.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.077                          
 Data arrival time                                                  -7.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.698                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[1]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.814       4.378         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.261       4.639 r       temp_counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.415       5.054         temp_counter[0]  
                                                         0.276       5.330 f       N3_1/gateop_A2/Cout
                                                         0.000       5.330         _N605            
 CLMA_58_36/Y3                     td                    0.380       5.710 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.417       6.127         N3[3]            
 CLMA_58_32/Y0                     td                    0.164       6.291 r       N204_6/gateop_perm/Z
                                   net (fanout=6)        0.450       6.741         _N24799          
 CLMS_54_41/Y0                     td                    0.214       6.955 r       N204inv/gateop_perm/Z
                                   net (fanout=4)        0.424       7.379         N204_inv         
 CLMS_54_37/B1                                                             r       temp_counter[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.379         Logic Levels: 3  
                                                                                   Logic: 1.295ns(43.152%), Route: 1.706ns(56.848%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.536      23.728         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650      24.378                          
 clock uncertainty                                      -0.050      24.328                          

 Setup time                                             -0.240      24.088                          

 Data required time                                                 24.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.088                          
 Data arrival time                                                  -7.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.709                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.378
  Launch Clock Delay      :  3.728
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.536       3.728         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q3                     tco                   0.223       3.951 f       temp_counter[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       4.139         temp_counter[3]  
 CLMA_58_36/Y3                     td                    0.226       4.365 f       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.174       4.539         N3[3]            
 CLMS_54_37/D4                                                             f       temp_counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.539         Logic Levels: 1  
                                                                                   Logic: 0.449ns(55.364%), Route: 0.362ns(44.636%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.814       4.378         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.650       3.728                          
 clock uncertainty                                       0.000       3.728                          

 Hold time                                              -0.083       3.645                          

 Data required time                                                  3.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.645                          
 Data arrival time                                                  -4.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.894                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[1]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.378
  Launch Clock Delay      :  3.728
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.536       3.728         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q1                     tco                   0.223       3.951 f       temp_counter[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       4.139         temp_counter[1]  
 CLMA_58_36/Y1                     td                    0.226       4.365 f       N3_1/gateop_A2/Y1
                                   net (fanout=2)        0.174       4.539         N3[1]            
 CLMS_54_37/B4                                                             f       temp_counter[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.539         Logic Levels: 1  
                                                                                   Logic: 0.449ns(55.364%), Route: 0.362ns(44.636%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.814       4.378         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.650       3.728                          
 clock uncertainty                                       0.000       3.728                          

 Hold time                                              -0.084       3.644                          

 Data required time                                                  3.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.644                          
 Data arrival time                                                  -4.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.895                          
====================================================================================================

====================================================================================================

Startpoint  : ex_clk/opit_0_inv/CLK
Endpoint    : ex_clk/opit_0_inv/D
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.361
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.519       3.711         ntclkbufg_1      
 CLMA_58_52/CLK                                                            r       ex_clk/opit_0_inv/CLK

 CLMA_58_52/Q0                     tco                   0.223       3.934 f       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.244       4.178         ex_clk           
 CLMA_58_48/Y2                     td                    0.235       4.413 f       ex_clk_ce_mux[0]/gateop_perm/Z
                                   net (fanout=1)        0.235       4.648         _N23333          
 CLMA_58_52/M0                                                             f       ex_clk/opit_0_inv/D

 Data arrival time                                                   4.648         Logic Levels: 1  
                                                                                   Logic: 0.458ns(48.879%), Route: 0.479ns(51.121%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.797       4.361         ntclkbufg_1      
 CLMA_58_52/CLK                                                            r       ex_clk/opit_0_inv/CLK
 clock pessimism                                        -0.650       3.711                          
 clock uncertainty                                       0.000       3.711                          

 Hold time                                              -0.016       3.695                          

 Data required time                                                  3.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.695                          
 Data arrival time                                                  -4.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.953                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/L1
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.941
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.829       2.306         ntclkbufg_2      
 CLMA_30_149/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/CLK

 CLMA_30_149/Q0                    tco                   0.261       2.567 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/Q
                                   net (fanout=4)        0.813       3.380         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [1]
                                                         0.276       3.656 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_2/gateop_A2/Cout
                                                         0.000       3.656         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1733
 CLMA_38_144/Y2                    td                    0.198       3.854 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_4/gateop_A2/Y0
                                   net (fanout=1)        2.778       6.632         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N458 [3]
                                                         0.387       7.019 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_0/gateop_A2/Cout
                                                         0.000       7.019         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [2]
 CLMA_38_152/Y3                    td                    0.340       7.359 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_2/gateop_A2/Y1
                                   net (fanout=1)        2.464       9.823         _N3              
 CLMA_30_84/A1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.823         Logic Levels: 2  
                                                                                   Logic: 1.462ns(19.449%), Route: 6.055ns(80.551%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.536      21.941         ntclkbufg_2      
 CLMA_30_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.072      22.013                          
 clock uncertainty                                      -0.150      21.863                          

 Setup time                                             -0.248      21.615                          

 Data required time                                                 21.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.615                          
 Data arrival time                                                  -9.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.941
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.829       2.306         ntclkbufg_2      
 CLMA_30_149/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/CLK

 CLMA_30_149/Q1                    tco                   0.261       2.567 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/Q
                                   net (fanout=3)        1.953       4.520         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [3]
 CLMA_38_156/COUT                  td                    0.161       4.681 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.681         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [4]
 CLMA_38_160/Y1                    td                    0.381       5.062 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        1.442       6.504         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N467 [5]
 CLMA_30_152/Y3                    td                    0.403       6.907 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.lt_2/gateop_A2/Y1
                                   net (fanout=1)        2.236       9.143         _N4              
 CLMA_30_84/A4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.143         Logic Levels: 3  
                                                                                   Logic: 1.206ns(17.639%), Route: 5.631ns(82.361%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.536      21.941         ntclkbufg_2      
 CLMA_30_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.072      22.013                          
 clock uncertainty                                      -0.150      21.863                          

 Setup time                                             -0.130      21.733                          

 Data required time                                                 21.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.733                          
 Data arrival time                                                  -9.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.590                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.977
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.820       2.297         ntclkbufg_2      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_42_24/Q0                     tco                   0.261       2.558 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.836       3.394         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_40/Y3                     td                    0.381       3.775 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.419       4.194         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24336
 CLMA_26_36/Y0                     td                    0.164       4.358 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.422       4.780         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_40/Y2                     td                    0.165       4.945 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_4/gateop_perm/Z
                                   net (fanout=40)       0.870       5.815         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19696
 CLMA_54_36/Y0                     td                    0.282       6.097 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        1.014       7.111         u_DDR3/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                   7.111         Logic Levels: 4  
                                                                                   Logic: 1.253ns(26.028%), Route: 3.561ns(73.972%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      21.977         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.298      22.275                          
 clock uncertainty                                      -0.150      22.125                          

 Setup time                                             -1.792      20.333                          

 Data required time                                                 20.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.333                          
 Data arrival time                                                  -7.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  1.960
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.555       1.960         ntclkbufg_2      
 CLMA_38_140/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK

 CLMA_38_140/Q2                    tco                   0.224       2.184 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/Q
                                   net (fanout=3)        0.141       2.325         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [3]
 CLMS_38_141/M2                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/D

 Data arrival time                                                   2.325         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.833       2.310         ntclkbufg_2      
 CLMS_38_141/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/CLK
 clock pessimism                                        -0.317       1.993                          
 clock uncertainty                                       0.000       1.993                          

 Hold time                                              -0.012       1.981                          

 Data required time                                                  1.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.981                          
 Data arrival time                                                  -2.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d2/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.289
  Launch Clock Delay      :  1.939
  Clock Pessimism Removal :  -0.350

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       1.939         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK

 CLMA_26_80/Q2                     tco                   0.224       2.163 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/Q
                                   net (fanout=1)        0.137       2.300         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1
 CLMA_26_80/M2                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d2/opit_0_inv/D

 Data arrival time                                                   2.300         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       2.289         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d2/opit_0_inv/CLK
 clock pessimism                                        -0.350       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Hold time                                              -0.012       1.927                          

 Data required time                                                  1.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.927                          
 Data arrival time                                                  -2.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.270
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.350

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       1.920         ntclkbufg_2      
 CLMS_38_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMS_38_49/Q1                     tco                   0.224       2.144 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       2.282         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0]
 CLMS_38_49/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   2.282         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.793       2.270         ntclkbufg_2      
 CLMS_38_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.350       1.920                          
 clock uncertainty                                       0.000       1.920                          

 Hold time                                              -0.012       1.908                          

 Data required time                                                  1.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.908                          
 Data arrival time                                                  -2.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  2.467
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133       1.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.467         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.467         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404       3.871 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.167       5.038         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_52/Y3                     td                    0.377       5.415 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.261       5.676         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_38_52/Y2                     td                    0.284       5.960 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.419       6.379         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24244
 CLMA_42_52/Y1                     td                    0.169       6.548 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.377       6.925         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_38_53/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.925         Logic Levels: 3  
                                                                                   Logic: 2.234ns(50.112%), Route: 2.224ns(49.888%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.510      21.915         ntclkbufg_2      
 CLMS_38_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.915                          
 clock uncertainty                                      -0.150      21.765                          

 Setup time                                             -0.277      21.488                          

 Data required time                                                 21.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.488                          
 Data arrival time                                                  -6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  2.467
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133       1.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.467         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.467         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404       3.871 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.167       5.038         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_52/Y3                     td                    0.377       5.415 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.261       5.676         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_38_52/Y2                     td                    0.284       5.960 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.419       6.379         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24244
 CLMA_42_52/Y1                     td                    0.169       6.548 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.377       6.925         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_38_53/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.925         Logic Levels: 3  
                                                                                   Logic: 2.234ns(50.112%), Route: 2.224ns(49.888%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.510      21.915         ntclkbufg_2      
 CLMS_38_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.915                          
 clock uncertainty                                      -0.150      21.765                          

 Setup time                                             -0.277      21.488                          

 Data required time                                                 21.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.488                          
 Data arrival time                                                  -6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  2.467
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133       1.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.467         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.467         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404       3.871 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.167       5.038         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_52/Y3                     td                    0.377       5.415 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.261       5.676         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_38_52/Y2                     td                    0.284       5.960 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.419       6.379         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24244
 CLMA_42_52/Y1                     td                    0.169       6.548 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.377       6.925         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_38_53/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.925         Logic Levels: 3  
                                                                                   Logic: 2.234ns(50.112%), Route: 2.224ns(49.888%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.510      21.915         ntclkbufg_2      
 CLMS_38_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.915                          
 clock uncertainty                                      -0.150      21.765                          

 Setup time                                             -0.277      21.488                          

 Data required time                                                 21.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.488                          
 Data arrival time                                                  -6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.289
  Launch Clock Delay      :  2.045
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912       0.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.045         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.045         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030       3.075 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.406       3.481         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_81/C0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.481         Logic Levels: 0  
                                                                                   Logic: 1.030ns(71.727%), Route: 0.406ns(28.273%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       2.289         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.289                          
 clock uncertainty                                       0.150       2.439                          

 Hold time                                              -0.126       2.313                          

 Data required time                                                  2.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.313                          
 Data arrival time                                                  -3.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.289
  Launch Clock Delay      :  2.045
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912       0.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.045         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.045         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030       3.075 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.476       3.551         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_81/A0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.551         Logic Levels: 0  
                                                                                   Logic: 1.030ns(68.393%), Route: 0.476ns(31.607%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       2.289         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.289                          
 clock uncertainty                                       0.150       2.439                          

 Hold time                                              -0.125       2.314                          

 Data required time                                                  2.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.314                          
 Data arrival time                                                  -3.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.289
  Launch Clock Delay      :  2.045
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912       0.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.045         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.045         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092       3.137 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.606       3.743         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_80/M1                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                   3.743         Logic Levels: 0  
                                                                                   Logic: 1.092ns(64.311%), Route: 0.606ns(35.689%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       2.289         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       2.289                          
 clock uncertainty                                       0.150       2.439                          

 Hold time                                              -0.016       2.423                          

 Data required time                                                  2.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.423                          
 Data arrival time                                                  -3.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L2
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.928
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.825       2.302         ntclkbufg_3      
 DRM_62_144/CLKB[1]                                                        r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_62_144/QA1[8]                 tco                   2.045       4.347 r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[8]
                                   net (fanout=8)        1.014       5.361         ethernet_fifo_rd_data[8]
 CLMA_70_108/Y0                    td                    0.164       5.525 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/N224_1/gateop_perm/Z
                                   net (fanout=2)        0.850       6.375         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/wr_en_rx_lose_en
                                                         0.387       6.762 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.762         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1285
 CLMA_78_72/COUT                   td                    0.097       6.859 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.859         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/_N1287
 CLMA_78_76/Y1                     td                    0.381       7.240 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wptr[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.649       7.889         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMA_70_56/Y1                     td                    0.169       8.058 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.636       8.694         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wwptr [5]
                                                         0.281       8.975 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_1/gateop_A2/Cout
                                                         0.000       8.975         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [2]
 CLMS_78_57/COUT                   td                    0.097       9.072 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.072         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [4]
                                                         0.060       9.132 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_5/gateop_A2/Cout
                                                         0.000       9.132         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.co [6]
 CLMS_78_65/Y3                     td                    0.380       9.512 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N43.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.371       9.883         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/N133 [7]
 CLMA_70_65/D2                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   9.883         Logic Levels: 6  
                                                                                   Logic: 4.061ns(53.568%), Route: 3.520ns(46.432%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.523      11.928         ntclkbufg_3      
 CLMA_70_65/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_FIFO/U_ipml_fifo_RX_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.072      12.000                          
 clock uncertainty                                      -0.150      11.850                          

 Setup time                                             -0.344      11.506                          

 Data required time                                                 11.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.506                          
 Data arrival time                                                  -9.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.973
  Launch Clock Delay      :  2.303
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       2.303         ntclkbufg_3      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_34_208/QA1[1]                 tco                   2.045       4.348 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.719       5.067         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.438       5.505 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       5.505         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_46_204/COUT                  td                    0.097       5.602 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.602         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060       5.662 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       5.662         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_46_208/COUT                  td                    0.097       5.759 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.759         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_46_212/Y1                    td                    0.340       6.099 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.425       6.524         _N17             
 CLMA_50_213/Y3                    td                    0.169       6.693 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.263       6.956         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_213/Y2                    td                    0.165       7.121 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop/F
                                   net (fanout=1)        0.450       7.571         u_integration_kit_dbg/u_ahb_mux/_N25177
 CLMA_46_200/Y2                    td                    0.165       7.736 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=105)      0.846       8.582         HREADY           
 CLMA_50_161/Y1                    td                    0.169       8.751 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[8]/gateop_perm/Z
                                   net (fanout=1)        0.262       9.013         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5231
 CLMA_50_160/Y0                    td                    0.164       9.177 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[8]/gateop_perm/Z
                                   net (fanout=5)        1.060      10.237         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [8]
 DRM_34_104/ADB_CAS                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS

 Data arrival time                                                  10.237         Logic Levels: 8  
                                                                                   Logic: 3.909ns(49.269%), Route: 4.025ns(50.731%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.568      11.973         ntclkbufg_3      
 DRM_34_104/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.072      12.045                          
 clock uncertainty                                      -0.150      11.895                          

 Setup time                                             -0.022      11.873                          

 Data required time                                                 11.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.873                          
 Data arrival time                                                 -10.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_3/gateop/WE
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  2.303
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.826       2.303         ntclkbufg_3      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_34_208/QA1[1]                 tco                   2.045       4.348 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.719       5.067         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.438       5.505 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       5.505         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_46_204/COUT                  td                    0.097       5.602 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.602         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060       5.662 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       5.662         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_46_208/COUT                  td                    0.097       5.759 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.759         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_46_212/Y1                    td                    0.340       6.099 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.425       6.524         _N17             
 CLMA_50_213/Y3                    td                    0.169       6.693 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.263       6.956         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_213/Y2                    td                    0.165       7.121 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop/F
                                   net (fanout=1)        0.450       7.571         u_integration_kit_dbg/u_ahb_mux/_N25177
 CLMA_46_200/Y2                    td                    0.165       7.736 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=105)      0.648       8.384         HREADY           
 CLMA_42_205/Y2                    td                    0.165       8.549 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99/gateop_perm/Z
                                   net (fanout=16)       1.012       9.561         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N99
 CLMA_42_177/Y2                    td                    0.165       9.726 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_3_we_2/gateop_perm/Z
                                   net (fanout=2)        0.256       9.982         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/_N2104
 CLMS_38_177/RS                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_3/gateop/WE

 Data arrival time                                                   9.982         Logic Levels: 8  
                                                                                   Logic: 3.906ns(50.866%), Route: 3.773ns(49.134%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.510      11.915         ntclkbufg_3      
 CLMS_38_177/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_3/gateop/WCLK
 clock pessimism                                         0.298      12.213                          
 clock uncertainty                                      -0.150      12.063                          

 Setup time                                             -0.435      11.628                          

 Data required time                                                 11.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.628                          
 Data arrival time                                                  -9.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_2/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.270
  Launch Clock Delay      :  1.923
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.518       1.923         ntclkbufg_3      
 CLMA_50_196/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_196/Q2                    tco                   0.223       2.146 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=67)       0.237       2.383         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_46_197/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_2/gateop/M2

 Data arrival time                                                   2.383         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.793       2.270         ntclkbufg_3      
 CLMS_46_197/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_2/gateop/WCLK
 clock pessimism                                        -0.298       1.972                          
 clock uncertainty                                       0.000       1.972                          

 Hold time                                               0.402       2.374                          

 Data required time                                                  2.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.374                          
 Data arrival time                                                  -2.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_2/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.270
  Launch Clock Delay      :  1.923
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.518       1.923         ntclkbufg_3      
 CLMA_50_196/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_196/Q2                    tco                   0.223       2.146 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=67)       0.237       2.383         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_46_197/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_2/gateop/M2

 Data arrival time                                                   2.383         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.793       2.270         ntclkbufg_3      
 CLMS_46_197/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_2/gateop/WCLK
 clock pessimism                                        -0.298       1.972                          
 clock uncertainty                                       0.000       1.972                          

 Hold time                                               0.402       2.374                          

 Data required time                                                  2.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.374                          
 Data arrival time                                                  -2.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.285
  Launch Clock Delay      :  1.923
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.518       1.923         ntclkbufg_3      
 CLMA_50_196/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_50_196/Q0                    tco                   0.223       2.146 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.370       2.516         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_46_209/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M1

 Data arrival time                                                   2.516         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.605%), Route: 0.370ns(62.395%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.808       2.285         ntclkbufg_3      
 CLMS_46_209/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/WCLK
 clock pessimism                                        -0.298       1.987                          
 clock uncertainty                                       0.000       1.987                          

 Hold time                                               0.402       2.389                          

 Data required time                                                  2.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.389                          
 Data arrival time                                                  -2.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.502
  Launch Clock Delay      :  6.441
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.821       6.441         rx_clki_clkbufg  
 CLMA_146_205/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK

 CLMA_146_205/Q0                   tco                   0.261       6.702 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.754       7.456         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [15]
 CLMA_134_208/Y0                   td                    0.164       7.620 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.261       7.881         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23748
 CLMS_134_209/Y1                   td                    0.169       8.050 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=1)        0.419       8.469         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23751
 CLMA_138_213/Y1                   td                    0.169       8.638 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/gateop_perm/Z
                                   net (fanout=29)       0.746       9.384         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20122
 CLMS_142_213/Y2                   td                    0.284       9.668 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_2/gateop/F
                                   net (fanout=1)        0.889      10.557         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [2]
                                                         0.281      10.838 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000      10.838         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMA_138_225/COUT                 td                    0.097      10.935 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.935         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.060      10.995 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      10.995         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_138_229/Y3                   td                    0.340      11.335 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.757      12.092         _N27             
 CLMA_138_228/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  12.092         Logic Levels: 6  
                                                                                   Logic: 1.825ns(32.295%), Route: 3.826ns(67.705%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.567    1005.502         rx_clki_clkbufg  
 CLMA_138_228/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.413                          
 clock uncertainty                                      -0.050    1006.363                          

 Setup time                                             -0.353    1006.010                          

 Data required time                                               1006.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.010                          
 Data arrival time                                                 -12.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.530
  Launch Clock Delay      :  6.423
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.803       6.423         rx_clki_clkbufg  
 CLMA_142_192/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK

 CLMA_142_192/Q3                   tco                   0.261       6.684 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.666       8.350         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [0]
 CLMS_126_261/Y2                   td                    0.284       8.634 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.263       8.897         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N24016
 CLMS_126_261/Y3                   td                    0.169       9.066 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.749       9.815         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_134_252/Y1                   td                    0.169       9.984 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.261      10.245         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18538
 CLMA_134_252/Y2                   td                    0.165      10.410 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.890      11.300         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18537
 CLMA_138_252/Y3                   td                    0.276      11.576 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.426      12.002         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMS_134_253/B4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.002         Logic Levels: 5  
                                                                                   Logic: 1.324ns(23.732%), Route: 4.255ns(76.268%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.595    1005.530         rx_clki_clkbufg  
 CLMS_134_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.215                          
 clock uncertainty                                      -0.050    1006.165                          

 Setup time                                             -0.133    1006.032                          

 Data required time                                               1006.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.032                          
 Data arrival time                                                 -12.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.530
  Launch Clock Delay      :  6.423
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.803       6.423         rx_clki_clkbufg  
 CLMA_142_192/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK

 CLMA_142_192/Q3                   tco                   0.261       6.684 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.666       8.350         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [0]
 CLMS_126_261/Y2                   td                    0.284       8.634 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.263       8.897         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N24016
 CLMS_126_261/Y3                   td                    0.169       9.066 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.749       9.815         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_134_252/Y1                   td                    0.169       9.984 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.261      10.245         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18538
 CLMA_134_252/Y2                   td                    0.165      10.410 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.890      11.300         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18537
 CLMA_138_252/Y3                   td                    0.276      11.576 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.426      12.002         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMS_134_253/A4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.002         Logic Levels: 5  
                                                                                   Logic: 1.324ns(23.732%), Route: 4.255ns(76.268%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.595    1005.530         rx_clki_clkbufg  
 CLMS_134_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.215                          
 clock uncertainty                                      -0.050    1006.165                          

 Setup time                                             -0.130    1006.035                          

 Data required time                                               1006.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.035                          
 Data arrival time                                                 -12.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.033                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.468
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.547       5.482         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK

 CLMA_118_225/Q0                   tco                   0.223       5.705 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/Q
                                   net (fanout=1)        0.188       5.893         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [1]
 DRM_122_228/DA0[1]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   5.893         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.848       6.468         rx_clki_clkbufg  
 DRM_122_228/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.557                          
 clock uncertainty                                       0.000       5.557                          

 Hold time                                               0.137       5.694                          

 Data required time                                                  5.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.694                          
 Data arrival time                                                  -5.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.468
  Launch Clock Delay      :  5.488
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.553       5.488         rx_clki_clkbufg  
 CLMA_126_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK

 CLMA_126_224/Q0                   tco                   0.223       5.711 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/Q
                                   net (fanout=1)        0.223       5.934         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [0]
 DRM_122_228/DA0[0]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   5.934         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.000%), Route: 0.223ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.848       6.468         rx_clki_clkbufg  
 DRM_122_228/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.557                          
 clock uncertainty                                       0.000       5.557                          

 Hold time                                               0.137       5.694                          

 Data required time                                                  5.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.694                          
 Data arrival time                                                  -5.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.468
  Launch Clock Delay      :  5.498
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.563       5.498         rx_clki_clkbufg  
 CLMA_126_232/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[9]/opit_0_L5Q_perm/CLK

 CLMA_126_232/Q1                   tco                   0.223       5.721 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.224       5.945         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [9]
 DRM_122_228/ADA0[12]                                                      f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   5.945         Logic Levels: 0  
                                                                                   Logic: 0.223ns(49.888%), Route: 0.224ns(50.112%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.848       6.468         rx_clki_clkbufg  
 DRM_122_228/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.557                          
 clock uncertainty                                       0.000       5.557                          

 Hold time                                               0.142       5.699                          

 Data required time                                                  5.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.699                          
 Data arrival time                                                  -5.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.109
  Launch Clock Delay      :  2.532
  Clock Pessimism Removal :  0.422

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133       1.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       2.532         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       2.996 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       2.996         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   2.996         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_58_52/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912     100.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     101.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     101.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     102.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064     102.109         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.422     102.531                          
 clock uncertainty                                      -0.150     102.381                          

 Setup time                                             -0.120     102.261                          

 Data required time                                                102.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.261                          
 Data arrival time                                                  -2.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.109
  Launch Clock Delay      :  2.532
  Clock Pessimism Removal :  0.422

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133       1.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       2.532         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       2.996 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       2.996         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   2.996         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_58_52/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912     100.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     101.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     101.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     102.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064     102.109         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.422     102.531                          
 clock uncertainty                                      -0.150     102.381                          

 Setup time                                             -0.120     102.261                          

 Data required time                                                102.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.261                          
 Data arrival time                                                  -2.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.109
  Launch Clock Delay      :  2.532
  Clock Pessimism Removal :  0.422

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133       1.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       2.532         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       2.996 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       2.996         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   2.996         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_58_52/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912     100.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     101.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     101.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     102.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064     102.109         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.422     102.531                          
 clock uncertainty                                      -0.150     102.381                          

 Setup time                                             -0.120     102.261                          

 Data required time                                                102.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.261                          
 Data arrival time                                                  -2.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.555
  Launch Clock Delay      :  2.098
  Clock Pessimism Removal :  -0.422

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912       0.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       2.098         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       2.474 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       2.474         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   2.474         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133       1.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       2.555         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.422       2.133                          
 clock uncertainty                                       0.000       2.133                          

 Hold time                                              -0.074       2.059                          

 Data required time                                                  2.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.059                          
 Data arrival time                                                  -2.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.555
  Launch Clock Delay      :  2.098
  Clock Pessimism Removal :  -0.422

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912       0.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       2.098         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       2.474 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       2.474         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   2.474         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133       1.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       2.555         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.422       2.133                          
 clock uncertainty                                       0.000       2.133                          

 Hold time                                              -0.074       2.059                          

 Data required time                                                  2.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.059                          
 Data arrival time                                                  -2.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.555
  Launch Clock Delay      :  2.098
  Clock Pessimism Removal :  -0.422

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912       0.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       2.098         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       2.474 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       2.474         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   2.474         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133       1.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       2.555         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.422       2.133                          
 clock uncertainty                                       0.000       2.133                          

 Hold time                                              -0.074       2.059                          

 Data required time                                                  2.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.059                          
 Data arrival time                                                  -2.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.045
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     180.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812     182.289         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.261     182.550 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        3.473     186.023         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                 186.023         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.990%), Route: 3.473ns(93.010%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912     200.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     201.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     201.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     202.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.045         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.045         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.045                          
 clock uncertainty                                      -0.150     201.895                          

 Setup time                                             -0.568     201.327                          

 Data required time                                                201.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                201.327                          
 Data arrival time                                                -186.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.045
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     180.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817     182.294         ntclkbufg_2      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_84/Q0                     tco                   0.261     182.555 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        4.002     186.557         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                 186.557         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.122%), Route: 4.002ns(93.878%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912     200.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     201.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     201.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     202.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.045         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.045         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.045                          
 clock uncertainty                                      -0.150     201.895                          

 Setup time                                              0.079     201.974                          

 Data required time                                                201.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                201.974                          
 Data arrival time                                                -186.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.045
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     180.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817     182.294         ntclkbufg_2      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_26_84/Q1                     tco                   0.261     182.555 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.668     186.223         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                 186.223         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.643%), Route: 3.668ns(93.357%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.912     200.912         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     201.371 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     201.785         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     202.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.045         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.045 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.045         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.045                          
 clock uncertainty                                      -0.150     201.895                          

 Setup time                                              0.122     202.017                          

 Data required time                                                202.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.017                          
 Data arrival time                                                -186.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.523  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.467
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405     200.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539     201.944         ntclkbufg_2      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_84/Q3                     tco                   0.224     202.168 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.349     204.517         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                 204.517         Logic Levels: 0  
                                                                                   Logic: 0.224ns(8.706%), Route: 2.349ns(91.294%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133     201.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541     201.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487     202.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306     202.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.467         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.467         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.467                          
 clock uncertainty                                       0.150     202.617                          

 Hold time                                               0.651     203.268                          

 Data required time                                                203.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.268                          
 Data arrival time                                                -204.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.467
  Launch Clock Delay      :  1.939
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405     200.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534     201.939         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q3                     tco                   0.223     202.162 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.369     204.531         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                 204.531         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.603%), Route: 2.369ns(91.397%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133     201.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541     201.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487     202.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306     202.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.467         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.467         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.467                          
 clock uncertainty                                       0.150     202.617                          

 Hold time                                               0.520     203.137                          

 Data required time                                                203.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.137                          
 Data arrival time                                                -204.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.394                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.467
  Launch Clock Delay      :  1.939
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405     200.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534     201.939         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q3                     tco                   0.223     202.162 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.245     202.407         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_76/Y2                     td                    0.235     202.642 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        2.172     204.814         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                 204.814         Logic Levels: 1  
                                                                                   Logic: 0.458ns(15.930%), Route: 2.417ns(84.070%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.133     201.133         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541     201.674 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487     202.161         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306     202.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.467         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.467 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.467         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.467                          
 clock uncertainty                                       0.150     202.617                          

 Hold time                                               0.600     203.217                          

 Data required time                                                203.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.217                          
 Data arrival time                                                -204.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.952
  Launch Clock Delay      :  2.272
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.795       2.272         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.261       2.533 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       2.696       5.229         u_DDR3/global_reset_n
 CLMA_42_144/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv/RS

 Data arrival time                                                   5.229         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.827%), Route: 2.696ns(91.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.547      21.952         ntclkbufg_2      
 CLMA_42_144/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv/CLK
 clock pessimism                                         0.072      22.024                          
 clock uncertainty                                      -0.150      21.874                          

 Recovery time                                          -0.277      21.597                          

 Data required time                                                 21.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.597                          
 Data arrival time                                                  -5.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.952
  Launch Clock Delay      :  2.272
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.795       2.272         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.261       2.533 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       2.696       5.229         u_DDR3/global_reset_n
 CLMA_42_144/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/RS

 Data arrival time                                                   5.229         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.827%), Route: 2.696ns(91.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.547      21.952         ntclkbufg_2      
 CLMA_42_144/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/CLK
 clock pessimism                                         0.072      22.024                          
 clock uncertainty                                      -0.150      21.874                          

 Recovery time                                          -0.277      21.597                          

 Data required time                                                 21.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.597                          
 Data arrival time                                                  -5.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[6]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.952
  Launch Clock Delay      :  2.272
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.795       2.272         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.261       2.533 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       2.696       5.229         u_DDR3/global_reset_n
 CLMA_42_144/RS                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[6]/opit_0_inv/RS

 Data arrival time                                                   5.229         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.827%), Route: 2.696ns(91.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.547      21.952         ntclkbufg_2      
 CLMA_42_144/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[6]/opit_0_inv/CLK
 clock pessimism                                         0.072      22.024                          
 clock uncertainty                                      -0.150      21.874                          

 Recovery time                                          -0.277      21.597                          

 Data required time                                                 21.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.597                          
 Data arrival time                                                  -5.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.262
  Launch Clock Delay      :  1.922
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.517       1.922         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.223       2.145 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       0.354       2.499         u_DDR3/global_reset_n
 CLMA_42_48/RSCO                   td                    0.104       2.603 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       2.603         _N998            
 CLMA_42_52/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.603         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.018%), Route: 0.354ns(51.982%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.785       2.262         ntclkbufg_2      
 CLMA_42_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.317       1.945                          
 clock uncertainty                                       0.000       1.945                          

 Removal time                                            0.000       1.945                          

 Data required time                                                  1.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.945                          
 Data arrival time                                                  -2.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.658                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.279
  Launch Clock Delay      :  1.922
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.517       1.922         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.223       2.145 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       0.411       2.556         u_DDR3/global_reset_n
 CLMS_26_45/RSCO                   td                    0.104       2.660 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.660         _N739            
 CLMS_26_49/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.660         Logic Levels: 1  
                                                                                   Logic: 0.327ns(44.309%), Route: 0.411ns(55.691%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       2.279         ntclkbufg_2      
 CLMS_26_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.298       1.981                          
 clock uncertainty                                       0.000       1.981                          

 Removal time                                            0.000       1.981                          

 Data required time                                                  1.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.981                          
 Data arrival time                                                  -2.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.279
  Launch Clock Delay      :  1.922
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.517       1.922         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.223       2.145 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       0.411       2.556         u_DDR3/global_reset_n
 CLMS_26_45/RSCO                   td                    0.104       2.660 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.660         _N739            
 CLMS_26_49/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.660         Logic Levels: 1  
                                                                                   Logic: 0.327ns(44.309%), Route: 0.411ns(55.691%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       2.279         ntclkbufg_2      
 CLMS_26_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.298       1.981                          
 clock uncertainty                                       0.000       1.981                          

 Removal time                                            0.000       1.981                          

 Data required time                                                  1.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.981                          
 Data arrival time                                                  -2.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[105]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.956
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.820       2.297         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.261       2.558 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     3.118       5.676         SYSRESETn        
 CLMA_30_45/RSCO                   td                    0.128       5.804 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.804         _N629            
 CLMA_30_49/RSCO                   td                    0.085       5.889 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.889         _N628            
 CLMA_30_53/RSCO                   td                    0.085       5.974 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.974         _N627            
 CLMA_30_57/RSCO                   td                    0.085       6.059 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.059         _N626            
 CLMA_30_65/RSCO                   td                    0.085       6.144 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       6.144         _N625            
 CLMA_30_69/RSCO                   td                    0.085       6.229 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[55]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.229         _N624            
 CLMA_30_73/RSCO                   td                    0.085       6.314 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.314         _N623            
 CLMA_30_77/RSCO                   td                    0.085       6.399 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[95]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.399         _N622            
 CLMA_30_81/RSCO                   td                    0.085       6.484 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[87]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.484         _N621            
 CLMA_30_85/RSCO                   td                    0.085       6.569 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.569         _N620            
 CLMA_30_89/RSCO                   td                    0.085       6.654 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.654         _N619            
 CLMA_30_93/RSCO                   td                    0.085       6.739 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[106]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.739         _N618            
 CLMA_30_97/RSCI                                                           f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[105]/opit_0_inv/RS

 Data arrival time                                                   6.739         Logic Levels: 12 
                                                                                   Logic: 1.324ns(29.806%), Route: 3.118ns(70.194%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.551      11.956         ntclkbufg_3      
 CLMA_30_97/CLK                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[105]/opit_0_inv/CLK
 clock pessimism                                         0.072      12.028                          
 clock uncertainty                                      -0.150      11.878                          

 Recovery time                                           0.000      11.878                          

 Data required time                                                 11.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.878                          
 Data arrival time                                                  -6.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[9]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.951
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.820       2.297         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.261       2.558 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     3.118       5.676         SYSRESETn        
 CLMA_30_45/RSCO                   td                    0.128       5.804 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.804         _N629            
 CLMA_30_49/RSCO                   td                    0.085       5.889 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.889         _N628            
 CLMA_30_53/RSCO                   td                    0.085       5.974 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.974         _N627            
 CLMA_30_57/RSCO                   td                    0.085       6.059 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.059         _N626            
 CLMA_30_65/RSCO                   td                    0.085       6.144 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       6.144         _N625            
 CLMA_30_69/RSCO                   td                    0.085       6.229 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[55]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.229         _N624            
 CLMA_30_73/RSCO                   td                    0.085       6.314 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.314         _N623            
 CLMA_30_77/RSCO                   td                    0.085       6.399 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[95]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.399         _N622            
 CLMA_30_81/RSCO                   td                    0.085       6.484 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[87]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.484         _N621            
 CLMA_30_85/RSCO                   td                    0.085       6.569 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.569         _N620            
 CLMA_30_89/RSCO                   td                    0.085       6.654 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.654         _N619            
 CLMA_30_93/RSCI                                                           f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[9]/opit_0_inv/RS

 Data arrival time                                                   6.654         Logic Levels: 11 
                                                                                   Logic: 1.239ns(28.437%), Route: 3.118ns(71.563%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.546      11.951         ntclkbufg_3      
 CLMA_30_93/CLK                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[9]/opit_0_inv/CLK
 clock pessimism                                         0.072      12.023                          
 clock uncertainty                                      -0.150      11.873                          

 Recovery time                                           0.000      11.873                          

 Data required time                                                 11.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.873                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[74]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.951
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.820       2.297         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.261       2.558 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     3.118       5.676         SYSRESETn        
 CLMA_30_45/RSCO                   td                    0.128       5.804 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.804         _N629            
 CLMA_30_49/RSCO                   td                    0.085       5.889 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.889         _N628            
 CLMA_30_53/RSCO                   td                    0.085       5.974 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.974         _N627            
 CLMA_30_57/RSCO                   td                    0.085       6.059 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.059         _N626            
 CLMA_30_65/RSCO                   td                    0.085       6.144 f       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       6.144         _N625            
 CLMA_30_69/RSCO                   td                    0.085       6.229 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[55]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.229         _N624            
 CLMA_30_73/RSCO                   td                    0.085       6.314 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.314         _N623            
 CLMA_30_77/RSCO                   td                    0.085       6.399 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[95]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.399         _N622            
 CLMA_30_81/RSCO                   td                    0.085       6.484 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[87]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.484         _N621            
 CLMA_30_85/RSCO                   td                    0.085       6.569 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.569         _N620            
 CLMA_30_89/RSCO                   td                    0.085       6.654 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.654         _N619            
 CLMA_30_93/RSCI                                                           f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[74]/opit_0_inv/RS

 Data arrival time                                                   6.654         Logic Levels: 11 
                                                                                   Logic: 1.239ns(28.437%), Route: 3.118ns(71.563%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.546      11.951         ntclkbufg_3      
 CLMA_30_93/CLK                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[74]/opit_0_inv/CLK
 clock pessimism                                         0.072      12.023                          
 clock uncertainty                                      -0.150      11.873                          

 Recovery time                                           0.000      11.873                          

 Data required time                                                 11.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.873                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[11]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.292
  Launch Clock Delay      :  1.947
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.542       1.947         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.223       2.170 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.162       2.332         SYSRESETn        
 CLMA_98_160/RSCO                  td                    0.104       2.436 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.436         _N754            
 CLMA_98_164/RSCI                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.436         Logic Levels: 1  
                                                                                   Logic: 0.327ns(66.871%), Route: 0.162ns(33.129%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.815       2.292         ntclkbufg_3      
 CLMA_98_164/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.317       1.975                          
 clock uncertainty                                       0.000       1.975                          

 Removal time                                            0.000       1.975                          

 Data required time                                                  1.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.975                          
 Data arrival time                                                  -2.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[11]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.292
  Launch Clock Delay      :  1.947
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.542       1.947         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.223       2.170 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.162       2.332         SYSRESETn        
 CLMA_98_160/RSCO                  td                    0.104       2.436 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.436         _N754            
 CLMA_98_164/RSCI                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.436         Logic Levels: 1  
                                                                                   Logic: 0.327ns(66.871%), Route: 0.162ns(33.129%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.815       2.292         ntclkbufg_3      
 CLMA_98_164/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_inten_padded[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.317       1.975                          
 clock uncertainty                                       0.000       1.975                          

 Removal time                                            0.000       1.975                          

 Data required time                                                  1.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.975                          
 Data arrival time                                                  -2.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[1]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.292
  Launch Clock Delay      :  1.947
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.542       1.947         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.223       2.170 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.162       2.332         SYSRESETn        
 CLMA_98_160/RSCO                  td                    0.104       2.436 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.436         _N754            
 CLMA_98_164/RSCI                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[1]/opit_0_inv/RS

 Data arrival time                                                   2.436         Logic Levels: 1  
                                                                                   Logic: 0.327ns(66.871%), Route: 0.162ns(33.129%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.815       2.292         ntclkbufg_3      
 CLMA_98_164/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.317       1.975                          
 clock uncertainty                                       0.000       1.975                          

 Removal time                                            0.000       1.975                          

 Data required time                                                  1.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.975                          
 Data arrival time                                                  -2.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.970
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       2.274         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.261       2.535 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        2.622       5.157         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.169       5.326 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.090       6.416         u_rst_gen/N3     
 CLMS_94_145/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   6.416         Logic Levels: 1  
                                                                                   Logic: 0.430ns(10.381%), Route: 3.712ns(89.619%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.565      11.970         ntclkbufg_3      
 CLMS_94_145/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.970                          
 clock uncertainty                                      -0.150      11.820                          

 Recovery time                                          -0.277      11.543                          

 Data required time                                                 11.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.543                          
 Data arrival time                                                  -6.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.970
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       2.274         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.261       2.535 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        2.622       5.157         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.169       5.326 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.090       6.416         u_rst_gen/N3     
 CLMS_94_145/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   6.416         Logic Levels: 1  
                                                                                   Logic: 0.430ns(10.381%), Route: 3.712ns(89.619%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.565      11.970         ntclkbufg_3      
 CLMS_94_145/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.970                          
 clock uncertainty                                      -0.150      11.820                          

 Recovery time                                          -0.277      11.543                          

 Data required time                                                 11.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.543                          
 Data arrival time                                                  -6.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.965
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       2.274         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.261       2.535 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        2.622       5.157         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.169       5.326 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        1.090       6.416         u_rst_gen/N3     
 CLMS_94_145/RSCO                  td                    0.118       6.534 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.534         _N1003           
 CLMS_94_149/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   6.534         Logic Levels: 2  
                                                                                   Logic: 0.548ns(12.864%), Route: 3.712ns(87.136%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.560      11.965         ntclkbufg_3      
 CLMS_94_149/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.965                          
 clock uncertainty                                      -0.150      11.815                          

 Recovery time                                           0.000      11.815                          

 Data required time                                                 11.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.815                          
 Data arrival time                                                  -6.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.315
  Launch Clock Delay      :  1.924
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       1.924         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.223       2.147 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        1.994       4.141         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.154       4.295 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.771       5.066         u_rst_gen/N3     
 CLMS_94_145/RSCO                  td                    0.113       5.179 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.179         _N1003           
 CLMS_94_149/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   5.179         Logic Levels: 2  
                                                                                   Logic: 0.490ns(15.054%), Route: 2.765ns(84.946%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.838       2.315         ntclkbufg_3      
 CLMS_94_149/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       2.315                          
 clock uncertainty                                       0.150       2.465                          

 Removal time                                            0.000       2.465                          

 Data required time                                                  2.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.465                          
 Data arrival time                                                  -5.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.396  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.320
  Launch Clock Delay      :  1.924
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       1.924         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.223       2.147 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        1.994       4.141         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.154       4.295 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.771       5.066         u_rst_gen/N3     
 CLMS_94_145/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   5.066         Logic Levels: 1  
                                                                                   Logic: 0.377ns(11.999%), Route: 2.765ns(88.001%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.843       2.320         ntclkbufg_3      
 CLMS_94_145/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       2.320                          
 clock uncertainty                                       0.150       2.470                          

 Removal time                                           -0.211       2.259                          

 Data required time                                                  2.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.259                          
 Data arrival time                                                  -5.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.396  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.320
  Launch Clock Delay      :  1.924
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       1.924         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.223       2.147 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        1.994       4.141         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.154       4.295 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.771       5.066         u_rst_gen/N3     
 CLMS_94_145/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   5.066         Logic Levels: 1  
                                                                                   Logic: 0.377ns(11.999%), Route: 2.765ns(88.001%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.843       2.320         ntclkbufg_3      
 CLMS_94_145/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       2.320                          
 clock uncertainty                                       0.150       2.470                          

 Removal time                                           -0.211       2.259                          

 Data required time                                                  2.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.259                          
 Data arrival time                                                  -5.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.504
  Launch Clock Delay      :  6.464
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.844       6.464         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.261       6.725 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.261       6.986         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.284       7.270 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       2.075       9.345         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_281/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.345         Logic Levels: 1  
                                                                                   Logic: 0.545ns(18.917%), Route: 2.336ns(81.083%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.569    1005.504         rx_clki_clkbufg  
 CLMA_146_281/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.189                          
 clock uncertainty                                      -0.050    1006.139                          

 Recovery time                                          -0.277    1005.862                          

 Data required time                                               1005.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.862                          
 Data arrival time                                                  -9.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.504
  Launch Clock Delay      :  6.464
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.844       6.464         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.261       6.725 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.261       6.986         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.284       7.270 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       2.075       9.345         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_281/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.345         Logic Levels: 1  
                                                                                   Logic: 0.545ns(18.917%), Route: 2.336ns(81.083%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.569    1005.504         rx_clki_clkbufg  
 CLMA_146_281/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.189                          
 clock uncertainty                                      -0.050    1006.139                          

 Recovery time                                          -0.277    1005.862                          

 Data required time                                               1005.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.862                          
 Data arrival time                                                  -9.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.504
  Launch Clock Delay      :  6.464
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.844       6.464         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.261       6.725 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.261       6.986         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.284       7.270 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       2.075       9.345         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_281/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.345         Logic Levels: 1  
                                                                                   Logic: 0.545ns(18.917%), Route: 2.336ns(81.083%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.569    1005.504         rx_clki_clkbufg  
 CLMA_146_281/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.189                          
 clock uncertainty                                      -0.050    1006.139                          

 Recovery time                                          -0.277    1005.862                          

 Data required time                                               1005.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.862                          
 Data arrival time                                                  -9.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[4]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.487
  Launch Clock Delay      :  5.501
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.566       5.501         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.223       5.724 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.144       5.868         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.235       6.103 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       0.437       6.540         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_114_249/RSCO                 td                    0.113       6.653 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.653         _N1020           
 CLMS_114_253/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.653         Logic Levels: 2  
                                                                                   Logic: 0.571ns(49.566%), Route: 0.581ns(50.434%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.867       6.487         rx_clki_clkbufg  
 CLMS_114_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.802                          
 clock uncertainty                                       0.000       5.802                          

 Removal time                                            0.000       5.802                          

 Data required time                                                  5.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.802                          
 Data arrival time                                                  -6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.487
  Launch Clock Delay      :  5.501
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.566       5.501         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.223       5.724 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.144       5.868         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.235       6.103 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       0.437       6.540         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_114_249/RSCO                 td                    0.113       6.653 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.653         _N1020           
 CLMS_114_253/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.653         Logic Levels: 2  
                                                                                   Logic: 0.571ns(49.566%), Route: 0.581ns(50.434%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.867       6.487         rx_clki_clkbufg  
 CLMS_114_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.802                          
 clock uncertainty                                       0.000       5.802                          

 Removal time                                            0.000       5.802                          

 Data required time                                                  5.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.802                          
 Data arrival time                                                  -6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.487
  Launch Clock Delay      :  5.501
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.566       5.501         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.223       5.724 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.144       5.868         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.235       6.103 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       0.437       6.540         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_114_249/RSCO                 td                    0.113       6.653 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.653         _N1020           
 CLMS_114_253/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.653         Logic Levels: 2  
                                                                                   Logic: 0.571ns(49.566%), Route: 0.581ns(50.434%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.867       6.487         rx_clki_clkbufg  
 CLMS_114_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.802                          
 clock uncertainty                                       0.000       5.802                          

 Removal time                                            0.000       5.802                          

 Data required time                                                  5.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.802                          
 Data arrival time                                                  -6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.829       2.306         ntclkbufg_3      
 CLMA_106_149/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_149/Q2                   tco                   0.261       2.567 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.496       3.063         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send [1]
 CLMA_114_144/Y2                   td                    0.389       3.452 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.294       3.746         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23760
 CLMA_114_148/Y2                   td                    0.165       3.911 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        0.635       4.546         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_102_149/Y0                   td                    0.164       4.710 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.293       5.003         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_102_152/Y0                   td                    0.174       5.177 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        3.528       8.705         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122       8.827 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.827         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      11.547 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      11.637         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  11.637         Logic Levels: 6  
                                                                                   Logic: 3.995ns(42.814%), Route: 5.336ns(57.186%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.838       2.315         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_114_136/Q1                   tco                   0.261       2.576 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.636       3.212         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_106_141/Y2                   td                    0.284       3.496 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.477       3.973         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.438       4.411 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       4.411         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_114_140/Y2                   td                    0.122       4.533 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=12)       3.773       8.306         _N19             
 IOL_7_353/DO                      td                    0.122       8.428 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.428         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      11.148 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      11.246         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  11.246         Logic Levels: 4  
                                                                                   Logic: 3.947ns(44.194%), Route: 4.984ns(55.806%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.829       2.306         ntclkbufg_3      
 CLMA_106_149/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_149/Q2                   tco                   0.261       2.567 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.496       3.063         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send [1]
 CLMA_114_144/Y2                   td                    0.389       3.452 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.294       3.746         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23760
 CLMA_114_148/Y2                   td                    0.165       3.911 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        0.635       4.546         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_102_149/Y0                   td                    0.164       4.710 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.433       5.143         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_106_148/Y3                   td                    0.179       5.322 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/gateop_perm/Z
                                   net (fanout=1)        1.841       7.163         nt_spi1_cs       
 IOL_151_37/DO                     td                    0.122       7.285 f       spi1_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.285         spi1_cs_obuf/ntO 
 IOBS_152_37/PAD                   td                    2.720      10.005 f       spi1_cs_obuf/opit_0/O
                                   net (fanout=1)        0.073      10.078         spi1_cs          
 V14                                                                       f       spi1_cs (port)   

 Data arrival time                                                  10.078         Logic Levels: 6  
                                                                                   Logic: 4.000ns(51.467%), Route: 3.772ns(48.533%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : temp_counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ex_clk/opit_0_inv/D
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.537
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.470       3.537         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.209       3.746 r       temp_counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.353       4.099         temp_counter[0]  
                                                         0.221       4.320 f       N3_1/gateop_A2/Cout
                                                         0.000       4.320         _N605            
 CLMA_58_36/Y3                     td                    0.305       4.625 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.355       4.980         N3[3]            
 CLMA_58_32/Y0                     td                    0.131       5.111 r       N204_6/gateop_perm/Z
                                   net (fanout=6)        0.483       5.594         _N24799          
 CLMA_58_48/Y2                     td                    0.308       5.902 r       ex_clk_ce_mux[0]/gateop_perm/Z
                                   net (fanout=1)        0.288       6.190         _N23333          
 CLMA_58_52/M0                                                             r       ex_clk/opit_0_inv/D

 Data arrival time                                                   6.190         Logic Levels: 3  
                                                                                   Logic: 1.174ns(44.252%), Route: 1.479ns(55.748%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.259      23.068         ntclkbufg_1      
 CLMA_58_52/CLK                                                            r       ex_clk/opit_0_inv/CLK
 clock pessimism                                         0.416      23.484                          
 clock uncertainty                                      -0.050      23.434                          

 Setup time                                             -0.027      23.407                          

 Data required time                                                 23.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.407                          
 Data arrival time                                                  -6.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.217                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.083
  Launch Clock Delay      :  3.537
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.470       3.537         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.209       3.746 r       temp_counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.353       4.099         temp_counter[0]  
                                                         0.221       4.320 f       N3_1/gateop_A2/Cout
                                                         0.000       4.320         _N605            
 CLMA_58_36/Y3                     td                    0.305       4.625 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.355       4.980         N3[3]            
 CLMA_58_32/Y0                     td                    0.131       5.111 r       N204_6/gateop_perm/Z
                                   net (fanout=6)        0.356       5.467         _N24799          
 CLMS_54_41/Y0                     td                    0.171       5.638 r       N204inv/gateop_perm/Z
                                   net (fanout=4)        0.358       5.996         N204_inv         
 CLMS_54_37/C1                                                             r       temp_counter[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.996         Logic Levels: 3  
                                                                                   Logic: 1.037ns(42.172%), Route: 1.422ns(57.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.274      23.083         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.454      23.537                          
 clock uncertainty                                      -0.050      23.487                          

 Setup time                                             -0.150      23.337                          

 Data required time                                                 23.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.337                          
 Data arrival time                                                  -5.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.341                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[1]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.083
  Launch Clock Delay      :  3.537
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.470       3.537         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q2                     tco                   0.209       3.746 r       temp_counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.353       4.099         temp_counter[0]  
                                                         0.221       4.320 f       N3_1/gateop_A2/Cout
                                                         0.000       4.320         _N605            
 CLMA_58_36/Y3                     td                    0.305       4.625 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.355       4.980         N3[3]            
 CLMA_58_32/Y0                     td                    0.131       5.111 r       N204_6/gateop_perm/Z
                                   net (fanout=6)        0.356       5.467         _N24799          
 CLMS_54_41/Y0                     td                    0.171       5.638 r       N204inv/gateop_perm/Z
                                   net (fanout=4)        0.358       5.996         N204_inv         
 CLMS_54_37/B1                                                             r       temp_counter[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.996         Logic Levels: 3  
                                                                                   Logic: 1.037ns(42.172%), Route: 1.422ns(57.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.274      23.083         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.454      23.537                          
 clock uncertainty                                      -0.050      23.487                          

 Setup time                                             -0.144      23.343                          

 Data required time                                                 23.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.343                          
 Data arrival time                                                  -5.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.347                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.537
  Launch Clock Delay      :  3.083
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.274       3.083         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q3                     tco                   0.197       3.280 f       temp_counter[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.461         temp_counter[3]  
 CLMA_58_36/Y3                     td                    0.200       3.661 f       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.167       3.828         N3[3]            
 CLMS_54_37/D4                                                             f       temp_counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.828         Logic Levels: 1  
                                                                                   Logic: 0.397ns(53.289%), Route: 0.348ns(46.711%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.470       3.537         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.454       3.083                          
 clock uncertainty                                       0.000       3.083                          

 Hold time                                              -0.056       3.027                          

 Data required time                                                  3.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.027                          
 Data arrival time                                                  -3.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.801                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[1]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.537
  Launch Clock Delay      :  3.083
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.274       3.083         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_37/Q1                     tco                   0.197       3.280 f       temp_counter[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.461         temp_counter[1]  
 CLMA_58_36/Y1                     td                    0.200       3.661 f       N3_1/gateop_A2/Y1
                                   net (fanout=2)        0.166       3.827         N3[1]            
 CLMS_54_37/B4                                                             f       temp_counter[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.827         Logic Levels: 1  
                                                                                   Logic: 0.397ns(53.360%), Route: 0.347ns(46.640%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.470       3.537         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.454       3.083                          
 clock uncertainty                                       0.000       3.083                          

 Hold time                                              -0.057       3.026                          

 Data required time                                                  3.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.026                          
 Data arrival time                                                  -3.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.801                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[5]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.522
  Launch Clock Delay      :  3.077
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.268       3.077         ntclkbufg_1      
 CLMA_58_44/CLK                                                            r       temp_counter[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_44/Q2                     tco                   0.197       3.274 f       temp_counter[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.167       3.441         temp_counter[6]  
 CLMA_58_40/Y2                     td                    0.208       3.649 f       N3_7/gateop_A2/Y0
                                   net (fanout=6)        0.211       3.860         N3[6]            
 CLMA_58_52/D0                                                             f       temp_counter[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.860         Logic Levels: 1  
                                                                                   Logic: 0.405ns(51.724%), Route: 0.378ns(48.276%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=9)        1.455       3.522         ntclkbufg_1      
 CLMA_58_52/CLK                                                            r       temp_counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.428       3.094                          
 clock uncertainty                                       0.000       3.094                          

 Hold time                                              -0.081       3.013                          

 Data required time                                                  3.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.013                          
 Data arrival time                                                  -3.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/L1
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.593
  Launch Clock Delay      :  1.852
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.484       1.852         ntclkbufg_2      
 CLMA_30_149/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/CLK

 CLMA_30_149/Q0                    tco                   0.209       2.061 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/Q
                                   net (fanout=4)        0.647       2.708         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [1]
                                                         0.221       2.929 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_2/gateop_A2/Cout
                                                         0.000       2.929         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1733
 CLMA_38_144/Y2                    td                    0.173       3.102 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_4/gateop_A2/Y0
                                   net (fanout=1)        2.671       5.773         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N458 [3]
                                                         0.310       6.083 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_0/gateop_A2/Cout
                                                         0.000       6.083         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [2]
 CLMA_38_152/Y3                    td                    0.264       6.347 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_2/gateop_A2/Y1
                                   net (fanout=1)        2.075       8.422         _N3              
 CLMA_30_84/A1                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.422         Logic Levels: 2  
                                                                                   Logic: 1.177ns(17.915%), Route: 5.393ns(82.085%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.274      21.593         ntclkbufg_2      
 CLMA_30_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.049      21.642                          
 clock uncertainty                                      -0.150      21.492                          

 Setup time                                             -0.154      21.338                          

 Data required time                                                 21.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.338                          
 Data arrival time                                                  -8.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.593
  Launch Clock Delay      :  1.852
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.484       1.852         ntclkbufg_2      
 CLMA_30_149/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/CLK

 CLMA_30_149/Q1                    tco                   0.206       2.058 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv/Q
                                   net (fanout=3)        1.715       3.773         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [3]
 CLMA_38_156/COUT                  td                    0.128       3.901 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.901         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [4]
 CLMA_38_160/Y1                    td                    0.318       4.219 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        1.290       5.509         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N467 [5]
 CLMA_30_152/Y3                    td                    0.274       5.783 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.lt_2/gateop_A2/Y1
                                   net (fanout=1)        1.941       7.724         _N4              
 CLMA_30_84/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.724         Logic Levels: 3  
                                                                                   Logic: 0.926ns(15.770%), Route: 4.946ns(84.230%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.274      21.593         ntclkbufg_2      
 CLMA_30_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.049      21.642                          
 clock uncertainty                                      -0.150      21.492                          

 Setup time                                             -0.081      21.411                          

 Data required time                                                 21.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.411                          
 Data arrival time                                                  -7.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.687                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.627
  Launch Clock Delay      :  1.842
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       1.842         ntclkbufg_2      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_42_24/Q0                     tco                   0.209       2.051 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.628       2.679         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_30_40/Y3                     td                    0.305       2.984 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       3.341         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24336
 CLMA_26_36/Y0                     td                    0.131       3.472 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.357       3.829         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_40/Y2                     td                    0.132       3.961 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_4/gateop_perm/Z
                                   net (fanout=40)       0.695       4.656         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19696
 CLMA_54_36/Y0                     td                    0.226       4.882 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        0.794       5.676         u_DDR3/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                   5.676         Logic Levels: 4  
                                                                                   Logic: 1.003ns(26.161%), Route: 2.831ns(73.839%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      21.627         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.207      21.834                          
 clock uncertainty                                      -0.150      21.684                          

 Setup time                                             -1.248      20.436                          

 Data required time                                                 20.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.436                          
 Data arrival time                                                  -5.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.854
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.290       1.609         ntclkbufg_2      
 CLMA_38_140/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK

 CLMA_38_140/Q2                    tco                   0.198       1.807 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/Q
                                   net (fanout=3)        0.143       1.950         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [3]
 CLMS_38_141/M2                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/D

 Data arrival time                                                   1.950         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.486       1.854         ntclkbufg_2      
 CLMS_38_141/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/CLK
 clock pessimism                                        -0.219       1.635                          
 clock uncertainty                                       0.000       1.635                          

 Hold time                                              -0.003       1.632                          

 Data required time                                                  1.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.632                          
 Data arrival time                                                  -1.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d2/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.837
  Launch Clock Delay      :  1.592
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       1.592         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK

 CLMA_26_80/Q2                     tco                   0.198       1.790 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/Q
                                   net (fanout=1)        0.139       1.929         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1
 CLMA_26_80/M2                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d2/opit_0_inv/D

 Data arrival time                                                   1.929         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       1.837         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d2/opit_0_inv/CLK
 clock pessimism                                        -0.245       1.592                          
 clock uncertainty                                       0.000       1.592                          

 Hold time                                              -0.003       1.589                          

 Data required time                                                  1.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.589                          
 Data arrival time                                                  -1.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.818
  Launch Clock Delay      :  1.572
  Clock Pessimism Removal :  -0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.253       1.572         ntclkbufg_2      
 CLMS_38_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMS_38_49/Q1                     tco                   0.198       1.770 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       1.910         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0]
 CLMS_38_49/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   1.910         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.450       1.818         ntclkbufg_2      
 CLMS_38_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.245       1.573                          
 clock uncertainty                                       0.000       1.573                          

 Hold time                                              -0.003       1.570                          

 Data required time                                                  1.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.570                          
 Data arrival time                                                  -1.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  2.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980       0.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.046         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.046         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291       3.337 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.921       4.258         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_52/Y3                     td                    0.302       4.560 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.240       4.800         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_38_52/Y2                     td                    0.227       5.027 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.354       5.381         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24244
 CLMA_42_52/Y1                     td                    0.135       5.516 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.316       5.832         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_38_53/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.832         Logic Levels: 3  
                                                                                   Logic: 1.955ns(51.638%), Route: 1.831ns(48.362%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.248      21.567         ntclkbufg_2      
 CLMS_38_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.567                          
 clock uncertainty                                      -0.150      21.417                          

 Setup time                                             -0.223      21.194                          

 Data required time                                                 21.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.194                          
 Data arrival time                                                  -5.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  2.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980       0.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.046         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.046         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291       3.337 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.921       4.258         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_52/Y3                     td                    0.302       4.560 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.240       4.800         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_38_52/Y2                     td                    0.227       5.027 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.354       5.381         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24244
 CLMA_42_52/Y1                     td                    0.135       5.516 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.316       5.832         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_38_53/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.832         Logic Levels: 3  
                                                                                   Logic: 1.955ns(51.638%), Route: 1.831ns(48.362%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.248      21.567         ntclkbufg_2      
 CLMS_38_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.567                          
 clock uncertainty                                      -0.150      21.417                          

 Setup time                                             -0.223      21.194                          

 Data required time                                                 21.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.194                          
 Data arrival time                                                  -5.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  2.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980       0.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.046         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.046         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291       3.337 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.921       4.258         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_38_52/Y3                     td                    0.302       4.560 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.240       4.800         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_38_52/Y2                     td                    0.227       5.027 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.354       5.381         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24244
 CLMA_42_52/Y1                     td                    0.135       5.516 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.316       5.832         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_38_53/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.832         Logic Levels: 3  
                                                                                   Logic: 1.955ns(51.638%), Route: 1.831ns(48.362%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.248      21.567         ntclkbufg_2      
 CLMS_38_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.567                          
 clock uncertainty                                      -0.150      21.417                          

 Setup time                                             -0.223      21.194                          

 Data required time                                                 21.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.194                          
 Data arrival time                                                  -5.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.837
  Launch Clock Delay      :  1.759
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832       0.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       1.759         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       1.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       1.759         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987       2.746 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.392       3.138         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_81/C0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.138         Logic Levels: 0  
                                                                                   Logic: 0.987ns(71.574%), Route: 0.392ns(28.426%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       1.837         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.837                          
 clock uncertainty                                       0.150       1.987                          

 Hold time                                              -0.082       1.905                          

 Data required time                                                  1.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.905                          
 Data arrival time                                                  -3.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.837
  Launch Clock Delay      :  1.759
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832       0.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       1.759         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       1.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       1.759         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987       2.746 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.458       3.204         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_81/A0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.987ns(68.304%), Route: 0.458ns(31.696%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       1.837         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.837                          
 clock uncertainty                                       0.150       1.987                          

 Hold time                                              -0.082       1.905                          

 Data required time                                                  1.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.905                          
 Data arrival time                                                  -3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.837
  Launch Clock Delay      :  1.759
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832       0.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       1.759         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       1.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       1.759         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046       2.805 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.572       3.377         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_80/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                   3.377         Logic Levels: 0  
                                                                                   Logic: 1.046ns(64.648%), Route: 0.572ns(35.352%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       1.837         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       1.837                          
 clock uncertainty                                       0.150       1.987                          

 Hold time                                              -0.003       1.984                          

 Data required time                                                  1.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.984                          
 Data arrival time                                                  -3.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  1.849
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.481       1.849         ntclkbufg_3      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_34_208/QA1[1]                 tco                   1.881       3.730 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.599       4.329         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.351       4.680 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       4.680         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_46_204/COUT                  td                    0.083       4.763 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.763         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055       4.818 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       4.818         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_46_208/COUT                  td                    0.083       4.901 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.901         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_46_212/Y1                    td                    0.272       5.173 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.359       5.532         _N17             
 CLMA_50_213/Y3                    td                    0.135       5.667 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.242       5.909         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_213/Y2                    td                    0.132       6.041 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop/F
                                   net (fanout=1)        0.357       6.398         u_integration_kit_dbg/u_ahb_mux/_N25177
 CLMA_46_200/Y2                    td                    0.132       6.530 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=105)      0.681       7.211         HREADY           
 CLMA_50_161/Y1                    td                    0.135       7.346 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[8]/gateop_perm/Z
                                   net (fanout=1)        0.242       7.588         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5231
 CLMA_50_160/Y0                    td                    0.139       7.727 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[8]/gateop_perm/Z
                                   net (fanout=5)        0.826       8.553         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [8]
 DRM_34_104/ADB_CAS                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS

 Data arrival time                                                   8.553         Logic Levels: 8  
                                                                                   Logic: 3.398ns(50.686%), Route: 3.306ns(49.314%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.302      11.621         ntclkbufg_3      
 DRM_34_104/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.049      11.670                          
 clock uncertainty                                      -0.150      11.520                          

 Setup time                                             -0.111      11.409                          

 Data required time                                                 11.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.409                          
 Data arrival time                                                  -8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[8]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.632
  Launch Clock Delay      :  1.849
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.481       1.849         ntclkbufg_3      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_34_208/QA1[1]                 tco                   1.881       3.730 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.599       4.329         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.351       4.680 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       4.680         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_46_204/COUT                  td                    0.083       4.763 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.763         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055       4.818 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       4.818         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_46_208/COUT                  td                    0.083       4.901 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.901         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_46_212/Y1                    td                    0.272       5.173 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.359       5.532         _N17             
 CLMA_50_213/Y3                    td                    0.135       5.667 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.242       5.909         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_213/Y2                    td                    0.132       6.041 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop/F
                                   net (fanout=1)        0.357       6.398         u_integration_kit_dbg/u_ahb_mux/_N25177
 CLMA_46_200/Y2                    td                    0.132       6.530 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=105)      0.796       7.326         HREADY           
 CLMS_46_149/Y2                    td                    0.132       7.458 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[3]/gateop_perm/Z
                                   net (fanout=1)        0.242       7.700         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5226
 CLMA_46_148/Y0                    td                    0.139       7.839 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[3]/gateop_perm/Z
                                   net (fanout=5)        0.697       8.536         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [3]
 DRM_62_104/ADB0[8]                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[8]

 Data arrival time                                                   8.536         Logic Levels: 8  
                                                                                   Logic: 3.395ns(50.770%), Route: 3.292ns(49.230%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.313      11.632         ntclkbufg_3      
 DRM_62_104/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.049      11.681                          
 clock uncertainty                                      -0.150      11.531                          

 Setup time                                             -0.082      11.449                          

 Data required time                                                 11.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.449                          
 Data arrival time                                                  -8.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[6]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  1.849
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.481       1.849         ntclkbufg_3      
 DRM_34_208/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_34_208/QA1[1]                 tco                   1.881       3.730 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.599       4.329         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.351       4.680 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       4.680         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_46_204/COUT                  td                    0.083       4.763 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.763         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055       4.818 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       4.818         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_46_208/COUT                  td                    0.083       4.901 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.901         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_46_212/Y1                    td                    0.272       5.173 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.359       5.532         _N17             
 CLMA_50_213/Y3                    td                    0.135       5.667 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.242       5.909         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_213/Y2                    td                    0.132       6.041 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop/F
                                   net (fanout=1)        0.357       6.398         u_integration_kit_dbg/u_ahb_mux/_N25177
 CLMA_46_200/Y2                    td                    0.132       6.530 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=105)      0.547       7.077         HREADY           
 CLMA_50_172/Y2                    td                    0.132       7.209 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[1]/gateop_perm/Z
                                   net (fanout=1)        0.242       7.451         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5224
 CLMA_50_173/Y0                    td                    0.139       7.590 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[1]/gateop_perm/Z
                                   net (fanout=5)        0.934       8.524         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [1]
 DRM_34_104/ADB0[6]                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[6]

 Data arrival time                                                   8.524         Logic Levels: 8  
                                                                                   Logic: 3.395ns(50.861%), Route: 3.280ns(49.139%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.302      11.621         ntclkbufg_3      
 DRM_34_104/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.049      11.670                          
 clock uncertainty                                      -0.150      11.520                          

 Setup time                                             -0.082      11.438                          

 Data required time                                                 11.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.438                          
 Data arrival time                                                  -8.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.914                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_2/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.818
  Launch Clock Delay      :  1.575
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.256       1.575         ntclkbufg_3      
 CLMA_50_196/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_196/Q2                    tco                   0.197       1.772 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=67)       0.237       2.009         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_46_197/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_2/gateop/M2

 Data arrival time                                                   2.009         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.392%), Route: 0.237ns(54.608%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.450       1.818         ntclkbufg_3      
 CLMS_46_197/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_2/gateop/WCLK
 clock pessimism                                        -0.207       1.611                          
 clock uncertainty                                       0.000       1.611                          

 Hold time                                               0.313       1.924                          

 Data required time                                                  1.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.924                          
 Data arrival time                                                  -2.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_2/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.818
  Launch Clock Delay      :  1.575
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.256       1.575         ntclkbufg_3      
 CLMA_50_196/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_50_196/Q2                    tco                   0.197       1.772 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=67)       0.237       2.009         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_46_197/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_2/gateop/M2

 Data arrival time                                                   2.009         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.392%), Route: 0.237ns(54.608%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.450       1.818         ntclkbufg_3      
 CLMS_46_197/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_2/gateop/WCLK
 clock pessimism                                        -0.207       1.611                          
 clock uncertainty                                       0.000       1.611                          

 Hold time                                               0.313       1.924                          

 Data required time                                                  1.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.924                          
 Data arrival time                                                  -2.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.831
  Launch Clock Delay      :  1.575
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.256       1.575         ntclkbufg_3      
 CLMA_50_196/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_50_196/Q0                    tco                   0.197       1.772 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.364       2.136         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_46_209/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M1

 Data arrival time                                                   2.136         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.116%), Route: 0.364ns(64.884%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.463       1.831         ntclkbufg_3      
 CLMS_46_209/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/WCLK
 clock pessimism                                        -0.207       1.624                          
 clock uncertainty                                       0.000       1.624                          

 Hold time                                               0.313       1.937                          

 Data required time                                                  1.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.937                          
 Data arrival time                                                  -2.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  5.069
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.480       5.069         rx_clki_clkbufg  
 CLMA_146_205/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK

 CLMA_146_205/Q0                   tco                   0.209       5.278 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.602       5.880         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [15]
 CLMA_134_208/Y0                   td                    0.131       6.011 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.240       6.251         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23748
 CLMS_134_209/Y1                   td                    0.135       6.386 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=1)        0.358       6.744         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23751
 CLMA_138_213/Y1                   td                    0.135       6.879 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/gateop_perm/Z
                                   net (fanout=29)       0.494       7.373         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20122
 CLMA_146_212/Y0                   td                    0.226       7.599 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_3/gateop/F
                                   net (fanout=1)        0.703       8.302         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [3]
                                                         0.307       8.609 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000       8.609         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMA_138_225/COUT                 td                    0.083       8.692 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.692         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.055       8.747 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000       8.747         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_138_229/Y3                   td                    0.272       9.019 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.550       9.569         _N27             
 CLMA_138_228/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                   9.569         Logic Levels: 6  
                                                                                   Logic: 1.553ns(34.511%), Route: 2.947ns(65.489%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.304    1004.433         rx_clki_clkbufg  
 CLMA_138_228/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.051                          
 clock uncertainty                                      -0.050    1005.001                          

 Setup time                                             -0.225    1004.776                          

 Data required time                                               1004.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.776                          
 Data arrival time                                                  -9.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  5.051
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.462       5.051         rx_clki_clkbufg  
 CLMA_142_192/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK

 CLMA_142_192/Q3                   tco                   0.206       5.257 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.269       6.526         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [0]
 CLMS_126_261/Y2                   td                    0.227       6.753 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.242       6.995         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N24016
 CLMS_126_261/Y3                   td                    0.135       7.130 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.599       7.729         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_134_252/Y1                   td                    0.135       7.864 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.240       8.104         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18538
 CLMA_134_252/Y2                   td                    0.132       8.236 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.680       8.916         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18537
 CLMA_138_252/Y3                   td                    0.221       9.137 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.358       9.495         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMS_134_253/B4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.495         Logic Levels: 5  
                                                                                   Logic: 1.056ns(23.762%), Route: 3.388ns(76.238%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.336    1004.465         rx_clki_clkbufg  
 CLMS_134_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/cini/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.925                          
 clock uncertainty                                      -0.050    1004.875                          

 Setup time                                             -0.073    1004.802                          

 Data required time                                               1004.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.802                          
 Data arrival time                                                  -9.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  5.051
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.462       5.051         rx_clki_clkbufg  
 CLMA_142_192/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/CLK

 CLMA_142_192/Q3                   tco                   0.206       5.257 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[0]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.269       6.526         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [0]
 CLMS_126_261/Y2                   td                    0.227       6.753 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/N305_8/gateop_perm/Z
                                   net (fanout=2)        0.242       6.995         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/_N24016
 CLMS_126_261/Y3                   td                    0.135       7.130 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729/gateop_perm/Z
                                   net (fanout=8)        0.599       7.729         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N729
 CLMA_134_252/Y1                   td                    0.135       7.864 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_8/gateop_perm/Z
                                   net (fanout=1)        0.240       8.104         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18538
 CLMA_134_252/Y2                   td                    0.132       8.236 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N192_3_3/gateop_perm/Z
                                   net (fanout=3)        0.680       8.916         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18537
 CLMA_138_252/Y3                   td                    0.221       9.137 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419/gateop/F
                                   net (fanout=2)        0.358       9.495         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N419
 CLMS_134_253/A4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.495         Logic Levels: 5  
                                                                                   Logic: 1.056ns(23.762%), Route: 3.388ns(76.238%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.336    1004.465         rx_clki_clkbufg  
 CLMS_134_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/chld/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.925                          
 clock uncertainty                                      -0.050    1004.875                          

 Setup time                                             -0.071    1004.804                          

 Data required time                                               1004.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.804                          
 Data arrival time                                                  -9.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.089
  Launch Clock Delay      :  4.411
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.282       4.411         rx_clki_clkbufg  
 CLMA_118_225/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/CLK

 CLMA_118_225/Q0                   tco                   0.197       4.608 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[1]/opit_0/Q
                                   net (fanout=1)        0.180       4.788         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [1]
 DRM_122_228/DA0[1]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   4.788         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.255%), Route: 0.180ns(47.745%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.500       5.089         rx_clki_clkbufg  
 DRM_122_228/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.618       4.471                          
 clock uncertainty                                       0.000       4.471                          

 Hold time                                               0.075       4.546                          

 Data required time                                                  4.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.546                          
 Data arrival time                                                  -4.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rcct[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[2]/opit_0_L5Q_perm/L0
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  4.434
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.305       4.434         rx_clki_clkbufg  
 CLMA_118_244/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rcct[0]/opit_0_L5Q_perm/CLK

 CLMA_118_244/Q1                   tco                   0.197       4.631 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rcct[0]/opit_0_L5Q_perm/Q
                                   net (fanout=47)       0.213       4.844         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rcct [0]
 CLMA_118_256/A0                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.844         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.049%), Route: 0.213ns(51.951%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.518       5.107         rx_clki_clkbufg  
 CLMA_118_256/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.647                          
 clock uncertainty                                       0.000       4.647                          

 Hold time                                              -0.082       4.565                          

 Data required time                                                  4.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.565                          
 Data arrival time                                                  -4.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.089
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.289       4.418         rx_clki_clkbufg  
 CLMA_126_224/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK

 CLMA_126_224/Q0                   tco                   0.197       4.615 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/Q
                                   net (fanout=1)        0.215       4.830         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [0]
 DRM_122_228/DA0[0]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   4.830         Logic Levels: 0  
                                                                                   Logic: 0.197ns(47.816%), Route: 0.215ns(52.184%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.500       5.089         rx_clki_clkbufg  
 DRM_122_228/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.618       4.471                          
 clock uncertainty                                       0.000       4.471                          

 Hold time                                               0.075       4.546                          

 Data required time                                                  4.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.546                          
 Data arrival time                                                  -4.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.819
  Launch Clock Delay      :  2.105
  Clock Pessimism Removal :  0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980       0.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       2.105         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       2.541 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       2.541         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   2.541         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_58_52/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832     100.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     101.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     101.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     101.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060     101.819         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.287     102.106                          
 clock uncertainty                                      -0.150     101.956                          

 Setup time                                             -0.065     101.891                          

 Data required time                                                101.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                101.891                          
 Data arrival time                                                  -2.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.819
  Launch Clock Delay      :  2.105
  Clock Pessimism Removal :  0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980       0.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       2.105         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       2.541 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       2.541         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   2.541         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_58_52/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832     100.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     101.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     101.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     101.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060     101.819         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.287     102.106                          
 clock uncertainty                                      -0.150     101.956                          

 Setup time                                             -0.065     101.891                          

 Data required time                                                101.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                101.891                          
 Data arrival time                                                  -2.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.819
  Launch Clock Delay      :  2.105
  Clock Pessimism Removal :  0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980       0.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       2.105         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       2.541 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       2.541         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   2.541         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_58_52/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832     100.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     101.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     101.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     101.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060     101.819         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.287     102.106                          
 clock uncertainty                                      -0.150     101.956                          

 Setup time                                             -0.065     101.891                          

 Data required time                                                101.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                101.891                          
 Data arrival time                                                  -2.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.126
  Launch Clock Delay      :  1.809
  Clock Pessimism Removal :  -0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832       0.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       1.809         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       2.170 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       2.170         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   2.170         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980       0.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       2.126         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.287       1.839                          
 clock uncertainty                                       0.000       1.839                          

 Hold time                                              -0.043       1.796                          

 Data required time                                                  1.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.796                          
 Data arrival time                                                  -2.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.126
  Launch Clock Delay      :  1.809
  Clock Pessimism Removal :  -0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832       0.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       1.809         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       2.170 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       2.170         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   2.170         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980       0.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       2.126         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.287       1.839                          
 clock uncertainty                                       0.000       1.839                          

 Hold time                                              -0.043       1.796                          

 Data required time                                                  1.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.796                          
 Data arrival time                                                  -2.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.126
  Launch Clock Delay      :  1.809
  Clock Pessimism Removal :  -0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832       0.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       1.809         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       2.170 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       2.170         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   2.170         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_52/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980       0.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       2.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       2.126         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.287       1.839                          
 clock uncertainty                                       0.000       1.839                          

 Hold time                                              -0.043       1.796                          

 Data required time                                                  1.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.796                          
 Data arrival time                                                  -2.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.759
  Launch Clock Delay      :  1.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368     180.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474     181.842         ntclkbufg_2      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_84/Q0                     tco                   0.206     182.048 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.700     185.748         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                 185.748         Logic Levels: 0  
                                                                                   Logic: 0.206ns(5.274%), Route: 3.700ns(94.726%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832     200.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     201.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     201.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     201.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     201.759         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     201.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     201.759         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     201.759                          
 clock uncertainty                                      -0.150     201.609                          

 Setup time                                             -0.039     201.570                          

 Data required time                                                201.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                201.570                          
 Data arrival time                                                -185.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.759
  Launch Clock Delay      :  1.837
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368     180.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469     181.837         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.206     182.043 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        3.110     185.153         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                 185.153         Logic Levels: 0  
                                                                                   Logic: 0.206ns(6.212%), Route: 3.110ns(93.788%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832     200.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     201.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     201.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     201.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     201.759         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     201.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     201.759         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     201.759                          
 clock uncertainty                                      -0.150     201.609                          

 Setup time                                             -0.588     201.021                          

 Data required time                                                201.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                201.021                          
 Data arrival time                                                -185.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.868                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.759
  Launch Clock Delay      :  1.837
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368     180.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469     181.837         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q2                     tco                   0.206     182.043 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        3.408     185.451         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                 185.451         Logic Levels: 0  
                                                                                   Logic: 0.206ns(5.700%), Route: 3.408ns(94.300%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.832     200.832         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     201.182 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     201.546         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     201.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     201.759         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     201.759 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     201.759         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     201.759                          
 clock uncertainty                                      -0.150     201.609                          

 Setup time                                             -0.001     201.608                          

 Data required time                                                201.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                201.608                          
 Data arrival time                                                -185.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.046
  Launch Clock Delay      :  1.596
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319     200.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277     201.596         ntclkbufg_2      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_84/Q3                     tco                   0.198     201.794 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.105     203.899         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                 203.899         Logic Levels: 0  
                                                                                   Logic: 0.198ns(8.597%), Route: 2.105ns(91.403%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980     200.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403     201.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419     201.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244     202.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.046         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.046         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.046                          
 clock uncertainty                                       0.150     202.196                          

 Hold time                                               0.509     202.705                          

 Data required time                                                202.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.705                          
 Data arrival time                                                -203.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.046
  Launch Clock Delay      :  1.592
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319     200.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273     201.592         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q3                     tco                   0.198     201.790 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.101     203.891         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                 203.891         Logic Levels: 0  
                                                                                   Logic: 0.198ns(8.612%), Route: 2.101ns(91.388%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980     200.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403     201.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419     201.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244     202.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.046         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.046         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.046                          
 clock uncertainty                                       0.150     202.196                          

 Hold time                                               0.404     202.600                          

 Data required time                                                202.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.600                          
 Data arrival time                                                -203.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.046
  Launch Clock Delay      :  1.592
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319     200.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273     201.592         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q3                     tco                   0.197     201.789 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.235     202.024         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_76/Y2                     td                    0.201     202.225 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        1.862     204.087         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                 204.087         Logic Levels: 1  
                                                                                   Logic: 0.398ns(15.952%), Route: 2.097ns(84.048%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_58_52/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.980     200.980         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403     201.383 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419     201.802         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244     202.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.046         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.046 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.046         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.046                          
 clock uncertainty                                       0.150     202.196                          

 Hold time                                               0.478     202.674                          

 Data required time                                                202.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.674                          
 Data arrival time                                                -204.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[6]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.601
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.451       1.819         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.206       2.025 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       2.102       4.127         u_DDR3/global_reset_n
 CLMA_42_144/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[6]/opit_0_inv/RS

 Data arrival time                                                   4.127         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.925%), Route: 2.102ns(91.075%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      21.601         ntclkbufg_2      
 CLMA_42_144/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[6]/opit_0_inv/CLK
 clock pessimism                                         0.049      21.650                          
 clock uncertainty                                      -0.150      21.500                          

 Recovery time                                          -0.212      21.288                          

 Data required time                                                 21.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.288                          
 Data arrival time                                                  -4.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.601
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.451       1.819         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.206       2.025 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       2.102       4.127         u_DDR3/global_reset_n
 CLMA_42_144/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/RS

 Data arrival time                                                   4.127         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.925%), Route: 2.102ns(91.075%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      21.601         ntclkbufg_2      
 CLMA_42_144/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/CLK
 clock pessimism                                         0.049      21.650                          
 clock uncertainty                                      -0.150      21.500                          

 Recovery time                                          -0.212      21.288                          

 Data required time                                                 21.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.288                          
 Data arrival time                                                  -4.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.601
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.451       1.819         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.206       2.025 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       2.102       4.127         u_DDR3/global_reset_n
 CLMA_42_144/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/RS

 Data arrival time                                                   4.127         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.925%), Route: 2.102ns(91.075%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      21.601         ntclkbufg_2      
 CLMA_42_144/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/CLK
 clock pessimism                                         0.049      21.650                          
 clock uncertainty                                      -0.150      21.500                          

 Recovery time                                          -0.212      21.288                          

 Data required time                                                 21.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.288                          
 Data arrival time                                                  -4.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.573
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.254       1.573         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.197       1.770 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       0.342       2.112         u_DDR3/global_reset_n
 CLMA_42_48/RSCO                   td                    0.092       2.204 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       2.204         _N998            
 CLMA_42_52/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.204         Logic Levels: 1  
                                                                                   Logic: 0.289ns(45.800%), Route: 0.342ns(54.200%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.442       1.810         ntclkbufg_2      
 CLMA_42_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.219       1.591                          
 clock uncertainty                                       0.000       1.591                          

 Removal time                                            0.000       1.591                          

 Data required time                                                  1.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.591                          
 Data arrival time                                                  -2.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.613                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.828
  Launch Clock Delay      :  1.573
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.254       1.573         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.197       1.770 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       0.393       2.163         u_DDR3/global_reset_n
 CLMS_26_45/RSCO                   td                    0.092       2.255 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.255         _N739            
 CLMS_26_49/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.255         Logic Levels: 1  
                                                                                   Logic: 0.289ns(42.375%), Route: 0.393ns(57.625%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.460       1.828         ntclkbufg_2      
 CLMS_26_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       1.621                          
 clock uncertainty                                       0.000       1.621                          

 Removal time                                            0.000       1.621                          

 Data required time                                                  1.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.621                          
 Data arrival time                                                  -2.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.828
  Launch Clock Delay      :  1.573
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.254       1.573         ntclkbufg_2      
 CLMA_42_45/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/CLK

 CLMA_42_45/Q0                     tco                   0.197       1.770 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q/Q
                                   net (fanout=68)       0.393       2.163         u_DDR3/global_reset_n
 CLMS_26_45/RSCO                   td                    0.092       2.255 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.255         _N739            
 CLMS_26_49/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.255         Logic Levels: 1  
                                                                                   Logic: 0.289ns(42.375%), Route: 0.393ns(57.625%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.460       1.828         ntclkbufg_2      
 CLMS_26_49/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       1.621                          
 clock uncertainty                                       0.000       1.621                          

 Removal time                                            0.000       1.621                          

 Data required time                                                  1.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.621                          
 Data arrival time                                                  -2.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[105]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.606
  Launch Clock Delay      :  1.845
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.477       1.845         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.206       2.051 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.500       4.551         SYSRESETn        
 CLMA_30_45/RSCO                   td                    0.094       4.645 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.645         _N629            
 CLMA_30_49/RSCO                   td                    0.078       4.723 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.723         _N628            
 CLMA_30_53/RSCO                   td                    0.078       4.801 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.801         _N627            
 CLMA_30_57/RSCO                   td                    0.078       4.879 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.879         _N626            
 CLMA_30_65/RSCO                   td                    0.078       4.957 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       4.957         _N625            
 CLMA_30_69/RSCO                   td                    0.078       5.035 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[55]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.035         _N624            
 CLMA_30_73/RSCO                   td                    0.078       5.113 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.113         _N623            
 CLMA_30_77/RSCO                   td                    0.078       5.191 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[95]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.191         _N622            
 CLMA_30_81/RSCO                   td                    0.078       5.269 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[87]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.269         _N621            
 CLMA_30_85/RSCO                   td                    0.078       5.347 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.347         _N620            
 CLMA_30_89/RSCO                   td                    0.078       5.425 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.425         _N619            
 CLMA_30_93/RSCO                   td                    0.078       5.503 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[106]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.503         _N618            
 CLMA_30_97/RSCI                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[105]/opit_0_inv/RS

 Data arrival time                                                   5.503         Logic Levels: 12 
                                                                                   Logic: 1.158ns(31.657%), Route: 2.500ns(68.343%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.287      11.606         ntclkbufg_3      
 CLMA_30_97/CLK                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[105]/opit_0_inv/CLK
 clock pessimism                                         0.049      11.655                          
 clock uncertainty                                      -0.150      11.505                          

 Recovery time                                           0.000      11.505                          

 Data required time                                                 11.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.505                          
 Data arrival time                                                  -5.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[106]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.602
  Launch Clock Delay      :  1.845
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.477       1.845         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.206       2.051 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.500       4.551         SYSRESETn        
 CLMA_30_45/RSCO                   td                    0.094       4.645 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.645         _N629            
 CLMA_30_49/RSCO                   td                    0.078       4.723 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.723         _N628            
 CLMA_30_53/RSCO                   td                    0.078       4.801 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.801         _N627            
 CLMA_30_57/RSCO                   td                    0.078       4.879 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.879         _N626            
 CLMA_30_65/RSCO                   td                    0.078       4.957 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       4.957         _N625            
 CLMA_30_69/RSCO                   td                    0.078       5.035 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[55]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.035         _N624            
 CLMA_30_73/RSCO                   td                    0.078       5.113 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.113         _N623            
 CLMA_30_77/RSCO                   td                    0.078       5.191 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[95]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.191         _N622            
 CLMA_30_81/RSCO                   td                    0.078       5.269 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[87]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.269         _N621            
 CLMA_30_85/RSCO                   td                    0.078       5.347 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.347         _N620            
 CLMA_30_89/RSCO                   td                    0.078       5.425 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.425         _N619            
 CLMA_30_93/RSCI                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[106]/opit_0_inv/RS

 Data arrival time                                                   5.425         Logic Levels: 11 
                                                                                   Logic: 1.080ns(30.168%), Route: 2.500ns(69.832%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.283      11.602         ntclkbufg_3      
 CLMA_30_93/CLK                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[106]/opit_0_inv/CLK
 clock pessimism                                         0.049      11.651                          
 clock uncertainty                                      -0.150      11.501                          

 Recovery time                                           0.000      11.501                          

 Data required time                                                 11.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.501                          
 Data arrival time                                                  -5.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[74]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.602
  Launch Clock Delay      :  1.845
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.477       1.845         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.206       2.051 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.500       4.551         SYSRESETn        
 CLMA_30_45/RSCO                   td                    0.094       4.645 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rbin[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.645         _N629            
 CLMA_30_49/RSCO                   td                    0.078       4.723 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.723         _N628            
 CLMA_30_53/RSCO                   td                    0.078       4.801 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.801         _N627            
 CLMA_30_57/RSCO                   td                    0.078       4.879 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.879         _N626            
 CLMA_30_65/RSCO                   td                    0.078       4.957 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       4.957         _N625            
 CLMA_30_69/RSCO                   td                    0.078       5.035 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[55]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.035         _N624            
 CLMA_30_73/RSCO                   td                    0.078       5.113 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.113         _N623            
 CLMA_30_77/RSCO                   td                    0.078       5.191 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[95]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.191         _N622            
 CLMA_30_81/RSCO                   td                    0.078       5.269 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wr_data[87]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.269         _N621            
 CLMA_30_85/RSCO                   td                    0.078       5.347 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.347         _N620            
 CLMA_30_89/RSCO                   td                    0.078       5.425 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[73]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.425         _N619            
 CLMA_30_93/RSCI                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[74]/opit_0_inv/RS

 Data arrival time                                                   5.425         Logic Levels: 11 
                                                                                   Logic: 1.080ns(30.168%), Route: 2.500ns(69.832%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.283      11.602         ntclkbufg_3      
 CLMA_30_93/CLK                                                            r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/dram_data_shift[74]/opit_0_inv/CLK
 clock pessimism                                         0.049      11.651                          
 clock uncertainty                                      -0.150      11.501                          

 Recovery time                                           0.000      11.501                          

 Data required time                                                 11.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.501                          
 Data arrival time                                                  -5.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[11]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.841
  Launch Clock Delay      :  1.600
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.281       1.600         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.197       1.797 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.156       1.953         SYSRESETn        
 CLMA_98_160/RSCO                  td                    0.092       2.045 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.045         _N754            
 CLMA_98_164/RSCI                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.045         Logic Levels: 1  
                                                                                   Logic: 0.289ns(64.944%), Route: 0.156ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.473       1.841         ntclkbufg_3      
 CLMA_98_164/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intstat_padded[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.219       1.622                          
 clock uncertainty                                       0.000       1.622                          

 Removal time                                            0.000       1.622                          

 Data required time                                                  1.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.622                          
 Data arrival time                                                  -2.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[1]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.841
  Launch Clock Delay      :  1.600
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.281       1.600         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.197       1.797 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.156       1.953         SYSRESETn        
 CLMA_98_160/RSCO                  td                    0.092       2.045 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.045         _N754            
 CLMA_98_164/RSCI                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[1]/opit_0_inv/RS

 Data arrival time                                                   2.045         Logic Levels: 1  
                                                                                   Logic: 0.289ns(64.944%), Route: 0.156ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.473       1.841         ntclkbufg_3      
 CLMA_98_164/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_in_sync2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.219       1.622                          
 clock uncertainty                                       0.000       1.622                          

 Removal time                                            0.000       1.622                          

 Data required time                                                  1.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.622                          
 Data arrival time                                                  -2.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[12]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.841
  Launch Clock Delay      :  1.600
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.281       1.600         ntclkbufg_3      
 CLMA_98_161/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_98_161/Q2                    tco                   0.197       1.797 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.156       1.953         SYSRESETn        
 CLMA_98_160/RSCO                  td                    0.092       2.045 r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.045         _N754            
 CLMA_98_164/RSCI                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.045         Logic Levels: 1  
                                                                                   Logic: 0.289ns(64.944%), Route: 0.156ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.473       1.841         ntclkbufg_3      
 CLMA_98_164/CLK                                                           r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_intpol_padded[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.219       1.622                          
 clock uncertainty                                       0.000       1.622                          

 Removal time                                            0.000       1.622                          

 Data required time                                                  1.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.622                          
 Data arrival time                                                  -2.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  1.823
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       1.823         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.206       2.029 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        2.243       4.272         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.143       4.415 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.848       5.263         u_rst_gen/N3     
 CLMS_94_145/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   5.263         Logic Levels: 1  
                                                                                   Logic: 0.349ns(10.145%), Route: 3.091ns(89.855%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.302      11.621         ntclkbufg_3      
 CLMS_94_145/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.621                          
 clock uncertainty                                      -0.150      11.471                          

 Recovery time                                          -0.212      11.259                          

 Data required time                                                 11.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.259                          
 Data arrival time                                                  -5.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  1.823
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       1.823         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.206       2.029 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        2.243       4.272         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.143       4.415 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.848       5.263         u_rst_gen/N3     
 CLMS_94_145/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   5.263         Logic Levels: 1  
                                                                                   Logic: 0.349ns(10.145%), Route: 3.091ns(89.855%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.302      11.621         ntclkbufg_3      
 CLMS_94_145/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.621                          
 clock uncertainty                                      -0.150      11.471                          

 Recovery time                                          -0.212      11.259                          

 Data required time                                                 11.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.259                          
 Data arrival time                                                  -5.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.617
  Launch Clock Delay      :  1.823
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       1.823         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.206       2.029 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        2.243       4.272         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.143       4.415 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.848       5.263         u_rst_gen/N3     
 CLMS_94_145/RSCO                  td                    0.102       5.365 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.365         _N1003           
 CLMS_94_149/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   5.365         Logic Levels: 2  
                                                                                   Logic: 0.451ns(12.733%), Route: 3.091ns(87.267%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.298      11.617         ntclkbufg_3      
 CLMS_94_149/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.617                          
 clock uncertainty                                      -0.150      11.467                          

 Recovery time                                           0.000      11.467                          

 Data required time                                                 11.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.467                          
 Data arrival time                                                  -5.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.862
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       1.578         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.198       1.776 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        1.869       3.645         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.126       3.771 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.713       4.484         u_rst_gen/N3     
 CLMS_94_145/RSCO                  td                    0.092       4.576 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.576         _N1003           
 CLMS_94_149/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   4.576         Logic Levels: 2  
                                                                                   Logic: 0.416ns(13.876%), Route: 2.582ns(86.124%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.494       1.862         ntclkbufg_3      
 CLMS_94_149/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       1.862                          
 clock uncertainty                                       0.150       2.012                          

 Removal time                                            0.000       2.012                          

 Data required time                                                  2.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.012                          
 Data arrival time                                                  -4.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.867
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       1.578         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.198       1.776 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        1.869       3.645         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.126       3.771 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.713       4.484         u_rst_gen/N3     
 CLMS_94_145/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   4.484         Logic Levels: 1  
                                                                                   Logic: 0.324ns(11.149%), Route: 2.582ns(88.851%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.499       1.867         ntclkbufg_3      
 CLMS_94_145/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       1.867                          
 clock uncertainty                                       0.150       2.017                          

 Removal time                                           -0.195       1.822                          

 Data required time                                                  1.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.822                          
 Data arrival time                                                  -4.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.867
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       1.578         ntclkbufg_2      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/CLK

 CLMA_26_68/Q0                     tco                   0.198       1.776 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q/Q
                                   net (fanout=8)        1.869       3.645         nt_LED[2]        
 CLMA_118_117/Y1                   td                    0.126       3.771 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.713       4.484         u_rst_gen/N3     
 CLMS_94_145/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   4.484         Logic Levels: 1  
                                                                                   Logic: 0.324ns(11.149%), Route: 2.582ns(88.851%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.499       1.867         ntclkbufg_3      
 CLMS_94_145/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       1.867                          
 clock uncertainty                                       0.150       2.017                          

 Removal time                                           -0.195       1.822                          

 Data required time                                                  1.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.822                          
 Data arrival time                                                  -4.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.443
  Launch Clock Delay      :  5.087
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.498       5.087         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.209       5.296 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.240       5.536         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.227       5.763 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       1.651       7.414         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_281/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.414         Logic Levels: 1  
                                                                                   Logic: 0.436ns(18.737%), Route: 1.891ns(81.263%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.314    1004.443         rx_clki_clkbufg  
 CLMA_146_281/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.903                          
 clock uncertainty                                      -0.050    1004.853                          

 Recovery time                                          -0.212    1004.641                          

 Data required time                                               1004.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.641                          
 Data arrival time                                                  -7.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.443
  Launch Clock Delay      :  5.087
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.498       5.087         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.209       5.296 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.240       5.536         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.227       5.763 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       1.651       7.414         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_281/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.414         Logic Levels: 1  
                                                                                   Logic: 0.436ns(18.737%), Route: 1.891ns(81.263%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.314    1004.443         rx_clki_clkbufg  
 CLMA_146_281/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.903                          
 clock uncertainty                                      -0.050    1004.853                          

 Recovery time                                          -0.212    1004.641                          

 Data required time                                               1004.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.641                          
 Data arrival time                                                  -7.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[2]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.443
  Launch Clock Delay      :  5.087
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.498       5.087         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.209       5.296 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.240       5.536         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.227       5.763 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       1.651       7.414         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_146_281/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.414         Logic Levels: 1  
                                                                                   Logic: 0.436ns(18.737%), Route: 1.891ns(81.263%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.314    1004.443         rx_clki_clkbufg  
 CLMA_146_281/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/stct[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.903                          
 clock uncertainty                                      -0.050    1004.853                          

 Recovery time                                          -0.212    1004.641                          

 Data required time                                               1004.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.641                          
 Data arrival time                                                  -7.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[4]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.115
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.301       4.430         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.197       4.627 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.138       4.765         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.201       4.966 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       0.405       5.371         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_114_249/RSCO                 td                    0.092       5.463 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       5.463         _N1020           
 CLMS_114_253/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.463         Logic Levels: 2  
                                                                                   Logic: 0.490ns(47.435%), Route: 0.543ns(52.565%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526       5.115         rx_clki_clkbufg  
 CLMS_114_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.655                          
 clock uncertainty                                       0.000       4.655                          

 Removal time                                            0.000       4.655                          

 Data required time                                                  4.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.655                          
 Data arrival time                                                  -5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.808                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.115
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.301       4.430         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.197       4.627 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.138       4.765         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.201       4.966 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       0.405       5.371         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_114_249/RSCO                 td                    0.092       5.463 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       5.463         _N1020           
 CLMS_114_253/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.463         Logic Levels: 2  
                                                                                   Logic: 0.490ns(47.435%), Route: 0.543ns(52.565%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526       5.115         rx_clki_clkbufg  
 CLMS_114_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.655                          
 clock uncertainty                                       0.000       4.655                          

 Removal time                                            0.000       4.655                          

 Data required time                                                  4.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.655                          
 Data arrival time                                                  -5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.808                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.115
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.301       4.430         rx_clki_clkbufg  
 CLMA_106_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMA_106_233/Q2                   tco                   0.197       4.627 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.138       4.765         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_106_233/Y2                   td                    0.201       4.966 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=76)       0.405       5.371         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMS_114_249/RSCO                 td                    0.092       5.463 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/ucad/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       5.463         _N1020           
 CLMS_114_253/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.463         Logic Levels: 2  
                                                                                   Logic: 0.490ns(47.435%), Route: 0.543ns(52.565%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526       5.115         rx_clki_clkbufg  
 CLMS_114_253/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rfop[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.460       4.655                          
 clock uncertainty                                       0.000       4.655                          

 Removal time                                            0.000       4.655                          

 Data required time                                                  4.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.655                          
 Data arrival time                                                  -5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.808                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.484       1.852         ntclkbufg_3      
 CLMA_106_149/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_149/Q2                   tco                   0.209       2.061 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.393       2.454         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send [1]
 CLMA_114_144/Y2                   td                    0.312       2.766 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.236       3.002         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23760
 CLMA_114_148/Y2                   td                    0.132       3.134 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=2)        0.516       3.650         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_102_149/Y0                   td                    0.131       3.781 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.238       4.019         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_102_152/Y0                   td                    0.139       4.158 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        3.280       7.438         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081       7.519 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.519         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029       9.548 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090       9.638         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                   9.638         Logic Levels: 6  
                                                                                   Logic: 3.033ns(38.955%), Route: 4.753ns(61.045%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.491       1.859         ntclkbufg_3      
 CLMA_114_136/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_114_136/Q1                   tco                   0.209       2.068 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.520       2.588         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_106_141/Y2                   td                    0.227       2.815 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.401       3.216         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       3.567 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       3.567         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_114_140/Y2                   td                    0.097       3.664 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=12)       3.507       7.171         _N19             
 IOL_7_353/DO                      td                    0.081       7.252 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.252         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029       9.281 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098       9.379         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                   9.379         Logic Levels: 4  
                                                                                   Logic: 2.994ns(39.814%), Route: 4.526ns(60.186%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK
Endpoint    : TX (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.475       1.843         ntclkbufg_3      
 CLMA_106_33/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK

 CLMA_106_33/Q3                    tco                   0.206       2.049 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.942       5.991         nt_TX            
 IOL_151_361/DO                    td                    0.081       6.072 f       TX_obuf/opit_1/O 
                                   net (fanout=1)        0.000       6.072         TX_obuf/ntO      
 IOBS_152_361/PAD                  td                    2.029       8.101 f       TX_obuf/opit_0/O 
                                   net (fanout=1)        0.084       8.185         TX               
 C10                                                                       f       TX (port)        

 Data arrival time                                                   8.185         Logic Levels: 2  
                                                                                   Logic: 2.316ns(36.518%), Route: 4.026ns(63.482%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 22.000 sec
Action report_timing: CPU time elapsed is 20.031 sec
Current time: Fri Mar 26 11:18:13 2021
Action report_timing: Peak memory pool usage is 624,644,096 bytes
Report timing is finished successfully.
