
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/perlbench_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2501133 heartbeat IPC: 3.99819 cumulative IPC: 3.99819 (Simulation time: 0 hr 0 min 34 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2501134 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 16329421 heartbeat IPC: 0.723156 cumulative IPC: 0.723155 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 29142940 heartbeat IPC: 0.780426 cumulative IPC: 0.7507 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40590282 heartbeat IPC: 0.873565 cumulative IPC: 0.787626 (Simulation time: 0 hr 3 min 6 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 53214075 heartbeat IPC: 0.792155 cumulative IPC: 0.788753 (Simulation time: 0 hr 3 min 56 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 64783246 heartbeat IPC: 0.864366 cumulative IPC: 0.802799 (Simulation time: 0 hr 4 min 43 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 77753582 heartbeat IPC: 0.77099 cumulative IPC: 0.797316 (Simulation time: 0 hr 5 min 32 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 88780290 heartbeat IPC: 0.906889 cumulative IPC: 0.81132 (Simulation time: 0 hr 6 min 16 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 99698400 heartbeat IPC: 0.91591 cumulative IPC: 0.823068 (Simulation time: 0 hr 6 min 58 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 113197778 heartbeat IPC: 0.740775 cumulative IPC: 0.813033 (Simulation time: 0 hr 7 min 48 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 126506028 heartbeat IPC: 0.751414 cumulative IPC: 0.80642 (Simulation time: 0 hr 8 min 39 sec) 
Finished CPU 0 instructions: 100000000 cycles: 124004896 cumulative IPC: 0.80642 (Simulation time: 0 hr 8 min 39 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.80642 instructions: 100000000 cycles: 124004896
cpu0_DTLB TOTAL     ACCESS:   24833819  HIT:   24177078  MISS:     656741
cpu0_DTLB LOAD      ACCESS:   16163236  HIT:   15591792  MISS:     571444
cpu0_DTLB RFO       ACCESS:    8670583  HIT:    8585286  MISS:      85297
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.30908 cycles
cpu0_ITLB TOTAL     ACCESS:    8520349  HIT:    8442185  MISS:      78164
cpu0_ITLB LOAD      ACCESS:    8520349  HIT:    8442185  MISS:      78164
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11982 cycles
cpu0_L1I TOTAL     ACCESS:    9976851  HIT:    9296535  MISS:     680316
cpu0_L1I LOAD      ACCESS:    9976851  HIT:    9296535  MISS:     680316
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.2587 cycles
cpu0_STLB TOTAL     ACCESS:     734905  HIT:     726452  MISS:       8453
cpu0_STLB LOAD      ACCESS:     649608  HIT:     642243  MISS:       7365
cpu0_STLB RFO       ACCESS:      85297  HIT:      84209  MISS:       1088
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.6358 cycles
cpu0_L1D TOTAL     ACCESS:   32037655  HIT:   31084865  MISS:     952790
cpu0_L1D LOAD      ACCESS:   16946792  HIT:   16082344  MISS:     864448
cpu0_L1D RFO       ACCESS:   15082447  HIT:   14995667  MISS:      86780
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       8416  HIT:       6854  MISS:       1562
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.9161 cycles
cpu0_L2C TOTAL     ACCESS:    1889413  HIT:    1714332  MISS:     175081
cpu0_L2C LOAD      ACCESS:    1544749  HIT:    1392624  MISS:     152125
cpu0_L2C RFO       ACCESS:      86773  HIT:      64517  MISS:      22256
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     256329  HIT:     255859  MISS:        470
cpu0_L2C TRANSLATION ACCESS:       1562  HIT:       1332  MISS:        230
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 42.3755 cycles
LLC TOTAL     ACCESS:     226407  HIT:     199503  MISS:      26904
LLC LOAD      ACCESS:     152125  HIT:     132193  MISS:      19932
LLC RFO       ACCESS:      22256  HIT:      16755  MISS:       5501
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      51796  HIT:      50341  MISS:       1455
LLC TRANSLATION ACCESS:        230  HIT:        214  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 139.469 cycles
Insertion Distribution: 
	LOAD 7406 0 0 0 0 0 31884 1328 
	RFO 485 0 0 0 0 0 6000 994 
	PREF 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 1459 
	 5 0 0 0 0 0 35 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4989  ROW_BUFFER_MISS:      20459
 DBUS AVG_CONGESTED_CYCLE:    3.83619
 WQ ROW_BUFFER_HIT:       1278  ROW_BUFFER_MISS:       4326  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.5426% MPKI: 12.0745 Average ROB Occupancy at Mispredict: 40.9007
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00217
BRANCH_INDIRECT: 0.80239
BRANCH_CONDITIONAL: 9.8183
BRANCH_DIRECT_CALL: 0.00216
BRANCH_INDIRECT_CALL: 1.42497
BRANCH_RETURN: 0.02455

