
First_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a53c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b0  0800a6d8  0800a6d8  0001a6d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac88  0800ac88  00020bf4  2**0
                  CONTENTS
  4 .ARM          00000000  0800ac88  0800ac88  00020bf4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ac88  0800ac88  00020bf4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac88  0800ac88  0001ac88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac8c  0800ac8c  0001ac8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000bf4  20000000  0800ac90  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c634  20000bf4  0800b884  00020bf4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000d228  0800b884  0002d228  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020bf4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e59  00000000  00000000  00020c24  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000024f8  00000000  00000000  00033a7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001128  00000000  00000000  00035f78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001030  00000000  00000000  000370a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000228db  00000000  00000000  000380d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010f61  00000000  00000000  0005a9ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d60f2  00000000  00000000  0006b90c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001419fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005348  00000000  00000000  00141a7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000bf4 	.word	0x20000bf4
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800a6bc 	.word	0x0800a6bc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000bf8 	.word	0x20000bf8
 80001d4:	0800a6bc 	.word	0x0800a6bc

080001d8 <strcmp>:
 80001d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e0:	2a01      	cmp	r2, #1
 80001e2:	bf28      	it	cs
 80001e4:	429a      	cmpcs	r2, r3
 80001e6:	d0f7      	beq.n	80001d8 <strcmp>
 80001e8:	1ad0      	subs	r0, r2, r3
 80001ea:	4770      	bx	lr

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	; 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800033a:	f1a4 0401 	sub.w	r4, r4, #1
 800033e:	d1e9      	bne.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004e6:	bf08      	it	eq
 80004e8:	4770      	bxeq	lr
 80004ea:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ee:	bf04      	itt	eq
 80004f0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000500:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000504:	e71c      	b.n	8000340 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_ul2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	e00a      	b.n	800052e <__aeabi_l2d+0x16>

08000518 <__aeabi_l2d>:
 8000518:	ea50 0201 	orrs.w	r2, r0, r1
 800051c:	bf08      	it	eq
 800051e:	4770      	bxeq	lr
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000526:	d502      	bpl.n	800052e <__aeabi_l2d+0x16>
 8000528:	4240      	negs	r0, r0
 800052a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000532:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053a:	f43f aed8 	beq.w	80002ee <__adddf3+0xe6>
 800053e:	f04f 0203 	mov.w	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	fa00 fc03 	lsl.w	ip, r0, r3
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 fe03 	lsl.w	lr, r1, r3
 8000566:	ea40 000e 	orr.w	r0, r0, lr
 800056a:	fa21 f102 	lsr.w	r1, r1, r2
 800056e:	4414      	add	r4, r2
 8000570:	e6bd      	b.n	80002ee <__adddf3+0xe6>
 8000572:	bf00      	nop

08000574 <__aeabi_dmul>:
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800057e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000582:	bf1d      	ittte	ne
 8000584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000588:	ea94 0f0c 	teqne	r4, ip
 800058c:	ea95 0f0c 	teqne	r5, ip
 8000590:	f000 f8de 	bleq	8000750 <__aeabi_dmul+0x1dc>
 8000594:	442c      	add	r4, r5
 8000596:	ea81 0603 	eor.w	r6, r1, r3
 800059a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800059e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005a6:	bf18      	it	ne
 80005a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b4:	d038      	beq.n	8000628 <__aeabi_dmul+0xb4>
 80005b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ca:	f04f 0600 	mov.w	r6, #0
 80005ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d2:	f09c 0f00 	teq	ip, #0
 80005d6:	bf18      	it	ne
 80005d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005e8:	d204      	bcs.n	80005f4 <__aeabi_dmul+0x80>
 80005ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ee:	416d      	adcs	r5, r5
 80005f0:	eb46 0606 	adc.w	r6, r6, r6
 80005f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000608:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800060c:	bf88      	it	hi
 800060e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000612:	d81e      	bhi.n	8000652 <__aeabi_dmul+0xde>
 8000614:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000618:	bf08      	it	eq
 800061a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800061e:	f150 0000 	adcs.w	r0, r0, #0
 8000622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800062c:	ea46 0101 	orr.w	r1, r6, r1
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	ea81 0103 	eor.w	r1, r1, r3
 8000638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800063c:	bfc2      	ittt	gt
 800063e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000646:	bd70      	popgt	{r4, r5, r6, pc}
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f04f 0e00 	mov.w	lr, #0
 8000650:	3c01      	subs	r4, #1
 8000652:	f300 80ab 	bgt.w	80007ac <__aeabi_dmul+0x238>
 8000656:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065a:	bfde      	ittt	le
 800065c:	2000      	movle	r0, #0
 800065e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000662:	bd70      	pople	{r4, r5, r6, pc}
 8000664:	f1c4 0400 	rsb	r4, r4, #0
 8000668:	3c20      	subs	r4, #32
 800066a:	da35      	bge.n	80006d8 <__aeabi_dmul+0x164>
 800066c:	340c      	adds	r4, #12
 800066e:	dc1b      	bgt.n	80006a8 <__aeabi_dmul+0x134>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f305 	lsl.w	r3, r0, r5
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800068c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	fa21 f604 	lsr.w	r6, r1, r4
 8000698:	eb42 0106 	adc.w	r1, r2, r6
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f1c4 040c 	rsb	r4, r4, #12
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f304 	lsl.w	r3, r0, r4
 80006b4:	fa20 f005 	lsr.w	r0, r0, r5
 80006b8:	fa01 f204 	lsl.w	r2, r1, r4
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	f141 0100 	adc.w	r1, r1, #0
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f205 	lsl.w	r2, r0, r5
 80006e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e4:	fa20 f304 	lsr.w	r3, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea43 0302 	orr.w	r3, r3, r2
 80006f0:	fa21 f004 	lsr.w	r0, r1, r4
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	fa21 f204 	lsr.w	r2, r1, r4
 80006fc:	ea20 0002 	bic.w	r0, r0, r2
 8000700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f094 0f00 	teq	r4, #0
 8000714:	d10f      	bne.n	8000736 <__aeabi_dmul+0x1c2>
 8000716:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071a:	0040      	lsls	r0, r0, #1
 800071c:	eb41 0101 	adc.w	r1, r1, r1
 8000720:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000724:	bf08      	it	eq
 8000726:	3c01      	subeq	r4, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1a6>
 800072a:	ea41 0106 	orr.w	r1, r1, r6
 800072e:	f095 0f00 	teq	r5, #0
 8000732:	bf18      	it	ne
 8000734:	4770      	bxne	lr
 8000736:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	eb43 0303 	adc.w	r3, r3, r3
 8000740:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000744:	bf08      	it	eq
 8000746:	3d01      	subeq	r5, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1c6>
 800074a:	ea43 0306 	orr.w	r3, r3, r6
 800074e:	4770      	bx	lr
 8000750:	ea94 0f0c 	teq	r4, ip
 8000754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000758:	bf18      	it	ne
 800075a:	ea95 0f0c 	teqne	r5, ip
 800075e:	d00c      	beq.n	800077a <__aeabi_dmul+0x206>
 8000760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000764:	bf18      	it	ne
 8000766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076a:	d1d1      	bne.n	8000710 <__aeabi_dmul+0x19c>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
 800077a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800077e:	bf06      	itte	eq
 8000780:	4610      	moveq	r0, r2
 8000782:	4619      	moveq	r1, r3
 8000784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000788:	d019      	beq.n	80007be <__aeabi_dmul+0x24a>
 800078a:	ea94 0f0c 	teq	r4, ip
 800078e:	d102      	bne.n	8000796 <__aeabi_dmul+0x222>
 8000790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000794:	d113      	bne.n	80007be <__aeabi_dmul+0x24a>
 8000796:	ea95 0f0c 	teq	r5, ip
 800079a:	d105      	bne.n	80007a8 <__aeabi_dmul+0x234>
 800079c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a0:	bf1c      	itt	ne
 80007a2:	4610      	movne	r0, r2
 80007a4:	4619      	movne	r1, r3
 80007a6:	d10a      	bne.n	80007be <__aeabi_dmul+0x24a>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007c6:	bd70      	pop	{r4, r5, r6, pc}

080007c8 <__aeabi_ddiv>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007d6:	bf1d      	ittte	ne
 80007d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007dc:	ea94 0f0c 	teqne	r4, ip
 80007e0:	ea95 0f0c 	teqne	r5, ip
 80007e4:	f000 f8a7 	bleq	8000936 <__aeabi_ddiv+0x16e>
 80007e8:	eba4 0405 	sub.w	r4, r4, r5
 80007ec:	ea81 0e03 	eor.w	lr, r1, r3
 80007f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f8:	f000 8088 	beq.w	800090c <__aeabi_ddiv+0x144>
 80007fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000800:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800080c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000818:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800081c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000820:	429d      	cmp	r5, r3
 8000822:	bf08      	it	eq
 8000824:	4296      	cmpeq	r6, r2
 8000826:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800082e:	d202      	bcs.n	8000836 <__aeabi_ddiv+0x6e>
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	1ab6      	subs	r6, r6, r2
 8000838:	eb65 0503 	sbc.w	r5, r5, r3
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000846:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 000c 	orrcs.w	r0, r0, ip
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	ebb6 0e02 	subs.w	lr, r6, r2
 8000896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089a:	bf22      	ittt	cs
 800089c:	1ab6      	subcs	r6, r6, r2
 800089e:	4675      	movcs	r5, lr
 80008a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a8:	d018      	beq.n	80008dc <__aeabi_ddiv+0x114>
 80008aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008c6:	d1c0      	bne.n	800084a <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	d10b      	bne.n	80008e6 <__aeabi_ddiv+0x11e>
 80008ce:	ea41 0100 	orr.w	r1, r1, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008da:	e7b6      	b.n	800084a <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e0:	bf04      	itt	eq
 80008e2:	4301      	orreq	r1, r0
 80008e4:	2000      	moveq	r0, #0
 80008e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ea:	bf88      	it	hi
 80008ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f0:	f63f aeaf 	bhi.w	8000652 <__aeabi_dmul+0xde>
 80008f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f8:	bf04      	itt	eq
 80008fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000902:	f150 0000 	adcs.w	r0, r0, #0
 8000906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000918:	bfc2      	ittt	gt
 800091a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800091e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000922:	bd70      	popgt	{r4, r5, r6, pc}
 8000924:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000928:	f04f 0e00 	mov.w	lr, #0
 800092c:	3c01      	subs	r4, #1
 800092e:	e690      	b.n	8000652 <__aeabi_dmul+0xde>
 8000930:	ea45 0e06 	orr.w	lr, r5, r6
 8000934:	e68d      	b.n	8000652 <__aeabi_dmul+0xde>
 8000936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093a:	ea94 0f0c 	teq	r4, ip
 800093e:	bf08      	it	eq
 8000940:	ea95 0f0c 	teqeq	r5, ip
 8000944:	f43f af3b 	beq.w	80007be <__aeabi_dmul+0x24a>
 8000948:	ea94 0f0c 	teq	r4, ip
 800094c:	d10a      	bne.n	8000964 <__aeabi_ddiv+0x19c>
 800094e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000952:	f47f af34 	bne.w	80007be <__aeabi_dmul+0x24a>
 8000956:	ea95 0f0c 	teq	r5, ip
 800095a:	f47f af25 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e72c      	b.n	80007be <__aeabi_dmul+0x24a>
 8000964:	ea95 0f0c 	teq	r5, ip
 8000968:	d106      	bne.n	8000978 <__aeabi_ddiv+0x1b0>
 800096a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096e:	f43f aefd 	beq.w	800076c <__aeabi_dmul+0x1f8>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e722      	b.n	80007be <__aeabi_dmul+0x24a>
 8000978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800097c:	bf18      	it	ne
 800097e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000982:	f47f aec5 	bne.w	8000710 <__aeabi_dmul+0x19c>
 8000986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098a:	f47f af0d 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800098e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000992:	f47f aeeb 	bne.w	800076c <__aeabi_dmul+0x1f8>
 8000996:	e712      	b.n	80007be <__aeabi_dmul+0x24a>

08000998 <__gedf2>:
 8000998:	f04f 3cff 	mov.w	ip, #4294967295
 800099c:	e006      	b.n	80009ac <__cmpdf2+0x4>
 800099e:	bf00      	nop

080009a0 <__ledf2>:
 80009a0:	f04f 0c01 	mov.w	ip, #1
 80009a4:	e002      	b.n	80009ac <__cmpdf2+0x4>
 80009a6:	bf00      	nop

080009a8 <__cmpdf2>:
 80009a8:	f04f 0c01 	mov.w	ip, #1
 80009ac:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009bc:	bf18      	it	ne
 80009be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c2:	d01b      	beq.n	80009fc <__cmpdf2+0x54>
 80009c4:	b001      	add	sp, #4
 80009c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ca:	bf0c      	ite	eq
 80009cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d0:	ea91 0f03 	teqne	r1, r3
 80009d4:	bf02      	ittt	eq
 80009d6:	ea90 0f02 	teqeq	r0, r2
 80009da:	2000      	moveq	r0, #0
 80009dc:	4770      	bxeq	lr
 80009de:	f110 0f00 	cmn.w	r0, #0
 80009e2:	ea91 0f03 	teq	r1, r3
 80009e6:	bf58      	it	pl
 80009e8:	4299      	cmppl	r1, r3
 80009ea:	bf08      	it	eq
 80009ec:	4290      	cmpeq	r0, r2
 80009ee:	bf2c      	ite	cs
 80009f0:	17d8      	asrcs	r0, r3, #31
 80009f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009f6:	f040 0001 	orr.w	r0, r0, #1
 80009fa:	4770      	bx	lr
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__cmpdf2+0x64>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d107      	bne.n	8000a1c <__cmpdf2+0x74>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d1d6      	bne.n	80009c4 <__cmpdf2+0x1c>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d0d3      	beq.n	80009c4 <__cmpdf2+0x1c>
 8000a1c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop

08000a24 <__aeabi_cdrcmple>:
 8000a24:	4684      	mov	ip, r0
 8000a26:	4610      	mov	r0, r2
 8000a28:	4662      	mov	r2, ip
 8000a2a:	468c      	mov	ip, r1
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4663      	mov	r3, ip
 8000a30:	e000      	b.n	8000a34 <__aeabi_cdcmpeq>
 8000a32:	bf00      	nop

08000a34 <__aeabi_cdcmpeq>:
 8000a34:	b501      	push	{r0, lr}
 8000a36:	f7ff ffb7 	bl	80009a8 <__cmpdf2>
 8000a3a:	2800      	cmp	r0, #0
 8000a3c:	bf48      	it	mi
 8000a3e:	f110 0f00 	cmnmi.w	r0, #0
 8000a42:	bd01      	pop	{r0, pc}

08000a44 <__aeabi_dcmpeq>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff fff4 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a4c:	bf0c      	ite	eq
 8000a4e:	2001      	moveq	r0, #1
 8000a50:	2000      	movne	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmplt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffea 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmple>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffe0 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpge>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffce 	bl	8000a24 <__aeabi_cdrcmple>
 8000a88:	bf94      	ite	ls
 8000a8a:	2001      	movls	r0, #1
 8000a8c:	2000      	movhi	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpgt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffc4 	bl	8000a24 <__aeabi_cdrcmple>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2uiz>:
 8000af8:	004a      	lsls	r2, r1, #1
 8000afa:	d211      	bcs.n	8000b20 <__aeabi_d2uiz+0x28>
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b00:	d211      	bcs.n	8000b26 <__aeabi_d2uiz+0x2e>
 8000b02:	d50d      	bpl.n	8000b20 <__aeabi_d2uiz+0x28>
 8000b04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d40e      	bmi.n	8000b2c <__aeabi_d2uiz+0x34>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d102      	bne.n	8000b32 <__aeabi_d2uiz+0x3a>
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b30:	4770      	bx	lr
 8000b32:	f04f 0000 	mov.w	r0, #0
 8000b36:	4770      	bx	lr

08000b38 <serialOut>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void serialOut(UART_HandleTypeDef *huart, char _out[], uint32_t len){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(huart, (uint8_t *) _out, len, 100);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	b29a      	uxth	r2, r3
 8000b48:	2364      	movs	r3, #100	; 0x64
 8000b4a:	68b9      	ldr	r1, [r7, #8]
 8000b4c:	68f8      	ldr	r0, [r7, #12]
 8000b4e:	f007 f9df 	bl	8007f10 <HAL_UART_Transmit>
}
 8000b52:	bf00      	nop
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <printStr>:

void printStr(char str[])
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	serialOut(&huart2, str, strlen(str));
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f7ff fb41 	bl	80001ec <strlen>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	6879      	ldr	r1, [r7, #4]
 8000b70:	4803      	ldr	r0, [pc, #12]	; (8000b80 <printStr+0x24>)
 8000b72:	f7ff ffe1 	bl	8000b38 <serialOut>
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	2000d158 	.word	0x2000d158

08000b84 <printChar>:

void printChar(char chr)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
	char str1[2] = {chr , '\0'};
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	753b      	strb	r3, [r7, #20]
 8000b92:	2300      	movs	r3, #0
 8000b94:	757b      	strb	r3, [r7, #21]
	char str2[5] = "";
 8000b96:	2300      	movs	r3, #0
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	743b      	strb	r3, [r7, #16]
	strcpy(str2,str1);
 8000b9e:	f107 0214 	add.w	r2, r7, #20
 8000ba2:	f107 030c 	add.w	r3, r7, #12
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f007 fe9f 	bl	80088ec <strcpy>
	serialOut(&huart2, str2, strlen(str2));
 8000bae:	f107 030c 	add.w	r3, r7, #12
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fb1a 	bl	80001ec <strlen>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	f107 030c 	add.w	r3, r7, #12
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4803      	ldr	r0, [pc, #12]	; (8000bd0 <printChar+0x4c>)
 8000bc2:	f7ff ffb9 	bl	8000b38 <serialOut>
}
 8000bc6:	bf00      	nop
 8000bc8:	3718      	adds	r7, #24
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	2000d158 	.word	0x2000d158

08000bd4 <printInt>:

void printInt(int i)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	char str[5];
	itoa(i, str, 10);
 8000bdc:	f107 0308 	add.w	r3, r7, #8
 8000be0:	220a      	movs	r2, #10
 8000be2:	4619      	mov	r1, r3
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f007 fe77 	bl	80088d8 <itoa>
	serialOut(&huart2, str, strlen(str));
 8000bea:	f107 0308 	add.w	r3, r7, #8
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff fafc 	bl	80001ec <strlen>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	f107 0308 	add.w	r3, r7, #8
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4803      	ldr	r0, [pc, #12]	; (8000c0c <printInt+0x38>)
 8000bfe:	f7ff ff9b 	bl	8000b38 <serialOut>
}
 8000c02:	bf00      	nop
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	2000d158 	.word	0x2000d158

08000c10 <printStrLn>:

/**
 * Print string and go to next line (currently broken)
 */
void printStrLn(char str[])
{
 8000c10:	b5b0      	push	{r4, r5, r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	466b      	mov	r3, sp
 8000c1a:	461d      	mov	r5, r3
	char newstr[strlen(str)+5];
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f7ff fae5 	bl	80001ec <strlen>
 8000c22:	4603      	mov	r3, r0
 8000c24:	1d58      	adds	r0, r3, #5
 8000c26:	4603      	mov	r3, r0
 8000c28:	3b01      	subs	r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	4601      	mov	r1, r0
 8000c2e:	f04f 0200 	mov.w	r2, #0
 8000c32:	f04f 0300 	mov.w	r3, #0
 8000c36:	f04f 0400 	mov.w	r4, #0
 8000c3a:	00d4      	lsls	r4, r2, #3
 8000c3c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000c40:	00cb      	lsls	r3, r1, #3
 8000c42:	4601      	mov	r1, r0
 8000c44:	f04f 0200 	mov.w	r2, #0
 8000c48:	f04f 0300 	mov.w	r3, #0
 8000c4c:	f04f 0400 	mov.w	r4, #0
 8000c50:	00d4      	lsls	r4, r2, #3
 8000c52:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000c56:	00cb      	lsls	r3, r1, #3
 8000c58:	1dc3      	adds	r3, r0, #7
 8000c5a:	08db      	lsrs	r3, r3, #3
 8000c5c:	00db      	lsls	r3, r3, #3
 8000c5e:	ebad 0d03 	sub.w	sp, sp, r3
 8000c62:	466b      	mov	r3, sp
 8000c64:	3300      	adds	r3, #0
 8000c66:	60bb      	str	r3, [r7, #8]
	strcpy(newstr, str);
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	6879      	ldr	r1, [r7, #4]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f007 fe3d 	bl	80088ec <strcpy>
	strcat(newstr, "\r\n");
 8000c72:	68bc      	ldr	r4, [r7, #8]
 8000c74:	4620      	mov	r0, r4
 8000c76:	f7ff fab9 	bl	80001ec <strlen>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4423      	add	r3, r4
 8000c7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ca8 <printStrLn+0x98>)
 8000c80:	8811      	ldrh	r1, [r2, #0]
 8000c82:	7892      	ldrb	r2, [r2, #2]
 8000c84:	8019      	strh	r1, [r3, #0]
 8000c86:	709a      	strb	r2, [r3, #2]
	serialOut(&huart2, str, strlen(newstr));
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff faae 	bl	80001ec <strlen>
 8000c90:	4603      	mov	r3, r0
 8000c92:	461a      	mov	r2, r3
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	4805      	ldr	r0, [pc, #20]	; (8000cac <printStrLn+0x9c>)
 8000c98:	f7ff ff4e 	bl	8000b38 <serialOut>
 8000c9c:	46ad      	mov	sp, r5
}
 8000c9e:	bf00      	nop
 8000ca0:	3710      	adds	r7, #16
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	0800a6d8 	.word	0x0800a6d8
 8000cac:	2000d158 	.word	0x2000d158

08000cb0 <printWaveform>:

void printWaveform(short data[], int size)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	6039      	str	r1, [r7, #0]
	for(int i = 0; i<size; i++)
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	e00e      	b.n	8000cde <printWaveform+0x2e>
	{
		printStr("|");
 8000cc0:	480b      	ldr	r0, [pc, #44]	; (8000cf0 <printWaveform+0x40>)
 8000cc2:	f7ff ff4b 	bl	8000b5c <printStr>
		printInt(data[i]);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff7e 	bl	8000bd4 <printInt>
	for(int i = 0; i<size; i++)
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	dbec      	blt.n	8000cc0 <printWaveform+0x10>
	}
}
 8000ce6:	bf00      	nop
 8000ce8:	3710      	adds	r7, #16
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	0800a6dc 	.word	0x0800a6dc

08000cf4 <readSerial>:
 * Read "readsize" number of characters from serial port, and outputs to outputString
 * Returns 1 if timed out, else 0
 * printchar echoes the typed character back to the PC
 */
int readSerial(char* outputString, int readsize, int timeout, int printchar)
{
 8000cf4:	b5b0      	push	{r4, r5, r7, lr}
 8000cf6:	b08c      	sub	sp, #48	; 0x30
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
 8000d00:	603b      	str	r3, [r7, #0]
 8000d02:	466b      	mov	r3, sp
 8000d04:	461d      	mov	r5, r3
	int starttime = HAL_GetTick();
 8000d06:	f001 fcff 	bl	8002708 <HAL_GetTick>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	61fb      	str	r3, [r7, #28]
	char rxedString[readsize+1];
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	1c58      	adds	r0, r3, #1
 8000d12:	1e43      	subs	r3, r0, #1
 8000d14:	61bb      	str	r3, [r7, #24]
 8000d16:	4603      	mov	r3, r0
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f04f 0200 	mov.w	r2, #0
 8000d1e:	f04f 0300 	mov.w	r3, #0
 8000d22:	f04f 0400 	mov.w	r4, #0
 8000d26:	00d4      	lsls	r4, r2, #3
 8000d28:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d2c:	00cb      	lsls	r3, r1, #3
 8000d2e:	4603      	mov	r3, r0
 8000d30:	4619      	mov	r1, r3
 8000d32:	f04f 0200 	mov.w	r2, #0
 8000d36:	f04f 0300 	mov.w	r3, #0
 8000d3a:	f04f 0400 	mov.w	r4, #0
 8000d3e:	00d4      	lsls	r4, r2, #3
 8000d40:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d44:	00cb      	lsls	r3, r1, #3
 8000d46:	4603      	mov	r3, r0
 8000d48:	3307      	adds	r3, #7
 8000d4a:	08db      	lsrs	r3, r3, #3
 8000d4c:	00db      	lsls	r3, r3, #3
 8000d4e:	ebad 0d03 	sub.w	sp, sp, r3
 8000d52:	466b      	mov	r3, sp
 8000d54:	3300      	adds	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
	for(int i = 0; i<readsize; i++)
 8000d58:	2300      	movs	r3, #0
 8000d5a:	627b      	str	r3, [r7, #36]	; 0x24
 8000d5c:	e007      	b.n	8000d6e <readSerial+0x7a>
	{
		rxedString[i] = '#';
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d62:	4413      	add	r3, r2
 8000d64:	2223      	movs	r2, #35	; 0x23
 8000d66:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<readsize; i++)
 8000d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	dbf3      	blt.n	8000d5e <readSerial+0x6a>
	}
	char rxedChar[1] = "#";
 8000d76:	2323      	movs	r3, #35	; 0x23
 8000d78:	743b      	strb	r3, [r7, #16]
	int charnum = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62bb      	str	r3, [r7, #40]	; 0x28
	while (1)
	{
		  HAL_UART_Receive(&huart2, (uint8_t *)rxedChar, 1, 100);
 8000d7e:	f107 0110 	add.w	r1, r7, #16
 8000d82:	2364      	movs	r3, #100	; 0x64
 8000d84:	2201      	movs	r2, #1
 8000d86:	482b      	ldr	r0, [pc, #172]	; (8000e34 <readSerial+0x140>)
 8000d88:	f007 f956 	bl	8008038 <HAL_UART_Receive>

		  if (rxedChar[0] == '\n' || rxedChar[0] == '\r' || rxedChar[0] == ' ') {
 8000d8c:	7c3b      	ldrb	r3, [r7, #16]
 8000d8e:	2b0a      	cmp	r3, #10
 8000d90:	d02b      	beq.n	8000dea <readSerial+0xf6>
 8000d92:	7c3b      	ldrb	r3, [r7, #16]
 8000d94:	2b0d      	cmp	r3, #13
 8000d96:	d028      	beq.n	8000dea <readSerial+0xf6>
 8000d98:	7c3b      	ldrb	r3, [r7, #16]
 8000d9a:	2b20      	cmp	r3, #32
 8000d9c:	d025      	beq.n	8000dea <readSerial+0xf6>
			  break;
		  }

		  if(rxedChar[0] != '#')
 8000d9e:	7c3b      	ldrb	r3, [r7, #16]
 8000da0:	2b23      	cmp	r3, #35	; 0x23
 8000da2:	d011      	beq.n	8000dc8 <readSerial+0xd4>
		  {
			  rxedString[charnum] = rxedChar[0];
 8000da4:	7c39      	ldrb	r1, [r7, #16]
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000daa:	4413      	add	r3, r2
 8000dac:	460a      	mov	r2, r1
 8000dae:	701a      	strb	r2, [r3, #0]
			  charnum += 1;
 8000db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000db2:	3301      	adds	r3, #1
 8000db4:	62bb      	str	r3, [r7, #40]	; 0x28
			  if(printchar == 1)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d103      	bne.n	8000dc4 <readSerial+0xd0>
			  {
				  printChar(rxedChar[0]);
 8000dbc:	7c3b      	ldrb	r3, [r7, #16]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fee0 	bl	8000b84 <printChar>
			  }
			  rxedChar[0] = '#';
 8000dc4:	2323      	movs	r3, #35	; 0x23
 8000dc6:	743b      	strb	r3, [r7, #16]
		  }

		  if(rxedString[readsize-1] != '#')
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	3b01      	subs	r3, #1
 8000dcc:	697a      	ldr	r2, [r7, #20]
 8000dce:	5cd3      	ldrb	r3, [r2, r3]
 8000dd0:	2b23      	cmp	r3, #35	; 0x23
 8000dd2:	d109      	bne.n	8000de8 <readSerial+0xf4>
		  {
			  break; //String is full
		  }

		  if(HAL_GetTick()-starttime > timeout)
 8000dd4:	f001 fc98 	bl	8002708 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	1ad2      	subs	r2, r2, r3
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d9cc      	bls.n	8000d7e <readSerial+0x8a>
		  {
			  return 1;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e020      	b.n	8000e2a <readSerial+0x136>
			  break; //String is full
 8000de8:	bf00      	nop
		  }
	}

	int truesize = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0; i<readsize; i++)
 8000dee:	2300      	movs	r3, #0
 8000df0:	623b      	str	r3, [r7, #32]
 8000df2:	e00b      	b.n	8000e0c <readSerial+0x118>
	{
		if(rxedString[i] != '#')
 8000df4:	697a      	ldr	r2, [r7, #20]
 8000df6:	6a3b      	ldr	r3, [r7, #32]
 8000df8:	4413      	add	r3, r2
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	2b23      	cmp	r3, #35	; 0x23
 8000dfe:	d002      	beq.n	8000e06 <readSerial+0x112>
		{
			truesize += 1;
 8000e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e02:	3301      	adds	r3, #1
 8000e04:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0; i<readsize; i++)
 8000e06:	6a3b      	ldr	r3, [r7, #32]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	623b      	str	r3, [r7, #32]
 8000e0c:	6a3a      	ldr	r2, [r7, #32]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	dbef      	blt.n	8000df4 <readSerial+0x100>
		}
	}
	rxedString[truesize] = 0; //Terminates string correctly
 8000e14:	697a      	ldr	r2, [r7, #20]
 8000e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e18:	4413      	add	r3, r2
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]

	strcpy(outputString, rxedString);
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	4619      	mov	r1, r3
 8000e22:	68f8      	ldr	r0, [r7, #12]
 8000e24:	f007 fd62 	bl	80088ec <strcpy>
	return 0;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	46ad      	mov	sp, r5
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3730      	adds	r7, #48	; 0x30
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bdb0      	pop	{r4, r5, r7, pc}
 8000e34:	2000d158 	.word	0x2000d158

08000e38 <compressWaveform>:

/**
 * Either extrapolates between samples to fit resolution_x or uses multiple samples per pixel
 */
void compressWaveform(short* data, short *newdata, int samples_taken, int resolution_x, int output_offset)
{
 8000e38:	b5b0      	push	{r4, r5, r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
 8000e44:	603b      	str	r3, [r7, #0]
	if(debug)
 8000e46:	4b25      	ldr	r3, [pc, #148]	; (8000edc <compressWaveform+0xa4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d002      	beq.n	8000e54 <compressWaveform+0x1c>
	{
		printStrLn("Compressing waveform...");
 8000e4e:	4824      	ldr	r0, [pc, #144]	; (8000ee0 <compressWaveform+0xa8>)
 8000e50:	f7ff fede 	bl	8000c10 <printStrLn>
	}
	for(int current_pixel = 0; current_pixel<resolution_x; current_pixel++)
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
 8000e58:	e030      	b.n	8000ebc <compressWaveform+0x84>
	{
		newdata[current_pixel+output_offset] = data[(int)(((double)current_pixel/resolution_x)*samples_taken)];
 8000e5a:	6978      	ldr	r0, [r7, #20]
 8000e5c:	f7ff fb20 	bl	80004a0 <__aeabi_i2d>
 8000e60:	4604      	mov	r4, r0
 8000e62:	460d      	mov	r5, r1
 8000e64:	6838      	ldr	r0, [r7, #0]
 8000e66:	f7ff fb1b 	bl	80004a0 <__aeabi_i2d>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	4620      	mov	r0, r4
 8000e70:	4629      	mov	r1, r5
 8000e72:	f7ff fca9 	bl	80007c8 <__aeabi_ddiv>
 8000e76:	4603      	mov	r3, r0
 8000e78:	460c      	mov	r4, r1
 8000e7a:	4625      	mov	r5, r4
 8000e7c:	461c      	mov	r4, r3
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f7ff fb0e 	bl	80004a0 <__aeabi_i2d>
 8000e84:	4602      	mov	r2, r0
 8000e86:	460b      	mov	r3, r1
 8000e88:	4620      	mov	r0, r4
 8000e8a:	4629      	mov	r1, r5
 8000e8c:	f7ff fb72 	bl	8000574 <__aeabi_dmul>
 8000e90:	4603      	mov	r3, r0
 8000e92:	460c      	mov	r4, r1
 8000e94:	4618      	mov	r0, r3
 8000e96:	4621      	mov	r1, r4
 8000e98:	f7ff fe06 	bl	8000aa8 <__aeabi_d2iz>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	68fa      	ldr	r2, [r7, #12]
 8000ea2:	441a      	add	r2, r3
 8000ea4:	6979      	ldr	r1, [r7, #20]
 8000ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea8:	440b      	add	r3, r1
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	68b9      	ldr	r1, [r7, #8]
 8000eae:	440b      	add	r3, r1
 8000eb0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000eb4:	801a      	strh	r2, [r3, #0]
	for(int current_pixel = 0; current_pixel<resolution_x; current_pixel++)
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	dbca      	blt.n	8000e5a <compressWaveform+0x22>
	}
	if(debug)
 8000ec4:	4b05      	ldr	r3, [pc, #20]	; (8000edc <compressWaveform+0xa4>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d002      	beq.n	8000ed2 <compressWaveform+0x9a>
	{
		printStrLn("Compression complete \n\r");
 8000ecc:	4805      	ldr	r0, [pc, #20]	; (8000ee4 <compressWaveform+0xac>)
 8000ece:	f7ff fe9f 	bl	8000c10 <printStrLn>
			current_pixel++;
		}
		newdata[current_pixel] += data[current_sample];
		current_sample++;
	}*/
}
 8000ed2:	bf00      	nop
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bdb0      	pop	{r4, r5, r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000c10 	.word	0x20000c10
 8000ee0:	0800a6e0 	.word	0x0800a6e0
 8000ee4:	0800a6f8 	.word	0x0800a6f8

08000ee8 <getDataAndWait>:

void getDataAndWait(short* data, int samples)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
	sample_completed = 0;
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <getDataAndWait+0x38>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data, samples);
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	461a      	mov	r2, r3
 8000efc:	6879      	ldr	r1, [r7, #4]
 8000efe:	4809      	ldr	r0, [pc, #36]	; (8000f24 <getDataAndWait+0x3c>)
 8000f00:	f002 f86c 	bl	8002fdc <HAL_ADC_Start_DMA>
	while(sample_completed == 0)
 8000f04:	e001      	b.n	8000f0a <getDataAndWait+0x22>
	{
		int a = 1;
 8000f06:	2301      	movs	r3, #1
 8000f08:	60fb      	str	r3, [r7, #12]
	while(sample_completed == 0)
 8000f0a:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <getDataAndWait+0x38>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d0f9      	beq.n	8000f06 <getDataAndWait+0x1e>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 8000f12:	4804      	ldr	r0, [pc, #16]	; (8000f24 <getDataAndWait+0x3c>)
 8000f14:	f002 f97e 	bl	8003214 <HAL_ADC_Stop_DMA>
}
 8000f18:	bf00      	nop
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000c20 	.word	0x20000c20
 8000f24:	20000d28 	.word	0x20000d28

08000f28 <getTriggeredWaveform>:

void getTriggeredWaveform(short* data_out, int resolution_x, double sample_time)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	ed87 0b00 	vstr	d0, [r7]

	HAL_ADC_Start(&hadc1);
 8000f36:	4816      	ldr	r0, [pc, #88]	; (8000f90 <getTriggeredWaveform+0x68>)
 8000f38:	f001 fe0a 	bl	8002b50 <HAL_ADC_Start>
	while(1)
	{
		HAL_ADC_PollForConversion(&hadc1, 10);
 8000f3c:	210a      	movs	r1, #10
 8000f3e:	4814      	ldr	r0, [pc, #80]	; (8000f90 <getTriggeredWaveform+0x68>)
 8000f40:	f001 ff52 	bl	8002de8 <HAL_ADC_PollForConversion>
		uint32_t value = HAL_ADC_GetValue(&hadc1);
 8000f44:	4812      	ldr	r0, [pc, #72]	; (8000f90 <getTriggeredWaveform+0x68>)
 8000f46:	f002 f9c7 	bl	80032d8 <HAL_ADC_GetValue>
 8000f4a:	6178      	str	r0, [r7, #20]
		if(trigger_rising == 1)
 8000f4c:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <getTriggeredWaveform+0x6c>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d109      	bne.n	8000f68 <getTriggeredWaveform+0x40>
		{
			if(value > trigger_level)
 8000f54:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <getTriggeredWaveform+0x70>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d9ed      	bls.n	8000f3c <getTriggeredWaveform+0x14>
			{
				HAL_ADC_Stop(&hadc1);
 8000f60:	480b      	ldr	r0, [pc, #44]	; (8000f90 <getTriggeredWaveform+0x68>)
 8000f62:	f001 ff0b 	bl	8002d7c <HAL_ADC_Stop>
				break;
 8000f66:	e008      	b.n	8000f7a <getTriggeredWaveform+0x52>
			}
		}
		else
		{
			if(value < trigger_level)
 8000f68:	4b0b      	ldr	r3, [pc, #44]	; (8000f98 <getTriggeredWaveform+0x70>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d2e3      	bcs.n	8000f3c <getTriggeredWaveform+0x14>
			{
				HAL_ADC_Stop(&hadc1);
 8000f74:	4806      	ldr	r0, [pc, #24]	; (8000f90 <getTriggeredWaveform+0x68>)
 8000f76:	f001 ff01 	bl	8002d7c <HAL_ADC_Stop>
				break;
			}
		}
	}
	getWaveform(data_out, resolution_x, sample_time);
 8000f7a:	ed97 0b00 	vldr	d0, [r7]
 8000f7e:	68b9      	ldr	r1, [r7, #8]
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f000 f80d 	bl	8000fa0 <getWaveform>
}
 8000f86:	bf00      	nop
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000d28 	.word	0x20000d28
 8000f94:	20000a14 	.word	0x20000a14
 8000f98:	20000a10 	.word	0x20000a10
 8000f9c:	00000000 	.word	0x00000000

08000fa0 <getWaveform>:

/**
 * Get the set amount of samples in the timeframe, and store in data
 */
void getWaveform(short* data_out, int resolution_x, double sample_time)
{
 8000fa0:	b5b0      	push	{r4, r5, r7, lr}
 8000fa2:	b090      	sub	sp, #64	; 0x40
 8000fa4:	af02      	add	r7, sp, #8
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	ed87 0b00 	vstr	d0, [r7]

	//samples_needed = 220000*timeframe*0.001;
	//printInt(samples_needed);
	//int samples_needed = (double)samples_per_ms*timeframe;

	int samples_needed = (sample_time/7.96)*MAX_SAMPLES; //At 19.5 cycles per reading, 25000 samples are taken in 25.1ms
 8000fae:	a396      	add	r3, pc, #600	; (adr r3, 8001208 <getWaveform+0x268>)
 8000fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fb8:	f7ff fc06 	bl	80007c8 <__aeabi_ddiv>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	460c      	mov	r4, r1
 8000fc0:	4625      	mov	r5, r4
 8000fc2:	461c      	mov	r4, r3
 8000fc4:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fa69 	bl	80004a0 <__aeabi_i2d>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	4620      	mov	r0, r4
 8000fd4:	4629      	mov	r1, r5
 8000fd6:	f7ff facd 	bl	8000574 <__aeabi_dmul>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	460c      	mov	r4, r1
 8000fde:	4618      	mov	r0, r3
 8000fe0:	4621      	mov	r1, r4
 8000fe2:	f7ff fd61 	bl	8000aa8 <__aeabi_d2iz>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	633b      	str	r3, [r7, #48]	; 0x30
	if(samples_needed < MAX_SAMPLES)
 8000fea:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8000fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	da3b      	bge.n	800106c <getWaveform+0xcc>
	{
		if(debug)
 8000ff4:	4b7a      	ldr	r3, [pc, #488]	; (80011e0 <getWaveform+0x240>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d008      	beq.n	800100e <getWaveform+0x6e>
		{
			printStr("High sample rate mode\n\r");
 8000ffc:	4879      	ldr	r0, [pc, #484]	; (80011e4 <getWaveform+0x244>)
 8000ffe:	f7ff fdad 	bl	8000b5c <printStr>
			printInt(samples_needed);
 8001002:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001004:	f7ff fde6 	bl	8000bd4 <printInt>
			printStr(" samples needed\n\r");
 8001008:	4877      	ldr	r0, [pc, #476]	; (80011e8 <getWaveform+0x248>)
 800100a:	f7ff fda7 	bl	8000b5c <printStr>
		}
		sample_completed = 0;
 800100e:	4b77      	ldr	r3, [pc, #476]	; (80011ec <getWaveform+0x24c>)
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data, samples_needed);
 8001014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001016:	461a      	mov	r2, r3
 8001018:	4975      	ldr	r1, [pc, #468]	; (80011f0 <getWaveform+0x250>)
 800101a:	4876      	ldr	r0, [pc, #472]	; (80011f4 <getWaveform+0x254>)
 800101c:	f001 ffde 	bl	8002fdc <HAL_ADC_Start_DMA>
		unsigned long t1 = DWT->CYCCNT; //32400
 8001020:	4b75      	ldr	r3, [pc, #468]	; (80011f8 <getWaveform+0x258>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	61fb      	str	r3, [r7, #28]
		while(sample_completed == 0)
 8001026:	e001      	b.n	800102c <getWaveform+0x8c>
		{
			int a = 1;
 8001028:	2301      	movs	r3, #1
 800102a:	617b      	str	r3, [r7, #20]
		while(sample_completed == 0)
 800102c:	4b6f      	ldr	r3, [pc, #444]	; (80011ec <getWaveform+0x24c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0f9      	beq.n	8001028 <getWaveform+0x88>
		}
		unsigned long time2 = (DWT->CYCCNT);
 8001034:	4b70      	ldr	r3, [pc, #448]	; (80011f8 <getWaveform+0x258>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	61bb      	str	r3, [r7, #24]
		HAL_ADC_Stop_DMA(&hadc1);
 800103a:	486e      	ldr	r0, [pc, #440]	; (80011f4 <getWaveform+0x254>)
 800103c:	f002 f8ea 	bl	8003214 <HAL_ADC_Stop_DMA>
		//printStr("Time:");
		//printInt(time2);
		/*
		printStr("Time2:");
		printInt(t1);*/
		if(debug)
 8001040:	4b67      	ldr	r3, [pc, #412]	; (80011e0 <getWaveform+0x240>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d008      	beq.n	800105a <getWaveform+0xba>
		{
			printStr("time delta:");
 8001048:	486c      	ldr	r0, [pc, #432]	; (80011fc <getWaveform+0x25c>)
 800104a:	f7ff fd87 	bl	8000b5c <printStr>
			printInt(time2-t1);
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fdbd 	bl	8000bd4 <printInt>

		//HAL_ADC_Start_IT(&hadc1);
		//printStr("Data:");
		//printInt(data[0]);

		compressWaveform(data, data_out, samples_needed, resolution_x, 0);
 800105a:	2300      	movs	r3, #0
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001062:	68f9      	ldr	r1, [r7, #12]
 8001064:	4862      	ldr	r0, [pc, #392]	; (80011f0 <getWaveform+0x250>)
 8001066:	f7ff fee7 	bl	8000e38 <compressWaveform>
			printInt(datasets_done);
			printStr(" out of ");
			printInt(datasets_needed);*/
		}
	}
}
 800106a:	e0b4      	b.n	80011d6 <getWaveform+0x236>
		if(debug)
 800106c:	4b5c      	ldr	r3, [pc, #368]	; (80011e0 <getWaveform+0x240>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d008      	beq.n	8001086 <getWaveform+0xe6>
			printStr("mode 2\n\r");
 8001074:	4862      	ldr	r0, [pc, #392]	; (8001200 <getWaveform+0x260>)
 8001076:	f7ff fd71 	bl	8000b5c <printStr>
			printInt(samples_needed);
 800107a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800107c:	f7ff fdaa 	bl	8000bd4 <printInt>
			printStr(" samples needed\n\r");
 8001080:	4859      	ldr	r0, [pc, #356]	; (80011e8 <getWaveform+0x248>)
 8001082:	f7ff fd6b 	bl	8000b5c <printStr>
		double datasets_needed = (double)samples_needed/MAX_SAMPLES;
 8001086:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001088:	f7ff fa0a 	bl	80004a0 <__aeabi_i2d>
 800108c:	4604      	mov	r4, r0
 800108e:	460d      	mov	r5, r1
 8001090:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fa03 	bl	80004a0 <__aeabi_i2d>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4620      	mov	r0, r4
 80010a0:	4629      	mov	r1, r5
 80010a2:	f7ff fb91 	bl	80007c8 <__aeabi_ddiv>
 80010a6:	4603      	mov	r3, r0
 80010a8:	460c      	mov	r4, r1
 80010aa:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		int datasets_done = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	637b      	str	r3, [r7, #52]	; 0x34
		int samples_per_dataset = ((double)MAX_SAMPLES/samples_needed)*resolution_x;
 80010b2:	f246 13a8 	movw	r3, #25000	; 0x61a8
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff f9f2 	bl	80004a0 <__aeabi_i2d>
 80010bc:	4604      	mov	r4, r0
 80010be:	460d      	mov	r5, r1
 80010c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010c2:	f7ff f9ed 	bl	80004a0 <__aeabi_i2d>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4620      	mov	r0, r4
 80010cc:	4629      	mov	r1, r5
 80010ce:	f7ff fb7b 	bl	80007c8 <__aeabi_ddiv>
 80010d2:	4603      	mov	r3, r0
 80010d4:	460c      	mov	r4, r1
 80010d6:	4625      	mov	r5, r4
 80010d8:	461c      	mov	r4, r3
 80010da:	68b8      	ldr	r0, [r7, #8]
 80010dc:	f7ff f9e0 	bl	80004a0 <__aeabi_i2d>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4620      	mov	r0, r4
 80010e6:	4629      	mov	r1, r5
 80010e8:	f7ff fa44 	bl	8000574 <__aeabi_dmul>
 80010ec:	4603      	mov	r3, r0
 80010ee:	460c      	mov	r4, r1
 80010f0:	4618      	mov	r0, r3
 80010f2:	4621      	mov	r1, r4
 80010f4:	f7ff fcd8 	bl	8000aa8 <__aeabi_d2iz>
 80010f8:	4603      	mov	r3, r0
 80010fa:	627b      	str	r3, [r7, #36]	; 0x24
		while(datasets_done < datasets_needed)
 80010fc:	e05d      	b.n	80011ba <getWaveform+0x21a>
			sample_completed = 0;
 80010fe:	4b3b      	ldr	r3, [pc, #236]	; (80011ec <getWaveform+0x24c>)
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
			if(datasets_needed - datasets_done > 1)
 8001104:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001106:	f7ff f9cb 	bl	80004a0 <__aeabi_i2d>
 800110a:	4603      	mov	r3, r0
 800110c:	460c      	mov	r4, r1
 800110e:	461a      	mov	r2, r3
 8001110:	4623      	mov	r3, r4
 8001112:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001116:	f7ff f875 	bl	8000204 <__aeabi_dsub>
 800111a:	4603      	mov	r3, r0
 800111c:	460c      	mov	r4, r1
 800111e:	4618      	mov	r0, r3
 8001120:	4621      	mov	r1, r4
 8001122:	f04f 0200 	mov.w	r2, #0
 8001126:	4b37      	ldr	r3, [pc, #220]	; (8001204 <getWaveform+0x264>)
 8001128:	f7ff fcb4 	bl	8000a94 <__aeabi_dcmpgt>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d013      	beq.n	800115a <getWaveform+0x1ba>
				getDataAndWait(data, MAX_SAMPLES);
 8001132:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8001136:	4619      	mov	r1, r3
 8001138:	482d      	ldr	r0, [pc, #180]	; (80011f0 <getWaveform+0x250>)
 800113a:	f7ff fed5 	bl	8000ee8 <getDataAndWait>
				compressWaveform(data, data_out, MAX_SAMPLES, samples_per_dataset, datasets_done * samples_per_dataset);
 800113e:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8001142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001146:	fb02 f303 	mul.w	r3, r2, r3
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114e:	460a      	mov	r2, r1
 8001150:	68f9      	ldr	r1, [r7, #12]
 8001152:	4827      	ldr	r0, [pc, #156]	; (80011f0 <getWaveform+0x250>)
 8001154:	f7ff fe70 	bl	8000e38 <compressWaveform>
 8001158:	e02c      	b.n	80011b4 <getWaveform+0x214>
				int samples_current_dataset = MAX_SAMPLES*(datasets_needed - datasets_done);
 800115a:	f246 13a8 	movw	r3, #25000	; 0x61a8
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff f99e 	bl	80004a0 <__aeabi_i2d>
 8001164:	4604      	mov	r4, r0
 8001166:	460d      	mov	r5, r1
 8001168:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800116a:	f7ff f999 	bl	80004a0 <__aeabi_i2d>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001176:	f7ff f845 	bl	8000204 <__aeabi_dsub>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4620      	mov	r0, r4
 8001180:	4629      	mov	r1, r5
 8001182:	f7ff f9f7 	bl	8000574 <__aeabi_dmul>
 8001186:	4603      	mov	r3, r0
 8001188:	460c      	mov	r4, r1
 800118a:	4618      	mov	r0, r3
 800118c:	4621      	mov	r1, r4
 800118e:	f7ff fc8b 	bl	8000aa8 <__aeabi_d2iz>
 8001192:	4603      	mov	r3, r0
 8001194:	623b      	str	r3, [r7, #32]
				getDataAndWait(data, samples_current_dataset);
 8001196:	6a39      	ldr	r1, [r7, #32]
 8001198:	4815      	ldr	r0, [pc, #84]	; (80011f0 <getWaveform+0x250>)
 800119a:	f7ff fea5 	bl	8000ee8 <getDataAndWait>
				compressWaveform(data, data_out, samples_current_dataset, samples_per_dataset, datasets_done * samples_per_dataset);
 800119e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011a2:	fb02 f303 	mul.w	r3, r2, r3
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011aa:	6a3a      	ldr	r2, [r7, #32]
 80011ac:	68f9      	ldr	r1, [r7, #12]
 80011ae:	4810      	ldr	r0, [pc, #64]	; (80011f0 <getWaveform+0x250>)
 80011b0:	f7ff fe42 	bl	8000e38 <compressWaveform>
			datasets_done++;
 80011b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011b6:	3301      	adds	r3, #1
 80011b8:	637b      	str	r3, [r7, #52]	; 0x34
		while(datasets_done < datasets_needed)
 80011ba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80011bc:	f7ff f970 	bl	80004a0 <__aeabi_i2d>
 80011c0:	4603      	mov	r3, r0
 80011c2:	460c      	mov	r4, r1
 80011c4:	461a      	mov	r2, r3
 80011c6:	4623      	mov	r3, r4
 80011c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011cc:	f7ff fc62 	bl	8000a94 <__aeabi_dcmpgt>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d193      	bne.n	80010fe <getWaveform+0x15e>
}
 80011d6:	bf00      	nop
 80011d8:	3738      	adds	r7, #56	; 0x38
 80011da:	46bd      	mov	sp, r7
 80011dc:	bdb0      	pop	{r4, r5, r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000c10 	.word	0x20000c10
 80011e4:	0800a710 	.word	0x0800a710
 80011e8:	0800a728 	.word	0x0800a728
 80011ec:	20000c20 	.word	0x20000c20
 80011f0:	20000dbc 	.word	0x20000dbc
 80011f4:	20000d28 	.word	0x20000d28
 80011f8:	e0001000 	.word	0xe0001000
 80011fc:	0800a73c 	.word	0x0800a73c
 8001200:	0800a748 	.word	0x0800a748
 8001204:	3ff00000 	.word	0x3ff00000
 8001208:	3d70a3d7 	.word	0x3d70a3d7
 800120c:	401fd70a 	.word	0x401fd70a

08001210 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	sample_completed = 1;
 8001218:	4b04      	ldr	r3, [pc, #16]	; (800122c <HAL_ADC_ConvCpltCallback+0x1c>)
 800121a:	2201      	movs	r2, #1
 800121c:	601a      	str	r2, [r3, #0]
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	20000c20 	.word	0x20000c20

08001230 <afgAmplitudeAdjustment>:
{
    HAL_ADC_IRQHandler(&hadc1);
}

void afgAmplitudeAdjustment(int new_amplitude)
{
 8001230:	b480      	push	{r7}
 8001232:	b087      	sub	sp, #28
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	AFG_Amplitude = new_amplitude;
 8001238:	4a2a      	ldr	r2, [pc, #168]	; (80012e4 <afgAmplitudeAdjustment+0xb4>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6013      	str	r3, [r2, #0]
	float ratio = AFG_Amplitude/3300.0f;
 800123e:	4b29      	ldr	r3, [pc, #164]	; (80012e4 <afgAmplitudeAdjustment+0xb4>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	ee07 3a90 	vmov	s15, r3
 8001246:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800124a:	eddf 6a27 	vldr	s13, [pc, #156]	; 80012e8 <afgAmplitudeAdjustment+0xb8>
 800124e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001252:	edc7 7a04 	vstr	s15, [r7, #16]
	for(int i = 0; i<128; i++)
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	e03a      	b.n	80012d2 <afgAmplitudeAdjustment+0xa2>
	{
		int previous_amplitude = LUT_CurrentWave[i];
 800125c:	4a23      	ldr	r2, [pc, #140]	; (80012ec <afgAmplitudeAdjustment+0xbc>)
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001264:	60fb      	str	r3, [r7, #12]
		if(previous_amplitude > 2048)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800126c:	dd17      	ble.n	800129e <afgAmplitudeAdjustment+0x6e>
		{
			LUT_CurrentWave[i] = 2048+((previous_amplitude-2048)*ratio);
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8001274:	ee07 3a90 	vmov	s15, r3
 8001278:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800127c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001280:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001284:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80012f0 <afgAmplitudeAdjustment+0xc0>
 8001288:	ee77 7a87 	vadd.f32	s15, s15, s14
 800128c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001290:	ee17 1a90 	vmov	r1, s15
 8001294:	4a15      	ldr	r2, [pc, #84]	; (80012ec <afgAmplitudeAdjustment+0xbc>)
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800129c:	e016      	b.n	80012cc <afgAmplitudeAdjustment+0x9c>
		}
		else
		{
			LUT_CurrentWave[i] = 2048-((2048-previous_amplitude)*ratio);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80012a4:	ee07 3a90 	vmov	s15, r3
 80012a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80012b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80012f0 <afgAmplitudeAdjustment+0xc0>
 80012b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012c0:	ee17 1a90 	vmov	r1, s15
 80012c4:	4a09      	ldr	r2, [pc, #36]	; (80012ec <afgAmplitudeAdjustment+0xbc>)
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i<128; i++)
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	3301      	adds	r3, #1
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	2b7f      	cmp	r3, #127	; 0x7f
 80012d6:	ddc1      	ble.n	800125c <afgAmplitudeAdjustment+0x2c>
		}
	}
}
 80012d8:	bf00      	nop
 80012da:	371c      	adds	r7, #28
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	20000c18 	.word	0x20000c18
 80012e8:	454e4000 	.word	0x454e4000
 80012ec:	20000800 	.word	0x20000800
 80012f0:	45000000 	.word	0x45000000

080012f4 <changeAFGWaveform>:

void changeAFGWaveform(char* name)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	if(strcmp(name, "square") == 0)
 80012fc:	4935      	ldr	r1, [pc, #212]	; (80013d4 <changeAFGWaveform+0xe0>)
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7fe ff6a 	bl	80001d8 <strcmp>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d111      	bne.n	800132e <changeAFGWaveform+0x3a>
	{
		for(int i = 0; i<128; i++)
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
 800130e:	e00a      	b.n	8001326 <changeAFGWaveform+0x32>
		{
			LUT_CurrentWave[i] = LUT_SquareWave[i];
 8001310:	4a31      	ldr	r2, [pc, #196]	; (80013d8 <changeAFGWaveform+0xe4>)
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001318:	4930      	ldr	r1, [pc, #192]	; (80013dc <changeAFGWaveform+0xe8>)
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	3301      	adds	r3, #1
 8001324:	617b      	str	r3, [r7, #20]
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	2b7f      	cmp	r3, #127	; 0x7f
 800132a:	ddf1      	ble.n	8001310 <changeAFGWaveform+0x1c>
	}
	else
	{
		printStr("Invalid waveform name");
	}
}
 800132c:	e04d      	b.n	80013ca <changeAFGWaveform+0xd6>
	else if(strcmp(name, "sine") == 0)
 800132e:	492c      	ldr	r1, [pc, #176]	; (80013e0 <changeAFGWaveform+0xec>)
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f7fe ff51 	bl	80001d8 <strcmp>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d111      	bne.n	8001360 <changeAFGWaveform+0x6c>
		for(int i = 0; i<128; i++)
 800133c:	2300      	movs	r3, #0
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	e00a      	b.n	8001358 <changeAFGWaveform+0x64>
			LUT_CurrentWave[i] = LUT_SineWave[i];
 8001342:	4a28      	ldr	r2, [pc, #160]	; (80013e4 <changeAFGWaveform+0xf0>)
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800134a:	4924      	ldr	r1, [pc, #144]	; (80013dc <changeAFGWaveform+0xe8>)
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	3301      	adds	r3, #1
 8001356:	613b      	str	r3, [r7, #16]
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	2b7f      	cmp	r3, #127	; 0x7f
 800135c:	ddf1      	ble.n	8001342 <changeAFGWaveform+0x4e>
}
 800135e:	e034      	b.n	80013ca <changeAFGWaveform+0xd6>
	else if(strcmp(name, "sawtooth") == 0)
 8001360:	4921      	ldr	r1, [pc, #132]	; (80013e8 <changeAFGWaveform+0xf4>)
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7fe ff38 	bl	80001d8 <strcmp>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d111      	bne.n	8001392 <changeAFGWaveform+0x9e>
		for(int i = 0; i<128; i++)
 800136e:	2300      	movs	r3, #0
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	e00a      	b.n	800138a <changeAFGWaveform+0x96>
			LUT_CurrentWave[i] = LUT_SawtoothWave[i];
 8001374:	4a1d      	ldr	r2, [pc, #116]	; (80013ec <changeAFGWaveform+0xf8>)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800137c:	4917      	ldr	r1, [pc, #92]	; (80013dc <changeAFGWaveform+0xe8>)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	3301      	adds	r3, #1
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2b7f      	cmp	r3, #127	; 0x7f
 800138e:	ddf1      	ble.n	8001374 <changeAFGWaveform+0x80>
}
 8001390:	e01b      	b.n	80013ca <changeAFGWaveform+0xd6>
	else if(strcmp(name, "noise") == 0)
 8001392:	4917      	ldr	r1, [pc, #92]	; (80013f0 <changeAFGWaveform+0xfc>)
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f7fe ff1f 	bl	80001d8 <strcmp>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d111      	bne.n	80013c4 <changeAFGWaveform+0xd0>
		for(int i = 0; i<128; i++)
 80013a0:	2300      	movs	r3, #0
 80013a2:	60bb      	str	r3, [r7, #8]
 80013a4:	e00a      	b.n	80013bc <changeAFGWaveform+0xc8>
			LUT_CurrentWave[i] = LUT_Noise[i];
 80013a6:	4a13      	ldr	r2, [pc, #76]	; (80013f4 <changeAFGWaveform+0x100>)
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013ae:	490b      	ldr	r1, [pc, #44]	; (80013dc <changeAFGWaveform+0xe8>)
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	3301      	adds	r3, #1
 80013ba:	60bb      	str	r3, [r7, #8]
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	2b7f      	cmp	r3, #127	; 0x7f
 80013c0:	ddf1      	ble.n	80013a6 <changeAFGWaveform+0xb2>
}
 80013c2:	e002      	b.n	80013ca <changeAFGWaveform+0xd6>
		printStr("Invalid waveform name");
 80013c4:	480c      	ldr	r0, [pc, #48]	; (80013f8 <changeAFGWaveform+0x104>)
 80013c6:	f7ff fbc9 	bl	8000b5c <printStr>
}
 80013ca:	bf00      	nop
 80013cc:	3718      	adds	r7, #24
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	0800a754 	.word	0x0800a754
 80013d8:	20000200 	.word	0x20000200
 80013dc:	20000800 	.word	0x20000800
 80013e0:	0800a75c 	.word	0x0800a75c
 80013e4:	20000000 	.word	0x20000000
 80013e8:	0800a764 	.word	0x0800a764
 80013ec:	20000400 	.word	0x20000400
 80013f0:	0800a770 	.word	0x0800a770
 80013f4:	20000600 	.word	0x20000600
 80013f8:	0800a778 	.word	0x0800a778

080013fc <startAFG>:

void startAFG()
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af02      	add	r7, sp, #8
    HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)LUT_CurrentWave, 128, DAC_ALIGN_12B_R);
 8001402:	2300      	movs	r3, #0
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	2380      	movs	r3, #128	; 0x80
 8001408:	4a05      	ldr	r2, [pc, #20]	; (8001420 <startAFG+0x24>)
 800140a:	2100      	movs	r1, #0
 800140c:	4805      	ldr	r0, [pc, #20]	; (8001424 <startAFG+0x28>)
 800140e:	f003 fa01 	bl	8004814 <HAL_DAC_Start_DMA>
    HAL_TIM_Base_Start(&htim2);
 8001412:	4805      	ldr	r0, [pc, #20]	; (8001428 <startAFG+0x2c>)
 8001414:	f005 fb38 	bl	8006a88 <HAL_TIM_Base_Start>
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000800 	.word	0x20000800
 8001424:	20000c34 	.word	0x20000c34
 8001428:	2000d10c 	.word	0x2000d10c

0800142c <stopAFG>:

void stopAFG()
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001430:	2100      	movs	r1, #0
 8001432:	4802      	ldr	r0, [pc, #8]	; (800143c <stopAFG+0x10>)
 8001434:	f003 f975 	bl	8004722 <HAL_DAC_Stop_DMA>
}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000c34 	.word	0x20000c34

08001440 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	  }
	  GPIO_time++;
  }*/
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001454:	b5b0      	push	{r4, r5, r7, lr}
 8001456:	b0a6      	sub	sp, #152	; 0x98
 8001458:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800145a:	f001 f8fb 	bl	8002654 <HAL_Init>

  /* USER CODE BEGIN Init */

  //Enable clock cycle counter
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800145e:	4bbd      	ldr	r3, [pc, #756]	; (8001754 <main+0x300>)
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	4abc      	ldr	r2, [pc, #752]	; (8001754 <main+0x300>)
 8001464:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001468:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 800146a:	4bbb      	ldr	r3, [pc, #748]	; (8001758 <main+0x304>)
 800146c:	2200      	movs	r2, #0
 800146e:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001470:	4bb9      	ldr	r3, [pc, #740]	; (8001758 <main+0x304>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4ab8      	ldr	r2, [pc, #736]	; (8001758 <main+0x304>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6013      	str	r3, [r2, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800147c:	f000 faca 	bl	8001a14 <SystemClock_Config>
  // RCC->APB1ENR |= RCC_APB1ENR_DAC1EN;

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001480:	f000 fd56 	bl	8001f30 <MX_GPIO_Init>
  MX_DMA_Init();
 8001484:	f000 fd1a 	bl	8001ebc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001488:	f000 fce8 	bl	8001e5c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800148c:	f000 fb2a 	bl	8001ae4 <MX_ADC1_Init>
  MX_DAC1_Init();
 8001490:	f000 fbf6 	bl	8001c80 <MX_DAC1_Init>
  MX_TIM2_Init();
 8001494:	f000 fc1e 	bl	8001cd4 <MX_TIM2_Init>
  MX_ADC2_Init();
 8001498:	f000 fb94 	bl	8001bc4 <MX_ADC2_Init>
  MX_TIM3_Init();
 800149c:	f000 fc68 	bl	8001d70 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //HAL_TIM_Base_Start_IT(&htim3);
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80014a0:	2108      	movs	r1, #8
 80014a2:	48ae      	ldr	r0, [pc, #696]	; (800175c <main+0x308>)
 80014a4:	f005 fbba 	bl	8006c1c <HAL_TIM_PWM_Start>

  __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_3, 32);
 80014a8:	4bac      	ldr	r3, [pc, #688]	; (800175c <main+0x308>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2220      	movs	r2, #32
 80014ae:	63da      	str	r2, [r3, #60]	; 0x3c

  //HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_2, DAC_Offset, 2, DAC_ALIGN_12B_R);

  //HAL_TIM_Base_Start(&htim2);

  if(debug) { printStr("Ready\n\r"); }
 80014b0:	4bab      	ldr	r3, [pc, #684]	; (8001760 <main+0x30c>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d002      	beq.n	80014be <main+0x6a>
 80014b8:	48aa      	ldr	r0, [pc, #680]	; (8001764 <main+0x310>)
 80014ba:	f7ff fb4f 	bl	8000b5c <printStr>

  while(1)
  {

	  printStr(">");
 80014be:	48aa      	ldr	r0, [pc, #680]	; (8001768 <main+0x314>)
 80014c0:	f7ff fb4c 	bl	8000b5c <printStr>
	  char input[2];
	  while(readSerial(input, 1, 100000, debug) == 1)
 80014c4:	e002      	b.n	80014cc <main+0x78>
	  {
		  printStr(">");
 80014c6:	48a8      	ldr	r0, [pc, #672]	; (8001768 <main+0x314>)
 80014c8:	f7ff fb48 	bl	8000b5c <printStr>
	  while(readSerial(input, 1, 100000, debug) == 1)
 80014cc:	4ba4      	ldr	r3, [pc, #656]	; (8001760 <main+0x30c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80014d4:	4aa5      	ldr	r2, [pc, #660]	; (800176c <main+0x318>)
 80014d6:	2101      	movs	r1, #1
 80014d8:	f7ff fc0c 	bl	8000cf4 <readSerial>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d0f1      	beq.n	80014c6 <main+0x72>
	  }

	  if(input[0] == 'A') //Acquire data
 80014e2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80014e6:	2b41      	cmp	r3, #65	; 0x41
 80014e8:	d155      	bne.n	8001596 <main+0x142>
	  {
 80014ea:	466b      	mov	r3, sp
 80014ec:	461d      	mov	r5, r3
		  short newdata[resolution_x];
 80014ee:	4ba0      	ldr	r3, [pc, #640]	; (8001770 <main+0x31c>)
 80014f0:	6818      	ldr	r0, [r3, #0]
 80014f2:	1e43      	subs	r3, r0, #1
 80014f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80014f6:	4603      	mov	r3, r0
 80014f8:	4619      	mov	r1, r3
 80014fa:	f04f 0200 	mov.w	r2, #0
 80014fe:	f04f 0300 	mov.w	r3, #0
 8001502:	f04f 0400 	mov.w	r4, #0
 8001506:	0114      	lsls	r4, r2, #4
 8001508:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 800150c:	010b      	lsls	r3, r1, #4
 800150e:	4603      	mov	r3, r0
 8001510:	4619      	mov	r1, r3
 8001512:	f04f 0200 	mov.w	r2, #0
 8001516:	f04f 0300 	mov.w	r3, #0
 800151a:	f04f 0400 	mov.w	r4, #0
 800151e:	0114      	lsls	r4, r2, #4
 8001520:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8001524:	010b      	lsls	r3, r1, #4
 8001526:	4603      	mov	r3, r0
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	3301      	adds	r3, #1
 800152c:	3307      	adds	r3, #7
 800152e:	08db      	lsrs	r3, r3, #3
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	ebad 0d03 	sub.w	sp, sp, r3
 8001536:	466b      	mov	r3, sp
 8001538:	3301      	adds	r3, #1
 800153a:	085b      	lsrs	r3, r3, #1
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	65bb      	str	r3, [r7, #88]	; 0x58
		  for(int i = 0; i<resolution_x; i++)
 8001540:	2300      	movs	r3, #0
 8001542:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001546:	e00a      	b.n	800155e <main+0x10a>
		  {
			  newdata[i] = 0;
 8001548:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800154a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800154e:	2100      	movs	r1, #0
 8001550:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		  for(int i = 0; i<resolution_x; i++)
 8001554:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001558:	3301      	adds	r3, #1
 800155a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800155e:	4b84      	ldr	r3, [pc, #528]	; (8001770 <main+0x31c>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001566:	429a      	cmp	r2, r3
 8001568:	dbee      	blt.n	8001548 <main+0xf4>
		  }
		  getWaveform(newdata, resolution_x, sample_time);
 800156a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800156c:	4b80      	ldr	r3, [pc, #512]	; (8001770 <main+0x31c>)
 800156e:	6819      	ldr	r1, [r3, #0]
 8001570:	4b80      	ldr	r3, [pc, #512]	; (8001774 <main+0x320>)
 8001572:	ed93 7b00 	vldr	d7, [r3]
 8001576:	eeb0 0a47 	vmov.f32	s0, s14
 800157a:	eef0 0a67 	vmov.f32	s1, s15
 800157e:	4610      	mov	r0, r2
 8001580:	f7ff fd0e 	bl	8000fa0 <getWaveform>
		  printWaveform(newdata, resolution_x);
 8001584:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001586:	4b7a      	ldr	r3, [pc, #488]	; (8001770 <main+0x31c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4619      	mov	r1, r3
 800158c:	4610      	mov	r0, r2
 800158e:	f7ff fb8f 	bl	8000cb0 <printWaveform>
 8001592:	46ad      	mov	sp, r5
 8001594:	e793      	b.n	80014be <main+0x6a>
		  //printInt(measureFrequency(newdata, 1920, sample_time, 3000));
	  }
	  else if(input[0] == 'T') //Acquire data on trigger
 8001596:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800159a:	2b54      	cmp	r3, #84	; 0x54
 800159c:	d155      	bne.n	800164a <main+0x1f6>
	  {
 800159e:	466b      	mov	r3, sp
 80015a0:	461d      	mov	r5, r3
		  short newdata[resolution_x];
 80015a2:	4b73      	ldr	r3, [pc, #460]	; (8001770 <main+0x31c>)
 80015a4:	6818      	ldr	r0, [r3, #0]
 80015a6:	1e43      	subs	r3, r0, #1
 80015a8:	667b      	str	r3, [r7, #100]	; 0x64
 80015aa:	4603      	mov	r3, r0
 80015ac:	4619      	mov	r1, r3
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	f04f 0400 	mov.w	r4, #0
 80015ba:	0114      	lsls	r4, r2, #4
 80015bc:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 80015c0:	010b      	lsls	r3, r1, #4
 80015c2:	4603      	mov	r3, r0
 80015c4:	4619      	mov	r1, r3
 80015c6:	f04f 0200 	mov.w	r2, #0
 80015ca:	f04f 0300 	mov.w	r3, #0
 80015ce:	f04f 0400 	mov.w	r4, #0
 80015d2:	0114      	lsls	r4, r2, #4
 80015d4:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 80015d8:	010b      	lsls	r3, r1, #4
 80015da:	4603      	mov	r3, r0
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	3301      	adds	r3, #1
 80015e0:	3307      	adds	r3, #7
 80015e2:	08db      	lsrs	r3, r3, #3
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	ebad 0d03 	sub.w	sp, sp, r3
 80015ea:	466b      	mov	r3, sp
 80015ec:	3301      	adds	r3, #1
 80015ee:	085b      	lsrs	r3, r3, #1
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	663b      	str	r3, [r7, #96]	; 0x60
		  for(int i = 0; i<resolution_x; i++)
 80015f4:	2300      	movs	r3, #0
 80015f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80015fa:	e00a      	b.n	8001612 <main+0x1be>
		  {
			  newdata[i] = 0;
 80015fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001602:	2100      	movs	r1, #0
 8001604:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		  for(int i = 0; i<resolution_x; i++)
 8001608:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800160c:	3301      	adds	r3, #1
 800160e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001612:	4b57      	ldr	r3, [pc, #348]	; (8001770 <main+0x31c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800161a:	429a      	cmp	r2, r3
 800161c:	dbee      	blt.n	80015fc <main+0x1a8>
		  }
		  getTriggeredWaveform(newdata, resolution_x, sample_time);
 800161e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001620:	4b53      	ldr	r3, [pc, #332]	; (8001770 <main+0x31c>)
 8001622:	6819      	ldr	r1, [r3, #0]
 8001624:	4b53      	ldr	r3, [pc, #332]	; (8001774 <main+0x320>)
 8001626:	ed93 7b00 	vldr	d7, [r3]
 800162a:	eeb0 0a47 	vmov.f32	s0, s14
 800162e:	eef0 0a67 	vmov.f32	s1, s15
 8001632:	4610      	mov	r0, r2
 8001634:	f7ff fc78 	bl	8000f28 <getTriggeredWaveform>
		  printWaveform(newdata, resolution_x);
 8001638:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800163a:	4b4d      	ldr	r3, [pc, #308]	; (8001770 <main+0x31c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4619      	mov	r1, r3
 8001640:	4610      	mov	r0, r2
 8001642:	f7ff fb35 	bl	8000cb0 <printWaveform>
 8001646:	46ad      	mov	sp, r5
 8001648:	e739      	b.n	80014be <main+0x6a>
		  //printInt(measureFrequency(newdata, 1920, sample_time, 3000));
	  }
	  else if(input[0] == 'S') //Set variable
 800164a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800164e:	2b53      	cmp	r3, #83	; 0x53
 8001650:	f040 81a7 	bne.w	80019a2 <main+0x54e>
	  {
		  if(debug) { printStr("SetVar"); }
 8001654:	4b42      	ldr	r3, [pc, #264]	; (8001760 <main+0x30c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d002      	beq.n	8001662 <main+0x20e>
 800165c:	4846      	ldr	r0, [pc, #280]	; (8001778 <main+0x324>)
 800165e:	f7ff fa7d 	bl	8000b5c <printStr>

		  char variable_name[21];
		  readSerial(variable_name, 20, 20000, 1);
 8001662:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001666:	2301      	movs	r3, #1
 8001668:	f644 6220 	movw	r2, #20000	; 0x4e20
 800166c:	2114      	movs	r1, #20
 800166e:	f7ff fb41 	bl	8000cf4 <readSerial>
		  variable_name[20] = '\0';
 8001672:	2300      	movs	r3, #0
 8001674:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

		  char variable_value[21];
		  readSerial(variable_value, 20, 20000, 1);
 8001678:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800167c:	2301      	movs	r3, #1
 800167e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001682:	2114      	movs	r1, #20
 8001684:	f7ff fb36 	bl	8000cf4 <readSerial>
		  variable_value[20] = '\0';
 8001688:	2300      	movs	r3, #0
 800168a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38

		  if(strcmp(variable_name, "resolution_x") == 0)
 800168e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001692:	493a      	ldr	r1, [pc, #232]	; (800177c <main+0x328>)
 8001694:	4618      	mov	r0, r3
 8001696:	f7fe fd9f 	bl	80001d8 <strcmp>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d113      	bne.n	80016c8 <main+0x274>
		  {
			  char *end;
			  int newval = strtol(variable_value, &end, 10);
 80016a0:	f107 0120 	add.w	r1, r7, #32
 80016a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016a8:	220a      	movs	r2, #10
 80016aa:	4618      	mov	r0, r3
 80016ac:	f007 ffc8 	bl	8009640 <strtol>
 80016b0:	66b8      	str	r0, [r7, #104]	; 0x68
			  if(newval == 0)
 80016b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d103      	bne.n	80016c0 <main+0x26c>
			  {
				  printStr("Invalid number");
 80016b8:	4831      	ldr	r0, [pc, #196]	; (8001780 <main+0x32c>)
 80016ba:	f7ff fa4f 	bl	8000b5c <printStr>
 80016be:	e6fe      	b.n	80014be <main+0x6a>
			  }
			  else
			  {
				  resolution_x = newval;
 80016c0:	4a2b      	ldr	r2, [pc, #172]	; (8001770 <main+0x31c>)
 80016c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80016c4:	6013      	str	r3, [r2, #0]
 80016c6:	e6fa      	b.n	80014be <main+0x6a>
			  }
		  }
		  else if(strcmp(variable_name, "resolution_y") == 0)
 80016c8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80016cc:	492d      	ldr	r1, [pc, #180]	; (8001784 <main+0x330>)
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7fe fd82 	bl	80001d8 <strcmp>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d113      	bne.n	8001702 <main+0x2ae>
		  {
			  char *end;
			  int newval = strtol(variable_value, &end, 10);
 80016da:	f107 011c 	add.w	r1, r7, #28
 80016de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e2:	220a      	movs	r2, #10
 80016e4:	4618      	mov	r0, r3
 80016e6:	f007 ffab 	bl	8009640 <strtol>
 80016ea:	66f8      	str	r0, [r7, #108]	; 0x6c
			  if(newval == 0)
 80016ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d103      	bne.n	80016fa <main+0x2a6>
			  {
				  printStr("Invalid number");
 80016f2:	4823      	ldr	r0, [pc, #140]	; (8001780 <main+0x32c>)
 80016f4:	f7ff fa32 	bl	8000b5c <printStr>
 80016f8:	e6e1      	b.n	80014be <main+0x6a>
			  }
			  else
			  {
				  resolution_y = newval;
 80016fa:	4a23      	ldr	r2, [pc, #140]	; (8001788 <main+0x334>)
 80016fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80016fe:	6013      	str	r3, [r2, #0]
 8001700:	e6dd      	b.n	80014be <main+0x6a>
			  }
		  }
		  else if(strcmp(variable_name, "sample_time") == 0)
 8001702:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001706:	4921      	ldr	r1, [pc, #132]	; (800178c <main+0x338>)
 8001708:	4618      	mov	r0, r3
 800170a:	f7fe fd65 	bl	80001d8 <strcmp>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d13d      	bne.n	8001790 <main+0x33c>
		  {
			  char *end;
			  double newval = strtod(variable_value, &end);
 8001714:	f107 0218 	add.w	r2, r7, #24
 8001718:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800171c:	4611      	mov	r1, r2
 800171e:	4618      	mov	r0, r3
 8001720:	f007 fefe 	bl	8009520 <strtod>
 8001724:	ed87 0b1c 	vstr	d0, [r7, #112]	; 0x70
			  if(newval == 0)
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	f04f 0300 	mov.w	r3, #0
 8001730:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001734:	f7ff f986 	bl	8000a44 <__aeabi_dcmpeq>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <main+0x2f2>
			  {
				  printStr("Invalid number");
 800173e:	4810      	ldr	r0, [pc, #64]	; (8001780 <main+0x32c>)
 8001740:	f7ff fa0c 	bl	8000b5c <printStr>
 8001744:	e6bb      	b.n	80014be <main+0x6a>
			  }
			  else
			  {
				  sample_time = newval;
 8001746:	4a0b      	ldr	r2, [pc, #44]	; (8001774 <main+0x320>)
 8001748:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800174c:	e9c2 3400 	strd	r3, r4, [r2]
 8001750:	e6b5      	b.n	80014be <main+0x6a>
 8001752:	bf00      	nop
 8001754:	e000edf0 	.word	0xe000edf0
 8001758:	e0001000 	.word	0xe0001000
 800175c:	20000cdc 	.word	0x20000cdc
 8001760:	20000c10 	.word	0x20000c10
 8001764:	0800a790 	.word	0x0800a790
 8001768:	0800a798 	.word	0x0800a798
 800176c:	000186a0 	.word	0x000186a0
 8001770:	20000a00 	.word	0x20000a00
 8001774:	20000a08 	.word	0x20000a08
 8001778:	0800a79c 	.word	0x0800a79c
 800177c:	0800a7a4 	.word	0x0800a7a4
 8001780:	0800a7b4 	.word	0x0800a7b4
 8001784:	0800a7c4 	.word	0x0800a7c4
 8001788:	20000a04 	.word	0x20000a04
 800178c:	0800a7d4 	.word	0x0800a7d4
			  }
		  }
		  else if(strcmp(variable_name, "trigger_level") == 0)
 8001790:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001794:	498a      	ldr	r1, [pc, #552]	; (80019c0 <main+0x56c>)
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe fd1e 	bl	80001d8 <strcmp>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d11a      	bne.n	80017d8 <main+0x384>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 80017a2:	f107 0114 	add.w	r1, r7, #20
 80017a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017aa:	220a      	movs	r2, #10
 80017ac:	4618      	mov	r0, r3
 80017ae:	f007 ff47 	bl	8009640 <strtol>
 80017b2:	67b8      	str	r0, [r7, #120]	; 0x78
			  if(endptr == variable_value || newval > 4097)
 80017b4:	697a      	ldr	r2, [r7, #20]
 80017b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d004      	beq.n	80017c8 <main+0x374>
 80017be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017c0:	f241 0201 	movw	r2, #4097	; 0x1001
 80017c4:	4293      	cmp	r3, r2
 80017c6:	dd03      	ble.n	80017d0 <main+0x37c>
			  {
				  printStr("Invalid number, must be <= 4096");
 80017c8:	487e      	ldr	r0, [pc, #504]	; (80019c4 <main+0x570>)
 80017ca:	f7ff f9c7 	bl	8000b5c <printStr>
 80017ce:	e0f6      	b.n	80019be <main+0x56a>
			  }
			  else
			  {
				  trigger_level = newval;
 80017d0:	4a7d      	ldr	r2, [pc, #500]	; (80019c8 <main+0x574>)
 80017d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	e672      	b.n	80014be <main+0x6a>
			  }
		  }
		  else if(strcmp(variable_name, "trigger_rising") == 0)
 80017d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017dc:	497b      	ldr	r1, [pc, #492]	; (80019cc <main+0x578>)
 80017de:	4618      	mov	r0, r3
 80017e0:	f7fe fcfa 	bl	80001d8 <strcmp>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d118      	bne.n	800181c <main+0x3c8>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 80017ea:	f107 0110 	add.w	r1, r7, #16
 80017ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f2:	220a      	movs	r2, #10
 80017f4:	4618      	mov	r0, r3
 80017f6:	f007 ff23 	bl	8009640 <strtol>
 80017fa:	67f8      	str	r0, [r7, #124]	; 0x7c
			  if(endptr == variable_value || newval > 1)
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001802:	429a      	cmp	r2, r3
 8001804:	d002      	beq.n	800180c <main+0x3b8>
 8001806:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001808:	2b01      	cmp	r3, #1
 800180a:	dd03      	ble.n	8001814 <main+0x3c0>
			  {
				  printStr("Invalid number, must be 1 for rising or 0 for falling edge");
 800180c:	4870      	ldr	r0, [pc, #448]	; (80019d0 <main+0x57c>)
 800180e:	f7ff f9a5 	bl	8000b5c <printStr>
 8001812:	e0d4      	b.n	80019be <main+0x56a>
			  }
			  else
			  {
				  trigger_rising = newval;
 8001814:	4a6f      	ldr	r2, [pc, #444]	; (80019d4 <main+0x580>)
 8001816:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001818:	6013      	str	r3, [r2, #0]
 800181a:	e650      	b.n	80014be <main+0x6a>
			  }
		  }
		  else if(strcmp(variable_name, "amplifier_x10") == 0)
 800181c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001820:	496d      	ldr	r1, [pc, #436]	; (80019d8 <main+0x584>)
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fcd8 	bl	80001d8 <strcmp>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d12a      	bne.n	8001884 <main+0x430>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 800182e:	f107 010c 	add.w	r1, r7, #12
 8001832:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001836:	220a      	movs	r2, #10
 8001838:	4618      	mov	r0, r3
 800183a:	f007 ff01 	bl	8009640 <strtol>
 800183e:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
			  if(endptr == variable_value || newval > 1)
 8001842:	68fa      	ldr	r2, [r7, #12]
 8001844:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001848:	429a      	cmp	r2, r3
 800184a:	d003      	beq.n	8001854 <main+0x400>
 800184c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001850:	2b01      	cmp	r3, #1
 8001852:	dd03      	ble.n	800185c <main+0x408>
			  {
				  printStr("Invalid number, must be 1 for x10, 0 for x1");
 8001854:	4861      	ldr	r0, [pc, #388]	; (80019dc <main+0x588>)
 8001856:	f7ff f981 	bl	8000b5c <printStr>
 800185a:	e0b0      	b.n	80019be <main+0x56a>
			  }
			  else
			  {
				  if(newval == 1)
 800185c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001860:	2b01      	cmp	r3, #1
 8001862:	d107      	bne.n	8001874 <main+0x420>
				  {
					  amplifier_x10 = 1;
 8001864:	4b5e      	ldr	r3, [pc, #376]	; (80019e0 <main+0x58c>)
 8001866:	2201      	movs	r2, #1
 8001868:	601a      	str	r2, [r3, #0]
					  __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_3, 5);
 800186a:	4b5e      	ldr	r3, [pc, #376]	; (80019e4 <main+0x590>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2205      	movs	r2, #5
 8001870:	63da      	str	r2, [r3, #60]	; 0x3c
 8001872:	e624      	b.n	80014be <main+0x6a>
				  }
				  else
				  {
					  amplifier_x10 = 0;
 8001874:	4b5a      	ldr	r3, [pc, #360]	; (80019e0 <main+0x58c>)
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
					  __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_3, 32);
 800187a:	4b5a      	ldr	r3, [pc, #360]	; (80019e4 <main+0x590>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2220      	movs	r2, #32
 8001880:	63da      	str	r2, [r3, #60]	; 0x3c
 8001882:	e61c      	b.n	80014be <main+0x6a>
				  }
			  }
		  }
		  else if(strcmp(variable_name, "afg_freq") == 0)
 8001884:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001888:	4957      	ldr	r1, [pc, #348]	; (80019e8 <main+0x594>)
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fca4 	bl	80001d8 <strcmp>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d132      	bne.n	80018fc <main+0x4a8>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 8001896:	f107 0108 	add.w	r1, r7, #8
 800189a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800189e:	220a      	movs	r2, #10
 80018a0:	4618      	mov	r0, r3
 80018a2:	f007 fecd 	bl	8009640 <strtol>
 80018a6:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			  if(endptr == variable_value)
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d103      	bne.n	80018bc <main+0x468>
			  {
				  printStr("Invalid number");
 80018b4:	484d      	ldr	r0, [pc, #308]	; (80019ec <main+0x598>)
 80018b6:	f7ff f951 	bl	8000b5c <printStr>
 80018ba:	e600      	b.n	80014be <main+0x6a>
			  }
			  else
			  {
				  if(newval>0)
 80018bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	dd18      	ble.n	80018f6 <main+0x4a2>
				  {
					  TIM2->ARR = round(TIMER_FREQ_TIMES_ARR/newval);
 80018c4:	4a4a      	ldr	r2, [pc, #296]	; (80019f0 <main+0x59c>)
 80018c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018ca:	fb92 f3f3 	sdiv	r3, r2, r3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7fe fde6 	bl	80004a0 <__aeabi_i2d>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80018dc:	4610      	mov	r0, r2
 80018de:	4619      	mov	r1, r3
 80018e0:	f7ff f90a 	bl	8000af8 <__aeabi_d2uiz>
 80018e4:	4603      	mov	r3, r0
 80018e6:	62e3      	str	r3, [r4, #44]	; 0x2c
					  AFG_Freq = newval;
 80018e8:	4a42      	ldr	r2, [pc, #264]	; (80019f4 <main+0x5a0>)
 80018ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018ee:	6013      	str	r3, [r2, #0]
					  startAFG();
 80018f0:	f7ff fd84 	bl	80013fc <startAFG>
 80018f4:	e5e3      	b.n	80014be <main+0x6a>
				  }
				  else
				  {
					  stopAFG();
 80018f6:	f7ff fd99 	bl	800142c <stopAFG>
 80018fa:	e5e0      	b.n	80014be <main+0x6a>
				  }
			  }
		  }
		  else if(strcmp(variable_name, "afg_amplitude") == 0)
 80018fc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001900:	493d      	ldr	r1, [pc, #244]	; (80019f8 <main+0x5a4>)
 8001902:	4618      	mov	r0, r3
 8001904:	f7fe fc68 	bl	80001d8 <strcmp>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d116      	bne.n	800193c <main+0x4e8>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 800190e:	1d39      	adds	r1, r7, #4
 8001910:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001914:	220a      	movs	r2, #10
 8001916:	4618      	mov	r0, r3
 8001918:	f007 fe92 	bl	8009640 <strtol>
 800191c:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
			  if(endptr == variable_value)
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001926:	429a      	cmp	r2, r3
 8001928:	d103      	bne.n	8001932 <main+0x4de>
			  {
				  printStr("Invalid number");
 800192a:	4830      	ldr	r0, [pc, #192]	; (80019ec <main+0x598>)
 800192c:	f7ff f916 	bl	8000b5c <printStr>
 8001930:	e5c5      	b.n	80014be <main+0x6a>
			  }
			  else
			  {
				  afgAmplitudeAdjustment(newval);
 8001932:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001936:	f7ff fc7b 	bl	8001230 <afgAmplitudeAdjustment>
 800193a:	e5c0      	b.n	80014be <main+0x6a>
			  }
		  }
		  else if(strcmp(variable_name, "afg_waveform") == 0)
 800193c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001940:	492e      	ldr	r1, [pc, #184]	; (80019fc <main+0x5a8>)
 8001942:	4618      	mov	r0, r3
 8001944:	f7fe fc48 	bl	80001d8 <strcmp>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d105      	bne.n	800195a <main+0x506>
		  {
			  changeAFGWaveform(variable_value);
 800194e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff fcce 	bl	80012f4 <changeAFGWaveform>
 8001958:	e5b1      	b.n	80014be <main+0x6a>
		  }
		  else if(strcmp(variable_name, "DEBUG") == 0)
 800195a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800195e:	4928      	ldr	r1, [pc, #160]	; (8001a00 <main+0x5ac>)
 8001960:	4618      	mov	r0, r3
 8001962:	f7fe fc39 	bl	80001d8 <strcmp>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d116      	bne.n	800199a <main+0x546>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 800196c:	4639      	mov	r1, r7
 800196e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001972:	220a      	movs	r2, #10
 8001974:	4618      	mov	r0, r3
 8001976:	f007 fe63 	bl	8009640 <strtol>
 800197a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
			  if(endptr == variable_value)
 800197e:	683a      	ldr	r2, [r7, #0]
 8001980:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001984:	429a      	cmp	r2, r3
 8001986:	d103      	bne.n	8001990 <main+0x53c>
			  {
				  printStr("Invalid number");
 8001988:	4818      	ldr	r0, [pc, #96]	; (80019ec <main+0x598>)
 800198a:	f7ff f8e7 	bl	8000b5c <printStr>
 800198e:	e596      	b.n	80014be <main+0x6a>
			  }
			  else
			  {
				  debug = newval;
 8001990:	4a1c      	ldr	r2, [pc, #112]	; (8001a04 <main+0x5b0>)
 8001992:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001996:	6013      	str	r3, [r2, #0]
 8001998:	e591      	b.n	80014be <main+0x6a>
			  }
		  }
		  else
		  {
			  printStr("Variable not found. Valid variables are resolution_x, sample_time, afg_freq, afg_waveform, afg_amplitude and DEBUG");
 800199a:	481b      	ldr	r0, [pc, #108]	; (8001a08 <main+0x5b4>)
 800199c:	f7ff f8de 	bl	8000b5c <printStr>
 80019a0:	e58d      	b.n	80014be <main+0x6a>
		  }
	  }
	  else
	  {
		  printStr("'");
 80019a2:	481a      	ldr	r0, [pc, #104]	; (8001a0c <main+0x5b8>)
 80019a4:	f7ff f8da 	bl	8000b5c <printStr>
		  printStr(input[0]);
 80019a8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff f8d5 	bl	8000b5c <printStr>
		  printStr("'");
 80019b2:	4816      	ldr	r0, [pc, #88]	; (8001a0c <main+0x5b8>)
 80019b4:	f7ff f8d2 	bl	8000b5c <printStr>
		  printStr("is an invalid command. Use A to acquire data or S to set a variable");
 80019b8:	4815      	ldr	r0, [pc, #84]	; (8001a10 <main+0x5bc>)
 80019ba:	f7ff f8cf 	bl	8000b5c <printStr>
  {
 80019be:	e57e      	b.n	80014be <main+0x6a>
 80019c0:	0800a7e0 	.word	0x0800a7e0
 80019c4:	0800a7f0 	.word	0x0800a7f0
 80019c8:	20000a10 	.word	0x20000a10
 80019cc:	0800a810 	.word	0x0800a810
 80019d0:	0800a820 	.word	0x0800a820
 80019d4:	20000a14 	.word	0x20000a14
 80019d8:	0800a85c 	.word	0x0800a85c
 80019dc:	0800a86c 	.word	0x0800a86c
 80019e0:	20000c1c 	.word	0x20000c1c
 80019e4:	20000cdc 	.word	0x20000cdc
 80019e8:	0800a898 	.word	0x0800a898
 80019ec:	0800a7b4 	.word	0x0800a7b4
 80019f0:	00088b80 	.word	0x00088b80
 80019f4:	20000c14 	.word	0x20000c14
 80019f8:	0800a8a4 	.word	0x0800a8a4
 80019fc:	0800a8b4 	.word	0x0800a8b4
 8001a00:	0800a8c4 	.word	0x0800a8c4
 8001a04:	20000c10 	.word	0x20000c10
 8001a08:	0800a8cc 	.word	0x0800a8cc
 8001a0c:	0800a940 	.word	0x0800a940
 8001a10:	0800a944 	.word	0x0800a944

08001a14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b0a6      	sub	sp, #152	; 0x98
 8001a18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a1a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001a1e:	2228      	movs	r2, #40	; 0x28
 8001a20:	2100      	movs	r1, #0
 8001a22:	4618      	mov	r0, r3
 8001a24:	f006 ff5a 	bl	80088dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a28:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a38:	1d3b      	adds	r3, r7, #4
 8001a3a:	2258      	movs	r2, #88	; 0x58
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f006 ff4c 	bl	80088dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a44:	2302      	movs	r3, #2
 8001a46:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a4c:	2310      	movs	r3, #16
 8001a4e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a52:	2302      	movs	r3, #2
 8001a54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a5c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a60:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a64:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001a72:	4618      	mov	r0, r3
 8001a74:	f003 fc46 	bl	8005304 <HAL_RCC_OscConfig>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001a7e:	f000 fabf 	bl	8002000 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a82:	230f      	movs	r3, #15
 8001a84:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a86:	2302      	movs	r3, #2
 8001a88:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a92:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a94:	2300      	movs	r3, #0
 8001a96:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a98:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001a9c:	2102      	movs	r1, #2
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f004 fb46 	bl	8006130 <HAL_RCC_ClockConfig>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001aaa:	f000 faa9 	bl	8002000 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 8001aae:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <SystemClock_Config+0xcc>)
 8001ab0:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001ab6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aba:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8001abc:	2300      	movs	r3, #0
 8001abe:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f004 fd68 	bl	800659c <HAL_RCCEx_PeriphCLKConfig>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001ad2:	f000 fa95 	bl	8002000 <Error_Handler>
  }
}
 8001ad6:	bf00      	nop
 8001ad8:	3798      	adds	r7, #152	; 0x98
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	00300082 	.word	0x00300082

08001ae4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08a      	sub	sp, #40	; 0x28
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001aea:	f107 031c 	add.w	r3, r7, #28
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001af6:	1d3b      	adds	r3, r7, #4
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
 8001b04:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b06:	4b2e      	ldr	r3, [pc, #184]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b08:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001b0c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b0e:	4b2c      	ldr	r3, [pc, #176]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b14:	4b2a      	ldr	r3, [pc, #168]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b1a:	4b29      	ldr	r3, [pc, #164]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b20:	4b27      	ldr	r3, [pc, #156]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b26:	4b26      	ldr	r3, [pc, #152]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b2e:	4b24      	ldr	r3, [pc, #144]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b34:	4b22      	ldr	r3, [pc, #136]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b3a:	4b21      	ldr	r3, [pc, #132]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b40:	4b1f      	ldr	r3, [pc, #124]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001b46:	4b1e      	ldr	r3, [pc, #120]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b4e:	4b1c      	ldr	r3, [pc, #112]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b50:	2204      	movs	r2, #4
 8001b52:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b54:	4b1a      	ldr	r3, [pc, #104]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001b5a:	4b19      	ldr	r3, [pc, #100]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b60:	4817      	ldr	r0, [pc, #92]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b62:	f000 fdfb 	bl	800275c <HAL_ADC_Init>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001b6c:	f000 fa48 	bl	8002000 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001b70:	2300      	movs	r3, #0
 8001b72:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b74:	f107 031c 	add.w	r3, r7, #28
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4811      	ldr	r0, [pc, #68]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001b7c:	f002 f9da 	bl	8003f34 <HAL_ADCEx_MultiModeConfigChannel>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001b86:	f000 fa3b 	bl	8002000 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8001b96:	2304      	movs	r3, #4
 8001b98:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ba2:	1d3b      	adds	r3, r7, #4
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4806      	ldr	r0, [pc, #24]	; (8001bc0 <MX_ADC1_Init+0xdc>)
 8001ba8:	f001 fed8 	bl	800395c <HAL_ADC_ConfigChannel>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001bb2:	f000 fa25 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bb6:	bf00      	nop
 8001bb8:	3728      	adds	r7, #40	; 0x28
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000d28 	.word	0x20000d28

08001bc4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bca:	463b      	mov	r3, r7
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
 8001bd8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001bda:	4b27      	ldr	r3, [pc, #156]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001bdc:	4a27      	ldr	r2, [pc, #156]	; (8001c7c <MX_ADC2_Init+0xb8>)
 8001bde:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001be0:	4b25      	ldr	r3, [pc, #148]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001be6:	4b24      	ldr	r3, [pc, #144]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001bec:	4b22      	ldr	r3, [pc, #136]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001bf2:	4b21      	ldr	r3, [pc, #132]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001bf8:	4b1f      	ldr	r3, [pc, #124]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c00:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c06:	4b1c      	ldr	r3, [pc, #112]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c0c:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001c12:	4b19      	ldr	r3, [pc, #100]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c14:	2201      	movs	r2, #1
 8001c16:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001c18:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c20:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c22:	2204      	movs	r2, #4
 8001c24:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001c26:	4b14      	ldr	r3, [pc, #80]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001c2c:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001c32:	4811      	ldr	r0, [pc, #68]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c34:	f000 fd92 	bl	800275c <HAL_ADC_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001c3e:	f000 f9df 	bl	8002000 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001c42:	2303      	movs	r3, #3
 8001c44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c46:	2301      	movs	r3, #1
 8001c48:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001c5a:	463b      	mov	r3, r7
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4806      	ldr	r0, [pc, #24]	; (8001c78 <MX_ADC2_Init+0xb4>)
 8001c60:	f001 fe7c 	bl	800395c <HAL_ADC_ConfigChannel>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8001c6a:	f000 f9c9 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001c6e:	bf00      	nop
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20000c48 	.word	0x20000c48
 8001c7c:	50000100 	.word	0x50000100

08001c80 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001c86:	1d3b      	adds	r3, r7, #4
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001c90:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <MX_DAC1_Init+0x4c>)
 8001c92:	4a0f      	ldr	r2, [pc, #60]	; (8001cd0 <MX_DAC1_Init+0x50>)
 8001c94:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001c96:	480d      	ldr	r0, [pc, #52]	; (8001ccc <MX_DAC1_Init+0x4c>)
 8001c98:	f002 fd21 	bl	80046de <HAL_DAC_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8001ca2:	f000 f9ad 	bl	8002000 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001ca6:	2324      	movs	r3, #36	; 0x24
 8001ca8:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001cae:	1d3b      	adds	r3, r7, #4
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4805      	ldr	r0, [pc, #20]	; (8001ccc <MX_DAC1_Init+0x4c>)
 8001cb6:	f002 feb5 	bl	8004a24 <HAL_DAC_ConfigChannel>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8001cc0:	f000 f99e 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001cc4:	bf00      	nop
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20000c34 	.word	0x20000c34
 8001cd0:	40007400 	.word	0x40007400

08001cd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b088      	sub	sp, #32
 8001cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cda:	f107 0310 	add.w	r3, r7, #16
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	609a      	str	r2, [r3, #8]
 8001ce6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce8:	1d3b      	adds	r3, r7, #4
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	605a      	str	r2, [r3, #4]
 8001cf0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cf2:	4b1e      	ldr	r3, [pc, #120]	; (8001d6c <MX_TIM2_Init+0x98>)
 8001cf4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cf8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cfa:	4b1c      	ldr	r3, [pc, #112]	; (8001d6c <MX_TIM2_Init+0x98>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d00:	4b1a      	ldr	r3, [pc, #104]	; (8001d6c <MX_TIM2_Init+0x98>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 624;
 8001d06:	4b19      	ldr	r3, [pc, #100]	; (8001d6c <MX_TIM2_Init+0x98>)
 8001d08:	f44f 721c 	mov.w	r2, #624	; 0x270
 8001d0c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d0e:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <MX_TIM2_Init+0x98>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d14:	4b15      	ldr	r3, [pc, #84]	; (8001d6c <MX_TIM2_Init+0x98>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d1a:	4814      	ldr	r0, [pc, #80]	; (8001d6c <MX_TIM2_Init+0x98>)
 8001d1c:	f004 fe5c 	bl	80069d8 <HAL_TIM_Base_Init>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d26:	f000 f96b 	bl	8002000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d30:	f107 0310 	add.w	r3, r7, #16
 8001d34:	4619      	mov	r1, r3
 8001d36:	480d      	ldr	r0, [pc, #52]	; (8001d6c <MX_TIM2_Init+0x98>)
 8001d38:	f005 faac 	bl	8007294 <HAL_TIM_ConfigClockSource>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001d42:	f000 f95d 	bl	8002000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d46:	2320      	movs	r3, #32
 8001d48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d4e:	1d3b      	adds	r3, r7, #4
 8001d50:	4619      	mov	r1, r3
 8001d52:	4806      	ldr	r0, [pc, #24]	; (8001d6c <MX_TIM2_Init+0x98>)
 8001d54:	f005 ffe4 	bl	8007d20 <HAL_TIMEx_MasterConfigSynchronization>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001d5e:	f000 f94f 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d62:	bf00      	nop
 8001d64:	3720      	adds	r7, #32
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	2000d10c 	.word	0x2000d10c

08001d70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08e      	sub	sp, #56	; 0x38
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d84:	f107 031c 	add.w	r3, r7, #28
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d90:	463b      	mov	r3, r7
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]
 8001d98:	609a      	str	r2, [r3, #8]
 8001d9a:	60da      	str	r2, [r3, #12]
 8001d9c:	611a      	str	r2, [r3, #16]
 8001d9e:	615a      	str	r2, [r3, #20]
 8001da0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001da2:	4b2c      	ldr	r3, [pc, #176]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001da4:	4a2c      	ldr	r2, [pc, #176]	; (8001e58 <MX_TIM3_Init+0xe8>)
 8001da6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 8001da8:	4b2a      	ldr	r3, [pc, #168]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001daa:	2203      	movs	r2, #3
 8001dac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dae:	4b29      	ldr	r3, [pc, #164]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50;
 8001db4:	4b27      	ldr	r3, [pc, #156]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001db6:	2232      	movs	r2, #50	; 0x32
 8001db8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dba:	4b26      	ldr	r3, [pc, #152]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dc0:	4b24      	ldr	r3, [pc, #144]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001dc6:	4823      	ldr	r0, [pc, #140]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001dc8:	f004 fe06 	bl	80069d8 <HAL_TIM_Base_Init>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001dd2:	f000 f915 	bl	8002000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dda:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ddc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001de0:	4619      	mov	r1, r3
 8001de2:	481c      	ldr	r0, [pc, #112]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001de4:	f005 fa56 	bl	8007294 <HAL_TIM_ConfigClockSource>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001dee:	f000 f907 	bl	8002000 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001df2:	4818      	ldr	r0, [pc, #96]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001df4:	f004 feb0 	bl	8006b58 <HAL_TIM_PWM_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001dfe:	f000 f8ff 	bl	8002000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e0a:	f107 031c 	add.w	r3, r7, #28
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4810      	ldr	r0, [pc, #64]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001e12:	f005 ff85 	bl	8007d20 <HAL_TIMEx_MasterConfigSynchronization>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001e1c:	f000 f8f0 	bl	8002000 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e20:	2360      	movs	r3, #96	; 0x60
 8001e22:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e30:	463b      	mov	r3, r7
 8001e32:	2208      	movs	r2, #8
 8001e34:	4619      	mov	r1, r3
 8001e36:	4807      	ldr	r0, [pc, #28]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001e38:	f005 f91c 	bl	8007074 <HAL_TIM_PWM_ConfigChannel>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001e42:	f000 f8dd 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e46:	4803      	ldr	r0, [pc, #12]	; (8001e54 <MX_TIM3_Init+0xe4>)
 8001e48:	f000 fa9c 	bl	8002384 <HAL_TIM_MspPostInit>

}
 8001e4c:	bf00      	nop
 8001e4e:	3738      	adds	r7, #56	; 0x38
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20000cdc 	.word	0x20000cdc
 8001e58:	40000400 	.word	0x40000400

08001e5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e60:	4b14      	ldr	r3, [pc, #80]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e62:	4a15      	ldr	r2, [pc, #84]	; (8001eb8 <MX_USART2_UART_Init+0x5c>)
 8001e64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1843200;
 8001e66:	4b13      	ldr	r3, [pc, #76]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e68:	f44f 12e1 	mov.w	r2, #1843200	; 0x1c2000
 8001e6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e6e:	4b11      	ldr	r3, [pc, #68]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e74:	4b0f      	ldr	r3, [pc, #60]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e80:	4b0c      	ldr	r3, [pc, #48]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e82:	220c      	movs	r2, #12
 8001e84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e86:	4b0b      	ldr	r3, [pc, #44]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e8c:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e92:	4b08      	ldr	r3, [pc, #32]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e98:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e9e:	4805      	ldr	r0, [pc, #20]	; (8001eb4 <MX_USART2_UART_Init+0x58>)
 8001ea0:	f005 ffe8 	bl	8007e74 <HAL_UART_Init>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001eaa:	f000 f8a9 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	2000d158 	.word	0x2000d158
 8001eb8:	40004400 	.word	0x40004400

08001ebc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ec2:	4b1a      	ldr	r3, [pc, #104]	; (8001f2c <MX_DMA_Init+0x70>)
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	4a19      	ldr	r2, [pc, #100]	; (8001f2c <MX_DMA_Init+0x70>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	6153      	str	r3, [r2, #20]
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <MX_DMA_Init+0x70>)
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	607b      	str	r3, [r7, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001eda:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <MX_DMA_Init+0x70>)
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	4a13      	ldr	r2, [pc, #76]	; (8001f2c <MX_DMA_Init+0x70>)
 8001ee0:	f043 0302 	orr.w	r3, r3, #2
 8001ee4:	6153      	str	r3, [r2, #20]
 8001ee6:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <MX_DMA_Init+0x70>)
 8001ee8:	695b      	ldr	r3, [r3, #20]
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	603b      	str	r3, [r7, #0]
 8001ef0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	200b      	movs	r0, #11
 8001ef8:	f002 fbbb 	bl	8004672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001efc:	200b      	movs	r0, #11
 8001efe:	f002 fbd4 	bl	80046aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001f02:	2200      	movs	r2, #0
 8001f04:	2100      	movs	r1, #0
 8001f06:	200d      	movs	r0, #13
 8001f08:	f002 fbb3 	bl	8004672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001f0c:	200d      	movs	r0, #13
 8001f0e:	f002 fbcc 	bl	80046aa <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8001f12:	2200      	movs	r2, #0
 8001f14:	2100      	movs	r1, #0
 8001f16:	2038      	movs	r0, #56	; 0x38
 8001f18:	f002 fbab 	bl	8004672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8001f1c:	2038      	movs	r0, #56	; 0x38
 8001f1e:	f002 fbc4 	bl	80046aa <HAL_NVIC_EnableIRQ>

}
 8001f22:	bf00      	nop
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40021000 	.word	0x40021000

08001f30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08a      	sub	sp, #40	; 0x28
 8001f34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	605a      	str	r2, [r3, #4]
 8001f40:	609a      	str	r2, [r3, #8]
 8001f42:	60da      	str	r2, [r3, #12]
 8001f44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f46:	4b2b      	ldr	r3, [pc, #172]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	4a2a      	ldr	r2, [pc, #168]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f4c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f50:	6153      	str	r3, [r2, #20]
 8001f52:	4b28      	ldr	r3, [pc, #160]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f54:	695b      	ldr	r3, [r3, #20]
 8001f56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f5a:	613b      	str	r3, [r7, #16]
 8001f5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f5e:	4b25      	ldr	r3, [pc, #148]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f60:	695b      	ldr	r3, [r3, #20]
 8001f62:	4a24      	ldr	r2, [pc, #144]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f68:	6153      	str	r3, [r2, #20]
 8001f6a:	4b22      	ldr	r3, [pc, #136]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f76:	4b1f      	ldr	r3, [pc, #124]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	4a1e      	ldr	r2, [pc, #120]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f80:	6153      	str	r3, [r2, #20]
 8001f82:	4b1c      	ldr	r3, [pc, #112]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8e:	4b19      	ldr	r3, [pc, #100]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	4a18      	ldr	r2, [pc, #96]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f98:	6153      	str	r3, [r2, #20]
 8001f9a:	4b16      	ldr	r3, [pc, #88]	; (8001ff4 <MX_GPIO_Init+0xc4>)
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fa2:	607b      	str	r3, [r7, #4]
 8001fa4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	2120      	movs	r1, #32
 8001faa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fae:	f003 f991 	bl	80052d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001fb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <MX_GPIO_Init+0xc8>)
 8001fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001fc0:	f107 0314 	add.w	r3, r7, #20
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	480d      	ldr	r0, [pc, #52]	; (8001ffc <MX_GPIO_Init+0xcc>)
 8001fc8:	f002 fffa 	bl	8004fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001fcc:	2320      	movs	r3, #32
 8001fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fdc:	f107 0314 	add.w	r3, r7, #20
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fe6:	f002 ffeb 	bl	8004fc0 <HAL_GPIO_Init>

}
 8001fea:	bf00      	nop
 8001fec:	3728      	adds	r7, #40	; 0x28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	10210000 	.word	0x10210000
 8001ffc:	48000800 	.word	0x48000800

08002000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002004:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002006:	e7fe      	b.n	8002006 <Error_Handler+0x6>

08002008 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800200e:	4b0f      	ldr	r3, [pc, #60]	; (800204c <HAL_MspInit+0x44>)
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	4a0e      	ldr	r2, [pc, #56]	; (800204c <HAL_MspInit+0x44>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	6193      	str	r3, [r2, #24]
 800201a:	4b0c      	ldr	r3, [pc, #48]	; (800204c <HAL_MspInit+0x44>)
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002026:	4b09      	ldr	r3, [pc, #36]	; (800204c <HAL_MspInit+0x44>)
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	4a08      	ldr	r2, [pc, #32]	; (800204c <HAL_MspInit+0x44>)
 800202c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002030:	61d3      	str	r3, [r2, #28]
 8002032:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_MspInit+0x44>)
 8002034:	69db      	ldr	r3, [r3, #28]
 8002036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800203a:	603b      	str	r3, [r7, #0]
 800203c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800203e:	2007      	movs	r0, #7
 8002040:	f002 fb0c 	bl	800465c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40021000 	.word	0x40021000

08002050 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08c      	sub	sp, #48	; 0x30
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 031c 	add.w	r3, r7, #28
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002070:	d15e      	bne.n	8002130 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002072:	4b63      	ldr	r3, [pc, #396]	; (8002200 <HAL_ADC_MspInit+0x1b0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	3301      	adds	r3, #1
 8002078:	4a61      	ldr	r2, [pc, #388]	; (8002200 <HAL_ADC_MspInit+0x1b0>)
 800207a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800207c:	4b60      	ldr	r3, [pc, #384]	; (8002200 <HAL_ADC_MspInit+0x1b0>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d10b      	bne.n	800209c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002084:	4b5f      	ldr	r3, [pc, #380]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	4a5e      	ldr	r2, [pc, #376]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 800208a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800208e:	6153      	str	r3, [r2, #20]
 8002090:	4b5c      	ldr	r3, [pc, #368]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002098:	61bb      	str	r3, [r7, #24]
 800209a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209c:	4b59      	ldr	r3, [pc, #356]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 800209e:	695b      	ldr	r3, [r3, #20]
 80020a0:	4a58      	ldr	r2, [pc, #352]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 80020a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020a6:	6153      	str	r3, [r2, #20]
 80020a8:	4b56      	ldr	r3, [pc, #344]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 80020aa:	695b      	ldr	r3, [r3, #20]
 80020ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b0:	617b      	str	r3, [r7, #20]
 80020b2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020b4:	2301      	movs	r3, #1
 80020b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020b8:	2303      	movs	r3, #3
 80020ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c0:	f107 031c 	add.w	r3, r7, #28
 80020c4:	4619      	mov	r1, r3
 80020c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020ca:	f002 ff79 	bl	8004fc0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80020ce:	4b4e      	ldr	r3, [pc, #312]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 80020d0:	4a4e      	ldr	r2, [pc, #312]	; (800220c <HAL_ADC_MspInit+0x1bc>)
 80020d2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020d4:	4b4c      	ldr	r3, [pc, #304]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020da:	4b4b      	ldr	r3, [pc, #300]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 80020dc:	2200      	movs	r2, #0
 80020de:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020e0:	4b49      	ldr	r3, [pc, #292]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 80020e2:	2280      	movs	r2, #128	; 0x80
 80020e4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020e6:	4b48      	ldr	r3, [pc, #288]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 80020e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020ec:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020ee:	4b46      	ldr	r3, [pc, #280]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 80020f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020f4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020f6:	4b44      	ldr	r3, [pc, #272]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 80020f8:	2220      	movs	r2, #32
 80020fa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80020fc:	4b42      	ldr	r3, [pc, #264]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002102:	4841      	ldr	r0, [pc, #260]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 8002104:	f002 fd6f 	bl	8004be6 <HAL_DMA_Init>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 800210e:	f7ff ff77 	bl	8002000 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a3c      	ldr	r2, [pc, #240]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 8002116:	639a      	str	r2, [r3, #56]	; 0x38
 8002118:	4a3b      	ldr	r2, [pc, #236]	; (8002208 <HAL_ADC_MspInit+0x1b8>)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	2012      	movs	r0, #18
 8002124:	f002 faa5 	bl	8004672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002128:	2012      	movs	r0, #18
 800212a:	f002 fabe 	bl	80046aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800212e:	e062      	b.n	80021f6 <HAL_ADC_MspInit+0x1a6>
  else if(hadc->Instance==ADC2)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a36      	ldr	r2, [pc, #216]	; (8002210 <HAL_ADC_MspInit+0x1c0>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d15d      	bne.n	80021f6 <HAL_ADC_MspInit+0x1a6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800213a:	4b31      	ldr	r3, [pc, #196]	; (8002200 <HAL_ADC_MspInit+0x1b0>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	3301      	adds	r3, #1
 8002140:	4a2f      	ldr	r2, [pc, #188]	; (8002200 <HAL_ADC_MspInit+0x1b0>)
 8002142:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002144:	4b2e      	ldr	r3, [pc, #184]	; (8002200 <HAL_ADC_MspInit+0x1b0>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d10b      	bne.n	8002164 <HAL_ADC_MspInit+0x114>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800214c:	4b2d      	ldr	r3, [pc, #180]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 800214e:	695b      	ldr	r3, [r3, #20]
 8002150:	4a2c      	ldr	r2, [pc, #176]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 8002152:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002156:	6153      	str	r3, [r2, #20]
 8002158:	4b2a      	ldr	r3, [pc, #168]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002160:	613b      	str	r3, [r7, #16]
 8002162:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002164:	4b27      	ldr	r3, [pc, #156]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 8002166:	695b      	ldr	r3, [r3, #20]
 8002168:	4a26      	ldr	r2, [pc, #152]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 800216a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800216e:	6153      	str	r3, [r2, #20]
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <HAL_ADC_MspInit+0x1b4>)
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800217c:	2340      	movs	r3, #64	; 0x40
 800217e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002180:	2303      	movs	r3, #3
 8002182:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002188:	f107 031c 	add.w	r3, r7, #28
 800218c:	4619      	mov	r1, r3
 800218e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002192:	f002 ff15 	bl	8004fc0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8002196:	4b1f      	ldr	r3, [pc, #124]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 8002198:	4a1f      	ldr	r2, [pc, #124]	; (8002218 <HAL_ADC_MspInit+0x1c8>)
 800219a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800219c:	4b1d      	ldr	r3, [pc, #116]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 800219e:	2200      	movs	r2, #0
 80021a0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80021a2:	4b1c      	ldr	r3, [pc, #112]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80021a8:	4b1a      	ldr	r3, [pc, #104]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 80021aa:	2280      	movs	r2, #128	; 0x80
 80021ac:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021ae:	4b19      	ldr	r3, [pc, #100]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 80021b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021b4:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021b6:	4b17      	ldr	r3, [pc, #92]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 80021b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021bc:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80021be:	4b15      	ldr	r3, [pc, #84]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 80021c0:	2220      	movs	r2, #32
 80021c2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80021c4:	4b13      	ldr	r3, [pc, #76]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80021ca:	4812      	ldr	r0, [pc, #72]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 80021cc:	f002 fd0b 	bl	8004be6 <HAL_DMA_Init>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <HAL_ADC_MspInit+0x18a>
      Error_Handler();
 80021d6:	f7ff ff13 	bl	8002000 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a0d      	ldr	r2, [pc, #52]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 80021de:	639a      	str	r2, [r3, #56]	; 0x38
 80021e0:	4a0c      	ldr	r2, [pc, #48]	; (8002214 <HAL_ADC_MspInit+0x1c4>)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2100      	movs	r1, #0
 80021ea:	2012      	movs	r0, #18
 80021ec:	f002 fa41 	bl	8004672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80021f0:	2012      	movs	r0, #18
 80021f2:	f002 fa5a 	bl	80046aa <HAL_NVIC_EnableIRQ>
}
 80021f6:	bf00      	nop
 80021f8:	3730      	adds	r7, #48	; 0x30
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000c24 	.word	0x20000c24
 8002204:	40021000 	.word	0x40021000
 8002208:	20000d78 	.word	0x20000d78
 800220c:	40020008 	.word	0x40020008
 8002210:	50000100 	.word	0x50000100
 8002214:	2000d1dc 	.word	0x2000d1dc
 8002218:	40020408 	.word	0x40020408

0800221c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08a      	sub	sp, #40	; 0x28
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002224:	f107 0314 	add.w	r3, r7, #20
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a31      	ldr	r2, [pc, #196]	; (8002300 <HAL_DAC_MspInit+0xe4>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d15b      	bne.n	80022f6 <HAL_DAC_MspInit+0xda>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800223e:	4b31      	ldr	r3, [pc, #196]	; (8002304 <HAL_DAC_MspInit+0xe8>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	4a30      	ldr	r2, [pc, #192]	; (8002304 <HAL_DAC_MspInit+0xe8>)
 8002244:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002248:	61d3      	str	r3, [r2, #28]
 800224a:	4b2e      	ldr	r3, [pc, #184]	; (8002304 <HAL_DAC_MspInit+0xe8>)
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002252:	613b      	str	r3, [r7, #16]
 8002254:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002256:	4b2b      	ldr	r3, [pc, #172]	; (8002304 <HAL_DAC_MspInit+0xe8>)
 8002258:	695b      	ldr	r3, [r3, #20]
 800225a:	4a2a      	ldr	r2, [pc, #168]	; (8002304 <HAL_DAC_MspInit+0xe8>)
 800225c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002260:	6153      	str	r3, [r2, #20]
 8002262:	4b28      	ldr	r3, [pc, #160]	; (8002304 <HAL_DAC_MspInit+0xe8>)
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800226e:	2310      	movs	r3, #16
 8002270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002272:	2303      	movs	r3, #3
 8002274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227a:	f107 0314 	add.w	r3, r7, #20
 800227e:	4619      	mov	r1, r3
 8002280:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002284:	f002 fe9c 	bl	8004fc0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 8002288:	4b1f      	ldr	r3, [pc, #124]	; (8002308 <HAL_DAC_MspInit+0xec>)
 800228a:	4a20      	ldr	r2, [pc, #128]	; (800230c <HAL_DAC_MspInit+0xf0>)
 800228c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800228e:	4b1e      	ldr	r3, [pc, #120]	; (8002308 <HAL_DAC_MspInit+0xec>)
 8002290:	2210      	movs	r2, #16
 8002292:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002294:	4b1c      	ldr	r3, [pc, #112]	; (8002308 <HAL_DAC_MspInit+0xec>)
 8002296:	2200      	movs	r2, #0
 8002298:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800229a:	4b1b      	ldr	r3, [pc, #108]	; (8002308 <HAL_DAC_MspInit+0xec>)
 800229c:	2280      	movs	r2, #128	; 0x80
 800229e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022a0:	4b19      	ldr	r3, [pc, #100]	; (8002308 <HAL_DAC_MspInit+0xec>)
 80022a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022a6:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80022a8:	4b17      	ldr	r3, [pc, #92]	; (8002308 <HAL_DAC_MspInit+0xec>)
 80022aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022ae:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80022b0:	4b15      	ldr	r3, [pc, #84]	; (8002308 <HAL_DAC_MspInit+0xec>)
 80022b2:	2220      	movs	r2, #32
 80022b4:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80022b6:	4b14      	ldr	r3, [pc, #80]	; (8002308 <HAL_DAC_MspInit+0xec>)
 80022b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022bc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80022be:	4812      	ldr	r0, [pc, #72]	; (8002308 <HAL_DAC_MspInit+0xec>)
 80022c0:	f002 fc91 	bl	8004be6 <HAL_DMA_Init>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <HAL_DAC_MspInit+0xb2>
    {
      Error_Handler();
 80022ca:	f7ff fe99 	bl	8002000 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 80022ce:	4b10      	ldr	r3, [pc, #64]	; (8002310 <HAL_DAC_MspInit+0xf4>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a0f      	ldr	r2, [pc, #60]	; (8002310 <HAL_DAC_MspInit+0xf4>)
 80022d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80022d8:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a0a      	ldr	r2, [pc, #40]	; (8002308 <HAL_DAC_MspInit+0xec>)
 80022de:	609a      	str	r2, [r3, #8]
 80022e0:	4a09      	ldr	r2, [pc, #36]	; (8002308 <HAL_DAC_MspInit+0xec>)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6253      	str	r3, [r2, #36]	; 0x24

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80022e6:	2200      	movs	r2, #0
 80022e8:	2100      	movs	r1, #0
 80022ea:	2036      	movs	r0, #54	; 0x36
 80022ec:	f002 f9c1 	bl	8004672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022f0:	2036      	movs	r0, #54	; 0x36
 80022f2:	f002 f9da 	bl	80046aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80022f6:	bf00      	nop
 80022f8:	3728      	adds	r7, #40	; 0x28
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40007400 	.word	0x40007400
 8002304:	40021000 	.word	0x40021000
 8002308:	20000c98 	.word	0x20000c98
 800230c:	40020030 	.word	0x40020030
 8002310:	40010000 	.word	0x40010000

08002314 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002324:	d114      	bne.n	8002350 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002326:	4b15      	ldr	r3, [pc, #84]	; (800237c <HAL_TIM_Base_MspInit+0x68>)
 8002328:	69db      	ldr	r3, [r3, #28]
 800232a:	4a14      	ldr	r2, [pc, #80]	; (800237c <HAL_TIM_Base_MspInit+0x68>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	61d3      	str	r3, [r2, #28]
 8002332:	4b12      	ldr	r3, [pc, #72]	; (800237c <HAL_TIM_Base_MspInit+0x68>)
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	2100      	movs	r1, #0
 8002342:	201c      	movs	r0, #28
 8002344:	f002 f995 	bl	8004672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002348:	201c      	movs	r0, #28
 800234a:	f002 f9ae 	bl	80046aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800234e:	e010      	b.n	8002372 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a0a      	ldr	r2, [pc, #40]	; (8002380 <HAL_TIM_Base_MspInit+0x6c>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d10b      	bne.n	8002372 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800235a:	4b08      	ldr	r3, [pc, #32]	; (800237c <HAL_TIM_Base_MspInit+0x68>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	4a07      	ldr	r2, [pc, #28]	; (800237c <HAL_TIM_Base_MspInit+0x68>)
 8002360:	f043 0302 	orr.w	r3, r3, #2
 8002364:	61d3      	str	r3, [r2, #28]
 8002366:	4b05      	ldr	r3, [pc, #20]	; (800237c <HAL_TIM_Base_MspInit+0x68>)
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	60bb      	str	r3, [r7, #8]
 8002370:	68bb      	ldr	r3, [r7, #8]
}
 8002372:	bf00      	nop
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40021000 	.word	0x40021000
 8002380:	40000400 	.word	0x40000400

08002384 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b088      	sub	sp, #32
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 030c 	add.w	r3, r7, #12
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a11      	ldr	r2, [pc, #68]	; (80023e8 <HAL_TIM_MspPostInit+0x64>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d11b      	bne.n	80023de <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <HAL_TIM_MspPostInit+0x68>)
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	4a10      	ldr	r2, [pc, #64]	; (80023ec <HAL_TIM_MspPostInit+0x68>)
 80023ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023b0:	6153      	str	r3, [r2, #20]
 80023b2:	4b0e      	ldr	r3, [pc, #56]	; (80023ec <HAL_TIM_MspPostInit+0x68>)
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023ba:	60bb      	str	r3, [r7, #8]
 80023bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80023be:	2301      	movs	r3, #1
 80023c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c2:	2302      	movs	r3, #2
 80023c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ca:	2300      	movs	r3, #0
 80023cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023ce:	2302      	movs	r3, #2
 80023d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d2:	f107 030c 	add.w	r3, r7, #12
 80023d6:	4619      	mov	r1, r3
 80023d8:	4805      	ldr	r0, [pc, #20]	; (80023f0 <HAL_TIM_MspPostInit+0x6c>)
 80023da:	f002 fdf1 	bl	8004fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80023de:	bf00      	nop
 80023e0:	3720      	adds	r7, #32
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40000400 	.word	0x40000400
 80023ec:	40021000 	.word	0x40021000
 80023f0:	48000400 	.word	0x48000400

080023f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08a      	sub	sp, #40	; 0x28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a17      	ldr	r2, [pc, #92]	; (8002470 <HAL_UART_MspInit+0x7c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d128      	bne.n	8002468 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002416:	4b17      	ldr	r3, [pc, #92]	; (8002474 <HAL_UART_MspInit+0x80>)
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	4a16      	ldr	r2, [pc, #88]	; (8002474 <HAL_UART_MspInit+0x80>)
 800241c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002420:	61d3      	str	r3, [r2, #28]
 8002422:	4b14      	ldr	r3, [pc, #80]	; (8002474 <HAL_UART_MspInit+0x80>)
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242e:	4b11      	ldr	r3, [pc, #68]	; (8002474 <HAL_UART_MspInit+0x80>)
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	4a10      	ldr	r2, [pc, #64]	; (8002474 <HAL_UART_MspInit+0x80>)
 8002434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002438:	6153      	str	r3, [r2, #20]
 800243a:	4b0e      	ldr	r3, [pc, #56]	; (8002474 <HAL_UART_MspInit+0x80>)
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002446:	230c      	movs	r3, #12
 8002448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244a:	2302      	movs	r3, #2
 800244c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002452:	2300      	movs	r3, #0
 8002454:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002456:	2307      	movs	r3, #7
 8002458:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245a:	f107 0314 	add.w	r3, r7, #20
 800245e:	4619      	mov	r1, r3
 8002460:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002464:	f002 fdac 	bl	8004fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002468:	bf00      	nop
 800246a:	3728      	adds	r7, #40	; 0x28
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40004400 	.word	0x40004400
 8002474:	40021000 	.word	0x40021000

08002478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800247c:	e7fe      	b.n	800247c <NMI_Handler+0x4>
	...

08002480 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  printStr("Error: Hard fault");
 8002484:	4801      	ldr	r0, [pc, #4]	; (800248c <HardFault_Handler+0xc>)
 8002486:	f7fe fb69 	bl	8000b5c <printStr>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800248a:	e7fe      	b.n	800248a <HardFault_Handler+0xa>
 800248c:	0800a988 	.word	0x0800a988

08002490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002494:	e7fe      	b.n	8002494 <MemManage_Handler+0x4>
	...

08002498 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  printStr("Error: Bus fault");
 800249c:	4801      	ldr	r0, [pc, #4]	; (80024a4 <BusFault_Handler+0xc>)
 800249e:	f7fe fb5d 	bl	8000b5c <printStr>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024a2:	e7fe      	b.n	80024a2 <BusFault_Handler+0xa>
 80024a4:	0800a99c 	.word	0x0800a99c

080024a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  printStr("Error: Usage fault");
 80024ac:	4801      	ldr	r0, [pc, #4]	; (80024b4 <UsageFault_Handler+0xc>)
 80024ae:	f7fe fb55 	bl	8000b5c <printStr>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024b2:	e7fe      	b.n	80024b2 <UsageFault_Handler+0xa>
 80024b4:	0800a9b0 	.word	0x0800a9b0

080024b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024c6:	b480      	push	{r7}
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024d8:	bf00      	nop
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr

080024e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024e6:	f000 f8fb 	bl	80026e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80024f4:	4802      	ldr	r0, [pc, #8]	; (8002500 <DMA1_Channel1_IRQHandler+0x10>)
 80024f6:	f002 fc55 	bl	8004da4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000d78 	.word	0x20000d78

08002504 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002508:	4802      	ldr	r0, [pc, #8]	; (8002514 <DMA1_Channel3_IRQHandler+0x10>)
 800250a:	f002 fc4b 	bl	8004da4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000c98 	.word	0x20000c98

08002518 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800251c:	4803      	ldr	r0, [pc, #12]	; (800252c <ADC1_2_IRQHandler+0x14>)
 800251e:	f000 fee9 	bl	80032f4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002522:	4803      	ldr	r0, [pc, #12]	; (8002530 <ADC1_2_IRQHandler+0x18>)
 8002524:	f000 fee6 	bl	80032f4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002528:	bf00      	nop
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000d28 	.word	0x20000d28
 8002530:	20000c48 	.word	0x20000c48

08002534 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002538:	4802      	ldr	r0, [pc, #8]	; (8002544 <TIM2_IRQHandler+0x10>)
 800253a:	f004 fc7b 	bl	8006e34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	2000d10c 	.word	0x2000d10c

08002548 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 800254c:	4802      	ldr	r0, [pc, #8]	; (8002558 <TIM6_DAC_IRQHandler+0x10>)
 800254e:	f002 fa0f 	bl	8004970 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000c34 	.word	0x20000c34

0800255c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002560:	4802      	ldr	r0, [pc, #8]	; (800256c <DMA2_Channel1_IRQHandler+0x10>)
 8002562:	f002 fc1f 	bl	8004da4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	2000d1dc 	.word	0x2000d1dc

08002570 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002578:	4a14      	ldr	r2, [pc, #80]	; (80025cc <_sbrk+0x5c>)
 800257a:	4b15      	ldr	r3, [pc, #84]	; (80025d0 <_sbrk+0x60>)
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002584:	4b13      	ldr	r3, [pc, #76]	; (80025d4 <_sbrk+0x64>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d102      	bne.n	8002592 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800258c:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <_sbrk+0x64>)
 800258e:	4a12      	ldr	r2, [pc, #72]	; (80025d8 <_sbrk+0x68>)
 8002590:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002592:	4b10      	ldr	r3, [pc, #64]	; (80025d4 <_sbrk+0x64>)
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4413      	add	r3, r2
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	429a      	cmp	r2, r3
 800259e:	d207      	bcs.n	80025b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025a0:	f006 f958 	bl	8008854 <__errno>
 80025a4:	4602      	mov	r2, r0
 80025a6:	230c      	movs	r3, #12
 80025a8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80025aa:	f04f 33ff 	mov.w	r3, #4294967295
 80025ae:	e009      	b.n	80025c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025b0:	4b08      	ldr	r3, [pc, #32]	; (80025d4 <_sbrk+0x64>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025b6:	4b07      	ldr	r3, [pc, #28]	; (80025d4 <_sbrk+0x64>)
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4413      	add	r3, r2
 80025be:	4a05      	ldr	r2, [pc, #20]	; (80025d4 <_sbrk+0x64>)
 80025c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025c2:	68fb      	ldr	r3, [r7, #12]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20010000 	.word	0x20010000
 80025d0:	00000400 	.word	0x00000400
 80025d4:	20000c28 	.word	0x20000c28
 80025d8:	2000d228 	.word	0x2000d228

080025dc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025e0:	4b06      	ldr	r3, [pc, #24]	; (80025fc <SystemInit+0x20>)
 80025e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e6:	4a05      	ldr	r2, [pc, #20]	; (80025fc <SystemInit+0x20>)
 80025e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025f0:	bf00      	nop
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002600:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002638 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002604:	480d      	ldr	r0, [pc, #52]	; (800263c <LoopForever+0x6>)
  ldr r1, =_edata
 8002606:	490e      	ldr	r1, [pc, #56]	; (8002640 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002608:	4a0e      	ldr	r2, [pc, #56]	; (8002644 <LoopForever+0xe>)
  movs r3, #0
 800260a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800260c:	e002      	b.n	8002614 <LoopCopyDataInit>

0800260e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800260e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002610:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002612:	3304      	adds	r3, #4

08002614 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002614:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002616:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002618:	d3f9      	bcc.n	800260e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800261a:	4a0b      	ldr	r2, [pc, #44]	; (8002648 <LoopForever+0x12>)
  ldr r4, =_ebss
 800261c:	4c0b      	ldr	r4, [pc, #44]	; (800264c <LoopForever+0x16>)
  movs r3, #0
 800261e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002620:	e001      	b.n	8002626 <LoopFillZerobss>

08002622 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002622:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002624:	3204      	adds	r2, #4

08002626 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002626:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002628:	d3fb      	bcc.n	8002622 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800262a:	f7ff ffd7 	bl	80025dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800262e:	f006 f917 	bl	8008860 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002632:	f7fe ff0f 	bl	8001454 <main>

08002636 <LoopForever>:

LoopForever:
    b LoopForever
 8002636:	e7fe      	b.n	8002636 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002638:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800263c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002640:	20000bf4 	.word	0x20000bf4
  ldr r2, =_sidata
 8002644:	0800ac90 	.word	0x0800ac90
  ldr r2, =_sbss
 8002648:	20000bf4 	.word	0x20000bf4
  ldr r4, =_ebss
 800264c:	2000d228 	.word	0x2000d228

08002650 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002650:	e7fe      	b.n	8002650 <ADC3_IRQHandler>
	...

08002654 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002658:	4b08      	ldr	r3, [pc, #32]	; (800267c <HAL_Init+0x28>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a07      	ldr	r2, [pc, #28]	; (800267c <HAL_Init+0x28>)
 800265e:	f043 0310 	orr.w	r3, r3, #16
 8002662:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002664:	2003      	movs	r0, #3
 8002666:	f001 fff9 	bl	800465c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800266a:	2000      	movs	r0, #0
 800266c:	f000 f808 	bl	8002680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002670:	f7ff fcca 	bl	8002008 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40022000 	.word	0x40022000

08002680 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002688:	4b12      	ldr	r3, [pc, #72]	; (80026d4 <HAL_InitTick+0x54>)
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4b12      	ldr	r3, [pc, #72]	; (80026d8 <HAL_InitTick+0x58>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	4619      	mov	r1, r3
 8002692:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002696:	fbb3 f3f1 	udiv	r3, r3, r1
 800269a:	fbb2 f3f3 	udiv	r3, r2, r3
 800269e:	4618      	mov	r0, r3
 80026a0:	f002 f811 	bl	80046c6 <HAL_SYSTICK_Config>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e00e      	b.n	80026cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b0f      	cmp	r3, #15
 80026b2:	d80a      	bhi.n	80026ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026b4:	2200      	movs	r2, #0
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	f04f 30ff 	mov.w	r0, #4294967295
 80026bc:	f001 ffd9 	bl	8004672 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026c0:	4a06      	ldr	r2, [pc, #24]	; (80026dc <HAL_InitTick+0x5c>)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
 80026c8:	e000      	b.n	80026cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20000a18 	.word	0x20000a18
 80026d8:	20000a20 	.word	0x20000a20
 80026dc:	20000a1c 	.word	0x20000a1c

080026e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026e4:	4b06      	ldr	r3, [pc, #24]	; (8002700 <HAL_IncTick+0x20>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	461a      	mov	r2, r3
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <HAL_IncTick+0x24>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4413      	add	r3, r2
 80026f0:	4a04      	ldr	r2, [pc, #16]	; (8002704 <HAL_IncTick+0x24>)
 80026f2:	6013      	str	r3, [r2, #0]
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	20000a20 	.word	0x20000a20
 8002704:	2000d220 	.word	0x2000d220

08002708 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  return uwTick;  
 800270c:	4b03      	ldr	r3, [pc, #12]	; (800271c <HAL_GetTick+0x14>)
 800270e:	681b      	ldr	r3, [r3, #0]
}
 8002710:	4618      	mov	r0, r3
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	2000d220 	.word	0x2000d220

08002720 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b09a      	sub	sp, #104	; 0x68
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002764:	2300      	movs	r3, #0
 8002766:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800276a:	2300      	movs	r3, #0
 800276c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800276e:	2300      	movs	r3, #0
 8002770:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e1e3      	b.n	8002b44 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002786:	f003 0310 	and.w	r3, r3, #16
 800278a:	2b00      	cmp	r3, #0
 800278c:	d176      	bne.n	800287c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	2b00      	cmp	r3, #0
 8002794:	d152      	bne.n	800283c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff fc4d 	bl	8002050 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d13b      	bne.n	800283c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f001 fd6b 	bl	80042a0 <ADC_Disable>
 80027ca:	4603      	mov	r3, r0
 80027cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d12f      	bne.n	800283c <HAL_ADC_Init+0xe0>
 80027dc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d12b      	bne.n	800283c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027ec:	f023 0302 	bic.w	r3, r3, #2
 80027f0:	f043 0202 	orr.w	r2, r3, #2
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689a      	ldr	r2, [r3, #8]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002806:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689a      	ldr	r2, [r3, #8]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002816:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002818:	4b92      	ldr	r3, [pc, #584]	; (8002a64 <HAL_ADC_Init+0x308>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a92      	ldr	r2, [pc, #584]	; (8002a68 <HAL_ADC_Init+0x30c>)
 800281e:	fba2 2303 	umull	r2, r3, r2, r3
 8002822:	0c9a      	lsrs	r2, r3, #18
 8002824:	4613      	mov	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800282e:	e002      	b.n	8002836 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	3b01      	subs	r3, #1
 8002834:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1f9      	bne.n	8002830 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d007      	beq.n	800285a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002854:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002858:	d110      	bne.n	800287c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285e:	f023 0312 	bic.w	r3, r3, #18
 8002862:	f043 0210 	orr.w	r2, r3, #16
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286e:	f043 0201 	orr.w	r2, r3, #1
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002880:	f003 0310 	and.w	r3, r3, #16
 8002884:	2b00      	cmp	r3, #0
 8002886:	f040 8150 	bne.w	8002b2a <HAL_ADC_Init+0x3ce>
 800288a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800288e:	2b00      	cmp	r3, #0
 8002890:	f040 814b 	bne.w	8002b2a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f040 8143 	bne.w	8002b2a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80028ac:	f043 0202 	orr.w	r2, r3, #2
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028bc:	d004      	beq.n	80028c8 <HAL_ADC_Init+0x16c>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a6a      	ldr	r2, [pc, #424]	; (8002a6c <HAL_ADC_Init+0x310>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d101      	bne.n	80028cc <HAL_ADC_Init+0x170>
 80028c8:	4b69      	ldr	r3, [pc, #420]	; (8002a70 <HAL_ADC_Init+0x314>)
 80028ca:	e000      	b.n	80028ce <HAL_ADC_Init+0x172>
 80028cc:	4b69      	ldr	r3, [pc, #420]	; (8002a74 <HAL_ADC_Init+0x318>)
 80028ce:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028d8:	d102      	bne.n	80028e0 <HAL_ADC_Init+0x184>
 80028da:	4b64      	ldr	r3, [pc, #400]	; (8002a6c <HAL_ADC_Init+0x310>)
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	e01a      	b.n	8002916 <HAL_ADC_Init+0x1ba>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a61      	ldr	r2, [pc, #388]	; (8002a6c <HAL_ADC_Init+0x310>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d103      	bne.n	80028f2 <HAL_ADC_Init+0x196>
 80028ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	e011      	b.n	8002916 <HAL_ADC_Init+0x1ba>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a60      	ldr	r2, [pc, #384]	; (8002a78 <HAL_ADC_Init+0x31c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d102      	bne.n	8002902 <HAL_ADC_Init+0x1a6>
 80028fc:	4b5f      	ldr	r3, [pc, #380]	; (8002a7c <HAL_ADC_Init+0x320>)
 80028fe:	60fb      	str	r3, [r7, #12]
 8002900:	e009      	b.n	8002916 <HAL_ADC_Init+0x1ba>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a5d      	ldr	r2, [pc, #372]	; (8002a7c <HAL_ADC_Init+0x320>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d102      	bne.n	8002912 <HAL_ADC_Init+0x1b6>
 800290c:	4b5a      	ldr	r3, [pc, #360]	; (8002a78 <HAL_ADC_Init+0x31c>)
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	e001      	b.n	8002916 <HAL_ADC_Init+0x1ba>
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	2b01      	cmp	r3, #1
 8002922:	d108      	bne.n	8002936 <HAL_ADC_Init+0x1da>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_ADC_Init+0x1da>
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <HAL_ADC_Init+0x1dc>
 8002936:	2300      	movs	r3, #0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d11c      	bne.n	8002976 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800293c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800293e:	2b00      	cmp	r3, #0
 8002940:	d010      	beq.n	8002964 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	2b01      	cmp	r3, #1
 800294c:	d107      	bne.n	800295e <HAL_ADC_Init+0x202>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_ADC_Init+0x202>
 800295a:	2301      	movs	r3, #1
 800295c:	e000      	b.n	8002960 <HAL_ADC_Init+0x204>
 800295e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002960:	2b00      	cmp	r3, #0
 8002962:	d108      	bne.n	8002976 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002964:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	431a      	orrs	r2, r3
 8002972:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002974:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	7e5b      	ldrb	r3, [r3, #25]
 800297a:	035b      	lsls	r3, r3, #13
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002980:	2a01      	cmp	r2, #1
 8002982:	d002      	beq.n	800298a <HAL_ADC_Init+0x22e>
 8002984:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002988:	e000      	b.n	800298c <HAL_ADC_Init+0x230>
 800298a:	2200      	movs	r2, #0
 800298c:	431a      	orrs	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4313      	orrs	r3, r2
 800299a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800299c:	4313      	orrs	r3, r2
 800299e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d11b      	bne.n	80029e2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	7e5b      	ldrb	r3, [r3, #25]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d109      	bne.n	80029c6 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b6:	3b01      	subs	r3, #1
 80029b8:	045a      	lsls	r2, r3, #17
 80029ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029bc:	4313      	orrs	r3, r2
 80029be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c2:	663b      	str	r3, [r7, #96]	; 0x60
 80029c4:	e00d      	b.n	80029e2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80029ce:	f043 0220 	orr.w	r2, r3, #32
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029da:	f043 0201 	orr.w	r2, r3, #1
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d054      	beq.n	8002a94 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a22      	ldr	r2, [pc, #136]	; (8002a78 <HAL_ADC_Init+0x31c>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d004      	beq.n	80029fe <HAL_ADC_Init+0x2a2>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a20      	ldr	r2, [pc, #128]	; (8002a7c <HAL_ADC_Init+0x320>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d140      	bne.n	8002a80 <HAL_ADC_Init+0x324>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a02:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002a06:	d02a      	beq.n	8002a5e <HAL_ADC_Init+0x302>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a10:	d022      	beq.n	8002a58 <HAL_ADC_Init+0x2fc>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a16:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002a1a:	d01a      	beq.n	8002a52 <HAL_ADC_Init+0x2f6>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a20:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002a24:	d012      	beq.n	8002a4c <HAL_ADC_Init+0x2f0>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2a:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8002a2e:	d00a      	beq.n	8002a46 <HAL_ADC_Init+0x2ea>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a34:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002a38:	d002      	beq.n	8002a40 <HAL_ADC_Init+0x2e4>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a3e:	e023      	b.n	8002a88 <HAL_ADC_Init+0x32c>
 8002a40:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002a44:	e020      	b.n	8002a88 <HAL_ADC_Init+0x32c>
 8002a46:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002a4a:	e01d      	b.n	8002a88 <HAL_ADC_Init+0x32c>
 8002a4c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002a50:	e01a      	b.n	8002a88 <HAL_ADC_Init+0x32c>
 8002a52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a56:	e017      	b.n	8002a88 <HAL_ADC_Init+0x32c>
 8002a58:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002a5c:	e014      	b.n	8002a88 <HAL_ADC_Init+0x32c>
 8002a5e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002a62:	e011      	b.n	8002a88 <HAL_ADC_Init+0x32c>
 8002a64:	20000a18 	.word	0x20000a18
 8002a68:	431bde83 	.word	0x431bde83
 8002a6c:	50000100 	.word	0x50000100
 8002a70:	50000300 	.word	0x50000300
 8002a74:	50000700 	.word	0x50000700
 8002a78:	50000400 	.word	0x50000400
 8002a7c:	50000500 	.word	0x50000500
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a90:	4313      	orrs	r3, r2
 8002a92:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 030c 	and.w	r3, r3, #12
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d114      	bne.n	8002acc <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	6812      	ldr	r2, [r2, #0]
 8002aac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ab0:	f023 0302 	bic.w	r3, r3, #2
 8002ab4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	7e1b      	ldrb	r3, [r3, #24]
 8002aba:	039a      	lsls	r2, r3, #14
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68da      	ldr	r2, [r3, #12]
 8002ad2:	4b1e      	ldr	r3, [pc, #120]	; (8002b4c <HAL_ADC_Init+0x3f0>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	6812      	ldr	r2, [r2, #0]
 8002ada:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002adc:	430b      	orrs	r3, r1
 8002ade:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d10c      	bne.n	8002b02 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	f023 010f 	bic.w	r1, r3, #15
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	1e5a      	subs	r2, r3, #1
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	430a      	orrs	r2, r1
 8002afe:	631a      	str	r2, [r3, #48]	; 0x30
 8002b00:	e007      	b.n	8002b12 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 020f 	bic.w	r2, r2, #15
 8002b10:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	f023 0303 	bic.w	r3, r3, #3
 8002b20:	f043 0201 	orr.w	r2, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	641a      	str	r2, [r3, #64]	; 0x40
 8002b28:	e00a      	b.n	8002b40 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	f023 0312 	bic.w	r3, r3, #18
 8002b32:	f043 0210 	orr.w	r2, r3, #16
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002b40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3768      	adds	r7, #104	; 0x68
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	fff0c007 	.word	0xfff0c007

08002b50 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 0304 	and.w	r3, r3, #4
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	f040 80f9 	bne.w	8002d5e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d101      	bne.n	8002b7a <HAL_ADC_Start+0x2a>
 8002b76:	2302      	movs	r3, #2
 8002b78:	e0f4      	b.n	8002d64 <HAL_ADC_Start+0x214>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f001 fb2e 	bl	80041e4 <ADC_Enable>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002b8c:	7bfb      	ldrb	r3, [r7, #15]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f040 80e0 	bne.w	8002d54 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b98:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b9c:	f023 0301 	bic.w	r3, r3, #1
 8002ba0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bb0:	d004      	beq.n	8002bbc <HAL_ADC_Start+0x6c>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a6d      	ldr	r2, [pc, #436]	; (8002d6c <HAL_ADC_Start+0x21c>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d106      	bne.n	8002bca <HAL_ADC_Start+0x7a>
 8002bbc:	4b6c      	ldr	r3, [pc, #432]	; (8002d70 <HAL_ADC_Start+0x220>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 031f 	and.w	r3, r3, #31
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d010      	beq.n	8002bea <HAL_ADC_Start+0x9a>
 8002bc8:	e005      	b.n	8002bd6 <HAL_ADC_Start+0x86>
 8002bca:	4b6a      	ldr	r3, [pc, #424]	; (8002d74 <HAL_ADC_Start+0x224>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f003 031f 	and.w	r3, r3, #31
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d009      	beq.n	8002bea <HAL_ADC_Start+0x9a>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bde:	d004      	beq.n	8002bea <HAL_ADC_Start+0x9a>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a64      	ldr	r2, [pc, #400]	; (8002d78 <HAL_ADC_Start+0x228>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d115      	bne.n	8002c16 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d036      	beq.n	8002c72 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c08:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c0c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002c14:	e02d      	b.n	8002c72 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c2a:	d004      	beq.n	8002c36 <HAL_ADC_Start+0xe6>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a4e      	ldr	r2, [pc, #312]	; (8002d6c <HAL_ADC_Start+0x21c>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d10a      	bne.n	8002c4c <HAL_ADC_Start+0xfc>
 8002c36:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	bf14      	ite	ne
 8002c44:	2301      	movne	r3, #1
 8002c46:	2300      	moveq	r3, #0
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	e008      	b.n	8002c5e <HAL_ADC_Start+0x10e>
 8002c4c:	4b4a      	ldr	r3, [pc, #296]	; (8002d78 <HAL_ADC_Start+0x228>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	bf14      	ite	ne
 8002c58:	2301      	movne	r3, #1
 8002c5a:	2300      	moveq	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d007      	beq.n	8002c72 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c6a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c7e:	d106      	bne.n	8002c8e <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c84:	f023 0206 	bic.w	r2, r3, #6
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	645a      	str	r2, [r3, #68]	; 0x44
 8002c8c:	e002      	b.n	8002c94 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	221c      	movs	r2, #28
 8002ca2:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cac:	d004      	beq.n	8002cb8 <HAL_ADC_Start+0x168>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a2e      	ldr	r2, [pc, #184]	; (8002d6c <HAL_ADC_Start+0x21c>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d106      	bne.n	8002cc6 <HAL_ADC_Start+0x176>
 8002cb8:	4b2d      	ldr	r3, [pc, #180]	; (8002d70 <HAL_ADC_Start+0x220>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f003 031f 	and.w	r3, r3, #31
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d03e      	beq.n	8002d42 <HAL_ADC_Start+0x1f2>
 8002cc4:	e005      	b.n	8002cd2 <HAL_ADC_Start+0x182>
 8002cc6:	4b2b      	ldr	r3, [pc, #172]	; (8002d74 <HAL_ADC_Start+0x224>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 031f 	and.w	r3, r3, #31
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d037      	beq.n	8002d42 <HAL_ADC_Start+0x1f2>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cda:	d004      	beq.n	8002ce6 <HAL_ADC_Start+0x196>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a22      	ldr	r2, [pc, #136]	; (8002d6c <HAL_ADC_Start+0x21c>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d106      	bne.n	8002cf4 <HAL_ADC_Start+0x1a4>
 8002ce6:	4b22      	ldr	r3, [pc, #136]	; (8002d70 <HAL_ADC_Start+0x220>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 031f 	and.w	r3, r3, #31
 8002cee:	2b05      	cmp	r3, #5
 8002cf0:	d027      	beq.n	8002d42 <HAL_ADC_Start+0x1f2>
 8002cf2:	e005      	b.n	8002d00 <HAL_ADC_Start+0x1b0>
 8002cf4:	4b1f      	ldr	r3, [pc, #124]	; (8002d74 <HAL_ADC_Start+0x224>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f003 031f 	and.w	r3, r3, #31
 8002cfc:	2b05      	cmp	r3, #5
 8002cfe:	d020      	beq.n	8002d42 <HAL_ADC_Start+0x1f2>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d08:	d004      	beq.n	8002d14 <HAL_ADC_Start+0x1c4>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a17      	ldr	r2, [pc, #92]	; (8002d6c <HAL_ADC_Start+0x21c>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d106      	bne.n	8002d22 <HAL_ADC_Start+0x1d2>
 8002d14:	4b16      	ldr	r3, [pc, #88]	; (8002d70 <HAL_ADC_Start+0x220>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f003 031f 	and.w	r3, r3, #31
 8002d1c:	2b09      	cmp	r3, #9
 8002d1e:	d010      	beq.n	8002d42 <HAL_ADC_Start+0x1f2>
 8002d20:	e005      	b.n	8002d2e <HAL_ADC_Start+0x1de>
 8002d22:	4b14      	ldr	r3, [pc, #80]	; (8002d74 <HAL_ADC_Start+0x224>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f003 031f 	and.w	r3, r3, #31
 8002d2a:	2b09      	cmp	r3, #9
 8002d2c:	d009      	beq.n	8002d42 <HAL_ADC_Start+0x1f2>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d36:	d004      	beq.n	8002d42 <HAL_ADC_Start+0x1f2>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a0e      	ldr	r2, [pc, #56]	; (8002d78 <HAL_ADC_Start+0x228>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d10f      	bne.n	8002d62 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f042 0204 	orr.w	r2, r2, #4
 8002d50:	609a      	str	r2, [r3, #8]
 8002d52:	e006      	b.n	8002d62 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002d5c:	e001      	b.n	8002d62 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d5e:	2302      	movs	r3, #2
 8002d60:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	50000100 	.word	0x50000100
 8002d70:	50000300 	.word	0x50000300
 8002d74:	50000700 	.word	0x50000700
 8002d78:	50000400 	.word	0x50000400

08002d7c <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d84:	2300      	movs	r3, #0
 8002d86:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d101      	bne.n	8002d96 <HAL_ADC_Stop+0x1a>
 8002d92:	2302      	movs	r3, #2
 8002d94:	e023      	b.n	8002dde <HAL_ADC_Stop+0x62>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002d9e:	216c      	movs	r1, #108	; 0x6c
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f001 fadd 	bl	8004360 <ADC_ConversionStop>
 8002da6:	4603      	mov	r3, r0
 8002da8:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002daa:	7bfb      	ldrb	r3, [r7, #15]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d111      	bne.n	8002dd4 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f001 fa75 	bl	80042a0 <ADC_Disable>
 8002db6:	4603      	mov	r3, r0
 8002db8:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d109      	bne.n	8002dd4 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002dc8:	f023 0301 	bic.w	r3, r3, #1
 8002dcc:	f043 0201 	orr.w	r2, r3, #1
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3710      	adds	r7, #16
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
	...

08002de8 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	d102      	bne.n	8002e04 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002dfe:	2308      	movs	r3, #8
 8002e00:	617b      	str	r3, [r7, #20]
 8002e02:	e03a      	b.n	8002e7a <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e0c:	d004      	beq.n	8002e18 <HAL_ADC_PollForConversion+0x30>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a6e      	ldr	r2, [pc, #440]	; (8002fcc <HAL_ADC_PollForConversion+0x1e4>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d101      	bne.n	8002e1c <HAL_ADC_PollForConversion+0x34>
 8002e18:	4b6d      	ldr	r3, [pc, #436]	; (8002fd0 <HAL_ADC_PollForConversion+0x1e8>)
 8002e1a:	e000      	b.n	8002e1e <HAL_ADC_PollForConversion+0x36>
 8002e1c:	4b6d      	ldr	r3, [pc, #436]	; (8002fd4 <HAL_ADC_PollForConversion+0x1ec>)
 8002e1e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 031f 	and.w	r3, r3, #31
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d112      	bne.n	8002e52 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d11d      	bne.n	8002e76 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	f043 0220 	orr.w	r2, r3, #32
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e0b8      	b.n	8002fc4 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00b      	beq.n	8002e76 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	f043 0220 	orr.w	r2, r3, #32
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e0a6      	b.n	8002fc4 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002e76:	230c      	movs	r3, #12
 8002e78:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e82:	d004      	beq.n	8002e8e <HAL_ADC_PollForConversion+0xa6>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a50      	ldr	r2, [pc, #320]	; (8002fcc <HAL_ADC_PollForConversion+0x1e4>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d106      	bne.n	8002e9c <HAL_ADC_PollForConversion+0xb4>
 8002e8e:	4b50      	ldr	r3, [pc, #320]	; (8002fd0 <HAL_ADC_PollForConversion+0x1e8>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 031f 	and.w	r3, r3, #31
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d010      	beq.n	8002ebc <HAL_ADC_PollForConversion+0xd4>
 8002e9a:	e005      	b.n	8002ea8 <HAL_ADC_PollForConversion+0xc0>
 8002e9c:	4b4d      	ldr	r3, [pc, #308]	; (8002fd4 <HAL_ADC_PollForConversion+0x1ec>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f003 031f 	and.w	r3, r3, #31
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d009      	beq.n	8002ebc <HAL_ADC_PollForConversion+0xd4>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002eb0:	d004      	beq.n	8002ebc <HAL_ADC_PollForConversion+0xd4>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a48      	ldr	r2, [pc, #288]	; (8002fd8 <HAL_ADC_PollForConversion+0x1f0>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d104      	bne.n	8002ec6 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	613b      	str	r3, [r7, #16]
 8002ec4:	e00f      	b.n	8002ee6 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ece:	d004      	beq.n	8002eda <HAL_ADC_PollForConversion+0xf2>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a3d      	ldr	r2, [pc, #244]	; (8002fcc <HAL_ADC_PollForConversion+0x1e4>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d102      	bne.n	8002ee0 <HAL_ADC_PollForConversion+0xf8>
 8002eda:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ede:	e000      	b.n	8002ee2 <HAL_ADC_PollForConversion+0xfa>
 8002ee0:	4b3d      	ldr	r3, [pc, #244]	; (8002fd8 <HAL_ADC_PollForConversion+0x1f0>)
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002ee6:	f7ff fc0f 	bl	8002708 <HAL_GetTick>
 8002eea:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002eec:	e01a      	b.n	8002f24 <HAL_ADC_PollForConversion+0x13c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef4:	d016      	beq.n	8002f24 <HAL_ADC_PollForConversion+0x13c>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d007      	beq.n	8002f0c <HAL_ADC_PollForConversion+0x124>
 8002efc:	f7ff fc04 	bl	8002708 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d20b      	bcs.n	8002f24 <HAL_ADC_PollForConversion+0x13c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	f043 0204 	orr.w	r2, r3, #4
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e04f      	b.n	8002fc4 <HAL_ADC_PollForConversion+0x1dc>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d0dd      	beq.n	8002eee <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d131      	bne.n	8002fb0 <HAL_ADC_PollForConversion+0x1c8>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d12c      	bne.n	8002fb0 <HAL_ADC_PollForConversion+0x1c8>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0308 	and.w	r3, r3, #8
 8002f60:	2b08      	cmp	r3, #8
 8002f62:	d125      	bne.n	8002fb0 <HAL_ADC_PollForConversion+0x1c8>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 0304 	and.w	r3, r3, #4
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d112      	bne.n	8002f98 <HAL_ADC_PollForConversion+0x1b0>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d112      	bne.n	8002fb0 <HAL_ADC_PollForConversion+0x1c8>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8e:	f043 0201 	orr.w	r2, r3, #1
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	641a      	str	r2, [r3, #64]	; 0x40
 8002f96:	e00b      	b.n	8002fb0 <HAL_ADC_PollForConversion+0x1c8>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9c:	f043 0220 	orr.w	r2, r3, #32
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa8:	f043 0201 	orr.w	r2, r3, #1
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d103      	bne.n	8002fc2 <HAL_ADC_PollForConversion+0x1da>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	50000100 	.word	0x50000100
 8002fd0:	50000300 	.word	0x50000300
 8002fd4:	50000700 	.word	0x50000700
 8002fd8:	50000400 	.word	0x50000400

08002fdc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 0304 	and.w	r3, r3, #4
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f040 80f7 	bne.w	80031ea <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003002:	2b01      	cmp	r3, #1
 8003004:	d101      	bne.n	800300a <HAL_ADC_Start_DMA+0x2e>
 8003006:	2302      	movs	r3, #2
 8003008:	e0f2      	b.n	80031f0 <HAL_ADC_Start_DMA+0x214>
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2201      	movs	r2, #1
 800300e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800301a:	d004      	beq.n	8003026 <HAL_ADC_Start_DMA+0x4a>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a75      	ldr	r2, [pc, #468]	; (80031f8 <HAL_ADC_Start_DMA+0x21c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d109      	bne.n	800303a <HAL_ADC_Start_DMA+0x5e>
 8003026:	4b75      	ldr	r3, [pc, #468]	; (80031fc <HAL_ADC_Start_DMA+0x220>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 031f 	and.w	r3, r3, #31
 800302e:	2b00      	cmp	r3, #0
 8003030:	bf0c      	ite	eq
 8003032:	2301      	moveq	r3, #1
 8003034:	2300      	movne	r3, #0
 8003036:	b2db      	uxtb	r3, r3
 8003038:	e008      	b.n	800304c <HAL_ADC_Start_DMA+0x70>
 800303a:	4b71      	ldr	r3, [pc, #452]	; (8003200 <HAL_ADC_Start_DMA+0x224>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 031f 	and.w	r3, r3, #31
 8003042:	2b00      	cmp	r3, #0
 8003044:	bf0c      	ite	eq
 8003046:	2301      	moveq	r3, #1
 8003048:	2300      	movne	r3, #0
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b00      	cmp	r3, #0
 800304e:	f000 80c5 	beq.w	80031dc <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f001 f8c6 	bl	80041e4 <ADC_Enable>
 8003058:	4603      	mov	r3, r0
 800305a:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800305c:	7dfb      	ldrb	r3, [r7, #23]
 800305e:	2b00      	cmp	r3, #0
 8003060:	f040 80b7 	bne.w	80031d2 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003068:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800306c:	f023 0301 	bic.w	r3, r3, #1
 8003070:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003080:	d004      	beq.n	800308c <HAL_ADC_Start_DMA+0xb0>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a5c      	ldr	r2, [pc, #368]	; (80031f8 <HAL_ADC_Start_DMA+0x21c>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d106      	bne.n	800309a <HAL_ADC_Start_DMA+0xbe>
 800308c:	4b5b      	ldr	r3, [pc, #364]	; (80031fc <HAL_ADC_Start_DMA+0x220>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f003 031f 	and.w	r3, r3, #31
 8003094:	2b00      	cmp	r3, #0
 8003096:	d010      	beq.n	80030ba <HAL_ADC_Start_DMA+0xde>
 8003098:	e005      	b.n	80030a6 <HAL_ADC_Start_DMA+0xca>
 800309a:	4b59      	ldr	r3, [pc, #356]	; (8003200 <HAL_ADC_Start_DMA+0x224>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 031f 	and.w	r3, r3, #31
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d009      	beq.n	80030ba <HAL_ADC_Start_DMA+0xde>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030ae:	d004      	beq.n	80030ba <HAL_ADC_Start_DMA+0xde>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a53      	ldr	r2, [pc, #332]	; (8003204 <HAL_ADC_Start_DMA+0x228>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d115      	bne.n	80030e6 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030be:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d036      	beq.n	8003142 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030dc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80030e4:	e02d      	b.n	8003142 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030fa:	d004      	beq.n	8003106 <HAL_ADC_Start_DMA+0x12a>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a3d      	ldr	r2, [pc, #244]	; (80031f8 <HAL_ADC_Start_DMA+0x21c>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d10a      	bne.n	800311c <HAL_ADC_Start_DMA+0x140>
 8003106:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003110:	2b00      	cmp	r3, #0
 8003112:	bf14      	ite	ne
 8003114:	2301      	movne	r3, #1
 8003116:	2300      	moveq	r3, #0
 8003118:	b2db      	uxtb	r3, r3
 800311a:	e008      	b.n	800312e <HAL_ADC_Start_DMA+0x152>
 800311c:	4b39      	ldr	r3, [pc, #228]	; (8003204 <HAL_ADC_Start_DMA+0x228>)
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	bf14      	ite	ne
 8003128:	2301      	movne	r3, #1
 800312a:	2300      	moveq	r3, #0
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d007      	beq.n	8003142 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800313a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800314a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800314e:	d106      	bne.n	800315e <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003154:	f023 0206 	bic.w	r2, r3, #6
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	645a      	str	r2, [r3, #68]	; 0x44
 800315c:	e002      	b.n	8003164 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003170:	4a25      	ldr	r2, [pc, #148]	; (8003208 <HAL_ADC_Start_DMA+0x22c>)
 8003172:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003178:	4a24      	ldr	r2, [pc, #144]	; (800320c <HAL_ADC_Start_DMA+0x230>)
 800317a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003180:	4a23      	ldr	r2, [pc, #140]	; (8003210 <HAL_ADC_Start_DMA+0x234>)
 8003182:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	221c      	movs	r2, #28
 800318a:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f042 0210 	orr.w	r2, r2, #16
 800319a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68da      	ldr	r2, [r3, #12]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 0201 	orr.w	r2, r2, #1
 80031aa:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	3340      	adds	r3, #64	; 0x40
 80031b6:	4619      	mov	r1, r3
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f001 fd5a 	bl	8004c74 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0204 	orr.w	r2, r2, #4
 80031ce:	609a      	str	r2, [r3, #8]
 80031d0:	e00d      	b.n	80031ee <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80031da:	e008      	b.n	80031ee <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80031e8:	e001      	b.n	80031ee <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80031ea:	2302      	movs	r3, #2
 80031ec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80031ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	50000100 	.word	0x50000100
 80031fc:	50000300 	.word	0x50000300
 8003200:	50000700 	.word	0x50000700
 8003204:	50000400 	.word	0x50000400
 8003208:	08004119 	.word	0x08004119
 800320c:	08004193 	.word	0x08004193
 8003210:	080041af 	.word	0x080041af

08003214 <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800321c:	2300      	movs	r3, #0
 800321e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003226:	2b01      	cmp	r3, #1
 8003228:	d101      	bne.n	800322e <HAL_ADC_Stop_DMA+0x1a>
 800322a:	2302      	movs	r3, #2
 800322c:	e050      	b.n	80032d0 <HAL_ADC_Stop_DMA+0xbc>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003236:	216c      	movs	r1, #108	; 0x6c
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f001 f891 	bl	8004360 <ADC_ConversionStop>
 800323e:	4603      	mov	r3, r0
 8003240:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003242:	7bfb      	ldrb	r3, [r7, #15]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d13e      	bne.n	80032c6 <HAL_ADC_Stop_DMA+0xb2>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 0201 	bic.w	r2, r2, #1
 8003256:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800325c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003260:	2b02      	cmp	r3, #2
 8003262:	d10f      	bne.n	8003284 <HAL_ADC_Stop_DMA+0x70>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003268:	4618      	mov	r0, r3
 800326a:	f001 fd62 	bl	8004d32 <HAL_DMA_Abort>
 800326e:	4603      	mov	r3, r0
 8003270:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d005      	beq.n	8003284 <HAL_ADC_Stop_DMA+0x70>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	685a      	ldr	r2, [r3, #4]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f022 0210 	bic.w	r2, r2, #16
 8003292:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8003294:	7bfb      	ldrb	r3, [r7, #15]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d105      	bne.n	80032a6 <HAL_ADC_Stop_DMA+0x92>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f001 f800 	bl	80042a0 <ADC_Disable>
 80032a0:	4603      	mov	r3, r0
 80032a2:	73fb      	strb	r3, [r7, #15]
 80032a4:	e002      	b.n	80032ac <HAL_ADC_Stop_DMA+0x98>
    }
    else
    {
      ADC_Disable(hadc);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 fffa 	bl	80042a0 <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80032ac:	7bfb      	ldrb	r3, [r7, #15]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d109      	bne.n	80032c6 <HAL_ADC_Stop_DMA+0xb2>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032ba:	f023 0301 	bic.w	r3, r3, #1
 80032be:	f043 0201 	orr.w	r2, r3, #1
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3710      	adds	r7, #16
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80032fc:	2300      	movs	r3, #0
 80032fe:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8003300:	2300      	movs	r3, #0
 8003302:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8003304:	2300      	movs	r3, #0
 8003306:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0304 	and.w	r3, r3, #4
 8003312:	2b04      	cmp	r3, #4
 8003314:	d106      	bne.n	8003324 <HAL_ADC_IRQHandler+0x30>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f003 0304 	and.w	r3, r3, #4
 8003320:	2b04      	cmp	r3, #4
 8003322:	d00f      	beq.n	8003344 <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800332e:	2b08      	cmp	r3, #8
 8003330:	f040 80c0 	bne.w	80034b4 <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f003 0308 	and.w	r3, r3, #8
 800333e:	2b08      	cmp	r3, #8
 8003340:	f040 80b8 	bne.w	80034b4 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003348:	f003 0310 	and.w	r3, r3, #16
 800334c:	2b00      	cmp	r3, #0
 800334e:	d105      	bne.n	800335c <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003354:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003364:	d004      	beq.n	8003370 <HAL_ADC_IRQHandler+0x7c>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a95      	ldr	r2, [pc, #596]	; (80035c0 <HAL_ADC_IRQHandler+0x2cc>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d106      	bne.n	800337e <HAL_ADC_IRQHandler+0x8a>
 8003370:	4b94      	ldr	r3, [pc, #592]	; (80035c4 <HAL_ADC_IRQHandler+0x2d0>)
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 031f 	and.w	r3, r3, #31
 8003378:	2b00      	cmp	r3, #0
 800337a:	d03e      	beq.n	80033fa <HAL_ADC_IRQHandler+0x106>
 800337c:	e005      	b.n	800338a <HAL_ADC_IRQHandler+0x96>
 800337e:	4b92      	ldr	r3, [pc, #584]	; (80035c8 <HAL_ADC_IRQHandler+0x2d4>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f003 031f 	and.w	r3, r3, #31
 8003386:	2b00      	cmp	r3, #0
 8003388:	d037      	beq.n	80033fa <HAL_ADC_IRQHandler+0x106>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003392:	d004      	beq.n	800339e <HAL_ADC_IRQHandler+0xaa>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a89      	ldr	r2, [pc, #548]	; (80035c0 <HAL_ADC_IRQHandler+0x2cc>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d106      	bne.n	80033ac <HAL_ADC_IRQHandler+0xb8>
 800339e:	4b89      	ldr	r3, [pc, #548]	; (80035c4 <HAL_ADC_IRQHandler+0x2d0>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f003 031f 	and.w	r3, r3, #31
 80033a6:	2b05      	cmp	r3, #5
 80033a8:	d027      	beq.n	80033fa <HAL_ADC_IRQHandler+0x106>
 80033aa:	e005      	b.n	80033b8 <HAL_ADC_IRQHandler+0xc4>
 80033ac:	4b86      	ldr	r3, [pc, #536]	; (80035c8 <HAL_ADC_IRQHandler+0x2d4>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 031f 	and.w	r3, r3, #31
 80033b4:	2b05      	cmp	r3, #5
 80033b6:	d020      	beq.n	80033fa <HAL_ADC_IRQHandler+0x106>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033c0:	d004      	beq.n	80033cc <HAL_ADC_IRQHandler+0xd8>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a7e      	ldr	r2, [pc, #504]	; (80035c0 <HAL_ADC_IRQHandler+0x2cc>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d106      	bne.n	80033da <HAL_ADC_IRQHandler+0xe6>
 80033cc:	4b7d      	ldr	r3, [pc, #500]	; (80035c4 <HAL_ADC_IRQHandler+0x2d0>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 031f 	and.w	r3, r3, #31
 80033d4:	2b09      	cmp	r3, #9
 80033d6:	d010      	beq.n	80033fa <HAL_ADC_IRQHandler+0x106>
 80033d8:	e005      	b.n	80033e6 <HAL_ADC_IRQHandler+0xf2>
 80033da:	4b7b      	ldr	r3, [pc, #492]	; (80035c8 <HAL_ADC_IRQHandler+0x2d4>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f003 031f 	and.w	r3, r3, #31
 80033e2:	2b09      	cmp	r3, #9
 80033e4:	d009      	beq.n	80033fa <HAL_ADC_IRQHandler+0x106>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033ee:	d004      	beq.n	80033fa <HAL_ADC_IRQHandler+0x106>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a75      	ldr	r2, [pc, #468]	; (80035cc <HAL_ADC_IRQHandler+0x2d8>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d104      	bne.n	8003404 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	e00f      	b.n	8003424 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800340c:	d004      	beq.n	8003418 <HAL_ADC_IRQHandler+0x124>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a6b      	ldr	r2, [pc, #428]	; (80035c0 <HAL_ADC_IRQHandler+0x2cc>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d102      	bne.n	800341e <HAL_ADC_IRQHandler+0x12a>
 8003418:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800341c:	e000      	b.n	8003420 <HAL_ADC_IRQHandler+0x12c>
 800341e:	4b6b      	ldr	r3, [pc, #428]	; (80035cc <HAL_ADC_IRQHandler+0x2d8>)
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800342e:	2b00      	cmp	r3, #0
 8003430:	d139      	bne.n	80034a6 <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8003438:	2b00      	cmp	r3, #0
 800343a:	d134      	bne.n	80034a6 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b08      	cmp	r3, #8
 8003448:	d12d      	bne.n	80034a6 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b00      	cmp	r3, #0
 8003456:	d11a      	bne.n	800348e <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 020c 	bic.w	r2, r2, #12
 8003466:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003478:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d112      	bne.n	80034a6 <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003484:	f043 0201 	orr.w	r2, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	641a      	str	r2, [r3, #64]	; 0x40
 800348c:	e00b      	b.n	80034a6 <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	f043 0210 	orr.w	r2, r3, #16
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349e:	f043 0201 	orr.w	r2, r3, #1
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f7fd feb2 	bl	8001210 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	220c      	movs	r2, #12
 80034b2:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0320 	and.w	r3, r3, #32
 80034be:	2b20      	cmp	r3, #32
 80034c0:	d106      	bne.n	80034d0 <HAL_ADC_IRQHandler+0x1dc>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 0320 	and.w	r3, r3, #32
 80034cc:	2b20      	cmp	r3, #32
 80034ce:	d00f      	beq.n	80034f0 <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80034da:	2b40      	cmp	r3, #64	; 0x40
 80034dc:	f040 813c 	bne.w	8003758 <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ea:	2b40      	cmp	r3, #64	; 0x40
 80034ec:	f040 8134 	bne.w	8003758 <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003504:	d004      	beq.n	8003510 <HAL_ADC_IRQHandler+0x21c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a2d      	ldr	r2, [pc, #180]	; (80035c0 <HAL_ADC_IRQHandler+0x2cc>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d106      	bne.n	800351e <HAL_ADC_IRQHandler+0x22a>
 8003510:	4b2c      	ldr	r3, [pc, #176]	; (80035c4 <HAL_ADC_IRQHandler+0x2d0>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f003 031f 	and.w	r3, r3, #31
 8003518:	2b00      	cmp	r3, #0
 800351a:	d03e      	beq.n	800359a <HAL_ADC_IRQHandler+0x2a6>
 800351c:	e005      	b.n	800352a <HAL_ADC_IRQHandler+0x236>
 800351e:	4b2a      	ldr	r3, [pc, #168]	; (80035c8 <HAL_ADC_IRQHandler+0x2d4>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f003 031f 	and.w	r3, r3, #31
 8003526:	2b00      	cmp	r3, #0
 8003528:	d037      	beq.n	800359a <HAL_ADC_IRQHandler+0x2a6>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003532:	d004      	beq.n	800353e <HAL_ADC_IRQHandler+0x24a>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a21      	ldr	r2, [pc, #132]	; (80035c0 <HAL_ADC_IRQHandler+0x2cc>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d106      	bne.n	800354c <HAL_ADC_IRQHandler+0x258>
 800353e:	4b21      	ldr	r3, [pc, #132]	; (80035c4 <HAL_ADC_IRQHandler+0x2d0>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 031f 	and.w	r3, r3, #31
 8003546:	2b05      	cmp	r3, #5
 8003548:	d027      	beq.n	800359a <HAL_ADC_IRQHandler+0x2a6>
 800354a:	e005      	b.n	8003558 <HAL_ADC_IRQHandler+0x264>
 800354c:	4b1e      	ldr	r3, [pc, #120]	; (80035c8 <HAL_ADC_IRQHandler+0x2d4>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f003 031f 	and.w	r3, r3, #31
 8003554:	2b05      	cmp	r3, #5
 8003556:	d020      	beq.n	800359a <HAL_ADC_IRQHandler+0x2a6>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003560:	d004      	beq.n	800356c <HAL_ADC_IRQHandler+0x278>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a16      	ldr	r2, [pc, #88]	; (80035c0 <HAL_ADC_IRQHandler+0x2cc>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d106      	bne.n	800357a <HAL_ADC_IRQHandler+0x286>
 800356c:	4b15      	ldr	r3, [pc, #84]	; (80035c4 <HAL_ADC_IRQHandler+0x2d0>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 031f 	and.w	r3, r3, #31
 8003574:	2b09      	cmp	r3, #9
 8003576:	d010      	beq.n	800359a <HAL_ADC_IRQHandler+0x2a6>
 8003578:	e005      	b.n	8003586 <HAL_ADC_IRQHandler+0x292>
 800357a:	4b13      	ldr	r3, [pc, #76]	; (80035c8 <HAL_ADC_IRQHandler+0x2d4>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f003 031f 	and.w	r3, r3, #31
 8003582:	2b09      	cmp	r3, #9
 8003584:	d009      	beq.n	800359a <HAL_ADC_IRQHandler+0x2a6>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800358e:	d004      	beq.n	800359a <HAL_ADC_IRQHandler+0x2a6>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a0d      	ldr	r2, [pc, #52]	; (80035cc <HAL_ADC_IRQHandler+0x2d8>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d104      	bne.n	80035a4 <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	e018      	b.n	80035d6 <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035ac:	d004      	beq.n	80035b8 <HAL_ADC_IRQHandler+0x2c4>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a03      	ldr	r2, [pc, #12]	; (80035c0 <HAL_ADC_IRQHandler+0x2cc>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d10b      	bne.n	80035d0 <HAL_ADC_IRQHandler+0x2dc>
 80035b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80035bc:	e009      	b.n	80035d2 <HAL_ADC_IRQHandler+0x2de>
 80035be:	bf00      	nop
 80035c0:	50000100 	.word	0x50000100
 80035c4:	50000300 	.word	0x50000300
 80035c8:	50000700 	.word	0x50000700
 80035cc:	50000400 	.word	0x50000400
 80035d0:	4b9d      	ldr	r3, [pc, #628]	; (8003848 <HAL_ADC_IRQHandler+0x554>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035dc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f040 80b2 	bne.w	800374a <HAL_ADC_IRQHandler+0x456>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00d      	beq.n	800360c <HAL_ADC_IRQHandler+0x318>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f040 80a5 	bne.w	800374a <HAL_ADC_IRQHandler+0x456>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8003606:	2b00      	cmp	r3, #0
 8003608:	f040 809f 	bne.w	800374a <HAL_ADC_IRQHandler+0x456>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003616:	2b40      	cmp	r3, #64	; 0x40
 8003618:	f040 8097 	bne.w	800374a <HAL_ADC_IRQHandler+0x456>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003624:	d004      	beq.n	8003630 <HAL_ADC_IRQHandler+0x33c>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a88      	ldr	r2, [pc, #544]	; (800384c <HAL_ADC_IRQHandler+0x558>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d106      	bne.n	800363e <HAL_ADC_IRQHandler+0x34a>
 8003630:	4b87      	ldr	r3, [pc, #540]	; (8003850 <HAL_ADC_IRQHandler+0x55c>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f003 031f 	and.w	r3, r3, #31
 8003638:	2b00      	cmp	r3, #0
 800363a:	d03e      	beq.n	80036ba <HAL_ADC_IRQHandler+0x3c6>
 800363c:	e005      	b.n	800364a <HAL_ADC_IRQHandler+0x356>
 800363e:	4b85      	ldr	r3, [pc, #532]	; (8003854 <HAL_ADC_IRQHandler+0x560>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 031f 	and.w	r3, r3, #31
 8003646:	2b00      	cmp	r3, #0
 8003648:	d037      	beq.n	80036ba <HAL_ADC_IRQHandler+0x3c6>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003652:	d004      	beq.n	800365e <HAL_ADC_IRQHandler+0x36a>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a7c      	ldr	r2, [pc, #496]	; (800384c <HAL_ADC_IRQHandler+0x558>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d106      	bne.n	800366c <HAL_ADC_IRQHandler+0x378>
 800365e:	4b7c      	ldr	r3, [pc, #496]	; (8003850 <HAL_ADC_IRQHandler+0x55c>)
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 031f 	and.w	r3, r3, #31
 8003666:	2b06      	cmp	r3, #6
 8003668:	d027      	beq.n	80036ba <HAL_ADC_IRQHandler+0x3c6>
 800366a:	e005      	b.n	8003678 <HAL_ADC_IRQHandler+0x384>
 800366c:	4b79      	ldr	r3, [pc, #484]	; (8003854 <HAL_ADC_IRQHandler+0x560>)
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f003 031f 	and.w	r3, r3, #31
 8003674:	2b06      	cmp	r3, #6
 8003676:	d020      	beq.n	80036ba <HAL_ADC_IRQHandler+0x3c6>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003680:	d004      	beq.n	800368c <HAL_ADC_IRQHandler+0x398>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a71      	ldr	r2, [pc, #452]	; (800384c <HAL_ADC_IRQHandler+0x558>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d106      	bne.n	800369a <HAL_ADC_IRQHandler+0x3a6>
 800368c:	4b70      	ldr	r3, [pc, #448]	; (8003850 <HAL_ADC_IRQHandler+0x55c>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 031f 	and.w	r3, r3, #31
 8003694:	2b07      	cmp	r3, #7
 8003696:	d010      	beq.n	80036ba <HAL_ADC_IRQHandler+0x3c6>
 8003698:	e005      	b.n	80036a6 <HAL_ADC_IRQHandler+0x3b2>
 800369a:	4b6e      	ldr	r3, [pc, #440]	; (8003854 <HAL_ADC_IRQHandler+0x560>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 031f 	and.w	r3, r3, #31
 80036a2:	2b07      	cmp	r3, #7
 80036a4:	d009      	beq.n	80036ba <HAL_ADC_IRQHandler+0x3c6>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036ae:	d004      	beq.n	80036ba <HAL_ADC_IRQHandler+0x3c6>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a64      	ldr	r2, [pc, #400]	; (8003848 <HAL_ADC_IRQHandler+0x554>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d104      	bne.n	80036c4 <HAL_ADC_IRQHandler+0x3d0>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	60fb      	str	r3, [r7, #12]
 80036c2:	e00f      	b.n	80036e4 <HAL_ADC_IRQHandler+0x3f0>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036cc:	d004      	beq.n	80036d8 <HAL_ADC_IRQHandler+0x3e4>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a5e      	ldr	r2, [pc, #376]	; (800384c <HAL_ADC_IRQHandler+0x558>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d102      	bne.n	80036de <HAL_ADC_IRQHandler+0x3ea>
 80036d8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80036dc:	e000      	b.n	80036e0 <HAL_ADC_IRQHandler+0x3ec>
 80036de:	4b5a      	ldr	r3, [pc, #360]	; (8003848 <HAL_ADC_IRQHandler+0x554>)
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d12d      	bne.n	800374a <HAL_ADC_IRQHandler+0x456>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 0308 	and.w	r3, r3, #8
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d11a      	bne.n	8003732 <HAL_ADC_IRQHandler+0x43e>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800370a:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003710:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003720:	2b00      	cmp	r3, #0
 8003722:	d112      	bne.n	800374a <HAL_ADC_IRQHandler+0x456>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003728:	f043 0201 	orr.w	r2, r3, #1
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	641a      	str	r2, [r3, #64]	; 0x40
 8003730:	e00b      	b.n	800374a <HAL_ADC_IRQHandler+0x456>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003736:	f043 0210 	orr.w	r2, r3, #16
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003742:	f043 0201 	orr.w	r2, r3, #1
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f8de 	bl	800390c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2260      	movs	r2, #96	; 0x60
 8003756:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003762:	2b80      	cmp	r3, #128	; 0x80
 8003764:	d113      	bne.n	800378e <HAL_ADC_IRQHandler+0x49a>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003770:	2b80      	cmp	r3, #128	; 0x80
 8003772:	d10c      	bne.n	800378e <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003778:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f7fe ffd7 	bl	8002734 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2280      	movs	r2, #128	; 0x80
 800378c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003798:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800379c:	d115      	bne.n	80037ca <HAL_ADC_IRQHandler+0x4d6>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037ac:	d10d      	bne.n	80037ca <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f8ba 	bl	8003934 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80037c8:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037d8:	d115      	bne.n	8003806 <HAL_ADC_IRQHandler+0x512>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037e8:	d10d      	bne.n	8003806 <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f8a6 	bl	8003948 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003804:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0310 	and.w	r3, r3, #16
 8003810:	2b10      	cmp	r3, #16
 8003812:	d151      	bne.n	80038b8 <HAL_ADC_IRQHandler+0x5c4>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f003 0310 	and.w	r3, r3, #16
 800381e:	2b10      	cmp	r3, #16
 8003820:	d14a      	bne.n	80038b8 <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003826:	2b01      	cmp	r3, #1
 8003828:	d102      	bne.n	8003830 <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 800382a:	2301      	movs	r3, #1
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	e02d      	b.n	800388c <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003838:	d004      	beq.n	8003844 <HAL_ADC_IRQHandler+0x550>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a03      	ldr	r2, [pc, #12]	; (800384c <HAL_ADC_IRQHandler+0x558>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d109      	bne.n	8003858 <HAL_ADC_IRQHandler+0x564>
 8003844:	4b02      	ldr	r3, [pc, #8]	; (8003850 <HAL_ADC_IRQHandler+0x55c>)
 8003846:	e008      	b.n	800385a <HAL_ADC_IRQHandler+0x566>
 8003848:	50000400 	.word	0x50000400
 800384c:	50000100 	.word	0x50000100
 8003850:	50000300 	.word	0x50000300
 8003854:	50000700 	.word	0x50000700
 8003858:	4b2b      	ldr	r3, [pc, #172]	; (8003908 <HAL_ADC_IRQHandler+0x614>)
 800385a:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 031f 	and.w	r3, r3, #31
 8003864:	2b00      	cmp	r3, #0
 8003866:	d109      	bne.n	800387c <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	2b01      	cmp	r3, #1
 8003874:	d10a      	bne.n	800388c <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8003876:	2301      	movs	r3, #1
 8003878:	617b      	str	r3, [r7, #20]
 800387a:	e007      	b.n	800388c <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d001      	beq.n	800388c <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8003888:	2301      	movs	r3, #1
 800388a:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d10e      	bne.n	80038b0 <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003896:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a2:	f043 0202 	orr.w	r2, r3, #2
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7fe ff4c 	bl	8002748 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2210      	movs	r2, #16
 80038b6:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038c6:	d11b      	bne.n	8003900 <HAL_ADC_IRQHandler+0x60c>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038d6:	d113      	bne.n	8003900 <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038dc:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e8:	f043 0208 	orr.w	r2, r3, #8
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038f8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f810 	bl	8003920 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8003900:	bf00      	nop
 8003902:	3718      	adds	r7, #24
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	50000700 	.word	0x50000700

0800390c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 800393c:	bf00      	nop
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr

0800395c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800395c:	b480      	push	{r7}
 800395e:	b09b      	sub	sp, #108	; 0x6c
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003966:	2300      	movs	r3, #0
 8003968:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003976:	2b01      	cmp	r3, #1
 8003978:	d101      	bne.n	800397e <HAL_ADC_ConfigChannel+0x22>
 800397a:	2302      	movs	r3, #2
 800397c:	e2cb      	b.n	8003f16 <HAL_ADC_ConfigChannel+0x5ba>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	f040 82af 	bne.w	8003ef4 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	2b04      	cmp	r3, #4
 800399c:	d81c      	bhi.n	80039d8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	4613      	mov	r3, r2
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	4413      	add	r3, r2
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	461a      	mov	r2, r3
 80039b2:	231f      	movs	r3, #31
 80039b4:	4093      	lsls	r3, r2
 80039b6:	43db      	mvns	r3, r3
 80039b8:	4019      	ands	r1, r3
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	6818      	ldr	r0, [r3, #0]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	4613      	mov	r3, r2
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	4413      	add	r3, r2
 80039c8:	005b      	lsls	r3, r3, #1
 80039ca:	fa00 f203 	lsl.w	r2, r0, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	631a      	str	r2, [r3, #48]	; 0x30
 80039d6:	e063      	b.n	8003aa0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b09      	cmp	r3, #9
 80039de:	d81e      	bhi.n	8003a1e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	4613      	mov	r3, r2
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	4413      	add	r3, r2
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	3b1e      	subs	r3, #30
 80039f4:	221f      	movs	r2, #31
 80039f6:	fa02 f303 	lsl.w	r3, r2, r3
 80039fa:	43db      	mvns	r3, r3
 80039fc:	4019      	ands	r1, r3
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	6818      	ldr	r0, [r3, #0]
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	005b      	lsls	r3, r3, #1
 8003a0a:	4413      	add	r3, r2
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	3b1e      	subs	r3, #30
 8003a10:	fa00 f203 	lsl.w	r2, r0, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	635a      	str	r2, [r3, #52]	; 0x34
 8003a1c:	e040      	b.n	8003aa0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	2b0e      	cmp	r3, #14
 8003a24:	d81e      	bhi.n	8003a64 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	4613      	mov	r3, r2
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	4413      	add	r3, r2
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	3b3c      	subs	r3, #60	; 0x3c
 8003a3a:	221f      	movs	r2, #31
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	43db      	mvns	r3, r3
 8003a42:	4019      	ands	r1, r3
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	6818      	ldr	r0, [r3, #0]
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	4413      	add	r3, r2
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	3b3c      	subs	r3, #60	; 0x3c
 8003a56:	fa00 f203 	lsl.w	r2, r0, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	639a      	str	r2, [r3, #56]	; 0x38
 8003a62:	e01d      	b.n	8003aa0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685a      	ldr	r2, [r3, #4]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	4413      	add	r3, r2
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	3b5a      	subs	r3, #90	; 0x5a
 8003a78:	221f      	movs	r2, #31
 8003a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7e:	43db      	mvns	r3, r3
 8003a80:	4019      	ands	r1, r3
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	6818      	ldr	r0, [r3, #0]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685a      	ldr	r2, [r3, #4]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	4413      	add	r3, r2
 8003a90:	005b      	lsls	r3, r3, #1
 8003a92:	3b5a      	subs	r3, #90	; 0x5a
 8003a94:	fa00 f203 	lsl.w	r2, r0, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 030c 	and.w	r3, r3, #12
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f040 80e5 	bne.w	8003c7a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2b09      	cmp	r3, #9
 8003ab6:	d91c      	bls.n	8003af2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6999      	ldr	r1, [r3, #24]
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	4413      	add	r3, r2
 8003ac8:	3b1e      	subs	r3, #30
 8003aca:	2207      	movs	r2, #7
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	43db      	mvns	r3, r3
 8003ad2:	4019      	ands	r1, r3
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	6898      	ldr	r0, [r3, #8]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	4613      	mov	r3, r2
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	4413      	add	r3, r2
 8003ae2:	3b1e      	subs	r3, #30
 8003ae4:	fa00 f203 	lsl.w	r2, r0, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	430a      	orrs	r2, r1
 8003aee:	619a      	str	r2, [r3, #24]
 8003af0:	e019      	b.n	8003b26 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6959      	ldr	r1, [r3, #20]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4613      	mov	r3, r2
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	4413      	add	r3, r2
 8003b02:	2207      	movs	r2, #7
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	43db      	mvns	r3, r3
 8003b0a:	4019      	ands	r1, r3
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	6898      	ldr	r0, [r3, #8]
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	4613      	mov	r3, r2
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	4413      	add	r3, r2
 8003b1a:	fa00 f203 	lsl.w	r2, r0, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	695a      	ldr	r2, [r3, #20]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	08db      	lsrs	r3, r3, #3
 8003b32:	f003 0303 	and.w	r3, r3, #3
 8003b36:	005b      	lsls	r3, r3, #1
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	3b01      	subs	r3, #1
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	d84f      	bhi.n	8003be8 <HAL_ADC_ConfigChannel+0x28c>
 8003b48:	a201      	add	r2, pc, #4	; (adr r2, 8003b50 <HAL_ADC_ConfigChannel+0x1f4>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003b61 	.word	0x08003b61
 8003b54:	08003b83 	.word	0x08003b83
 8003b58:	08003ba5 	.word	0x08003ba5
 8003b5c:	08003bc7 	.word	0x08003bc7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003b66:	4b9f      	ldr	r3, [pc, #636]	; (8003de4 <HAL_ADC_ConfigChannel+0x488>)
 8003b68:	4013      	ands	r3, r2
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	6812      	ldr	r2, [r2, #0]
 8003b6e:	0691      	lsls	r1, r2, #26
 8003b70:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b72:	430a      	orrs	r2, r1
 8003b74:	431a      	orrs	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003b7e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003b80:	e07e      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003b88:	4b96      	ldr	r3, [pc, #600]	; (8003de4 <HAL_ADC_ConfigChannel+0x488>)
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	6812      	ldr	r2, [r2, #0]
 8003b90:	0691      	lsls	r1, r2, #26
 8003b92:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b94:	430a      	orrs	r2, r1
 8003b96:	431a      	orrs	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003ba0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003ba2:	e06d      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003baa:	4b8e      	ldr	r3, [pc, #568]	; (8003de4 <HAL_ADC_ConfigChannel+0x488>)
 8003bac:	4013      	ands	r3, r2
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	6812      	ldr	r2, [r2, #0]
 8003bb2:	0691      	lsls	r1, r2, #26
 8003bb4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003bc2:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003bc4:	e05c      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003bcc:	4b85      	ldr	r3, [pc, #532]	; (8003de4 <HAL_ADC_ConfigChannel+0x488>)
 8003bce:	4013      	ands	r3, r2
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	6812      	ldr	r2, [r2, #0]
 8003bd4:	0691      	lsls	r1, r2, #26
 8003bd6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003be4:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003be6:	e04b      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	069b      	lsls	r3, r3, #26
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d107      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003c0a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	069b      	lsls	r3, r3, #26
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d107      	bne.n	8003c30 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003c2e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	069b      	lsls	r3, r3, #26
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d107      	bne.n	8003c54 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003c52:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c5a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	069b      	lsls	r3, r3, #26
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d10a      	bne.n	8003c7e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003c76:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003c78:	e001      	b.n	8003c7e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003c7a:	bf00      	nop
 8003c7c:	e000      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003c7e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 0303 	and.w	r3, r3, #3
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d108      	bne.n	8003ca0 <HAL_ADC_ConfigChannel+0x344>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d101      	bne.n	8003ca0 <HAL_ADC_ConfigChannel+0x344>
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e000      	b.n	8003ca2 <HAL_ADC_ConfigChannel+0x346>
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f040 8131 	bne.w	8003f0a <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d00f      	beq.n	8003cd0 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc2:	43da      	mvns	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	400a      	ands	r2, r1
 8003cca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003cce:	e049      	b.n	8003d64 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	409a      	lsls	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b09      	cmp	r3, #9
 8003cf0:	d91c      	bls.n	8003d2c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	6999      	ldr	r1, [r3, #24]
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	4413      	add	r3, r2
 8003d02:	3b1b      	subs	r3, #27
 8003d04:	2207      	movs	r2, #7
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	4019      	ands	r1, r3
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	6898      	ldr	r0, [r3, #8]
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	4613      	mov	r3, r2
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	4413      	add	r3, r2
 8003d1c:	3b1b      	subs	r3, #27
 8003d1e:	fa00 f203 	lsl.w	r2, r0, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	619a      	str	r2, [r3, #24]
 8003d2a:	e01b      	b.n	8003d64 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6959      	ldr	r1, [r3, #20]
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	1c5a      	adds	r2, r3, #1
 8003d38:	4613      	mov	r3, r2
 8003d3a:	005b      	lsls	r3, r3, #1
 8003d3c:	4413      	add	r3, r2
 8003d3e:	2207      	movs	r2, #7
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	43db      	mvns	r3, r3
 8003d46:	4019      	ands	r1, r3
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	6898      	ldr	r0, [r3, #8]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	1c5a      	adds	r2, r3, #1
 8003d52:	4613      	mov	r3, r2
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	4413      	add	r3, r2
 8003d58:	fa00 f203 	lsl.w	r2, r0, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	430a      	orrs	r2, r1
 8003d62:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d6c:	d004      	beq.n	8003d78 <HAL_ADC_ConfigChannel+0x41c>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a1d      	ldr	r2, [pc, #116]	; (8003de8 <HAL_ADC_ConfigChannel+0x48c>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d101      	bne.n	8003d7c <HAL_ADC_ConfigChannel+0x420>
 8003d78:	4b1c      	ldr	r3, [pc, #112]	; (8003dec <HAL_ADC_ConfigChannel+0x490>)
 8003d7a:	e000      	b.n	8003d7e <HAL_ADC_ConfigChannel+0x422>
 8003d7c:	4b1c      	ldr	r3, [pc, #112]	; (8003df0 <HAL_ADC_ConfigChannel+0x494>)
 8003d7e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2b10      	cmp	r3, #16
 8003d86:	d105      	bne.n	8003d94 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003d88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d015      	beq.n	8003dc0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003d98:	2b11      	cmp	r3, #17
 8003d9a:	d105      	bne.n	8003da8 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003d9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00b      	beq.n	8003dc0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003dac:	2b12      	cmp	r3, #18
 8003dae:	f040 80ac 	bne.w	8003f0a <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003db2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f040 80a5 	bne.w	8003f0a <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003dc8:	d102      	bne.n	8003dd0 <HAL_ADC_ConfigChannel+0x474>
 8003dca:	4b07      	ldr	r3, [pc, #28]	; (8003de8 <HAL_ADC_ConfigChannel+0x48c>)
 8003dcc:	60fb      	str	r3, [r7, #12]
 8003dce:	e023      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x4bc>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a04      	ldr	r2, [pc, #16]	; (8003de8 <HAL_ADC_ConfigChannel+0x48c>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d10c      	bne.n	8003df4 <HAL_ADC_ConfigChannel+0x498>
 8003dda:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	e01a      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x4bc>
 8003de2:	bf00      	nop
 8003de4:	83fff000 	.word	0x83fff000
 8003de8:	50000100 	.word	0x50000100
 8003dec:	50000300 	.word	0x50000300
 8003df0:	50000700 	.word	0x50000700
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a4a      	ldr	r2, [pc, #296]	; (8003f24 <HAL_ADC_ConfigChannel+0x5c8>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d102      	bne.n	8003e04 <HAL_ADC_ConfigChannel+0x4a8>
 8003dfe:	4b4a      	ldr	r3, [pc, #296]	; (8003f28 <HAL_ADC_ConfigChannel+0x5cc>)
 8003e00:	60fb      	str	r3, [r7, #12]
 8003e02:	e009      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x4bc>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a47      	ldr	r2, [pc, #284]	; (8003f28 <HAL_ADC_ConfigChannel+0x5cc>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d102      	bne.n	8003e14 <HAL_ADC_ConfigChannel+0x4b8>
 8003e0e:	4b45      	ldr	r3, [pc, #276]	; (8003f24 <HAL_ADC_ConfigChannel+0x5c8>)
 8003e10:	60fb      	str	r3, [r7, #12]
 8003e12:	e001      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x4bc>
 8003e14:	2300      	movs	r3, #0
 8003e16:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f003 0303 	and.w	r3, r3, #3
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d108      	bne.n	8003e38 <HAL_ADC_ConfigChannel+0x4dc>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d101      	bne.n	8003e38 <HAL_ADC_ConfigChannel+0x4dc>
 8003e34:	2301      	movs	r3, #1
 8003e36:	e000      	b.n	8003e3a <HAL_ADC_ConfigChannel+0x4de>
 8003e38:	2300      	movs	r3, #0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d150      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003e3e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d010      	beq.n	8003e66 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f003 0303 	and.w	r3, r3, #3
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d107      	bne.n	8003e60 <HAL_ADC_ConfigChannel+0x504>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0301 	and.w	r3, r3, #1
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d101      	bne.n	8003e60 <HAL_ADC_ConfigChannel+0x504>
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e000      	b.n	8003e62 <HAL_ADC_ConfigChannel+0x506>
 8003e60:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d13c      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2b10      	cmp	r3, #16
 8003e6c:	d11d      	bne.n	8003eaa <HAL_ADC_ConfigChannel+0x54e>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e76:	d118      	bne.n	8003eaa <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003e78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003e80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e82:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e84:	4b29      	ldr	r3, [pc, #164]	; (8003f2c <HAL_ADC_ConfigChannel+0x5d0>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a29      	ldr	r2, [pc, #164]	; (8003f30 <HAL_ADC_ConfigChannel+0x5d4>)
 8003e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8e:	0c9a      	lsrs	r2, r3, #18
 8003e90:	4613      	mov	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003e9a:	e002      	b.n	8003ea2 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1f9      	bne.n	8003e9c <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003ea8:	e02e      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2b11      	cmp	r3, #17
 8003eb0:	d10b      	bne.n	8003eca <HAL_ADC_ConfigChannel+0x56e>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003eba:	d106      	bne.n	8003eca <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003ebc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003ec4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ec6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003ec8:	e01e      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2b12      	cmp	r3, #18
 8003ed0:	d11a      	bne.n	8003f08 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003ed2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003eda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003edc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003ede:	e013      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee4:	f043 0220 	orr.w	r2, r3, #32
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003ef2:	e00a      	b.n	8003f0a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef8:	f043 0220 	orr.w	r2, r3, #32
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003f06:	e000      	b.n	8003f0a <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003f08:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003f12:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	376c      	adds	r7, #108	; 0x6c
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	50000400 	.word	0x50000400
 8003f28:	50000500 	.word	0x50000500
 8003f2c:	20000a18 	.word	0x20000a18
 8003f30:	431bde83 	.word	0x431bde83

08003f34 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b099      	sub	sp, #100	; 0x64
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f4c:	d102      	bne.n	8003f54 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003f4e:	4b6d      	ldr	r3, [pc, #436]	; (8004104 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003f50:	60bb      	str	r3, [r7, #8]
 8003f52:	e01a      	b.n	8003f8a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a6a      	ldr	r2, [pc, #424]	; (8004104 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d103      	bne.n	8003f66 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003f5e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003f62:	60bb      	str	r3, [r7, #8]
 8003f64:	e011      	b.n	8003f8a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a67      	ldr	r2, [pc, #412]	; (8004108 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d102      	bne.n	8003f76 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003f70:	4b66      	ldr	r3, [pc, #408]	; (800410c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003f72:	60bb      	str	r3, [r7, #8]
 8003f74:	e009      	b.n	8003f8a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a64      	ldr	r2, [pc, #400]	; (800410c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d102      	bne.n	8003f86 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003f80:	4b61      	ldr	r3, [pc, #388]	; (8004108 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003f82:	60bb      	str	r3, [r7, #8]
 8003f84:	e001      	b.n	8003f8a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003f86:	2300      	movs	r3, #0
 8003f88:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0b0      	b.n	80040f6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d101      	bne.n	8003fa2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e0a9      	b.n	80040f6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f040 808d 	bne.w	80040d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 0304 	and.w	r3, r3, #4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f040 8086 	bne.w	80040d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003fd0:	d004      	beq.n	8003fdc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a4b      	ldr	r2, [pc, #300]	; (8004104 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d101      	bne.n	8003fe0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003fdc:	4b4c      	ldr	r3, [pc, #304]	; (8004110 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003fde:	e000      	b.n	8003fe2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003fe0:	4b4c      	ldr	r3, [pc, #304]	; (8004114 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003fe2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d040      	beq.n	800406e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003fec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	6859      	ldr	r1, [r3, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003ffe:	035b      	lsls	r3, r3, #13
 8004000:	430b      	orrs	r3, r1
 8004002:	431a      	orrs	r2, r3
 8004004:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004006:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 0303 	and.w	r3, r3, #3
 8004012:	2b01      	cmp	r3, #1
 8004014:	d108      	bne.n	8004028 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	2b01      	cmp	r3, #1
 8004022:	d101      	bne.n	8004028 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8004024:	2301      	movs	r3, #1
 8004026:	e000      	b.n	800402a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8004028:	2300      	movs	r3, #0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d15c      	bne.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 0303 	and.w	r3, r3, #3
 8004036:	2b01      	cmp	r3, #1
 8004038:	d107      	bne.n	800404a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b01      	cmp	r3, #1
 8004044:	d101      	bne.n	800404a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8004046:	2301      	movs	r3, #1
 8004048:	e000      	b.n	800404c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800404a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800404c:	2b00      	cmp	r3, #0
 800404e:	d14b      	bne.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004050:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004058:	f023 030f 	bic.w	r3, r3, #15
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	6811      	ldr	r1, [r2, #0]
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	6892      	ldr	r2, [r2, #8]
 8004064:	430a      	orrs	r2, r1
 8004066:	431a      	orrs	r2, r3
 8004068:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800406a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800406c:	e03c      	b.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800406e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004076:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004078:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f003 0303 	and.w	r3, r3, #3
 8004084:	2b01      	cmp	r3, #1
 8004086:	d108      	bne.n	800409a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b01      	cmp	r3, #1
 8004094:	d101      	bne.n	800409a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004096:	2301      	movs	r3, #1
 8004098:	e000      	b.n	800409c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800409a:	2300      	movs	r3, #0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d123      	bne.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f003 0303 	and.w	r3, r3, #3
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d107      	bne.n	80040bc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d101      	bne.n	80040bc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80040b8:	2301      	movs	r3, #1
 80040ba:	e000      	b.n	80040be <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80040bc:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d112      	bne.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80040c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80040ca:	f023 030f 	bic.w	r3, r3, #15
 80040ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040d0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80040d2:	e009      	b.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d8:	f043 0220 	orr.w	r2, r3, #32
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80040e6:	e000      	b.n	80040ea <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80040e8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80040f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80040f6:	4618      	mov	r0, r3
 80040f8:	3764      	adds	r7, #100	; 0x64
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	50000100 	.word	0x50000100
 8004108:	50000400 	.word	0x50000400
 800410c:	50000500 	.word	0x50000500
 8004110:	50000300 	.word	0x50000300
 8004114:	50000700 	.word	0x50000700

08004118 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800412e:	2b00      	cmp	r3, #0
 8004130:	d126      	bne.n	8004180 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004148:	2b00      	cmp	r3, #0
 800414a:	d115      	bne.n	8004178 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004150:	2b00      	cmp	r3, #0
 8004152:	d111      	bne.n	8004178 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004158:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d105      	bne.n	8004178 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	f043 0201 	orr.w	r2, r3, #1
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f7fd f849 	bl	8001210 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800417e:	e004      	b.n	800418a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	4798      	blx	r3
}
 800418a:	bf00      	nop
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b084      	sub	sp, #16
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f7fe fabd 	bl	8002720 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80041a6:	bf00      	nop
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b084      	sub	sp, #16
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ba:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041cc:	f043 0204 	orr.w	r2, r3, #4
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80041d4:	68f8      	ldr	r0, [r7, #12]
 80041d6:	f7fe fab7 	bl	8002748 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80041da:	bf00      	nop
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
	...

080041e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041ec:	2300      	movs	r3, #0
 80041ee:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f003 0303 	and.w	r3, r3, #3
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d108      	bne.n	8004210 <ADC_Enable+0x2c>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b01      	cmp	r3, #1
 800420a:	d101      	bne.n	8004210 <ADC_Enable+0x2c>
 800420c:	2301      	movs	r3, #1
 800420e:	e000      	b.n	8004212 <ADC_Enable+0x2e>
 8004210:	2300      	movs	r3, #0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d13c      	bne.n	8004290 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	4b1f      	ldr	r3, [pc, #124]	; (800429c <ADC_Enable+0xb8>)
 800421e:	4013      	ands	r3, r2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00d      	beq.n	8004240 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	f043 0210 	orr.w	r2, r3, #16
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004234:	f043 0201 	orr.w	r2, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e028      	b.n	8004292 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689a      	ldr	r2, [r3, #8]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0201 	orr.w	r2, r2, #1
 800424e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8004250:	f7fe fa5a 	bl	8002708 <HAL_GetTick>
 8004254:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004256:	e014      	b.n	8004282 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004258:	f7fe fa56 	bl	8002708 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d90d      	bls.n	8004282 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426a:	f043 0210 	orr.w	r2, r3, #16
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004276:	f043 0201 	orr.w	r2, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e007      	b.n	8004292 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	2b01      	cmp	r3, #1
 800428e:	d1e3      	bne.n	8004258 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004290:	2300      	movs	r3, #0
}
 8004292:	4618      	mov	r0, r3
 8004294:	3710      	adds	r7, #16
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	8000003f 	.word	0x8000003f

080042a0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042a8:	2300      	movs	r3, #0
 80042aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 0303 	and.w	r3, r3, #3
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d108      	bne.n	80042cc <ADC_Disable+0x2c>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d101      	bne.n	80042cc <ADC_Disable+0x2c>
 80042c8:	2301      	movs	r3, #1
 80042ca:	e000      	b.n	80042ce <ADC_Disable+0x2e>
 80042cc:	2300      	movs	r3, #0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d040      	beq.n	8004354 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f003 030d 	and.w	r3, r3, #13
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d10f      	bne.n	8004300 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	689a      	ldr	r2, [r3, #8]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f042 0202 	orr.w	r2, r2, #2
 80042ee:	609a      	str	r2, [r3, #8]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2203      	movs	r2, #3
 80042f6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80042f8:	f7fe fa06 	bl	8002708 <HAL_GetTick>
 80042fc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80042fe:	e022      	b.n	8004346 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004304:	f043 0210 	orr.w	r2, r3, #16
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004310:	f043 0201 	orr.w	r2, r3, #1
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e01c      	b.n	8004356 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800431c:	f7fe f9f4 	bl	8002708 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d90d      	bls.n	8004346 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	f043 0210 	orr.w	r2, r3, #16
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800433a:	f043 0201 	orr.w	r2, r3, #1
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e007      	b.n	8004356 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b01      	cmp	r3, #1
 8004352:	d0e3      	beq.n	800431c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3710      	adds	r7, #16
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
	...

08004360 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 800436a:	2300      	movs	r3, #0
 800436c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800436e:	2300      	movs	r3, #0
 8004370:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8004372:	2300      	movs	r3, #0
 8004374:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	f003 030c 	and.w	r3, r3, #12
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 8093 	beq.w	80044ac <ADC_ConversionStop+0x14c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004390:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004394:	d12a      	bne.n	80043ec <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800439a:	2b01      	cmp	r3, #1
 800439c:	d126      	bne.n	80043ec <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d122      	bne.n	80043ec <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 80043a6:	230c      	movs	r3, #12
 80043a8:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80043aa:	e014      	b.n	80043d6 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	4a42      	ldr	r2, [pc, #264]	; (80044b8 <ADC_ConversionStop+0x158>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d90d      	bls.n	80043d0 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b8:	f043 0210 	orr.w	r2, r3, #16
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c4:	f043 0201 	orr.w	r2, r3, #1
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e06e      	b.n	80044ae <ADC_ConversionStop+0x14e>
        }
        Conversion_Timeout_CPU_cycles ++;
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	3301      	adds	r3, #1
 80043d4:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e0:	2b40      	cmp	r3, #64	; 0x40
 80043e2:	d1e3      	bne.n	80043ac <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2240      	movs	r2, #64	; 0x40
 80043ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	2b60      	cmp	r3, #96	; 0x60
 80043f0:	d015      	beq.n	800441e <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f003 0304 	and.w	r3, r3, #4
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d10e      	bne.n	800441e <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800440a:	2b00      	cmp	r3, #0
 800440c:	d107      	bne.n	800441e <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f042 0210 	orr.w	r2, r2, #16
 800441c:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b0c      	cmp	r3, #12
 8004422:	d015      	beq.n	8004450 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f003 0308 	and.w	r3, r3, #8
 800442e:	2b08      	cmp	r3, #8
 8004430:	d10e      	bne.n	8004450 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 800443c:	2b00      	cmp	r3, #0
 800443e:	d107      	bne.n	8004450 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 0220 	orr.w	r2, r2, #32
 800444e:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	2b60      	cmp	r3, #96	; 0x60
 8004454:	d004      	beq.n	8004460 <ADC_ConversionStop+0x100>
 8004456:	2b6c      	cmp	r3, #108	; 0x6c
 8004458:	d105      	bne.n	8004466 <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800445a:	230c      	movs	r3, #12
 800445c:	617b      	str	r3, [r7, #20]
        break;
 800445e:	e005      	b.n	800446c <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004460:	2308      	movs	r3, #8
 8004462:	617b      	str	r3, [r7, #20]
        break;
 8004464:	e002      	b.n	800446c <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004466:	2304      	movs	r3, #4
 8004468:	617b      	str	r3, [r7, #20]
        break;
 800446a:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800446c:	f7fe f94c 	bl	8002708 <HAL_GetTick>
 8004470:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004472:	e014      	b.n	800449e <ADC_ConversionStop+0x13e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004474:	f7fe f948 	bl	8002708 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b0b      	cmp	r3, #11
 8004480:	d90d      	bls.n	800449e <ADC_ConversionStop+0x13e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004486:	f043 0210 	orr.w	r2, r3, #16
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004492:	f043 0201 	orr.w	r2, r3, #1
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e007      	b.n	80044ae <ADC_ConversionStop+0x14e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	689a      	ldr	r2, [r3, #8]
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	4013      	ands	r3, r2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1e3      	bne.n	8004474 <ADC_ConversionStop+0x114>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	000993ff 	.word	0x000993ff

080044bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f003 0307 	and.w	r3, r3, #7
 80044ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044cc:	4b0c      	ldr	r3, [pc, #48]	; (8004500 <__NVIC_SetPriorityGrouping+0x44>)
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044d8:	4013      	ands	r3, r2
 80044da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80044e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044ee:	4a04      	ldr	r2, [pc, #16]	; (8004500 <__NVIC_SetPriorityGrouping+0x44>)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	60d3      	str	r3, [r2, #12]
}
 80044f4:	bf00      	nop
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr
 8004500:	e000ed00 	.word	0xe000ed00

08004504 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004504:	b480      	push	{r7}
 8004506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004508:	4b04      	ldr	r3, [pc, #16]	; (800451c <__NVIC_GetPriorityGrouping+0x18>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	0a1b      	lsrs	r3, r3, #8
 800450e:	f003 0307 	and.w	r3, r3, #7
}
 8004512:	4618      	mov	r0, r3
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr
 800451c:	e000ed00 	.word	0xe000ed00

08004520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	4603      	mov	r3, r0
 8004528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800452a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800452e:	2b00      	cmp	r3, #0
 8004530:	db0b      	blt.n	800454a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004532:	79fb      	ldrb	r3, [r7, #7]
 8004534:	f003 021f 	and.w	r2, r3, #31
 8004538:	4907      	ldr	r1, [pc, #28]	; (8004558 <__NVIC_EnableIRQ+0x38>)
 800453a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800453e:	095b      	lsrs	r3, r3, #5
 8004540:	2001      	movs	r0, #1
 8004542:	fa00 f202 	lsl.w	r2, r0, r2
 8004546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	e000e100 	.word	0xe000e100

0800455c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	4603      	mov	r3, r0
 8004564:	6039      	str	r1, [r7, #0]
 8004566:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456c:	2b00      	cmp	r3, #0
 800456e:	db0a      	blt.n	8004586 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	b2da      	uxtb	r2, r3
 8004574:	490c      	ldr	r1, [pc, #48]	; (80045a8 <__NVIC_SetPriority+0x4c>)
 8004576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800457a:	0112      	lsls	r2, r2, #4
 800457c:	b2d2      	uxtb	r2, r2
 800457e:	440b      	add	r3, r1
 8004580:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004584:	e00a      	b.n	800459c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	b2da      	uxtb	r2, r3
 800458a:	4908      	ldr	r1, [pc, #32]	; (80045ac <__NVIC_SetPriority+0x50>)
 800458c:	79fb      	ldrb	r3, [r7, #7]
 800458e:	f003 030f 	and.w	r3, r3, #15
 8004592:	3b04      	subs	r3, #4
 8004594:	0112      	lsls	r2, r2, #4
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	440b      	add	r3, r1
 800459a:	761a      	strb	r2, [r3, #24]
}
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr
 80045a8:	e000e100 	.word	0xe000e100
 80045ac:	e000ed00 	.word	0xe000ed00

080045b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b089      	sub	sp, #36	; 0x24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f003 0307 	and.w	r3, r3, #7
 80045c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	f1c3 0307 	rsb	r3, r3, #7
 80045ca:	2b04      	cmp	r3, #4
 80045cc:	bf28      	it	cs
 80045ce:	2304      	movcs	r3, #4
 80045d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	3304      	adds	r3, #4
 80045d6:	2b06      	cmp	r3, #6
 80045d8:	d902      	bls.n	80045e0 <NVIC_EncodePriority+0x30>
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	3b03      	subs	r3, #3
 80045de:	e000      	b.n	80045e2 <NVIC_EncodePriority+0x32>
 80045e0:	2300      	movs	r3, #0
 80045e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045e4:	f04f 32ff 	mov.w	r2, #4294967295
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	fa02 f303 	lsl.w	r3, r2, r3
 80045ee:	43da      	mvns	r2, r3
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	401a      	ands	r2, r3
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045f8:	f04f 31ff 	mov.w	r1, #4294967295
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004602:	43d9      	mvns	r1, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004608:	4313      	orrs	r3, r2
         );
}
 800460a:	4618      	mov	r0, r3
 800460c:	3724      	adds	r7, #36	; 0x24
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
	...

08004618 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3b01      	subs	r3, #1
 8004624:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004628:	d301      	bcc.n	800462e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800462a:	2301      	movs	r3, #1
 800462c:	e00f      	b.n	800464e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800462e:	4a0a      	ldr	r2, [pc, #40]	; (8004658 <SysTick_Config+0x40>)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	3b01      	subs	r3, #1
 8004634:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004636:	210f      	movs	r1, #15
 8004638:	f04f 30ff 	mov.w	r0, #4294967295
 800463c:	f7ff ff8e 	bl	800455c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004640:	4b05      	ldr	r3, [pc, #20]	; (8004658 <SysTick_Config+0x40>)
 8004642:	2200      	movs	r2, #0
 8004644:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004646:	4b04      	ldr	r3, [pc, #16]	; (8004658 <SysTick_Config+0x40>)
 8004648:	2207      	movs	r2, #7
 800464a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3708      	adds	r7, #8
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	e000e010 	.word	0xe000e010

0800465c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f7ff ff29 	bl	80044bc <__NVIC_SetPriorityGrouping>
}
 800466a:	bf00      	nop
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b086      	sub	sp, #24
 8004676:	af00      	add	r7, sp, #0
 8004678:	4603      	mov	r3, r0
 800467a:	60b9      	str	r1, [r7, #8]
 800467c:	607a      	str	r2, [r7, #4]
 800467e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004680:	2300      	movs	r3, #0
 8004682:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004684:	f7ff ff3e 	bl	8004504 <__NVIC_GetPriorityGrouping>
 8004688:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	68b9      	ldr	r1, [r7, #8]
 800468e:	6978      	ldr	r0, [r7, #20]
 8004690:	f7ff ff8e 	bl	80045b0 <NVIC_EncodePriority>
 8004694:	4602      	mov	r2, r0
 8004696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800469a:	4611      	mov	r1, r2
 800469c:	4618      	mov	r0, r3
 800469e:	f7ff ff5d 	bl	800455c <__NVIC_SetPriority>
}
 80046a2:	bf00      	nop
 80046a4:	3718      	adds	r7, #24
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}

080046aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046aa:	b580      	push	{r7, lr}
 80046ac:	b082      	sub	sp, #8
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	4603      	mov	r3, r0
 80046b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7ff ff31 	bl	8004520 <__NVIC_EnableIRQ>
}
 80046be:	bf00      	nop
 80046c0:	3708      	adds	r7, #8
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b082      	sub	sp, #8
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f7ff ffa2 	bl	8004618 <SysTick_Config>
 80046d4:	4603      	mov	r3, r0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80046de:	b580      	push	{r7, lr}
 80046e0:	b082      	sub	sp, #8
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e014      	b.n	800471a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	791b      	ldrb	r3, [r3, #4]
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d105      	bne.n	8004706 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7fd fd8b 	bl	800221c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2202      	movs	r2, #2
 800470a:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3708      	adds	r7, #8
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b084      	sub	sp, #16
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
 800472a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	73fb      	strb	r3, [r7, #15]
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6819      	ldr	r1, [r3, #0]
 8004736:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	fa02 f303 	lsl.w	r3, r2, r3
 8004740:	43da      	mvns	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	400a      	ands	r2, r1
 8004748:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6819      	ldr	r1, [r3, #0]
 8004750:	2201      	movs	r2, #1
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	fa02 f303 	lsl.w	r3, r2, r3
 8004758:	43da      	mvns	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	400a      	ands	r2, r1
 8004760:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10f      	bne.n	8004788 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	4618      	mov	r0, r3
 800476e:	f000 fae0 	bl	8004d32 <HAL_DMA_Abort>
 8004772:	4603      	mov	r3, r0
 8004774:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	e00e      	b.n	80047a6 <HAL_DAC_Stop_DMA+0x84>
  /* For all products including channel 2U */
  /* DAC channel 2 is available on top of DAC channel 1U */
  else /* Channel2 is used */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	4618      	mov	r0, r3
 800478e:	f000 fad0 	bl	8004d32 <HAL_DMA_Abort>
 8004792:	4603      	mov	r3, r0
 8004794:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80047a4:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 80047a6:	7bfb      	ldrb	r3, [r7, #15]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d003      	beq.n	80047b4 <HAL_DAC_Stop_DMA+0x92>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2204      	movs	r2, #4
 80047b0:	711a      	strb	r2, [r3, #4]
 80047b2:	e002      	b.n	80047ba <HAL_DAC_Stop_DMA+0x98>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	711a      	strb	r2, [r3, #4]
  }
  
  /* Return function status */
  return status;
 80047ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
 8004820:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8004822:	2300      	movs	r3, #0
 8004824:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	795b      	ldrb	r3, [r3, #5]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d101      	bne.n	8004832 <HAL_DAC_Start_DMA+0x1e>
 800482e:	2302      	movs	r3, #2
 8004830:	e08e      	b.n	8004950 <HAL_DAC_Start_DMA+0x13c>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2201      	movs	r2, #1
 8004836:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2202      	movs	r2, #2
 800483c:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d12a      	bne.n	800489a <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	4a43      	ldr	r2, [pc, #268]	; (8004958 <HAL_DAC_Start_DMA+0x144>)
 800484a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	4a42      	ldr	r2, [pc, #264]	; (800495c <HAL_DAC_Start_DMA+0x148>)
 8004852:	62da      	str	r2, [r3, #44]	; 0x2c
      
    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	4a41      	ldr	r2, [pc, #260]	; (8004960 <HAL_DAC_Start_DMA+0x14c>)
 800485a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800486a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1U */
    switch(Alignment)
 800486c:	6a3b      	ldr	r3, [r7, #32]
 800486e:	2b04      	cmp	r3, #4
 8004870:	d009      	beq.n	8004886 <HAL_DAC_Start_DMA+0x72>
 8004872:	2b08      	cmp	r3, #8
 8004874:	d00c      	beq.n	8004890 <HAL_DAC_Start_DMA+0x7c>
 8004876:	2b00      	cmp	r3, #0
 8004878:	d000      	beq.n	800487c <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800487a:	e039      	b.n	80048f0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3308      	adds	r3, #8
 8004882:	617b      	str	r3, [r7, #20]
        break;
 8004884:	e034      	b.n	80048f0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	330c      	adds	r3, #12
 800488c:	617b      	str	r3, [r7, #20]
        break;
 800488e:	e02f      	b.n	80048f0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	3310      	adds	r3, #16
 8004896:	617b      	str	r3, [r7, #20]
        break;
 8004898:	e02a      	b.n	80048f0 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	4a31      	ldr	r2, [pc, #196]	; (8004964 <HAL_DAC_Start_DMA+0x150>)
 80048a0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	4a30      	ldr	r2, [pc, #192]	; (8004968 <HAL_DAC_Start_DMA+0x154>)
 80048a8:	62da      	str	r2, [r3, #44]	; 0x2c
       
    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	4a2f      	ldr	r2, [pc, #188]	; (800496c <HAL_DAC_Start_DMA+0x158>)
 80048b0:	631a      	str	r2, [r3, #48]	; 0x30
 
    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80048c0:	601a      	str	r2, [r3, #0]
   
    /* Case of use of channel 2U */
    switch(Alignment)
 80048c2:	6a3b      	ldr	r3, [r7, #32]
 80048c4:	2b04      	cmp	r3, #4
 80048c6:	d009      	beq.n	80048dc <HAL_DAC_Start_DMA+0xc8>
 80048c8:	2b08      	cmp	r3, #8
 80048ca:	d00c      	beq.n	80048e6 <HAL_DAC_Start_DMA+0xd2>
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d000      	beq.n	80048d2 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80048d0:	e00e      	b.n	80048f0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	3314      	adds	r3, #20
 80048d8:	617b      	str	r3, [r7, #20]
        break;
 80048da:	e009      	b.n	80048f0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	3318      	adds	r3, #24
 80048e2:	617b      	str	r3, [r7, #20]
        break;
 80048e4:	e004      	b.n	80048f0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	331c      	adds	r3, #28
 80048ec:	617b      	str	r3, [r7, #20]
        break;
 80048ee:	bf00      	nop
    }
  }
 
  /* Enable the DMA Channel */
  if(Channel == DAC_CHANNEL_1)
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d10f      	bne.n	8004916 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004904:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6898      	ldr	r0, [r3, #8]
 800490a:	6879      	ldr	r1, [r7, #4]
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	f000 f9b0 	bl	8004c74 <HAL_DMA_Start_IT>
 8004914:	e00e      	b.n	8004934 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004924:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	68d8      	ldr	r0, [r3, #12]
 800492a:	6879      	ldr	r1, [r7, #4]
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	697a      	ldr	r2, [r7, #20]
 8004930:	f000 f9a0 	bl	8004c74 <HAL_DMA_Start_IT>
  }
 
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	715a      	strb	r2, [r3, #5]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	6819      	ldr	r1, [r3, #0]
 8004940:	2201      	movs	r2, #1
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	409a      	lsls	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	430a      	orrs	r2, r1
 800494c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	08004b0f 	.word	0x08004b0f
 800495c:	08004b31 	.word	0x08004b31
 8004960:	08004b4d 	.word	0x08004b4d
 8004964:	08004b7b 	.word	0x08004b7b
 8004968:	08004b9d 	.word	0x08004b9d
 800496c:	08004bb9 	.word	0x08004bb9

08004970 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(struct __DAC_HandleTypeDef* hdac)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004982:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004986:	d120      	bne.n	80049ca <HAL_DAC_IRQHandler+0x5a>
  { 
    /* Check underrun flag of DAC channel 1U */
    if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004992:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004996:	d118      	bne.n	80049ca <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2204      	movs	r2, #4
 800499c:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	f043 0201 	orr.w	r2, r3, #1
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	611a      	str	r2, [r3, #16]
          
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049b2:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049c2:	601a      	str	r2, [r3, #0]
    
      /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7ff ff1b 	bl	8004800 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif
    }
  }
  
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049d8:	d120      	bne.n	8004a1c <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049e8:	d118      	bne.n	8004a1c <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2204      	movs	r2, #4
 80049ee:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	f043 0202 	orr.w	r2, r3, #2
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	611a      	str	r2, [r3, #16]
    
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004a04:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004a14:	601a      	str	r2, [r3, #0]
   
      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 f86f 	bl	8004afa <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif
    }
  }
}
 8004a1c:	bf00      	nop
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8004a30:	2300      	movs	r3, #0
 8004a32:	617b      	str	r3, [r7, #20]
 8004a34:	2300      	movs	r3, #0
 8004a36:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	795b      	ldrb	r3, [r3, #5]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d101      	bne.n	8004a44 <HAL_DAC_ConfigChannel+0x20>
 8004a40:	2302      	movs	r3, #2
 8004a42:	e036      	b.n	8004ab2 <HAL_DAC_ConfigChannel+0x8e>
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2201      	movs	r2, #1
 8004a48:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004a58:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a62:	43db      	mvns	r3, r3
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	4013      	ands	r3, r2
 8004a68:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	6819      	ldr	r1, [r3, #0]
 8004a92:	22c0      	movs	r2, #192	; 0xc0
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9a:	43da      	mvns	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	400a      	ands	r2, r1
 8004aa2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	371c      	adds	r7, #28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8004abe:	b480      	push	{r7}
 8004ac0:	b083      	sub	sp, #12
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004ac6:	bf00      	nop
 8004ac8:	370c      	adds	r7, #12
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr

08004ad2 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b083      	sub	sp, #12
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004ada:	bf00      	nop
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b083      	sub	sp, #12
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004aee:	bf00      	nop
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004afa:	b480      	push	{r7}
 8004afc:	b083      	sub	sp, #12
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8004b02:	bf00      	nop
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr

08004b0e <DAC_DMAConvCpltCh1>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8004b0e:	b580      	push	{r7, lr}
 8004b10:	b084      	sub	sp, #16
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f7ff fe51 	bl	80047c4 <HAL_DAC_ConvCpltCallbackCh1>
#endif 
  
  hdac->State= HAL_DAC_STATE_READY;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2201      	movs	r2, #1
 8004b26:	711a      	strb	r2, [r3, #4]
}
 8004b28:	bf00      	nop
 8004b2a:	3710      	adds	r7, #16
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <DAC_DMAHalfConvCpltCh1>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3c:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f7ff fe4a 	bl	80047d8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif
}
 8004b44:	bf00      	nop
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b58:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	f043 0204 	orr.w	r2, r3, #4
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8004b66:	68f8      	ldr	r0, [r7, #12]
 8004b68:	f7ff fe40 	bl	80047ec <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	711a      	strb	r2, [r3, #4]
}
 8004b72:	bf00      	nop
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b084      	sub	sp, #16
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b86:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8004b88:	68f8      	ldr	r0, [r7, #12]
 8004b8a:	f7ff ff98 	bl	8004abe <HAL_DACEx_ConvCpltCallbackCh2>
#endif
  
  hdac->State= HAL_DAC_STATE_READY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2201      	movs	r2, #1
 8004b92:	711a      	strb	r2, [r3, #4]
}
 8004b94:	bf00      	nop
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba8:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f7ff ff91 	bl	8004ad2 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif
}
 8004bb0:	bf00      	nop
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc4:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	f043 0204 	orr.w	r2, r3, #4
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else 
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f7ff ff87 	bl	8004ae6 <HAL_DACEx_ErrorCallbackCh2>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	711a      	strb	r2, [r3, #4]
}
 8004bde:	bf00      	nop
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b084      	sub	sp, #16
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d101      	bne.n	8004bfc <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e037      	b.n	8004c6c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2202      	movs	r2, #2
 8004c00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004c12:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004c16:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004c20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	69db      	ldr	r3, [r3, #28]
 8004c3e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f97a 	bl	8004f48 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}  
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3710      	adds	r7, #16
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
 8004c80:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8004c82:	2300      	movs	r3, #0
 8004c84:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d101      	bne.n	8004c94 <HAL_DMA_Start_IT+0x20>
 8004c90:	2302      	movs	r3, #2
 8004c92:	e04a      	b.n	8004d2a <HAL_DMA_Start_IT+0xb6>
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d13a      	bne.n	8004d1c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2202      	movs	r2, #2
 8004caa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0201 	bic.w	r2, r2, #1
 8004cc2:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	68b9      	ldr	r1, [r7, #8]
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 f90d 	bl	8004eea <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d008      	beq.n	8004cea <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f042 020e 	orr.w	r2, r2, #14
 8004ce6:	601a      	str	r2, [r3, #0]
 8004ce8:	e00f      	b.n	8004d0a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 020a 	orr.w	r2, r2, #10
 8004cf8:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 0204 	bic.w	r2, r2, #4
 8004d08:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f042 0201 	orr.w	r2, r2, #1
 8004d18:	601a      	str	r2, [r3, #0]
 8004d1a:	e005      	b.n	8004d28 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004d24:	2302      	movs	r3, #2
 8004d26:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8004d28:	7dfb      	ldrb	r3, [r7, #23]
} 
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3718      	adds	r7, #24
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b083      	sub	sp, #12
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d008      	beq.n	8004d56 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2204      	movs	r2, #4
 8004d48:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e020      	b.n	8004d98 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f022 020e 	bic.w	r2, r2, #14
 8004d64:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0201 	bic.w	r2, r2, #1
 8004d74:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d7e:	2101      	movs	r1, #1
 8004d80:	fa01 f202 	lsl.w	r2, r1, r2
 8004d84:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc0:	2204      	movs	r2, #4
 8004dc2:	409a      	lsls	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d024      	beq.n	8004e16 <HAL_DMA_IRQHandler+0x72>
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	f003 0304 	and.w	r3, r3, #4
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d01f      	beq.n	8004e16 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0320 	and.w	r3, r3, #32
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d107      	bne.n	8004df4 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f022 0204 	bic.w	r2, r2, #4
 8004df2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfc:	2104      	movs	r1, #4
 8004dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8004e02:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d06a      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004e14:	e065      	b.n	8004ee2 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	409a      	lsls	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	4013      	ands	r3, r2
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d02c      	beq.n	8004e80 <HAL_DMA_IRQHandler+0xdc>
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d027      	beq.n	8004e80 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0320 	and.w	r3, r3, #32
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10b      	bne.n	8004e56 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 020a 	bic.w	r2, r2, #10
 8004e4c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e5e:	2102      	movs	r1, #2
 8004e60:	fa01 f202 	lsl.w	r2, r1, r2
 8004e64:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d035      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004e7e:	e030      	b.n	8004ee2 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e84:	2208      	movs	r2, #8
 8004e86:	409a      	lsls	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d028      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x13e>
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f003 0308 	and.w	r3, r3, #8
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d023      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 020e 	bic.w	r2, r2, #14
 8004ea8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eb2:	2101      	movs	r1, #1
 8004eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8004eb8:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d004      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	4798      	blx	r3
    }
  }
}  
 8004ee0:	e7ff      	b.n	8004ee2 <HAL_DMA_IRQHandler+0x13e>
 8004ee2:	bf00      	nop
 8004ee4:	3710      	adds	r7, #16
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004eea:	b480      	push	{r7}
 8004eec:	b085      	sub	sp, #20
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	60f8      	str	r0, [r7, #12]
 8004ef2:	60b9      	str	r1, [r7, #8]
 8004ef4:	607a      	str	r2, [r7, #4]
 8004ef6:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f00:	2101      	movs	r1, #1
 8004f02:	fa01 f202 	lsl.w	r2, r1, r2
 8004f06:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	683a      	ldr	r2, [r7, #0]
 8004f0e:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	2b10      	cmp	r3, #16
 8004f16:	d108      	bne.n	8004f2a <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68ba      	ldr	r2, [r7, #8]
 8004f26:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004f28:	e007      	b.n	8004f3a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	60da      	str	r2, [r3, #12]
}
 8004f3a:	bf00      	nop
 8004f3c:	3714      	adds	r7, #20
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
	...

08004f48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	461a      	mov	r2, r3
 8004f56:	4b14      	ldr	r3, [pc, #80]	; (8004fa8 <DMA_CalcBaseAndBitshift+0x60>)
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d80f      	bhi.n	8004f7c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	461a      	mov	r2, r3
 8004f62:	4b12      	ldr	r3, [pc, #72]	; (8004fac <DMA_CalcBaseAndBitshift+0x64>)
 8004f64:	4413      	add	r3, r2
 8004f66:	4a12      	ldr	r2, [pc, #72]	; (8004fb0 <DMA_CalcBaseAndBitshift+0x68>)
 8004f68:	fba2 2303 	umull	r2, r3, r2, r3
 8004f6c:	091b      	lsrs	r3, r3, #4
 8004f6e:	009a      	lsls	r2, r3, #2
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a0f      	ldr	r2, [pc, #60]	; (8004fb4 <DMA_CalcBaseAndBitshift+0x6c>)
 8004f78:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8004f7a:	e00e      	b.n	8004f9a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	461a      	mov	r2, r3
 8004f82:	4b0d      	ldr	r3, [pc, #52]	; (8004fb8 <DMA_CalcBaseAndBitshift+0x70>)
 8004f84:	4413      	add	r3, r2
 8004f86:	4a0a      	ldr	r2, [pc, #40]	; (8004fb0 <DMA_CalcBaseAndBitshift+0x68>)
 8004f88:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8c:	091b      	lsrs	r3, r3, #4
 8004f8e:	009a      	lsls	r2, r3, #2
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a09      	ldr	r2, [pc, #36]	; (8004fbc <DMA_CalcBaseAndBitshift+0x74>)
 8004f98:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	40020407 	.word	0x40020407
 8004fac:	bffdfff8 	.word	0xbffdfff8
 8004fb0:	cccccccd 	.word	0xcccccccd
 8004fb4:	40020000 	.word	0x40020000
 8004fb8:	bffdfbf8 	.word	0xbffdfbf8
 8004fbc:	40020400 	.word	0x40020400

08004fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b087      	sub	sp, #28
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004fce:	e160      	b.n	8005292 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	2101      	movs	r1, #1
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fdc:	4013      	ands	r3, r2
 8004fde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 8152 	beq.w	800528c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d00b      	beq.n	8005008 <HAL_GPIO_Init+0x48>
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d007      	beq.n	8005008 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ffc:	2b11      	cmp	r3, #17
 8004ffe:	d003      	beq.n	8005008 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2b12      	cmp	r3, #18
 8005006:	d130      	bne.n	800506a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	2203      	movs	r2, #3
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	43db      	mvns	r3, r3
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	4013      	ands	r3, r2
 800501e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	68da      	ldr	r2, [r3, #12]
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	005b      	lsls	r3, r3, #1
 8005028:	fa02 f303 	lsl.w	r3, r2, r3
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	4313      	orrs	r3, r2
 8005030:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800503e:	2201      	movs	r2, #1
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	fa02 f303 	lsl.w	r3, r2, r3
 8005046:	43db      	mvns	r3, r3
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	4013      	ands	r3, r2
 800504c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	091b      	lsrs	r3, r3, #4
 8005054:	f003 0201 	and.w	r2, r3, #1
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	fa02 f303 	lsl.w	r3, r2, r3
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	4313      	orrs	r3, r2
 8005062:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	693a      	ldr	r2, [r7, #16]
 8005068:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	005b      	lsls	r3, r3, #1
 8005074:	2203      	movs	r2, #3
 8005076:	fa02 f303 	lsl.w	r3, r2, r3
 800507a:	43db      	mvns	r3, r3
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	4013      	ands	r3, r2
 8005080:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	689a      	ldr	r2, [r3, #8]
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	005b      	lsls	r3, r3, #1
 800508a:	fa02 f303 	lsl.w	r3, r2, r3
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	4313      	orrs	r3, r2
 8005092:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	693a      	ldr	r2, [r7, #16]
 8005098:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d003      	beq.n	80050aa <HAL_GPIO_Init+0xea>
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	2b12      	cmp	r3, #18
 80050a8:	d123      	bne.n	80050f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	08da      	lsrs	r2, r3, #3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	3208      	adds	r2, #8
 80050b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	f003 0307 	and.w	r3, r3, #7
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	220f      	movs	r2, #15
 80050c2:	fa02 f303 	lsl.w	r3, r2, r3
 80050c6:	43db      	mvns	r3, r3
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	4013      	ands	r3, r2
 80050cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	691a      	ldr	r2, [r3, #16]
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	fa02 f303 	lsl.w	r3, r2, r3
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	08da      	lsrs	r2, r3, #3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	3208      	adds	r2, #8
 80050ec:	6939      	ldr	r1, [r7, #16]
 80050ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	005b      	lsls	r3, r3, #1
 80050fc:	2203      	movs	r2, #3
 80050fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005102:	43db      	mvns	r3, r3
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4013      	ands	r3, r2
 8005108:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f003 0203 	and.w	r2, r3, #3
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	fa02 f303 	lsl.w	r3, r2, r3
 800511a:	693a      	ldr	r2, [r7, #16]
 800511c:	4313      	orrs	r3, r2
 800511e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	693a      	ldr	r2, [r7, #16]
 8005124:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800512e:	2b00      	cmp	r3, #0
 8005130:	f000 80ac 	beq.w	800528c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005134:	4b5e      	ldr	r3, [pc, #376]	; (80052b0 <HAL_GPIO_Init+0x2f0>)
 8005136:	699b      	ldr	r3, [r3, #24]
 8005138:	4a5d      	ldr	r2, [pc, #372]	; (80052b0 <HAL_GPIO_Init+0x2f0>)
 800513a:	f043 0301 	orr.w	r3, r3, #1
 800513e:	6193      	str	r3, [r2, #24]
 8005140:	4b5b      	ldr	r3, [pc, #364]	; (80052b0 <HAL_GPIO_Init+0x2f0>)
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	f003 0301 	and.w	r3, r3, #1
 8005148:	60bb      	str	r3, [r7, #8]
 800514a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800514c:	4a59      	ldr	r2, [pc, #356]	; (80052b4 <HAL_GPIO_Init+0x2f4>)
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	089b      	lsrs	r3, r3, #2
 8005152:	3302      	adds	r3, #2
 8005154:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005158:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f003 0303 	and.w	r3, r3, #3
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	220f      	movs	r2, #15
 8005164:	fa02 f303 	lsl.w	r3, r2, r3
 8005168:	43db      	mvns	r3, r3
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	4013      	ands	r3, r2
 800516e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005176:	d025      	beq.n	80051c4 <HAL_GPIO_Init+0x204>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a4f      	ldr	r2, [pc, #316]	; (80052b8 <HAL_GPIO_Init+0x2f8>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d01f      	beq.n	80051c0 <HAL_GPIO_Init+0x200>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a4e      	ldr	r2, [pc, #312]	; (80052bc <HAL_GPIO_Init+0x2fc>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d019      	beq.n	80051bc <HAL_GPIO_Init+0x1fc>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a4d      	ldr	r2, [pc, #308]	; (80052c0 <HAL_GPIO_Init+0x300>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d013      	beq.n	80051b8 <HAL_GPIO_Init+0x1f8>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a4c      	ldr	r2, [pc, #304]	; (80052c4 <HAL_GPIO_Init+0x304>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d00d      	beq.n	80051b4 <HAL_GPIO_Init+0x1f4>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a4b      	ldr	r2, [pc, #300]	; (80052c8 <HAL_GPIO_Init+0x308>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d007      	beq.n	80051b0 <HAL_GPIO_Init+0x1f0>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a4a      	ldr	r2, [pc, #296]	; (80052cc <HAL_GPIO_Init+0x30c>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d101      	bne.n	80051ac <HAL_GPIO_Init+0x1ec>
 80051a8:	2306      	movs	r3, #6
 80051aa:	e00c      	b.n	80051c6 <HAL_GPIO_Init+0x206>
 80051ac:	2307      	movs	r3, #7
 80051ae:	e00a      	b.n	80051c6 <HAL_GPIO_Init+0x206>
 80051b0:	2305      	movs	r3, #5
 80051b2:	e008      	b.n	80051c6 <HAL_GPIO_Init+0x206>
 80051b4:	2304      	movs	r3, #4
 80051b6:	e006      	b.n	80051c6 <HAL_GPIO_Init+0x206>
 80051b8:	2303      	movs	r3, #3
 80051ba:	e004      	b.n	80051c6 <HAL_GPIO_Init+0x206>
 80051bc:	2302      	movs	r3, #2
 80051be:	e002      	b.n	80051c6 <HAL_GPIO_Init+0x206>
 80051c0:	2301      	movs	r3, #1
 80051c2:	e000      	b.n	80051c6 <HAL_GPIO_Init+0x206>
 80051c4:	2300      	movs	r3, #0
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	f002 0203 	and.w	r2, r2, #3
 80051cc:	0092      	lsls	r2, r2, #2
 80051ce:	4093      	lsls	r3, r2
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80051d6:	4937      	ldr	r1, [pc, #220]	; (80052b4 <HAL_GPIO_Init+0x2f4>)
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	089b      	lsrs	r3, r3, #2
 80051dc:	3302      	adds	r3, #2
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051e4:	4b3a      	ldr	r3, [pc, #232]	; (80052d0 <HAL_GPIO_Init+0x310>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	43db      	mvns	r3, r3
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	4013      	ands	r3, r2
 80051f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d003      	beq.n	8005208 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	4313      	orrs	r3, r2
 8005206:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005208:	4a31      	ldr	r2, [pc, #196]	; (80052d0 <HAL_GPIO_Init+0x310>)
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800520e:	4b30      	ldr	r3, [pc, #192]	; (80052d0 <HAL_GPIO_Init+0x310>)
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	43db      	mvns	r3, r3
 8005218:	693a      	ldr	r2, [r7, #16]
 800521a:	4013      	ands	r3, r2
 800521c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d003      	beq.n	8005232 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800522a:	693a      	ldr	r2, [r7, #16]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	4313      	orrs	r3, r2
 8005230:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005232:	4a27      	ldr	r2, [pc, #156]	; (80052d0 <HAL_GPIO_Init+0x310>)
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005238:	4b25      	ldr	r3, [pc, #148]	; (80052d0 <HAL_GPIO_Init+0x310>)
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	43db      	mvns	r3, r3
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	4013      	ands	r3, r2
 8005246:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d003      	beq.n	800525c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	4313      	orrs	r3, r2
 800525a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800525c:	4a1c      	ldr	r2, [pc, #112]	; (80052d0 <HAL_GPIO_Init+0x310>)
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005262:	4b1b      	ldr	r3, [pc, #108]	; (80052d0 <HAL_GPIO_Init+0x310>)
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	43db      	mvns	r3, r3
 800526c:	693a      	ldr	r2, [r7, #16]
 800526e:	4013      	ands	r3, r2
 8005270:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d003      	beq.n	8005286 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	4313      	orrs	r3, r2
 8005284:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005286:	4a12      	ldr	r2, [pc, #72]	; (80052d0 <HAL_GPIO_Init+0x310>)
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	3301      	adds	r3, #1
 8005290:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	fa22 f303 	lsr.w	r3, r2, r3
 800529c:	2b00      	cmp	r3, #0
 800529e:	f47f ae97 	bne.w	8004fd0 <HAL_GPIO_Init+0x10>
  }
}
 80052a2:	bf00      	nop
 80052a4:	371c      	adds	r7, #28
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	40021000 	.word	0x40021000
 80052b4:	40010000 	.word	0x40010000
 80052b8:	48000400 	.word	0x48000400
 80052bc:	48000800 	.word	0x48000800
 80052c0:	48000c00 	.word	0x48000c00
 80052c4:	48001000 	.word	0x48001000
 80052c8:	48001400 	.word	0x48001400
 80052cc:	48001800 	.word	0x48001800
 80052d0:	40010400 	.word	0x40010400

080052d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	460b      	mov	r3, r1
 80052de:	807b      	strh	r3, [r7, #2]
 80052e0:	4613      	mov	r3, r2
 80052e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052e4:	787b      	ldrb	r3, [r7, #1]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80052ea:	887a      	ldrh	r2, [r7, #2]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80052f0:	e002      	b.n	80052f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80052f2:	887a      	ldrh	r2, [r7, #2]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80052f8:	bf00      	nop
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800530a:	af00      	add	r7, sp, #0
 800530c:	1d3b      	adds	r3, r7, #4
 800530e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005310:	1d3b      	adds	r3, r7, #4
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d102      	bne.n	800531e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	f000 bf01 	b.w	8006120 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800531e:	1d3b      	adds	r3, r7, #4
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	2b00      	cmp	r3, #0
 800532a:	f000 8160 	beq.w	80055ee <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800532e:	4bae      	ldr	r3, [pc, #696]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f003 030c 	and.w	r3, r3, #12
 8005336:	2b04      	cmp	r3, #4
 8005338:	d00c      	beq.n	8005354 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800533a:	4bab      	ldr	r3, [pc, #684]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f003 030c 	and.w	r3, r3, #12
 8005342:	2b08      	cmp	r3, #8
 8005344:	d159      	bne.n	80053fa <HAL_RCC_OscConfig+0xf6>
 8005346:	4ba8      	ldr	r3, [pc, #672]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800534e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005352:	d152      	bne.n	80053fa <HAL_RCC_OscConfig+0xf6>
 8005354:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005358:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800535c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005360:	fa93 f3a3 	rbit	r3, r3
 8005364:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005368:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800536c:	fab3 f383 	clz	r3, r3
 8005370:	b2db      	uxtb	r3, r3
 8005372:	095b      	lsrs	r3, r3, #5
 8005374:	b2db      	uxtb	r3, r3
 8005376:	f043 0301 	orr.w	r3, r3, #1
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b01      	cmp	r3, #1
 800537e:	d102      	bne.n	8005386 <HAL_RCC_OscConfig+0x82>
 8005380:	4b99      	ldr	r3, [pc, #612]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	e015      	b.n	80053b2 <HAL_RCC_OscConfig+0xae>
 8005386:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800538a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800538e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8005392:	fa93 f3a3 	rbit	r3, r3
 8005396:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800539a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800539e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80053a2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80053a6:	fa93 f3a3 	rbit	r3, r3
 80053aa:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80053ae:	4b8e      	ldr	r3, [pc, #568]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 80053b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80053b6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80053ba:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80053be:	fa92 f2a2 	rbit	r2, r2
 80053c2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80053c6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80053ca:	fab2 f282 	clz	r2, r2
 80053ce:	b2d2      	uxtb	r2, r2
 80053d0:	f042 0220 	orr.w	r2, r2, #32
 80053d4:	b2d2      	uxtb	r2, r2
 80053d6:	f002 021f 	and.w	r2, r2, #31
 80053da:	2101      	movs	r1, #1
 80053dc:	fa01 f202 	lsl.w	r2, r1, r2
 80053e0:	4013      	ands	r3, r2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	f000 8102 	beq.w	80055ec <HAL_RCC_OscConfig+0x2e8>
 80053e8:	1d3b      	adds	r3, r7, #4
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	f040 80fc 	bne.w	80055ec <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	f000 be93 	b.w	8006120 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053fa:	1d3b      	adds	r3, r7, #4
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005404:	d106      	bne.n	8005414 <HAL_RCC_OscConfig+0x110>
 8005406:	4b78      	ldr	r3, [pc, #480]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a77      	ldr	r2, [pc, #476]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 800540c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005410:	6013      	str	r3, [r2, #0]
 8005412:	e030      	b.n	8005476 <HAL_RCC_OscConfig+0x172>
 8005414:	1d3b      	adds	r3, r7, #4
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10c      	bne.n	8005438 <HAL_RCC_OscConfig+0x134>
 800541e:	4b72      	ldr	r3, [pc, #456]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a71      	ldr	r2, [pc, #452]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005424:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005428:	6013      	str	r3, [r2, #0]
 800542a:	4b6f      	ldr	r3, [pc, #444]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a6e      	ldr	r2, [pc, #440]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005430:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005434:	6013      	str	r3, [r2, #0]
 8005436:	e01e      	b.n	8005476 <HAL_RCC_OscConfig+0x172>
 8005438:	1d3b      	adds	r3, r7, #4
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005442:	d10c      	bne.n	800545e <HAL_RCC_OscConfig+0x15a>
 8005444:	4b68      	ldr	r3, [pc, #416]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a67      	ldr	r2, [pc, #412]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 800544a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800544e:	6013      	str	r3, [r2, #0]
 8005450:	4b65      	ldr	r3, [pc, #404]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a64      	ldr	r2, [pc, #400]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005456:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800545a:	6013      	str	r3, [r2, #0]
 800545c:	e00b      	b.n	8005476 <HAL_RCC_OscConfig+0x172>
 800545e:	4b62      	ldr	r3, [pc, #392]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a61      	ldr	r2, [pc, #388]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005464:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	4b5f      	ldr	r3, [pc, #380]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a5e      	ldr	r2, [pc, #376]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005470:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005474:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005476:	1d3b      	adds	r3, r7, #4
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d059      	beq.n	8005534 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005480:	f7fd f942 	bl	8002708 <HAL_GetTick>
 8005484:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005488:	e00a      	b.n	80054a0 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800548a:	f7fd f93d 	bl	8002708 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	2b64      	cmp	r3, #100	; 0x64
 8005498:	d902      	bls.n	80054a0 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	f000 be40 	b.w	8006120 <HAL_RCC_OscConfig+0xe1c>
 80054a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054a4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80054ac:	fa93 f3a3 	rbit	r3, r3
 80054b0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80054b4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054b8:	fab3 f383 	clz	r3, r3
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	095b      	lsrs	r3, r3, #5
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	f043 0301 	orr.w	r3, r3, #1
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d102      	bne.n	80054d2 <HAL_RCC_OscConfig+0x1ce>
 80054cc:	4b46      	ldr	r3, [pc, #280]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	e015      	b.n	80054fe <HAL_RCC_OscConfig+0x1fa>
 80054d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054d6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054da:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80054de:	fa93 f3a3 	rbit	r3, r3
 80054e2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80054e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054ea:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80054ee:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80054f2:	fa93 f3a3 	rbit	r3, r3
 80054f6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80054fa:	4b3b      	ldr	r3, [pc, #236]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 80054fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005502:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8005506:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800550a:	fa92 f2a2 	rbit	r2, r2
 800550e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8005512:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005516:	fab2 f282 	clz	r2, r2
 800551a:	b2d2      	uxtb	r2, r2
 800551c:	f042 0220 	orr.w	r2, r2, #32
 8005520:	b2d2      	uxtb	r2, r2
 8005522:	f002 021f 	and.w	r2, r2, #31
 8005526:	2101      	movs	r1, #1
 8005528:	fa01 f202 	lsl.w	r2, r1, r2
 800552c:	4013      	ands	r3, r2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d0ab      	beq.n	800548a <HAL_RCC_OscConfig+0x186>
 8005532:	e05c      	b.n	80055ee <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005534:	f7fd f8e8 	bl	8002708 <HAL_GetTick>
 8005538:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800553c:	e00a      	b.n	8005554 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800553e:	f7fd f8e3 	bl	8002708 <HAL_GetTick>
 8005542:	4602      	mov	r2, r0
 8005544:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	2b64      	cmp	r3, #100	; 0x64
 800554c:	d902      	bls.n	8005554 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	f000 bde6 	b.w	8006120 <HAL_RCC_OscConfig+0xe1c>
 8005554:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005558:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8005560:	fa93 f3a3 	rbit	r3, r3
 8005564:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8005568:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800556c:	fab3 f383 	clz	r3, r3
 8005570:	b2db      	uxtb	r3, r3
 8005572:	095b      	lsrs	r3, r3, #5
 8005574:	b2db      	uxtb	r3, r3
 8005576:	f043 0301 	orr.w	r3, r3, #1
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b01      	cmp	r3, #1
 800557e:	d102      	bne.n	8005586 <HAL_RCC_OscConfig+0x282>
 8005580:	4b19      	ldr	r3, [pc, #100]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	e015      	b.n	80055b2 <HAL_RCC_OscConfig+0x2ae>
 8005586:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800558a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800558e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8005592:	fa93 f3a3 	rbit	r3, r3
 8005596:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800559a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800559e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80055a2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80055a6:	fa93 f3a3 	rbit	r3, r3
 80055aa:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80055ae:	4b0e      	ldr	r3, [pc, #56]	; (80055e8 <HAL_RCC_OscConfig+0x2e4>)
 80055b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80055b6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80055ba:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80055be:	fa92 f2a2 	rbit	r2, r2
 80055c2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80055c6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80055ca:	fab2 f282 	clz	r2, r2
 80055ce:	b2d2      	uxtb	r2, r2
 80055d0:	f042 0220 	orr.w	r2, r2, #32
 80055d4:	b2d2      	uxtb	r2, r2
 80055d6:	f002 021f 	and.w	r2, r2, #31
 80055da:	2101      	movs	r1, #1
 80055dc:	fa01 f202 	lsl.w	r2, r1, r2
 80055e0:	4013      	ands	r3, r2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1ab      	bne.n	800553e <HAL_RCC_OscConfig+0x23a>
 80055e6:	e002      	b.n	80055ee <HAL_RCC_OscConfig+0x2ea>
 80055e8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055ee:	1d3b      	adds	r3, r7, #4
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f000 8170 	beq.w	80058de <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80055fe:	4bd0      	ldr	r3, [pc, #832]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f003 030c 	and.w	r3, r3, #12
 8005606:	2b00      	cmp	r3, #0
 8005608:	d00c      	beq.n	8005624 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800560a:	4bcd      	ldr	r3, [pc, #820]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	f003 030c 	and.w	r3, r3, #12
 8005612:	2b08      	cmp	r3, #8
 8005614:	d16d      	bne.n	80056f2 <HAL_RCC_OscConfig+0x3ee>
 8005616:	4bca      	ldr	r3, [pc, #808]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800561e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005622:	d166      	bne.n	80056f2 <HAL_RCC_OscConfig+0x3ee>
 8005624:	2302      	movs	r3, #2
 8005626:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800562a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800562e:	fa93 f3a3 	rbit	r3, r3
 8005632:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8005636:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800563a:	fab3 f383 	clz	r3, r3
 800563e:	b2db      	uxtb	r3, r3
 8005640:	095b      	lsrs	r3, r3, #5
 8005642:	b2db      	uxtb	r3, r3
 8005644:	f043 0301 	orr.w	r3, r3, #1
 8005648:	b2db      	uxtb	r3, r3
 800564a:	2b01      	cmp	r3, #1
 800564c:	d102      	bne.n	8005654 <HAL_RCC_OscConfig+0x350>
 800564e:	4bbc      	ldr	r3, [pc, #752]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	e013      	b.n	800567c <HAL_RCC_OscConfig+0x378>
 8005654:	2302      	movs	r3, #2
 8005656:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800565a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800565e:	fa93 f3a3 	rbit	r3, r3
 8005662:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8005666:	2302      	movs	r3, #2
 8005668:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800566c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8005670:	fa93 f3a3 	rbit	r3, r3
 8005674:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005678:	4bb1      	ldr	r3, [pc, #708]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	2202      	movs	r2, #2
 800567e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8005682:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8005686:	fa92 f2a2 	rbit	r2, r2
 800568a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 800568e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005692:	fab2 f282 	clz	r2, r2
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	f042 0220 	orr.w	r2, r2, #32
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	f002 021f 	and.w	r2, r2, #31
 80056a2:	2101      	movs	r1, #1
 80056a4:	fa01 f202 	lsl.w	r2, r1, r2
 80056a8:	4013      	ands	r3, r2
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d007      	beq.n	80056be <HAL_RCC_OscConfig+0x3ba>
 80056ae:	1d3b      	adds	r3, r7, #4
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d002      	beq.n	80056be <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	f000 bd31 	b.w	8006120 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056be:	4ba0      	ldr	r3, [pc, #640]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056c6:	1d3b      	adds	r3, r7, #4
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	21f8      	movs	r1, #248	; 0xf8
 80056ce:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d2:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80056d6:	fa91 f1a1 	rbit	r1, r1
 80056da:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80056de:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80056e2:	fab1 f181 	clz	r1, r1
 80056e6:	b2c9      	uxtb	r1, r1
 80056e8:	408b      	lsls	r3, r1
 80056ea:	4995      	ldr	r1, [pc, #596]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056f0:	e0f5      	b.n	80058de <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056f2:	1d3b      	adds	r3, r7, #4
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	f000 8085 	beq.w	8005808 <HAL_RCC_OscConfig+0x504>
 80056fe:	2301      	movs	r3, #1
 8005700:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005704:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8005708:	fa93 f3a3 	rbit	r3, r3
 800570c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8005710:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005714:	fab3 f383 	clz	r3, r3
 8005718:	b2db      	uxtb	r3, r3
 800571a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800571e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	461a      	mov	r2, r3
 8005726:	2301      	movs	r3, #1
 8005728:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800572a:	f7fc ffed 	bl	8002708 <HAL_GetTick>
 800572e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005732:	e00a      	b.n	800574a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005734:	f7fc ffe8 	bl	8002708 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d902      	bls.n	800574a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	f000 bceb 	b.w	8006120 <HAL_RCC_OscConfig+0xe1c>
 800574a:	2302      	movs	r3, #2
 800574c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005750:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8005754:	fa93 f3a3 	rbit	r3, r3
 8005758:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 800575c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005760:	fab3 f383 	clz	r3, r3
 8005764:	b2db      	uxtb	r3, r3
 8005766:	095b      	lsrs	r3, r3, #5
 8005768:	b2db      	uxtb	r3, r3
 800576a:	f043 0301 	orr.w	r3, r3, #1
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b01      	cmp	r3, #1
 8005772:	d102      	bne.n	800577a <HAL_RCC_OscConfig+0x476>
 8005774:	4b72      	ldr	r3, [pc, #456]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	e013      	b.n	80057a2 <HAL_RCC_OscConfig+0x49e>
 800577a:	2302      	movs	r3, #2
 800577c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005780:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8005784:	fa93 f3a3 	rbit	r3, r3
 8005788:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800578c:	2302      	movs	r3, #2
 800578e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005792:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8005796:	fa93 f3a3 	rbit	r3, r3
 800579a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800579e:	4b68      	ldr	r3, [pc, #416]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 80057a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a2:	2202      	movs	r2, #2
 80057a4:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80057a8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80057ac:	fa92 f2a2 	rbit	r2, r2
 80057b0:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80057b4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80057b8:	fab2 f282 	clz	r2, r2
 80057bc:	b2d2      	uxtb	r2, r2
 80057be:	f042 0220 	orr.w	r2, r2, #32
 80057c2:	b2d2      	uxtb	r2, r2
 80057c4:	f002 021f 	and.w	r2, r2, #31
 80057c8:	2101      	movs	r1, #1
 80057ca:	fa01 f202 	lsl.w	r2, r1, r2
 80057ce:	4013      	ands	r3, r2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d0af      	beq.n	8005734 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057d4:	4b5a      	ldr	r3, [pc, #360]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057dc:	1d3b      	adds	r3, r7, #4
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	21f8      	movs	r1, #248	; 0xf8
 80057e4:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e8:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80057ec:	fa91 f1a1 	rbit	r1, r1
 80057f0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80057f4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80057f8:	fab1 f181 	clz	r1, r1
 80057fc:	b2c9      	uxtb	r1, r1
 80057fe:	408b      	lsls	r3, r1
 8005800:	494f      	ldr	r1, [pc, #316]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 8005802:	4313      	orrs	r3, r2
 8005804:	600b      	str	r3, [r1, #0]
 8005806:	e06a      	b.n	80058de <HAL_RCC_OscConfig+0x5da>
 8005808:	2301      	movs	r3, #1
 800580a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800580e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8005812:	fa93 f3a3 	rbit	r3, r3
 8005816:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800581a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800581e:	fab3 f383 	clz	r3, r3
 8005822:	b2db      	uxtb	r3, r3
 8005824:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005828:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	461a      	mov	r2, r3
 8005830:	2300      	movs	r3, #0
 8005832:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005834:	f7fc ff68 	bl	8002708 <HAL_GetTick>
 8005838:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800583c:	e00a      	b.n	8005854 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800583e:	f7fc ff63 	bl	8002708 <HAL_GetTick>
 8005842:	4602      	mov	r2, r0
 8005844:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b02      	cmp	r3, #2
 800584c:	d902      	bls.n	8005854 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	f000 bc66 	b.w	8006120 <HAL_RCC_OscConfig+0xe1c>
 8005854:	2302      	movs	r3, #2
 8005856:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800585a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800585e:	fa93 f3a3 	rbit	r3, r3
 8005862:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8005866:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800586a:	fab3 f383 	clz	r3, r3
 800586e:	b2db      	uxtb	r3, r3
 8005870:	095b      	lsrs	r3, r3, #5
 8005872:	b2db      	uxtb	r3, r3
 8005874:	f043 0301 	orr.w	r3, r3, #1
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b01      	cmp	r3, #1
 800587c:	d102      	bne.n	8005884 <HAL_RCC_OscConfig+0x580>
 800587e:	4b30      	ldr	r3, [pc, #192]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	e013      	b.n	80058ac <HAL_RCC_OscConfig+0x5a8>
 8005884:	2302      	movs	r3, #2
 8005886:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800588a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800588e:	fa93 f3a3 	rbit	r3, r3
 8005892:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005896:	2302      	movs	r3, #2
 8005898:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800589c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80058a0:	fa93 f3a3 	rbit	r3, r3
 80058a4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80058a8:	4b25      	ldr	r3, [pc, #148]	; (8005940 <HAL_RCC_OscConfig+0x63c>)
 80058aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ac:	2202      	movs	r2, #2
 80058ae:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80058b2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80058b6:	fa92 f2a2 	rbit	r2, r2
 80058ba:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80058be:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80058c2:	fab2 f282 	clz	r2, r2
 80058c6:	b2d2      	uxtb	r2, r2
 80058c8:	f042 0220 	orr.w	r2, r2, #32
 80058cc:	b2d2      	uxtb	r2, r2
 80058ce:	f002 021f 	and.w	r2, r2, #31
 80058d2:	2101      	movs	r1, #1
 80058d4:	fa01 f202 	lsl.w	r2, r1, r2
 80058d8:	4013      	ands	r3, r2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1af      	bne.n	800583e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058de:	1d3b      	adds	r3, r7, #4
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0308 	and.w	r3, r3, #8
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 80da 	beq.w	8005aa2 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058ee:	1d3b      	adds	r3, r7, #4
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d069      	beq.n	80059cc <HAL_RCC_OscConfig+0x6c8>
 80058f8:	2301      	movs	r3, #1
 80058fa:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005902:	fa93 f3a3 	rbit	r3, r3
 8005906:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800590a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800590e:	fab3 f383 	clz	r3, r3
 8005912:	b2db      	uxtb	r3, r3
 8005914:	461a      	mov	r2, r3
 8005916:	4b0b      	ldr	r3, [pc, #44]	; (8005944 <HAL_RCC_OscConfig+0x640>)
 8005918:	4413      	add	r3, r2
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	461a      	mov	r2, r3
 800591e:	2301      	movs	r3, #1
 8005920:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005922:	f7fc fef1 	bl	8002708 <HAL_GetTick>
 8005926:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800592a:	e00d      	b.n	8005948 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800592c:	f7fc feec 	bl	8002708 <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d905      	bls.n	8005948 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e3ef      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
 8005940:	40021000 	.word	0x40021000
 8005944:	10908120 	.word	0x10908120
 8005948:	2302      	movs	r3, #2
 800594a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800594e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005952:	fa93 f2a3 	rbit	r2, r3
 8005956:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800595a:	601a      	str	r2, [r3, #0]
 800595c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005960:	2202      	movs	r2, #2
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	fa93 f2a3 	rbit	r2, r3
 800596e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005972:	601a      	str	r2, [r3, #0]
 8005974:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005978:	2202      	movs	r2, #2
 800597a:	601a      	str	r2, [r3, #0]
 800597c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	fa93 f2a3 	rbit	r2, r3
 8005986:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800598a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800598c:	4ba4      	ldr	r3, [pc, #656]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 800598e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005990:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005994:	2102      	movs	r1, #2
 8005996:	6019      	str	r1, [r3, #0]
 8005998:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	fa93 f1a3 	rbit	r1, r3
 80059a2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80059a6:	6019      	str	r1, [r3, #0]
  return result;
 80059a8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	fab3 f383 	clz	r3, r3
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	f003 031f 	and.w	r3, r3, #31
 80059be:	2101      	movs	r1, #1
 80059c0:	fa01 f303 	lsl.w	r3, r1, r3
 80059c4:	4013      	ands	r3, r2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d0b0      	beq.n	800592c <HAL_RCC_OscConfig+0x628>
 80059ca:	e06a      	b.n	8005aa2 <HAL_RCC_OscConfig+0x79e>
 80059cc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80059d0:	2201      	movs	r2, #1
 80059d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059d4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	fa93 f2a3 	rbit	r2, r3
 80059de:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80059e2:	601a      	str	r2, [r3, #0]
  return result;
 80059e4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80059e8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059ea:	fab3 f383 	clz	r3, r3
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	461a      	mov	r2, r3
 80059f2:	4b8c      	ldr	r3, [pc, #560]	; (8005c24 <HAL_RCC_OscConfig+0x920>)
 80059f4:	4413      	add	r3, r2
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	461a      	mov	r2, r3
 80059fa:	2300      	movs	r3, #0
 80059fc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059fe:	f7fc fe83 	bl	8002708 <HAL_GetTick>
 8005a02:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a06:	e009      	b.n	8005a1c <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a08:	f7fc fe7e 	bl	8002708 <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d901      	bls.n	8005a1c <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e381      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
 8005a1c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005a20:	2202      	movs	r2, #2
 8005a22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a24:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	fa93 f2a3 	rbit	r2, r3
 8005a2e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005a32:	601a      	str	r2, [r3, #0]
 8005a34:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005a38:	2202      	movs	r2, #2
 8005a3a:	601a      	str	r2, [r3, #0]
 8005a3c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	fa93 f2a3 	rbit	r2, r3
 8005a46:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005a4a:	601a      	str	r2, [r3, #0]
 8005a4c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005a50:	2202      	movs	r2, #2
 8005a52:	601a      	str	r2, [r3, #0]
 8005a54:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	fa93 f2a3 	rbit	r2, r3
 8005a5e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005a62:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a64:	4b6e      	ldr	r3, [pc, #440]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005a66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a68:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005a6c:	2102      	movs	r1, #2
 8005a6e:	6019      	str	r1, [r3, #0]
 8005a70:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	fa93 f1a3 	rbit	r1, r3
 8005a7a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005a7e:	6019      	str	r1, [r3, #0]
  return result;
 8005a80:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	fab3 f383 	clz	r3, r3
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	f003 031f 	and.w	r3, r3, #31
 8005a96:	2101      	movs	r1, #1
 8005a98:	fa01 f303 	lsl.w	r3, r1, r3
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1b2      	bne.n	8005a08 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005aa2:	1d3b      	adds	r3, r7, #4
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0304 	and.w	r3, r3, #4
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f000 8157 	beq.w	8005d60 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ab8:	4b59      	ldr	r3, [pc, #356]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005aba:	69db      	ldr	r3, [r3, #28]
 8005abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d112      	bne.n	8005aea <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ac4:	4b56      	ldr	r3, [pc, #344]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005ac6:	69db      	ldr	r3, [r3, #28]
 8005ac8:	4a55      	ldr	r2, [pc, #340]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005aca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ace:	61d3      	str	r3, [r2, #28]
 8005ad0:	4b53      	ldr	r3, [pc, #332]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005ad2:	69db      	ldr	r3, [r3, #28]
 8005ad4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005ad8:	f107 030c 	add.w	r3, r7, #12
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	f107 030c 	add.w	r3, r7, #12
 8005ae2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aea:	4b4f      	ldr	r3, [pc, #316]	; (8005c28 <HAL_RCC_OscConfig+0x924>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d11a      	bne.n	8005b2c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005af6:	4b4c      	ldr	r3, [pc, #304]	; (8005c28 <HAL_RCC_OscConfig+0x924>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a4b      	ldr	r2, [pc, #300]	; (8005c28 <HAL_RCC_OscConfig+0x924>)
 8005afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b00:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b02:	f7fc fe01 	bl	8002708 <HAL_GetTick>
 8005b06:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b0a:	e009      	b.n	8005b20 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b0c:	f7fc fdfc 	bl	8002708 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b64      	cmp	r3, #100	; 0x64
 8005b1a:	d901      	bls.n	8005b20 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e2ff      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b20:	4b41      	ldr	r3, [pc, #260]	; (8005c28 <HAL_RCC_OscConfig+0x924>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0ef      	beq.n	8005b0c <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b2c:	1d3b      	adds	r3, r7, #4
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d106      	bne.n	8005b44 <HAL_RCC_OscConfig+0x840>
 8005b36:	4b3a      	ldr	r3, [pc, #232]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	4a39      	ldr	r2, [pc, #228]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b3c:	f043 0301 	orr.w	r3, r3, #1
 8005b40:	6213      	str	r3, [r2, #32]
 8005b42:	e02f      	b.n	8005ba4 <HAL_RCC_OscConfig+0x8a0>
 8005b44:	1d3b      	adds	r3, r7, #4
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d10c      	bne.n	8005b68 <HAL_RCC_OscConfig+0x864>
 8005b4e:	4b34      	ldr	r3, [pc, #208]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	4a33      	ldr	r2, [pc, #204]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b54:	f023 0301 	bic.w	r3, r3, #1
 8005b58:	6213      	str	r3, [r2, #32]
 8005b5a:	4b31      	ldr	r3, [pc, #196]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	4a30      	ldr	r2, [pc, #192]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b60:	f023 0304 	bic.w	r3, r3, #4
 8005b64:	6213      	str	r3, [r2, #32]
 8005b66:	e01d      	b.n	8005ba4 <HAL_RCC_OscConfig+0x8a0>
 8005b68:	1d3b      	adds	r3, r7, #4
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	2b05      	cmp	r3, #5
 8005b70:	d10c      	bne.n	8005b8c <HAL_RCC_OscConfig+0x888>
 8005b72:	4b2b      	ldr	r3, [pc, #172]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b74:	6a1b      	ldr	r3, [r3, #32]
 8005b76:	4a2a      	ldr	r2, [pc, #168]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b78:	f043 0304 	orr.w	r3, r3, #4
 8005b7c:	6213      	str	r3, [r2, #32]
 8005b7e:	4b28      	ldr	r3, [pc, #160]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b80:	6a1b      	ldr	r3, [r3, #32]
 8005b82:	4a27      	ldr	r2, [pc, #156]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b84:	f043 0301 	orr.w	r3, r3, #1
 8005b88:	6213      	str	r3, [r2, #32]
 8005b8a:	e00b      	b.n	8005ba4 <HAL_RCC_OscConfig+0x8a0>
 8005b8c:	4b24      	ldr	r3, [pc, #144]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	4a23      	ldr	r2, [pc, #140]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b92:	f023 0301 	bic.w	r3, r3, #1
 8005b96:	6213      	str	r3, [r2, #32]
 8005b98:	4b21      	ldr	r3, [pc, #132]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
 8005b9c:	4a20      	ldr	r2, [pc, #128]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005b9e:	f023 0304 	bic.w	r3, r3, #4
 8005ba2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ba4:	1d3b      	adds	r3, r7, #4
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d06a      	beq.n	8005c84 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bae:	f7fc fdab 	bl	8002708 <HAL_GetTick>
 8005bb2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bb6:	e00b      	b.n	8005bd0 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bb8:	f7fc fda6 	bl	8002708 <HAL_GetTick>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d901      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e2a7      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
 8005bd0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005bd4:	2202      	movs	r2, #2
 8005bd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	fa93 f2a3 	rbit	r2, r3
 8005be2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005be6:	601a      	str	r2, [r3, #0]
 8005be8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005bec:	2202      	movs	r2, #2
 8005bee:	601a      	str	r2, [r3, #0]
 8005bf0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	fa93 f2a3 	rbit	r2, r3
 8005bfa:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005bfe:	601a      	str	r2, [r3, #0]
  return result;
 8005c00:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005c04:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c06:	fab3 f383 	clz	r3, r3
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	095b      	lsrs	r3, r3, #5
 8005c0e:	b2db      	uxtb	r3, r3
 8005c10:	f043 0302 	orr.w	r3, r3, #2
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d108      	bne.n	8005c2c <HAL_RCC_OscConfig+0x928>
 8005c1a:	4b01      	ldr	r3, [pc, #4]	; (8005c20 <HAL_RCC_OscConfig+0x91c>)
 8005c1c:	6a1b      	ldr	r3, [r3, #32]
 8005c1e:	e013      	b.n	8005c48 <HAL_RCC_OscConfig+0x944>
 8005c20:	40021000 	.word	0x40021000
 8005c24:	10908120 	.word	0x10908120
 8005c28:	40007000 	.word	0x40007000
 8005c2c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005c30:	2202      	movs	r2, #2
 8005c32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c34:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	fa93 f2a3 	rbit	r2, r3
 8005c3e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005c42:	601a      	str	r2, [r3, #0]
 8005c44:	4bc0      	ldr	r3, [pc, #768]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c48:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005c4c:	2102      	movs	r1, #2
 8005c4e:	6011      	str	r1, [r2, #0]
 8005c50:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005c54:	6812      	ldr	r2, [r2, #0]
 8005c56:	fa92 f1a2 	rbit	r1, r2
 8005c5a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005c5e:	6011      	str	r1, [r2, #0]
  return result;
 8005c60:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005c64:	6812      	ldr	r2, [r2, #0]
 8005c66:	fab2 f282 	clz	r2, r2
 8005c6a:	b2d2      	uxtb	r2, r2
 8005c6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c70:	b2d2      	uxtb	r2, r2
 8005c72:	f002 021f 	and.w	r2, r2, #31
 8005c76:	2101      	movs	r1, #1
 8005c78:	fa01 f202 	lsl.w	r2, r1, r2
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d09a      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x8b4>
 8005c82:	e063      	b.n	8005d4c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c84:	f7fc fd40 	bl	8002708 <HAL_GetTick>
 8005c88:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c8c:	e00b      	b.n	8005ca6 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c8e:	f7fc fd3b 	bl	8002708 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d901      	bls.n	8005ca6 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e23c      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
 8005ca6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005caa:	2202      	movs	r2, #2
 8005cac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	fa93 f2a3 	rbit	r2, r3
 8005cb8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005cbc:	601a      	str	r2, [r3, #0]
 8005cbe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005cc2:	2202      	movs	r2, #2
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	fa93 f2a3 	rbit	r2, r3
 8005cd0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005cd4:	601a      	str	r2, [r3, #0]
  return result;
 8005cd6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005cda:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cdc:	fab3 f383 	clz	r3, r3
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	095b      	lsrs	r3, r3, #5
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	f043 0302 	orr.w	r3, r3, #2
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d102      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x9f2>
 8005cf0:	4b95      	ldr	r3, [pc, #596]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005cf2:	6a1b      	ldr	r3, [r3, #32]
 8005cf4:	e00d      	b.n	8005d12 <HAL_RCC_OscConfig+0xa0e>
 8005cf6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cfe:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	fa93 f2a3 	rbit	r2, r3
 8005d08:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	4b8e      	ldr	r3, [pc, #568]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d12:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005d16:	2102      	movs	r1, #2
 8005d18:	6011      	str	r1, [r2, #0]
 8005d1a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005d1e:	6812      	ldr	r2, [r2, #0]
 8005d20:	fa92 f1a2 	rbit	r1, r2
 8005d24:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005d28:	6011      	str	r1, [r2, #0]
  return result;
 8005d2a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005d2e:	6812      	ldr	r2, [r2, #0]
 8005d30:	fab2 f282 	clz	r2, r2
 8005d34:	b2d2      	uxtb	r2, r2
 8005d36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d3a:	b2d2      	uxtb	r2, r2
 8005d3c:	f002 021f 	and.w	r2, r2, #31
 8005d40:	2101      	movs	r1, #1
 8005d42:	fa01 f202 	lsl.w	r2, r1, r2
 8005d46:	4013      	ands	r3, r2
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1a0      	bne.n	8005c8e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005d4c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d105      	bne.n	8005d60 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d54:	4b7c      	ldr	r3, [pc, #496]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005d56:	69db      	ldr	r3, [r3, #28]
 8005d58:	4a7b      	ldr	r2, [pc, #492]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005d5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d5e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d60:	1d3b      	adds	r3, r7, #4
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	699b      	ldr	r3, [r3, #24]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	f000 81d9 	beq.w	800611e <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d6c:	4b76      	ldr	r3, [pc, #472]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f003 030c 	and.w	r3, r3, #12
 8005d74:	2b08      	cmp	r3, #8
 8005d76:	f000 81a6 	beq.w	80060c6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d7a:	1d3b      	adds	r3, r7, #4
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	f040 811e 	bne.w	8005fc2 <HAL_RCC_OscConfig+0xcbe>
 8005d86:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005d8a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005d8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d90:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	fa93 f2a3 	rbit	r2, r3
 8005d9a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005d9e:	601a      	str	r2, [r3, #0]
  return result;
 8005da0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005da4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005da6:	fab3 f383 	clz	r3, r3
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005db0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	461a      	mov	r2, r3
 8005db8:	2300      	movs	r3, #0
 8005dba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dbc:	f7fc fca4 	bl	8002708 <HAL_GetTick>
 8005dc0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005dc4:	e009      	b.n	8005dda <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dc6:	f7fc fc9f 	bl	8002708 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d901      	bls.n	8005dda <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e1a2      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
 8005dda:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005dde:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005de2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	fa93 f2a3 	rbit	r2, r3
 8005dee:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005df2:	601a      	str	r2, [r3, #0]
  return result;
 8005df4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005df8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005dfa:	fab3 f383 	clz	r3, r3
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	095b      	lsrs	r3, r3, #5
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	f043 0301 	orr.w	r3, r3, #1
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d102      	bne.n	8005e14 <HAL_RCC_OscConfig+0xb10>
 8005e0e:	4b4e      	ldr	r3, [pc, #312]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	e01b      	b.n	8005e4c <HAL_RCC_OscConfig+0xb48>
 8005e14:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005e18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e1e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	fa93 f2a3 	rbit	r2, r3
 8005e28:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005e32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e36:	601a      	str	r2, [r3, #0]
 8005e38:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	fa93 f2a3 	rbit	r2, r3
 8005e42:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005e46:	601a      	str	r2, [r3, #0]
 8005e48:	4b3f      	ldr	r3, [pc, #252]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8005e50:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005e54:	6011      	str	r1, [r2, #0]
 8005e56:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8005e5a:	6812      	ldr	r2, [r2, #0]
 8005e5c:	fa92 f1a2 	rbit	r1, r2
 8005e60:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005e64:	6011      	str	r1, [r2, #0]
  return result;
 8005e66:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005e6a:	6812      	ldr	r2, [r2, #0]
 8005e6c:	fab2 f282 	clz	r2, r2
 8005e70:	b2d2      	uxtb	r2, r2
 8005e72:	f042 0220 	orr.w	r2, r2, #32
 8005e76:	b2d2      	uxtb	r2, r2
 8005e78:	f002 021f 	and.w	r2, r2, #31
 8005e7c:	2101      	movs	r1, #1
 8005e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8005e82:	4013      	ands	r3, r2
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d19e      	bne.n	8005dc6 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e88:	4b2f      	ldr	r3, [pc, #188]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e8c:	f023 020f 	bic.w	r2, r3, #15
 8005e90:	1d3b      	adds	r3, r7, #4
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e96:	492c      	ldr	r1, [pc, #176]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	62cb      	str	r3, [r1, #44]	; 0x2c
 8005e9c:	4b2a      	ldr	r3, [pc, #168]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8005ea4:	1d3b      	adds	r3, r7, #4
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6a19      	ldr	r1, [r3, #32]
 8005eaa:	1d3b      	adds	r3, r7, #4
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69db      	ldr	r3, [r3, #28]
 8005eb0:	430b      	orrs	r3, r1
 8005eb2:	4925      	ldr	r1, [pc, #148]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	604b      	str	r3, [r1, #4]
 8005eb8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005ebc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005ec0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	fa93 f2a3 	rbit	r2, r3
 8005ecc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005ed0:	601a      	str	r2, [r3, #0]
  return result;
 8005ed2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005ed6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ed8:	fab3 f383 	clz	r3, r3
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005ee2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	461a      	mov	r2, r3
 8005eea:	2301      	movs	r3, #1
 8005eec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eee:	f7fc fc0b 	bl	8002708 <HAL_GetTick>
 8005ef2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ef6:	e009      	b.n	8005f0c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ef8:	f7fc fc06 	bl	8002708 <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d901      	bls.n	8005f0c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e109      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
 8005f0c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005f10:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f16:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	fa93 f2a3 	rbit	r2, r3
 8005f20:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005f24:	601a      	str	r2, [r3, #0]
  return result;
 8005f26:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005f2a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f2c:	fab3 f383 	clz	r3, r3
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	095b      	lsrs	r3, r3, #5
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	f043 0301 	orr.w	r3, r3, #1
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d105      	bne.n	8005f4c <HAL_RCC_OscConfig+0xc48>
 8005f40:	4b01      	ldr	r3, [pc, #4]	; (8005f48 <HAL_RCC_OscConfig+0xc44>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	e01e      	b.n	8005f84 <HAL_RCC_OscConfig+0xc80>
 8005f46:	bf00      	nop
 8005f48:	40021000 	.word	0x40021000
 8005f4c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005f50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f56:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	fa93 f2a3 	rbit	r2, r3
 8005f60:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005f64:	601a      	str	r2, [r3, #0]
 8005f66:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005f6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	fa93 f2a3 	rbit	r2, r3
 8005f7a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005f7e:	601a      	str	r2, [r3, #0]
 8005f80:	4b6a      	ldr	r3, [pc, #424]	; (800612c <HAL_RCC_OscConfig+0xe28>)
 8005f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f84:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005f88:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005f8c:	6011      	str	r1, [r2, #0]
 8005f8e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005f92:	6812      	ldr	r2, [r2, #0]
 8005f94:	fa92 f1a2 	rbit	r1, r2
 8005f98:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005f9c:	6011      	str	r1, [r2, #0]
  return result;
 8005f9e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005fa2:	6812      	ldr	r2, [r2, #0]
 8005fa4:	fab2 f282 	clz	r2, r2
 8005fa8:	b2d2      	uxtb	r2, r2
 8005faa:	f042 0220 	orr.w	r2, r2, #32
 8005fae:	b2d2      	uxtb	r2, r2
 8005fb0:	f002 021f 	and.w	r2, r2, #31
 8005fb4:	2101      	movs	r1, #1
 8005fb6:	fa01 f202 	lsl.w	r2, r1, r2
 8005fba:	4013      	ands	r3, r2
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d09b      	beq.n	8005ef8 <HAL_RCC_OscConfig+0xbf4>
 8005fc0:	e0ad      	b.n	800611e <HAL_RCC_OscConfig+0xe1a>
 8005fc2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005fc6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005fca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fcc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	fa93 f2a3 	rbit	r2, r3
 8005fd6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005fda:	601a      	str	r2, [r3, #0]
  return result;
 8005fdc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005fe0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fe2:	fab3 f383 	clz	r3, r3
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005fec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ff8:	f7fc fb86 	bl	8002708 <HAL_GetTick>
 8005ffc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006000:	e009      	b.n	8006016 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006002:	f7fc fb81 	bl	8002708 <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d901      	bls.n	8006016 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e084      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
 8006016:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800601a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800601e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006020:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	fa93 f2a3 	rbit	r2, r3
 800602a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800602e:	601a      	str	r2, [r3, #0]
  return result;
 8006030:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006034:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006036:	fab3 f383 	clz	r3, r3
 800603a:	b2db      	uxtb	r3, r3
 800603c:	095b      	lsrs	r3, r3, #5
 800603e:	b2db      	uxtb	r3, r3
 8006040:	f043 0301 	orr.w	r3, r3, #1
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b01      	cmp	r3, #1
 8006048:	d102      	bne.n	8006050 <HAL_RCC_OscConfig+0xd4c>
 800604a:	4b38      	ldr	r3, [pc, #224]	; (800612c <HAL_RCC_OscConfig+0xe28>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	e01b      	b.n	8006088 <HAL_RCC_OscConfig+0xd84>
 8006050:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006054:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006058:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800605a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	fa93 f2a3 	rbit	r2, r3
 8006064:	f107 0320 	add.w	r3, r7, #32
 8006068:	601a      	str	r2, [r3, #0]
 800606a:	f107 031c 	add.w	r3, r7, #28
 800606e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	f107 031c 	add.w	r3, r7, #28
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	fa93 f2a3 	rbit	r2, r3
 800607e:	f107 0318 	add.w	r3, r7, #24
 8006082:	601a      	str	r2, [r3, #0]
 8006084:	4b29      	ldr	r3, [pc, #164]	; (800612c <HAL_RCC_OscConfig+0xe28>)
 8006086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006088:	f107 0214 	add.w	r2, r7, #20
 800608c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006090:	6011      	str	r1, [r2, #0]
 8006092:	f107 0214 	add.w	r2, r7, #20
 8006096:	6812      	ldr	r2, [r2, #0]
 8006098:	fa92 f1a2 	rbit	r1, r2
 800609c:	f107 0210 	add.w	r2, r7, #16
 80060a0:	6011      	str	r1, [r2, #0]
  return result;
 80060a2:	f107 0210 	add.w	r2, r7, #16
 80060a6:	6812      	ldr	r2, [r2, #0]
 80060a8:	fab2 f282 	clz	r2, r2
 80060ac:	b2d2      	uxtb	r2, r2
 80060ae:	f042 0220 	orr.w	r2, r2, #32
 80060b2:	b2d2      	uxtb	r2, r2
 80060b4:	f002 021f 	and.w	r2, r2, #31
 80060b8:	2101      	movs	r1, #1
 80060ba:	fa01 f202 	lsl.w	r2, r1, r2
 80060be:	4013      	ands	r3, r2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d19e      	bne.n	8006002 <HAL_RCC_OscConfig+0xcfe>
 80060c4:	e02b      	b.n	800611e <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060c6:	1d3b      	adds	r3, r7, #4
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	699b      	ldr	r3, [r3, #24]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d101      	bne.n	80060d4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e025      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80060d4:	4b15      	ldr	r3, [pc, #84]	; (800612c <HAL_RCC_OscConfig+0xe28>)
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80060dc:	4b13      	ldr	r3, [pc, #76]	; (800612c <HAL_RCC_OscConfig+0xe28>)
 80060de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80060e4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80060e8:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80060ec:	1d3b      	adds	r3, r7, #4
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	69db      	ldr	r3, [r3, #28]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d111      	bne.n	800611a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80060f6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80060fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80060fe:	1d3b      	adds	r3, r7, #4
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006104:	429a      	cmp	r2, r3
 8006106:	d108      	bne.n	800611a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8006108:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800610c:	f003 020f 	and.w	r2, r3, #15
 8006110:	1d3b      	adds	r3, r7, #4
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8006116:	429a      	cmp	r2, r3
 8006118:	d001      	beq.n	800611e <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e000      	b.n	8006120 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	40021000 	.word	0x40021000

08006130 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b09e      	sub	sp, #120	; 0x78
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800613a:	2300      	movs	r3, #0
 800613c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e162      	b.n	800640e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006148:	4b90      	ldr	r3, [pc, #576]	; (800638c <HAL_RCC_ClockConfig+0x25c>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0307 	and.w	r3, r3, #7
 8006150:	683a      	ldr	r2, [r7, #0]
 8006152:	429a      	cmp	r2, r3
 8006154:	d910      	bls.n	8006178 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006156:	4b8d      	ldr	r3, [pc, #564]	; (800638c <HAL_RCC_ClockConfig+0x25c>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f023 0207 	bic.w	r2, r3, #7
 800615e:	498b      	ldr	r1, [pc, #556]	; (800638c <HAL_RCC_ClockConfig+0x25c>)
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	4313      	orrs	r3, r2
 8006164:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006166:	4b89      	ldr	r3, [pc, #548]	; (800638c <HAL_RCC_ClockConfig+0x25c>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0307 	and.w	r3, r3, #7
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	429a      	cmp	r2, r3
 8006172:	d001      	beq.n	8006178 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e14a      	b.n	800640e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0302 	and.w	r3, r3, #2
 8006180:	2b00      	cmp	r3, #0
 8006182:	d008      	beq.n	8006196 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006184:	4b82      	ldr	r3, [pc, #520]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	497f      	ldr	r1, [pc, #508]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 8006192:	4313      	orrs	r3, r2
 8006194:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f000 80dc 	beq.w	800635c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d13c      	bne.n	8006226 <HAL_RCC_ClockConfig+0xf6>
 80061ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80061b0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80061b4:	fa93 f3a3 	rbit	r3, r3
 80061b8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80061ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061bc:	fab3 f383 	clz	r3, r3
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	095b      	lsrs	r3, r3, #5
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	f043 0301 	orr.w	r3, r3, #1
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d102      	bne.n	80061d6 <HAL_RCC_ClockConfig+0xa6>
 80061d0:	4b6f      	ldr	r3, [pc, #444]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	e00f      	b.n	80061f6 <HAL_RCC_ClockConfig+0xc6>
 80061d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80061da:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80061de:	fa93 f3a3 	rbit	r3, r3
 80061e2:	667b      	str	r3, [r7, #100]	; 0x64
 80061e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80061e8:	663b      	str	r3, [r7, #96]	; 0x60
 80061ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061ec:	fa93 f3a3 	rbit	r3, r3
 80061f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80061f2:	4b67      	ldr	r3, [pc, #412]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 80061f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80061fa:	65ba      	str	r2, [r7, #88]	; 0x58
 80061fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80061fe:	fa92 f2a2 	rbit	r2, r2
 8006202:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006204:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006206:	fab2 f282 	clz	r2, r2
 800620a:	b2d2      	uxtb	r2, r2
 800620c:	f042 0220 	orr.w	r2, r2, #32
 8006210:	b2d2      	uxtb	r2, r2
 8006212:	f002 021f 	and.w	r2, r2, #31
 8006216:	2101      	movs	r1, #1
 8006218:	fa01 f202 	lsl.w	r2, r1, r2
 800621c:	4013      	ands	r3, r2
 800621e:	2b00      	cmp	r3, #0
 8006220:	d17b      	bne.n	800631a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e0f3      	b.n	800640e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	2b02      	cmp	r3, #2
 800622c:	d13c      	bne.n	80062a8 <HAL_RCC_ClockConfig+0x178>
 800622e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006232:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006234:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006236:	fa93 f3a3 	rbit	r3, r3
 800623a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800623c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800623e:	fab3 f383 	clz	r3, r3
 8006242:	b2db      	uxtb	r3, r3
 8006244:	095b      	lsrs	r3, r3, #5
 8006246:	b2db      	uxtb	r3, r3
 8006248:	f043 0301 	orr.w	r3, r3, #1
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2b01      	cmp	r3, #1
 8006250:	d102      	bne.n	8006258 <HAL_RCC_ClockConfig+0x128>
 8006252:	4b4f      	ldr	r3, [pc, #316]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	e00f      	b.n	8006278 <HAL_RCC_ClockConfig+0x148>
 8006258:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800625c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800625e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006260:	fa93 f3a3 	rbit	r3, r3
 8006264:	647b      	str	r3, [r7, #68]	; 0x44
 8006266:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800626a:	643b      	str	r3, [r7, #64]	; 0x40
 800626c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800626e:	fa93 f3a3 	rbit	r3, r3
 8006272:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006274:	4b46      	ldr	r3, [pc, #280]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 8006276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006278:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800627c:	63ba      	str	r2, [r7, #56]	; 0x38
 800627e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006280:	fa92 f2a2 	rbit	r2, r2
 8006284:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8006286:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006288:	fab2 f282 	clz	r2, r2
 800628c:	b2d2      	uxtb	r2, r2
 800628e:	f042 0220 	orr.w	r2, r2, #32
 8006292:	b2d2      	uxtb	r2, r2
 8006294:	f002 021f 	and.w	r2, r2, #31
 8006298:	2101      	movs	r1, #1
 800629a:	fa01 f202 	lsl.w	r2, r1, r2
 800629e:	4013      	ands	r3, r2
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d13a      	bne.n	800631a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e0b2      	b.n	800640e <HAL_RCC_ClockConfig+0x2de>
 80062a8:	2302      	movs	r3, #2
 80062aa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ae:	fa93 f3a3 	rbit	r3, r3
 80062b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80062b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062b6:	fab3 f383 	clz	r3, r3
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	095b      	lsrs	r3, r3, #5
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	f043 0301 	orr.w	r3, r3, #1
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d102      	bne.n	80062d0 <HAL_RCC_ClockConfig+0x1a0>
 80062ca:	4b31      	ldr	r3, [pc, #196]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	e00d      	b.n	80062ec <HAL_RCC_ClockConfig+0x1bc>
 80062d0:	2302      	movs	r3, #2
 80062d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d6:	fa93 f3a3 	rbit	r3, r3
 80062da:	627b      	str	r3, [r7, #36]	; 0x24
 80062dc:	2302      	movs	r3, #2
 80062de:	623b      	str	r3, [r7, #32]
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	fa93 f3a3 	rbit	r3, r3
 80062e6:	61fb      	str	r3, [r7, #28]
 80062e8:	4b29      	ldr	r3, [pc, #164]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 80062ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ec:	2202      	movs	r2, #2
 80062ee:	61ba      	str	r2, [r7, #24]
 80062f0:	69ba      	ldr	r2, [r7, #24]
 80062f2:	fa92 f2a2 	rbit	r2, r2
 80062f6:	617a      	str	r2, [r7, #20]
  return result;
 80062f8:	697a      	ldr	r2, [r7, #20]
 80062fa:	fab2 f282 	clz	r2, r2
 80062fe:	b2d2      	uxtb	r2, r2
 8006300:	f042 0220 	orr.w	r2, r2, #32
 8006304:	b2d2      	uxtb	r2, r2
 8006306:	f002 021f 	and.w	r2, r2, #31
 800630a:	2101      	movs	r1, #1
 800630c:	fa01 f202 	lsl.w	r2, r1, r2
 8006310:	4013      	ands	r3, r2
 8006312:	2b00      	cmp	r3, #0
 8006314:	d101      	bne.n	800631a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e079      	b.n	800640e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800631a:	4b1d      	ldr	r3, [pc, #116]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	f023 0203 	bic.w	r2, r3, #3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	491a      	ldr	r1, [pc, #104]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 8006328:	4313      	orrs	r3, r2
 800632a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800632c:	f7fc f9ec 	bl	8002708 <HAL_GetTick>
 8006330:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006332:	e00a      	b.n	800634a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006334:	f7fc f9e8 	bl	8002708 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006342:	4293      	cmp	r3, r2
 8006344:	d901      	bls.n	800634a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e061      	b.n	800640e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800634a:	4b11      	ldr	r3, [pc, #68]	; (8006390 <HAL_RCC_ClockConfig+0x260>)
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	f003 020c 	and.w	r2, r3, #12
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	429a      	cmp	r2, r3
 800635a:	d1eb      	bne.n	8006334 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800635c:	4b0b      	ldr	r3, [pc, #44]	; (800638c <HAL_RCC_ClockConfig+0x25c>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 0307 	and.w	r3, r3, #7
 8006364:	683a      	ldr	r2, [r7, #0]
 8006366:	429a      	cmp	r2, r3
 8006368:	d214      	bcs.n	8006394 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800636a:	4b08      	ldr	r3, [pc, #32]	; (800638c <HAL_RCC_ClockConfig+0x25c>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f023 0207 	bic.w	r2, r3, #7
 8006372:	4906      	ldr	r1, [pc, #24]	; (800638c <HAL_RCC_ClockConfig+0x25c>)
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	4313      	orrs	r3, r2
 8006378:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800637a:	4b04      	ldr	r3, [pc, #16]	; (800638c <HAL_RCC_ClockConfig+0x25c>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f003 0307 	and.w	r3, r3, #7
 8006382:	683a      	ldr	r2, [r7, #0]
 8006384:	429a      	cmp	r2, r3
 8006386:	d005      	beq.n	8006394 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e040      	b.n	800640e <HAL_RCC_ClockConfig+0x2de>
 800638c:	40022000 	.word	0x40022000
 8006390:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0304 	and.w	r3, r3, #4
 800639c:	2b00      	cmp	r3, #0
 800639e:	d008      	beq.n	80063b2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063a0:	4b1d      	ldr	r3, [pc, #116]	; (8006418 <HAL_RCC_ClockConfig+0x2e8>)
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	491a      	ldr	r1, [pc, #104]	; (8006418 <HAL_RCC_ClockConfig+0x2e8>)
 80063ae:	4313      	orrs	r3, r2
 80063b0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 0308 	and.w	r3, r3, #8
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d009      	beq.n	80063d2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063be:	4b16      	ldr	r3, [pc, #88]	; (8006418 <HAL_RCC_ClockConfig+0x2e8>)
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	4912      	ldr	r1, [pc, #72]	; (8006418 <HAL_RCC_ClockConfig+0x2e8>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80063d2:	f000 f829 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 80063d6:	4601      	mov	r1, r0
 80063d8:	4b0f      	ldr	r3, [pc, #60]	; (8006418 <HAL_RCC_ClockConfig+0x2e8>)
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063e0:	22f0      	movs	r2, #240	; 0xf0
 80063e2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	fa92 f2a2 	rbit	r2, r2
 80063ea:	60fa      	str	r2, [r7, #12]
  return result;
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	fab2 f282 	clz	r2, r2
 80063f2:	b2d2      	uxtb	r2, r2
 80063f4:	40d3      	lsrs	r3, r2
 80063f6:	4a09      	ldr	r2, [pc, #36]	; (800641c <HAL_RCC_ClockConfig+0x2ec>)
 80063f8:	5cd3      	ldrb	r3, [r2, r3]
 80063fa:	fa21 f303 	lsr.w	r3, r1, r3
 80063fe:	4a08      	ldr	r2, [pc, #32]	; (8006420 <HAL_RCC_ClockConfig+0x2f0>)
 8006400:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006402:	4b08      	ldr	r3, [pc, #32]	; (8006424 <HAL_RCC_ClockConfig+0x2f4>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4618      	mov	r0, r3
 8006408:	f7fc f93a 	bl	8002680 <HAL_InitTick>
  
  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	3778      	adds	r7, #120	; 0x78
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	40021000 	.word	0x40021000
 800641c:	0800a9c4 	.word	0x0800a9c4
 8006420:	20000a18 	.word	0x20000a18
 8006424:	20000a1c 	.word	0x20000a1c

08006428 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006428:	b480      	push	{r7}
 800642a:	b08b      	sub	sp, #44	; 0x2c
 800642c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800642e:	2300      	movs	r3, #0
 8006430:	61fb      	str	r3, [r7, #28]
 8006432:	2300      	movs	r3, #0
 8006434:	61bb      	str	r3, [r7, #24]
 8006436:	2300      	movs	r3, #0
 8006438:	627b      	str	r3, [r7, #36]	; 0x24
 800643a:	2300      	movs	r3, #0
 800643c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800643e:	2300      	movs	r3, #0
 8006440:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006442:	4b2a      	ldr	r3, [pc, #168]	; (80064ec <HAL_RCC_GetSysClockFreq+0xc4>)
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	f003 030c 	and.w	r3, r3, #12
 800644e:	2b04      	cmp	r3, #4
 8006450:	d002      	beq.n	8006458 <HAL_RCC_GetSysClockFreq+0x30>
 8006452:	2b08      	cmp	r3, #8
 8006454:	d003      	beq.n	800645e <HAL_RCC_GetSysClockFreq+0x36>
 8006456:	e03f      	b.n	80064d8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006458:	4b25      	ldr	r3, [pc, #148]	; (80064f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800645a:	623b      	str	r3, [r7, #32]
      break;
 800645c:	e03f      	b.n	80064de <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006464:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006468:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800646a:	68ba      	ldr	r2, [r7, #8]
 800646c:	fa92 f2a2 	rbit	r2, r2
 8006470:	607a      	str	r2, [r7, #4]
  return result;
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	fab2 f282 	clz	r2, r2
 8006478:	b2d2      	uxtb	r2, r2
 800647a:	40d3      	lsrs	r3, r2
 800647c:	4a1d      	ldr	r2, [pc, #116]	; (80064f4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800647e:	5cd3      	ldrb	r3, [r2, r3]
 8006480:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006482:	4b1a      	ldr	r3, [pc, #104]	; (80064ec <HAL_RCC_GetSysClockFreq+0xc4>)
 8006484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006486:	f003 030f 	and.w	r3, r3, #15
 800648a:	220f      	movs	r2, #15
 800648c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	fa92 f2a2 	rbit	r2, r2
 8006494:	60fa      	str	r2, [r7, #12]
  return result;
 8006496:	68fa      	ldr	r2, [r7, #12]
 8006498:	fab2 f282 	clz	r2, r2
 800649c:	b2d2      	uxtb	r2, r2
 800649e:	40d3      	lsrs	r3, r2
 80064a0:	4a15      	ldr	r2, [pc, #84]	; (80064f8 <HAL_RCC_GetSysClockFreq+0xd0>)
 80064a2:	5cd3      	ldrb	r3, [r2, r3]
 80064a4:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d008      	beq.n	80064c2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80064b0:	4a0f      	ldr	r2, [pc, #60]	; (80064f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	fb02 f303 	mul.w	r3, r2, r3
 80064be:	627b      	str	r3, [r7, #36]	; 0x24
 80064c0:	e007      	b.n	80064d2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80064c2:	4a0b      	ldr	r2, [pc, #44]	; (80064f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	fb02 f303 	mul.w	r3, r2, r3
 80064d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80064d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d4:	623b      	str	r3, [r7, #32]
      break;
 80064d6:	e002      	b.n	80064de <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80064d8:	4b05      	ldr	r3, [pc, #20]	; (80064f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80064da:	623b      	str	r3, [r7, #32]
      break;
 80064dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064de:	6a3b      	ldr	r3, [r7, #32]
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	372c      	adds	r7, #44	; 0x2c
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr
 80064ec:	40021000 	.word	0x40021000
 80064f0:	007a1200 	.word	0x007a1200
 80064f4:	0800a9dc 	.word	0x0800a9dc
 80064f8:	0800a9ec 	.word	0x0800a9ec

080064fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064fc:	b480      	push	{r7}
 80064fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006500:	4b03      	ldr	r3, [pc, #12]	; (8006510 <HAL_RCC_GetHCLKFreq+0x14>)
 8006502:	681b      	ldr	r3, [r3, #0]
}
 8006504:	4618      	mov	r0, r3
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	20000a18 	.word	0x20000a18

08006514 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b082      	sub	sp, #8
 8006518:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800651a:	f7ff ffef 	bl	80064fc <HAL_RCC_GetHCLKFreq>
 800651e:	4601      	mov	r1, r0
 8006520:	4b0b      	ldr	r3, [pc, #44]	; (8006550 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006528:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800652c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	fa92 f2a2 	rbit	r2, r2
 8006534:	603a      	str	r2, [r7, #0]
  return result;
 8006536:	683a      	ldr	r2, [r7, #0]
 8006538:	fab2 f282 	clz	r2, r2
 800653c:	b2d2      	uxtb	r2, r2
 800653e:	40d3      	lsrs	r3, r2
 8006540:	4a04      	ldr	r2, [pc, #16]	; (8006554 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006542:	5cd3      	ldrb	r3, [r2, r3]
 8006544:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006548:	4618      	mov	r0, r3
 800654a:	3708      	adds	r7, #8
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}
 8006550:	40021000 	.word	0x40021000
 8006554:	0800a9d4 	.word	0x0800a9d4

08006558 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800655e:	f7ff ffcd 	bl	80064fc <HAL_RCC_GetHCLKFreq>
 8006562:	4601      	mov	r1, r0
 8006564:	4b0b      	ldr	r3, [pc, #44]	; (8006594 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800656c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006570:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	fa92 f2a2 	rbit	r2, r2
 8006578:	603a      	str	r2, [r7, #0]
  return result;
 800657a:	683a      	ldr	r2, [r7, #0]
 800657c:	fab2 f282 	clz	r2, r2
 8006580:	b2d2      	uxtb	r2, r2
 8006582:	40d3      	lsrs	r3, r2
 8006584:	4a04      	ldr	r2, [pc, #16]	; (8006598 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006586:	5cd3      	ldrb	r3, [r2, r3]
 8006588:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800658c:	4618      	mov	r0, r3
 800658e:	3708      	adds	r7, #8
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}
 8006594:	40021000 	.word	0x40021000
 8006598:	0800a9d4 	.word	0x0800a9d4

0800659c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b092      	sub	sp, #72	; 0x48
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80065a4:	2300      	movs	r3, #0
 80065a6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80065a8:	2300      	movs	r3, #0
 80065aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80065ac:	2300      	movs	r3, #0
 80065ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f000 80d4 	beq.w	8006768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065c0:	4b4e      	ldr	r3, [pc, #312]	; (80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065c2:	69db      	ldr	r3, [r3, #28]
 80065c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d10e      	bne.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065cc:	4b4b      	ldr	r3, [pc, #300]	; (80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065ce:	69db      	ldr	r3, [r3, #28]
 80065d0:	4a4a      	ldr	r2, [pc, #296]	; (80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065d6:	61d3      	str	r3, [r2, #28]
 80065d8:	4b48      	ldr	r3, [pc, #288]	; (80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065da:	69db      	ldr	r3, [r3, #28]
 80065dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065e0:	60bb      	str	r3, [r7, #8]
 80065e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065e4:	2301      	movs	r3, #1
 80065e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065ea:	4b45      	ldr	r3, [pc, #276]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d118      	bne.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065f6:	4b42      	ldr	r3, [pc, #264]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a41      	ldr	r2, [pc, #260]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80065fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006600:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006602:	f7fc f881 	bl	8002708 <HAL_GetTick>
 8006606:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006608:	e008      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800660a:	f7fc f87d 	bl	8002708 <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	2b64      	cmp	r3, #100	; 0x64
 8006616:	d901      	bls.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e1d6      	b.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800661c:	4b38      	ldr	r3, [pc, #224]	; (8006700 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006624:	2b00      	cmp	r3, #0
 8006626:	d0f0      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006628:	4b34      	ldr	r3, [pc, #208]	; (80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800662a:	6a1b      	ldr	r3, [r3, #32]
 800662c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006630:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006634:	2b00      	cmp	r3, #0
 8006636:	f000 8084 	beq.w	8006742 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006642:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006644:	429a      	cmp	r2, r3
 8006646:	d07c      	beq.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006648:	4b2c      	ldr	r3, [pc, #176]	; (80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006650:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006652:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006656:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665a:	fa93 f3a3 	rbit	r3, r3
 800665e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006662:	fab3 f383 	clz	r3, r3
 8006666:	b2db      	uxtb	r3, r3
 8006668:	461a      	mov	r2, r3
 800666a:	4b26      	ldr	r3, [pc, #152]	; (8006704 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800666c:	4413      	add	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	461a      	mov	r2, r3
 8006672:	2301      	movs	r3, #1
 8006674:	6013      	str	r3, [r2, #0]
 8006676:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800667a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800667c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800667e:	fa93 f3a3 	rbit	r3, r3
 8006682:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006686:	fab3 f383 	clz	r3, r3
 800668a:	b2db      	uxtb	r3, r3
 800668c:	461a      	mov	r2, r3
 800668e:	4b1d      	ldr	r3, [pc, #116]	; (8006704 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006690:	4413      	add	r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	461a      	mov	r2, r3
 8006696:	2300      	movs	r3, #0
 8006698:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800669a:	4a18      	ldr	r2, [pc, #96]	; (80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800669c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800669e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80066a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066a2:	f003 0301 	and.w	r3, r3, #1
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d04b      	beq.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066aa:	f7fc f82d 	bl	8002708 <HAL_GetTick>
 80066ae:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066b0:	e00a      	b.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066b2:	f7fc f829 	bl	8002708 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d901      	bls.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e180      	b.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80066c8:	2302      	movs	r3, #2
 80066ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ce:	fa93 f3a3 	rbit	r3, r3
 80066d2:	627b      	str	r3, [r7, #36]	; 0x24
 80066d4:	2302      	movs	r3, #2
 80066d6:	623b      	str	r3, [r7, #32]
 80066d8:	6a3b      	ldr	r3, [r7, #32]
 80066da:	fa93 f3a3 	rbit	r3, r3
 80066de:	61fb      	str	r3, [r7, #28]
  return result;
 80066e0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066e2:	fab3 f383 	clz	r3, r3
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	095b      	lsrs	r3, r3, #5
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	f043 0302 	orr.w	r3, r3, #2
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d108      	bne.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80066f6:	4b01      	ldr	r3, [pc, #4]	; (80066fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066f8:	6a1b      	ldr	r3, [r3, #32]
 80066fa:	e00d      	b.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80066fc:	40021000 	.word	0x40021000
 8006700:	40007000 	.word	0x40007000
 8006704:	10908100 	.word	0x10908100
 8006708:	2302      	movs	r3, #2
 800670a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	fa93 f3a3 	rbit	r3, r3
 8006712:	617b      	str	r3, [r7, #20]
 8006714:	4ba0      	ldr	r3, [pc, #640]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006718:	2202      	movs	r2, #2
 800671a:	613a      	str	r2, [r7, #16]
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	fa92 f2a2 	rbit	r2, r2
 8006722:	60fa      	str	r2, [r7, #12]
  return result;
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	fab2 f282 	clz	r2, r2
 800672a:	b2d2      	uxtb	r2, r2
 800672c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006730:	b2d2      	uxtb	r2, r2
 8006732:	f002 021f 	and.w	r2, r2, #31
 8006736:	2101      	movs	r1, #1
 8006738:	fa01 f202 	lsl.w	r2, r1, r2
 800673c:	4013      	ands	r3, r2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d0b7      	beq.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006742:	4b95      	ldr	r3, [pc, #596]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	4992      	ldr	r1, [pc, #584]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006750:	4313      	orrs	r3, r2
 8006752:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006754:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006758:	2b01      	cmp	r3, #1
 800675a:	d105      	bne.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800675c:	4b8e      	ldr	r3, [pc, #568]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800675e:	69db      	ldr	r3, [r3, #28]
 8006760:	4a8d      	ldr	r2, [pc, #564]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006762:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006766:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d008      	beq.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006774:	4b88      	ldr	r3, [pc, #544]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006778:	f023 0203 	bic.w	r2, r3, #3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	4985      	ldr	r1, [pc, #532]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006782:	4313      	orrs	r3, r2
 8006784:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d008      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006792:	4b81      	ldr	r3, [pc, #516]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006796:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	497e      	ldr	r1, [pc, #504]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0304 	and.w	r3, r3, #4
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d008      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80067b0:	4b79      	ldr	r3, [pc, #484]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80067b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	4976      	ldr	r1, [pc, #472]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0320 	and.w	r3, r3, #32
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d008      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067ce:	4b72      	ldr	r3, [pc, #456]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80067d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d2:	f023 0210 	bic.w	r2, r3, #16
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	496f      	ldr	r1, [pc, #444]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d008      	beq.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80067ec:	4b6a      	ldr	r3, [pc, #424]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067f8:	4967      	ldr	r1, [pc, #412]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80067fa:	4313      	orrs	r3, r2
 80067fc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006806:	2b00      	cmp	r3, #0
 8006808:	d008      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800680a:	4b63      	ldr	r3, [pc, #396]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800680c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800680e:	f023 0220 	bic.w	r2, r3, #32
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	4960      	ldr	r1, [pc, #384]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006818:	4313      	orrs	r3, r2
 800681a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006824:	2b00      	cmp	r3, #0
 8006826:	d008      	beq.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006828:	4b5b      	ldr	r3, [pc, #364]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800682a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800682c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006834:	4958      	ldr	r1, [pc, #352]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006836:	4313      	orrs	r3, r2
 8006838:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0308 	and.w	r3, r3, #8
 8006842:	2b00      	cmp	r3, #0
 8006844:	d008      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006846:	4b54      	ldr	r3, [pc, #336]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800684a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	695b      	ldr	r3, [r3, #20]
 8006852:	4951      	ldr	r1, [pc, #324]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006854:	4313      	orrs	r3, r2
 8006856:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0310 	and.w	r3, r3, #16
 8006860:	2b00      	cmp	r3, #0
 8006862:	d008      	beq.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006864:	4b4c      	ldr	r3, [pc, #304]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006868:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	699b      	ldr	r3, [r3, #24]
 8006870:	4949      	ldr	r1, [pc, #292]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006872:	4313      	orrs	r3, r2
 8006874:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800687e:	2b00      	cmp	r3, #0
 8006880:	d008      	beq.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006882:	4b45      	ldr	r3, [pc, #276]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800688e:	4942      	ldr	r1, [pc, #264]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006890:	4313      	orrs	r3, r2
 8006892:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800689c:	2b00      	cmp	r3, #0
 800689e:	d008      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80068a0:	4b3d      	ldr	r3, [pc, #244]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068a4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ac:	493a      	ldr	r1, [pc, #232]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068ae:	4313      	orrs	r3, r2
 80068b0:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d008      	beq.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80068be:	4b36      	ldr	r3, [pc, #216]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068c2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ca:	4933      	ldr	r1, [pc, #204]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068cc:	4313      	orrs	r3, r2
 80068ce:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d008      	beq.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80068dc:	4b2e      	ldr	r3, [pc, #184]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068e8:	492b      	ldr	r1, [pc, #172]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d008      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80068fa:	4b27      	ldr	r3, [pc, #156]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fe:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006906:	4924      	ldr	r1, [pc, #144]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006908:	4313      	orrs	r3, r2
 800690a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d008      	beq.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8006918:	4b1f      	ldr	r3, [pc, #124]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800691a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800691c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006924:	491c      	ldr	r1, [pc, #112]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006926:	4313      	orrs	r3, r2
 8006928:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d008      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8006936:	4b18      	ldr	r3, [pc, #96]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800693a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006942:	4915      	ldr	r1, [pc, #84]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006944:	4313      	orrs	r3, r2
 8006946:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d008      	beq.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006954:	4b10      	ldr	r3, [pc, #64]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006958:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006960:	490d      	ldr	r1, [pc, #52]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006962:	4313      	orrs	r3, r2
 8006964:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d008      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8006972:	4b09      	ldr	r3, [pc, #36]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006976:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800697e:	4906      	ldr	r1, [pc, #24]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006980:	4313      	orrs	r3, r2
 8006982:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d00c      	beq.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8006990:	4b01      	ldr	r3, [pc, #4]	; (8006998 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006994:	e002      	b.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x400>
 8006996:	bf00      	nop
 8006998:	40021000 	.word	0x40021000
 800699c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069a4:	490b      	ldr	r1, [pc, #44]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80069a6:	4313      	orrs	r3, r2
 80069a8:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d008      	beq.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80069b6:	4b07      	ldr	r3, [pc, #28]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80069b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ba:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069c2:	4904      	ldr	r1, [pc, #16]	; (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80069c4:	4313      	orrs	r3, r2
 80069c6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3748      	adds	r7, #72	; 0x48
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	40021000 	.word	0x40021000

080069d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e049      	b.n	8006a7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d106      	bne.n	8006a04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f7fb fc88 	bl	8002314 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2202      	movs	r2, #2
 8006a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	3304      	adds	r3, #4
 8006a14:	4619      	mov	r1, r3
 8006a16:	4610      	mov	r0, r2
 8006a18:	f000 fd1e 	bl	8007458 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a7c:	2300      	movs	r3, #0
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3708      	adds	r7, #8
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
	...

08006a88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d001      	beq.n	8006aa0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e047      	b.n	8006b30 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a23      	ldr	r2, [pc, #140]	; (8006b3c <HAL_TIM_Base_Start+0xb4>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d01d      	beq.n	8006aee <HAL_TIM_Base_Start+0x66>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aba:	d018      	beq.n	8006aee <HAL_TIM_Base_Start+0x66>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a1f      	ldr	r2, [pc, #124]	; (8006b40 <HAL_TIM_Base_Start+0xb8>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d013      	beq.n	8006aee <HAL_TIM_Base_Start+0x66>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a1e      	ldr	r2, [pc, #120]	; (8006b44 <HAL_TIM_Base_Start+0xbc>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d00e      	beq.n	8006aee <HAL_TIM_Base_Start+0x66>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a1c      	ldr	r2, [pc, #112]	; (8006b48 <HAL_TIM_Base_Start+0xc0>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d009      	beq.n	8006aee <HAL_TIM_Base_Start+0x66>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a1b      	ldr	r2, [pc, #108]	; (8006b4c <HAL_TIM_Base_Start+0xc4>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d004      	beq.n	8006aee <HAL_TIM_Base_Start+0x66>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a19      	ldr	r2, [pc, #100]	; (8006b50 <HAL_TIM_Base_Start+0xc8>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d115      	bne.n	8006b1a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	689a      	ldr	r2, [r3, #8]
 8006af4:	4b17      	ldr	r3, [pc, #92]	; (8006b54 <HAL_TIM_Base_Start+0xcc>)
 8006af6:	4013      	ands	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2b06      	cmp	r3, #6
 8006afe:	d015      	beq.n	8006b2c <HAL_TIM_Base_Start+0xa4>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b06:	d011      	beq.n	8006b2c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 0201 	orr.w	r2, r2, #1
 8006b16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b18:	e008      	b.n	8006b2c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f042 0201 	orr.w	r2, r2, #1
 8006b28:	601a      	str	r2, [r3, #0]
 8006b2a:	e000      	b.n	8006b2e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b2c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3714      	adds	r7, #20
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	40012c00 	.word	0x40012c00
 8006b40:	40000400 	.word	0x40000400
 8006b44:	40000800 	.word	0x40000800
 8006b48:	40013400 	.word	0x40013400
 8006b4c:	40014000 	.word	0x40014000
 8006b50:	40015000 	.word	0x40015000
 8006b54:	00010007 	.word	0x00010007

08006b58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b082      	sub	sp, #8
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e049      	b.n	8006bfe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d106      	bne.n	8006b84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f841 	bl	8006c06 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2202      	movs	r2, #2
 8006b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	3304      	adds	r3, #4
 8006b94:	4619      	mov	r1, r3
 8006b96:	4610      	mov	r0, r2
 8006b98:	f000 fc5e 	bl	8007458 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2201      	movs	r2, #1
 8006bb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3708      	adds	r7, #8
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b083      	sub	sp, #12
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006c0e:	bf00      	nop
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr
	...

08006c1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d109      	bne.n	8006c40 <HAL_TIM_PWM_Start+0x24>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	bf14      	ite	ne
 8006c38:	2301      	movne	r3, #1
 8006c3a:	2300      	moveq	r3, #0
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	e03c      	b.n	8006cba <HAL_TIM_PWM_Start+0x9e>
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	2b04      	cmp	r3, #4
 8006c44:	d109      	bne.n	8006c5a <HAL_TIM_PWM_Start+0x3e>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	bf14      	ite	ne
 8006c52:	2301      	movne	r3, #1
 8006c54:	2300      	moveq	r3, #0
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	e02f      	b.n	8006cba <HAL_TIM_PWM_Start+0x9e>
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b08      	cmp	r3, #8
 8006c5e:	d109      	bne.n	8006c74 <HAL_TIM_PWM_Start+0x58>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c66:	b2db      	uxtb	r3, r3
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	bf14      	ite	ne
 8006c6c:	2301      	movne	r3, #1
 8006c6e:	2300      	moveq	r3, #0
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	e022      	b.n	8006cba <HAL_TIM_PWM_Start+0x9e>
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	2b0c      	cmp	r3, #12
 8006c78:	d109      	bne.n	8006c8e <HAL_TIM_PWM_Start+0x72>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	bf14      	ite	ne
 8006c86:	2301      	movne	r3, #1
 8006c88:	2300      	moveq	r3, #0
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	e015      	b.n	8006cba <HAL_TIM_PWM_Start+0x9e>
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	2b10      	cmp	r3, #16
 8006c92:	d109      	bne.n	8006ca8 <HAL_TIM_PWM_Start+0x8c>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	bf14      	ite	ne
 8006ca0:	2301      	movne	r3, #1
 8006ca2:	2300      	moveq	r3, #0
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	e008      	b.n	8006cba <HAL_TIM_PWM_Start+0x9e>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	bf14      	ite	ne
 8006cb4:	2301      	movne	r3, #1
 8006cb6:	2300      	moveq	r3, #0
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d001      	beq.n	8006cc2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e0a1      	b.n	8006e06 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d104      	bne.n	8006cd2 <HAL_TIM_PWM_Start+0xb6>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2202      	movs	r2, #2
 8006ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006cd0:	e023      	b.n	8006d1a <HAL_TIM_PWM_Start+0xfe>
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2b04      	cmp	r3, #4
 8006cd6:	d104      	bne.n	8006ce2 <HAL_TIM_PWM_Start+0xc6>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2202      	movs	r2, #2
 8006cdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ce0:	e01b      	b.n	8006d1a <HAL_TIM_PWM_Start+0xfe>
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	2b08      	cmp	r3, #8
 8006ce6:	d104      	bne.n	8006cf2 <HAL_TIM_PWM_Start+0xd6>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2202      	movs	r2, #2
 8006cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cf0:	e013      	b.n	8006d1a <HAL_TIM_PWM_Start+0xfe>
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	2b0c      	cmp	r3, #12
 8006cf6:	d104      	bne.n	8006d02 <HAL_TIM_PWM_Start+0xe6>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2202      	movs	r2, #2
 8006cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006d00:	e00b      	b.n	8006d1a <HAL_TIM_PWM_Start+0xfe>
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	2b10      	cmp	r3, #16
 8006d06:	d104      	bne.n	8006d12 <HAL_TIM_PWM_Start+0xf6>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2202      	movs	r2, #2
 8006d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d10:	e003      	b.n	8006d1a <HAL_TIM_PWM_Start+0xfe>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2202      	movs	r2, #2
 8006d16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	6839      	ldr	r1, [r7, #0]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f000 ffd6 	bl	8007cd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a38      	ldr	r2, [pc, #224]	; (8006e10 <HAL_TIM_PWM_Start+0x1f4>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d018      	beq.n	8006d64 <HAL_TIM_PWM_Start+0x148>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a37      	ldr	r2, [pc, #220]	; (8006e14 <HAL_TIM_PWM_Start+0x1f8>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d013      	beq.n	8006d64 <HAL_TIM_PWM_Start+0x148>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a35      	ldr	r2, [pc, #212]	; (8006e18 <HAL_TIM_PWM_Start+0x1fc>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d00e      	beq.n	8006d64 <HAL_TIM_PWM_Start+0x148>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a34      	ldr	r2, [pc, #208]	; (8006e1c <HAL_TIM_PWM_Start+0x200>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d009      	beq.n	8006d64 <HAL_TIM_PWM_Start+0x148>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a32      	ldr	r2, [pc, #200]	; (8006e20 <HAL_TIM_PWM_Start+0x204>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d004      	beq.n	8006d64 <HAL_TIM_PWM_Start+0x148>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a31      	ldr	r2, [pc, #196]	; (8006e24 <HAL_TIM_PWM_Start+0x208>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d101      	bne.n	8006d68 <HAL_TIM_PWM_Start+0x14c>
 8006d64:	2301      	movs	r3, #1
 8006d66:	e000      	b.n	8006d6a <HAL_TIM_PWM_Start+0x14e>
 8006d68:	2300      	movs	r3, #0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d007      	beq.n	8006d7e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a23      	ldr	r2, [pc, #140]	; (8006e10 <HAL_TIM_PWM_Start+0x1f4>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d01d      	beq.n	8006dc4 <HAL_TIM_PWM_Start+0x1a8>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d90:	d018      	beq.n	8006dc4 <HAL_TIM_PWM_Start+0x1a8>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a24      	ldr	r2, [pc, #144]	; (8006e28 <HAL_TIM_PWM_Start+0x20c>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d013      	beq.n	8006dc4 <HAL_TIM_PWM_Start+0x1a8>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a22      	ldr	r2, [pc, #136]	; (8006e2c <HAL_TIM_PWM_Start+0x210>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d00e      	beq.n	8006dc4 <HAL_TIM_PWM_Start+0x1a8>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a1a      	ldr	r2, [pc, #104]	; (8006e14 <HAL_TIM_PWM_Start+0x1f8>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d009      	beq.n	8006dc4 <HAL_TIM_PWM_Start+0x1a8>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a18      	ldr	r2, [pc, #96]	; (8006e18 <HAL_TIM_PWM_Start+0x1fc>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d004      	beq.n	8006dc4 <HAL_TIM_PWM_Start+0x1a8>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a19      	ldr	r2, [pc, #100]	; (8006e24 <HAL_TIM_PWM_Start+0x208>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d115      	bne.n	8006df0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689a      	ldr	r2, [r3, #8]
 8006dca:	4b19      	ldr	r3, [pc, #100]	; (8006e30 <HAL_TIM_PWM_Start+0x214>)
 8006dcc:	4013      	ands	r3, r2
 8006dce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2b06      	cmp	r3, #6
 8006dd4:	d015      	beq.n	8006e02 <HAL_TIM_PWM_Start+0x1e6>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ddc:	d011      	beq.n	8006e02 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f042 0201 	orr.w	r2, r2, #1
 8006dec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dee:	e008      	b.n	8006e02 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f042 0201 	orr.w	r2, r2, #1
 8006dfe:	601a      	str	r2, [r3, #0]
 8006e00:	e000      	b.n	8006e04 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e02:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e04:	2300      	movs	r3, #0
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	40012c00 	.word	0x40012c00
 8006e14:	40013400 	.word	0x40013400
 8006e18:	40014000 	.word	0x40014000
 8006e1c:	40014400 	.word	0x40014400
 8006e20:	40014800 	.word	0x40014800
 8006e24:	40015000 	.word	0x40015000
 8006e28:	40000400 	.word	0x40000400
 8006e2c:	40000800 	.word	0x40000800
 8006e30:	00010007 	.word	0x00010007

08006e34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	691b      	ldr	r3, [r3, #16]
 8006e42:	f003 0302 	and.w	r3, r3, #2
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d122      	bne.n	8006e90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f003 0302 	and.w	r3, r3, #2
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d11b      	bne.n	8006e90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f06f 0202 	mvn.w	r2, #2
 8006e60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2201      	movs	r2, #1
 8006e66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	f003 0303 	and.w	r3, r3, #3
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 facf 	bl	800741a <HAL_TIM_IC_CaptureCallback>
 8006e7c:	e005      	b.n	8006e8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 fac1 	bl	8007406 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f000 fad2 	bl	800742e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	f003 0304 	and.w	r3, r3, #4
 8006e9a:	2b04      	cmp	r3, #4
 8006e9c:	d122      	bne.n	8006ee4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	f003 0304 	and.w	r3, r3, #4
 8006ea8:	2b04      	cmp	r3, #4
 8006eaa:	d11b      	bne.n	8006ee4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f06f 0204 	mvn.w	r2, #4
 8006eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2202      	movs	r2, #2
 8006eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	699b      	ldr	r3, [r3, #24]
 8006ec2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d003      	beq.n	8006ed2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 faa5 	bl	800741a <HAL_TIM_IC_CaptureCallback>
 8006ed0:	e005      	b.n	8006ede <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f000 fa97 	bl	8007406 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f000 faa8 	bl	800742e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	691b      	ldr	r3, [r3, #16]
 8006eea:	f003 0308 	and.w	r3, r3, #8
 8006eee:	2b08      	cmp	r3, #8
 8006ef0:	d122      	bne.n	8006f38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	f003 0308 	and.w	r3, r3, #8
 8006efc:	2b08      	cmp	r3, #8
 8006efe:	d11b      	bne.n	8006f38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f06f 0208 	mvn.w	r2, #8
 8006f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2204      	movs	r2, #4
 8006f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	69db      	ldr	r3, [r3, #28]
 8006f16:	f003 0303 	and.w	r3, r3, #3
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d003      	beq.n	8006f26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 fa7b 	bl	800741a <HAL_TIM_IC_CaptureCallback>
 8006f24:	e005      	b.n	8006f32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 fa6d 	bl	8007406 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 fa7e 	bl	800742e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	f003 0310 	and.w	r3, r3, #16
 8006f42:	2b10      	cmp	r3, #16
 8006f44:	d122      	bne.n	8006f8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	f003 0310 	and.w	r3, r3, #16
 8006f50:	2b10      	cmp	r3, #16
 8006f52:	d11b      	bne.n	8006f8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f06f 0210 	mvn.w	r2, #16
 8006f5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2208      	movs	r2, #8
 8006f62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	69db      	ldr	r3, [r3, #28]
 8006f6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d003      	beq.n	8006f7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 fa51 	bl	800741a <HAL_TIM_IC_CaptureCallback>
 8006f78:	e005      	b.n	8006f86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 fa43 	bl	8007406 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 fa54 	bl	800742e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	f003 0301 	and.w	r3, r3, #1
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d10e      	bne.n	8006fb8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	f003 0301 	and.w	r3, r3, #1
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d107      	bne.n	8006fb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f06f 0201 	mvn.w	r2, #1
 8006fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f7fa fa44 	bl	8001440 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	691b      	ldr	r3, [r3, #16]
 8006fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fc2:	2b80      	cmp	r3, #128	; 0x80
 8006fc4:	d10e      	bne.n	8006fe4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fd0:	2b80      	cmp	r3, #128	; 0x80
 8006fd2:	d107      	bne.n	8006fe4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 ff34 	bl	8007e4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	691b      	ldr	r3, [r3, #16]
 8006fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ff2:	d10e      	bne.n	8007012 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	68db      	ldr	r3, [r3, #12]
 8006ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ffe:	2b80      	cmp	r3, #128	; 0x80
 8007000:	d107      	bne.n	8007012 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800700a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 ff27 	bl	8007e60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800701c:	2b40      	cmp	r3, #64	; 0x40
 800701e:	d10e      	bne.n	800703e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800702a:	2b40      	cmp	r3, #64	; 0x40
 800702c:	d107      	bne.n	800703e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 fa02 	bl	8007442 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	691b      	ldr	r3, [r3, #16]
 8007044:	f003 0320 	and.w	r3, r3, #32
 8007048:	2b20      	cmp	r3, #32
 800704a:	d10e      	bne.n	800706a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	f003 0320 	and.w	r3, r3, #32
 8007056:	2b20      	cmp	r3, #32
 8007058:	d107      	bne.n	800706a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f06f 0220 	mvn.w	r2, #32
 8007062:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 fee7 	bl	8007e38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800706a:	bf00      	nop
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
	...

08007074 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007086:	2b01      	cmp	r3, #1
 8007088:	d101      	bne.n	800708e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800708a:	2302      	movs	r3, #2
 800708c:	e0fd      	b.n	800728a <HAL_TIM_PWM_ConfigChannel+0x216>
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2b14      	cmp	r3, #20
 800709a:	f200 80f0 	bhi.w	800727e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800709e:	a201      	add	r2, pc, #4	; (adr r2, 80070a4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80070a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a4:	080070f9 	.word	0x080070f9
 80070a8:	0800727f 	.word	0x0800727f
 80070ac:	0800727f 	.word	0x0800727f
 80070b0:	0800727f 	.word	0x0800727f
 80070b4:	08007139 	.word	0x08007139
 80070b8:	0800727f 	.word	0x0800727f
 80070bc:	0800727f 	.word	0x0800727f
 80070c0:	0800727f 	.word	0x0800727f
 80070c4:	0800717b 	.word	0x0800717b
 80070c8:	0800727f 	.word	0x0800727f
 80070cc:	0800727f 	.word	0x0800727f
 80070d0:	0800727f 	.word	0x0800727f
 80070d4:	080071bb 	.word	0x080071bb
 80070d8:	0800727f 	.word	0x0800727f
 80070dc:	0800727f 	.word	0x0800727f
 80070e0:	0800727f 	.word	0x0800727f
 80070e4:	080071fd 	.word	0x080071fd
 80070e8:	0800727f 	.word	0x0800727f
 80070ec:	0800727f 	.word	0x0800727f
 80070f0:	0800727f 	.word	0x0800727f
 80070f4:	0800723d 	.word	0x0800723d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	68b9      	ldr	r1, [r7, #8]
 80070fe:	4618      	mov	r0, r3
 8007100:	f000 fa48 	bl	8007594 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	699a      	ldr	r2, [r3, #24]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f042 0208 	orr.w	r2, r2, #8
 8007112:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	699a      	ldr	r2, [r3, #24]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f022 0204 	bic.w	r2, r2, #4
 8007122:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	6999      	ldr	r1, [r3, #24]
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	691a      	ldr	r2, [r3, #16]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	619a      	str	r2, [r3, #24]
      break;
 8007136:	e0a3      	b.n	8007280 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	68b9      	ldr	r1, [r7, #8]
 800713e:	4618      	mov	r0, r3
 8007140:	f000 fac2 	bl	80076c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	699a      	ldr	r2, [r3, #24]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007152:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	699a      	ldr	r2, [r3, #24]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007162:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	6999      	ldr	r1, [r3, #24]
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	691b      	ldr	r3, [r3, #16]
 800716e:	021a      	lsls	r2, r3, #8
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	430a      	orrs	r2, r1
 8007176:	619a      	str	r2, [r3, #24]
      break;
 8007178:	e082      	b.n	8007280 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68b9      	ldr	r1, [r7, #8]
 8007180:	4618      	mov	r0, r3
 8007182:	f000 fb35 	bl	80077f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	69da      	ldr	r2, [r3, #28]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f042 0208 	orr.w	r2, r2, #8
 8007194:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	69da      	ldr	r2, [r3, #28]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f022 0204 	bic.w	r2, r2, #4
 80071a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	69d9      	ldr	r1, [r3, #28]
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	691a      	ldr	r2, [r3, #16]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	430a      	orrs	r2, r1
 80071b6:	61da      	str	r2, [r3, #28]
      break;
 80071b8:	e062      	b.n	8007280 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68b9      	ldr	r1, [r7, #8]
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 fba7 	bl	8007914 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	69da      	ldr	r2, [r3, #28]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	69da      	ldr	r2, [r3, #28]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	69d9      	ldr	r1, [r3, #28]
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	691b      	ldr	r3, [r3, #16]
 80071f0:	021a      	lsls	r2, r3, #8
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	430a      	orrs	r2, r1
 80071f8:	61da      	str	r2, [r3, #28]
      break;
 80071fa:	e041      	b.n	8007280 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68b9      	ldr	r1, [r7, #8]
 8007202:	4618      	mov	r0, r3
 8007204:	f000 fbf6 	bl	80079f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f042 0208 	orr.w	r2, r2, #8
 8007216:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f022 0204 	bic.w	r2, r2, #4
 8007226:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	691a      	ldr	r2, [r3, #16]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	430a      	orrs	r2, r1
 8007238:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800723a:	e021      	b.n	8007280 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68b9      	ldr	r1, [r7, #8]
 8007242:	4618      	mov	r0, r3
 8007244:	f000 fc40 	bl	8007ac8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007256:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007266:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	021a      	lsls	r2, r3, #8
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	430a      	orrs	r2, r1
 800727a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800727c:	e000      	b.n	8007280 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 800727e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2200      	movs	r2, #0
 8007284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
 8007292:	bf00      	nop

08007294 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d101      	bne.n	80072ac <HAL_TIM_ConfigClockSource+0x18>
 80072a8:	2302      	movs	r3, #2
 80072aa:	e0a8      	b.n	80073fe <HAL_TIM_ConfigClockSource+0x16a>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2202      	movs	r2, #2
 80072b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80072ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072d6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2b40      	cmp	r3, #64	; 0x40
 80072e6:	d067      	beq.n	80073b8 <HAL_TIM_ConfigClockSource+0x124>
 80072e8:	2b40      	cmp	r3, #64	; 0x40
 80072ea:	d80b      	bhi.n	8007304 <HAL_TIM_ConfigClockSource+0x70>
 80072ec:	2b10      	cmp	r3, #16
 80072ee:	d073      	beq.n	80073d8 <HAL_TIM_ConfigClockSource+0x144>
 80072f0:	2b10      	cmp	r3, #16
 80072f2:	d802      	bhi.n	80072fa <HAL_TIM_ConfigClockSource+0x66>
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d06f      	beq.n	80073d8 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80072f8:	e078      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80072fa:	2b20      	cmp	r3, #32
 80072fc:	d06c      	beq.n	80073d8 <HAL_TIM_ConfigClockSource+0x144>
 80072fe:	2b30      	cmp	r3, #48	; 0x30
 8007300:	d06a      	beq.n	80073d8 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8007302:	e073      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8007304:	2b70      	cmp	r3, #112	; 0x70
 8007306:	d00d      	beq.n	8007324 <HAL_TIM_ConfigClockSource+0x90>
 8007308:	2b70      	cmp	r3, #112	; 0x70
 800730a:	d804      	bhi.n	8007316 <HAL_TIM_ConfigClockSource+0x82>
 800730c:	2b50      	cmp	r3, #80	; 0x50
 800730e:	d033      	beq.n	8007378 <HAL_TIM_ConfigClockSource+0xe4>
 8007310:	2b60      	cmp	r3, #96	; 0x60
 8007312:	d041      	beq.n	8007398 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8007314:	e06a      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8007316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800731a:	d066      	beq.n	80073ea <HAL_TIM_ConfigClockSource+0x156>
 800731c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007320:	d017      	beq.n	8007352 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8007322:	e063      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6818      	ldr	r0, [r3, #0]
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	6899      	ldr	r1, [r3, #8]
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	685a      	ldr	r2, [r3, #4]
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f000 fcae 	bl	8007c94 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007346:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	68fa      	ldr	r2, [r7, #12]
 800734e:	609a      	str	r2, [r3, #8]
      break;
 8007350:	e04c      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6818      	ldr	r0, [r3, #0]
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	6899      	ldr	r1, [r3, #8]
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	685a      	ldr	r2, [r3, #4]
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	f000 fc97 	bl	8007c94 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	689a      	ldr	r2, [r3, #8]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007374:	609a      	str	r2, [r3, #8]
      break;
 8007376:	e039      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6818      	ldr	r0, [r3, #0]
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	6859      	ldr	r1, [r3, #4]
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	461a      	mov	r2, r3
 8007386:	f000 fc0b 	bl	8007ba0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2150      	movs	r1, #80	; 0x50
 8007390:	4618      	mov	r0, r3
 8007392:	f000 fc64 	bl	8007c5e <TIM_ITRx_SetConfig>
      break;
 8007396:	e029      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6818      	ldr	r0, [r3, #0]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	6859      	ldr	r1, [r3, #4]
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	461a      	mov	r2, r3
 80073a6:	f000 fc2a 	bl	8007bfe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2160      	movs	r1, #96	; 0x60
 80073b0:	4618      	mov	r0, r3
 80073b2:	f000 fc54 	bl	8007c5e <TIM_ITRx_SetConfig>
      break;
 80073b6:	e019      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6818      	ldr	r0, [r3, #0]
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	6859      	ldr	r1, [r3, #4]
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	461a      	mov	r2, r3
 80073c6:	f000 fbeb 	bl	8007ba0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2140      	movs	r1, #64	; 0x40
 80073d0:	4618      	mov	r0, r3
 80073d2:	f000 fc44 	bl	8007c5e <TIM_ITRx_SetConfig>
      break;
 80073d6:	e009      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4619      	mov	r1, r3
 80073e2:	4610      	mov	r0, r2
 80073e4:	f000 fc3b 	bl	8007c5e <TIM_ITRx_SetConfig>
        break;
 80073e8:	e000      	b.n	80073ec <HAL_TIM_ConfigClockSource+0x158>
      break;
 80073ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2200      	movs	r2, #0
 80073f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073fc:	2300      	movs	r3, #0
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3710      	adds	r7, #16
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}

08007406 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007406:	b480      	push	{r7}
 8007408:	b083      	sub	sp, #12
 800740a:	af00      	add	r7, sp, #0
 800740c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800740e:	bf00      	nop
 8007410:	370c      	adds	r7, #12
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr

0800741a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800741a:	b480      	push	{r7}
 800741c:	b083      	sub	sp, #12
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007422:	bf00      	nop
 8007424:	370c      	adds	r7, #12
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr

0800742e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800742e:	b480      	push	{r7}
 8007430:	b083      	sub	sp, #12
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007436:	bf00      	nop
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr

08007442 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007442:	b480      	push	{r7}
 8007444:	b083      	sub	sp, #12
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800744a:	bf00      	nop
 800744c:	370c      	adds	r7, #12
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr
	...

08007458 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a42      	ldr	r2, [pc, #264]	; (8007574 <TIM_Base_SetConfig+0x11c>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d013      	beq.n	8007498 <TIM_Base_SetConfig+0x40>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007476:	d00f      	beq.n	8007498 <TIM_Base_SetConfig+0x40>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	4a3f      	ldr	r2, [pc, #252]	; (8007578 <TIM_Base_SetConfig+0x120>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d00b      	beq.n	8007498 <TIM_Base_SetConfig+0x40>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a3e      	ldr	r2, [pc, #248]	; (800757c <TIM_Base_SetConfig+0x124>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d007      	beq.n	8007498 <TIM_Base_SetConfig+0x40>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a3d      	ldr	r2, [pc, #244]	; (8007580 <TIM_Base_SetConfig+0x128>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d003      	beq.n	8007498 <TIM_Base_SetConfig+0x40>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a3c      	ldr	r2, [pc, #240]	; (8007584 <TIM_Base_SetConfig+0x12c>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d108      	bne.n	80074aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800749e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	68fa      	ldr	r2, [r7, #12]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4a31      	ldr	r2, [pc, #196]	; (8007574 <TIM_Base_SetConfig+0x11c>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d01f      	beq.n	80074f2 <TIM_Base_SetConfig+0x9a>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074b8:	d01b      	beq.n	80074f2 <TIM_Base_SetConfig+0x9a>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4a2e      	ldr	r2, [pc, #184]	; (8007578 <TIM_Base_SetConfig+0x120>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d017      	beq.n	80074f2 <TIM_Base_SetConfig+0x9a>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a2d      	ldr	r2, [pc, #180]	; (800757c <TIM_Base_SetConfig+0x124>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d013      	beq.n	80074f2 <TIM_Base_SetConfig+0x9a>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a2c      	ldr	r2, [pc, #176]	; (8007580 <TIM_Base_SetConfig+0x128>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d00f      	beq.n	80074f2 <TIM_Base_SetConfig+0x9a>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a2c      	ldr	r2, [pc, #176]	; (8007588 <TIM_Base_SetConfig+0x130>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d00b      	beq.n	80074f2 <TIM_Base_SetConfig+0x9a>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a2b      	ldr	r2, [pc, #172]	; (800758c <TIM_Base_SetConfig+0x134>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d007      	beq.n	80074f2 <TIM_Base_SetConfig+0x9a>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a2a      	ldr	r2, [pc, #168]	; (8007590 <TIM_Base_SetConfig+0x138>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d003      	beq.n	80074f2 <TIM_Base_SetConfig+0x9a>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a25      	ldr	r2, [pc, #148]	; (8007584 <TIM_Base_SetConfig+0x12c>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d108      	bne.n	8007504 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	68fa      	ldr	r2, [r7, #12]
 8007500:	4313      	orrs	r3, r2
 8007502:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	695b      	ldr	r3, [r3, #20]
 800750e:	4313      	orrs	r3, r2
 8007510:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	68fa      	ldr	r2, [r7, #12]
 8007516:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	689a      	ldr	r2, [r3, #8]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4a12      	ldr	r2, [pc, #72]	; (8007574 <TIM_Base_SetConfig+0x11c>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d013      	beq.n	8007558 <TIM_Base_SetConfig+0x100>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a13      	ldr	r2, [pc, #76]	; (8007580 <TIM_Base_SetConfig+0x128>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d00f      	beq.n	8007558 <TIM_Base_SetConfig+0x100>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4a13      	ldr	r2, [pc, #76]	; (8007588 <TIM_Base_SetConfig+0x130>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d00b      	beq.n	8007558 <TIM_Base_SetConfig+0x100>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a12      	ldr	r2, [pc, #72]	; (800758c <TIM_Base_SetConfig+0x134>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d007      	beq.n	8007558 <TIM_Base_SetConfig+0x100>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a11      	ldr	r2, [pc, #68]	; (8007590 <TIM_Base_SetConfig+0x138>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d003      	beq.n	8007558 <TIM_Base_SetConfig+0x100>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4a0c      	ldr	r2, [pc, #48]	; (8007584 <TIM_Base_SetConfig+0x12c>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d103      	bne.n	8007560 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	691a      	ldr	r2, [r3, #16]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	615a      	str	r2, [r3, #20]
}
 8007566:	bf00      	nop
 8007568:	3714      	adds	r7, #20
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	40012c00 	.word	0x40012c00
 8007578:	40000400 	.word	0x40000400
 800757c:	40000800 	.word	0x40000800
 8007580:	40013400 	.word	0x40013400
 8007584:	40015000 	.word	0x40015000
 8007588:	40014000 	.word	0x40014000
 800758c:	40014400 	.word	0x40014400
 8007590:	40014800 	.word	0x40014800

08007594 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007594:	b480      	push	{r7}
 8007596:	b087      	sub	sp, #28
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	f023 0201 	bic.w	r2, r3, #1
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f023 0303 	bic.w	r3, r3, #3
 80075ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68fa      	ldr	r2, [r7, #12]
 80075d6:	4313      	orrs	r3, r2
 80075d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	f023 0302 	bic.w	r3, r3, #2
 80075e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a30      	ldr	r2, [pc, #192]	; (80076b0 <TIM_OC1_SetConfig+0x11c>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d013      	beq.n	800761c <TIM_OC1_SetConfig+0x88>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a2f      	ldr	r2, [pc, #188]	; (80076b4 <TIM_OC1_SetConfig+0x120>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d00f      	beq.n	800761c <TIM_OC1_SetConfig+0x88>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a2e      	ldr	r2, [pc, #184]	; (80076b8 <TIM_OC1_SetConfig+0x124>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d00b      	beq.n	800761c <TIM_OC1_SetConfig+0x88>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a2d      	ldr	r2, [pc, #180]	; (80076bc <TIM_OC1_SetConfig+0x128>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d007      	beq.n	800761c <TIM_OC1_SetConfig+0x88>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a2c      	ldr	r2, [pc, #176]	; (80076c0 <TIM_OC1_SetConfig+0x12c>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d003      	beq.n	800761c <TIM_OC1_SetConfig+0x88>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a2b      	ldr	r2, [pc, #172]	; (80076c4 <TIM_OC1_SetConfig+0x130>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d10c      	bne.n	8007636 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f023 0308 	bic.w	r3, r3, #8
 8007622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	697a      	ldr	r2, [r7, #20]
 800762a:	4313      	orrs	r3, r2
 800762c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f023 0304 	bic.w	r3, r3, #4
 8007634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a1d      	ldr	r2, [pc, #116]	; (80076b0 <TIM_OC1_SetConfig+0x11c>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d013      	beq.n	8007666 <TIM_OC1_SetConfig+0xd2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a1c      	ldr	r2, [pc, #112]	; (80076b4 <TIM_OC1_SetConfig+0x120>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d00f      	beq.n	8007666 <TIM_OC1_SetConfig+0xd2>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a1b      	ldr	r2, [pc, #108]	; (80076b8 <TIM_OC1_SetConfig+0x124>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d00b      	beq.n	8007666 <TIM_OC1_SetConfig+0xd2>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a1a      	ldr	r2, [pc, #104]	; (80076bc <TIM_OC1_SetConfig+0x128>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d007      	beq.n	8007666 <TIM_OC1_SetConfig+0xd2>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a19      	ldr	r2, [pc, #100]	; (80076c0 <TIM_OC1_SetConfig+0x12c>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d003      	beq.n	8007666 <TIM_OC1_SetConfig+0xd2>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a18      	ldr	r2, [pc, #96]	; (80076c4 <TIM_OC1_SetConfig+0x130>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d111      	bne.n	800768a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800766c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007674:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	695b      	ldr	r3, [r3, #20]
 800767a:	693a      	ldr	r2, [r7, #16]
 800767c:	4313      	orrs	r3, r2
 800767e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	699b      	ldr	r3, [r3, #24]
 8007684:	693a      	ldr	r2, [r7, #16]
 8007686:	4313      	orrs	r3, r2
 8007688:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	693a      	ldr	r2, [r7, #16]
 800768e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	68fa      	ldr	r2, [r7, #12]
 8007694:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	685a      	ldr	r2, [r3, #4]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	697a      	ldr	r2, [r7, #20]
 80076a2:	621a      	str	r2, [r3, #32]
}
 80076a4:	bf00      	nop
 80076a6:	371c      	adds	r7, #28
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr
 80076b0:	40012c00 	.word	0x40012c00
 80076b4:	40013400 	.word	0x40013400
 80076b8:	40014000 	.word	0x40014000
 80076bc:	40014400 	.word	0x40014400
 80076c0:	40014800 	.word	0x40014800
 80076c4:	40015000 	.word	0x40015000

080076c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b087      	sub	sp, #28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6a1b      	ldr	r3, [r3, #32]
 80076d6:	f023 0210 	bic.w	r2, r3, #16
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a1b      	ldr	r3, [r3, #32]
 80076e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	699b      	ldr	r3, [r3, #24]
 80076ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007702:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	021b      	lsls	r3, r3, #8
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	4313      	orrs	r3, r2
 800770e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f023 0320 	bic.w	r3, r3, #32
 8007716:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	011b      	lsls	r3, r3, #4
 800771e:	697a      	ldr	r2, [r7, #20]
 8007720:	4313      	orrs	r3, r2
 8007722:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a2c      	ldr	r2, [pc, #176]	; (80077d8 <TIM_OC2_SetConfig+0x110>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d007      	beq.n	800773c <TIM_OC2_SetConfig+0x74>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a2b      	ldr	r2, [pc, #172]	; (80077dc <TIM_OC2_SetConfig+0x114>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d003      	beq.n	800773c <TIM_OC2_SetConfig+0x74>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a2a      	ldr	r2, [pc, #168]	; (80077e0 <TIM_OC2_SetConfig+0x118>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d10d      	bne.n	8007758 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007742:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	011b      	lsls	r3, r3, #4
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	4313      	orrs	r3, r2
 800774e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007756:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a1f      	ldr	r2, [pc, #124]	; (80077d8 <TIM_OC2_SetConfig+0x110>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d013      	beq.n	8007788 <TIM_OC2_SetConfig+0xc0>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	4a1e      	ldr	r2, [pc, #120]	; (80077dc <TIM_OC2_SetConfig+0x114>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d00f      	beq.n	8007788 <TIM_OC2_SetConfig+0xc0>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a1e      	ldr	r2, [pc, #120]	; (80077e4 <TIM_OC2_SetConfig+0x11c>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d00b      	beq.n	8007788 <TIM_OC2_SetConfig+0xc0>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a1d      	ldr	r2, [pc, #116]	; (80077e8 <TIM_OC2_SetConfig+0x120>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d007      	beq.n	8007788 <TIM_OC2_SetConfig+0xc0>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	4a1c      	ldr	r2, [pc, #112]	; (80077ec <TIM_OC2_SetConfig+0x124>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d003      	beq.n	8007788 <TIM_OC2_SetConfig+0xc0>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	4a17      	ldr	r2, [pc, #92]	; (80077e0 <TIM_OC2_SetConfig+0x118>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d113      	bne.n	80077b0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800778e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007796:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	695b      	ldr	r3, [r3, #20]
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	693a      	ldr	r2, [r7, #16]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	699b      	ldr	r3, [r3, #24]
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	693a      	ldr	r2, [r7, #16]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	693a      	ldr	r2, [r7, #16]
 80077b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	685a      	ldr	r2, [r3, #4]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	697a      	ldr	r2, [r7, #20]
 80077c8:	621a      	str	r2, [r3, #32]
}
 80077ca:	bf00      	nop
 80077cc:	371c      	adds	r7, #28
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	40012c00 	.word	0x40012c00
 80077dc:	40013400 	.word	0x40013400
 80077e0:	40015000 	.word	0x40015000
 80077e4:	40014000 	.word	0x40014000
 80077e8:	40014400 	.word	0x40014400
 80077ec:	40014800 	.word	0x40014800

080077f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a1b      	ldr	r3, [r3, #32]
 80077fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a1b      	ldr	r3, [r3, #32]
 800780a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800781e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f023 0303 	bic.w	r3, r3, #3
 800782a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	4313      	orrs	r3, r2
 8007834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800783c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	021b      	lsls	r3, r3, #8
 8007844:	697a      	ldr	r2, [r7, #20]
 8007846:	4313      	orrs	r3, r2
 8007848:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a2b      	ldr	r2, [pc, #172]	; (80078fc <TIM_OC3_SetConfig+0x10c>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d007      	beq.n	8007862 <TIM_OC3_SetConfig+0x72>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a2a      	ldr	r2, [pc, #168]	; (8007900 <TIM_OC3_SetConfig+0x110>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d003      	beq.n	8007862 <TIM_OC3_SetConfig+0x72>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a29      	ldr	r2, [pc, #164]	; (8007904 <TIM_OC3_SetConfig+0x114>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d10d      	bne.n	800787e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007868:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	68db      	ldr	r3, [r3, #12]
 800786e:	021b      	lsls	r3, r3, #8
 8007870:	697a      	ldr	r2, [r7, #20]
 8007872:	4313      	orrs	r3, r2
 8007874:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800787c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a1e      	ldr	r2, [pc, #120]	; (80078fc <TIM_OC3_SetConfig+0x10c>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d013      	beq.n	80078ae <TIM_OC3_SetConfig+0xbe>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a1d      	ldr	r2, [pc, #116]	; (8007900 <TIM_OC3_SetConfig+0x110>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d00f      	beq.n	80078ae <TIM_OC3_SetConfig+0xbe>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a1d      	ldr	r2, [pc, #116]	; (8007908 <TIM_OC3_SetConfig+0x118>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d00b      	beq.n	80078ae <TIM_OC3_SetConfig+0xbe>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a1c      	ldr	r2, [pc, #112]	; (800790c <TIM_OC3_SetConfig+0x11c>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d007      	beq.n	80078ae <TIM_OC3_SetConfig+0xbe>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	4a1b      	ldr	r2, [pc, #108]	; (8007910 <TIM_OC3_SetConfig+0x120>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d003      	beq.n	80078ae <TIM_OC3_SetConfig+0xbe>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	4a16      	ldr	r2, [pc, #88]	; (8007904 <TIM_OC3_SetConfig+0x114>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d113      	bne.n	80078d6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	011b      	lsls	r3, r3, #4
 80078c4:	693a      	ldr	r2, [r7, #16]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	011b      	lsls	r3, r3, #4
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	621a      	str	r2, [r3, #32]
}
 80078f0:	bf00      	nop
 80078f2:	371c      	adds	r7, #28
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr
 80078fc:	40012c00 	.word	0x40012c00
 8007900:	40013400 	.word	0x40013400
 8007904:	40015000 	.word	0x40015000
 8007908:	40014000 	.word	0x40014000
 800790c:	40014400 	.word	0x40014400
 8007910:	40014800 	.word	0x40014800

08007914 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007914:	b480      	push	{r7}
 8007916:	b087      	sub	sp, #28
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a1b      	ldr	r3, [r3, #32]
 8007922:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a1b      	ldr	r3, [r3, #32]
 800792e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	69db      	ldr	r3, [r3, #28]
 800793a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007942:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800794e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	021b      	lsls	r3, r3, #8
 8007956:	68fa      	ldr	r2, [r7, #12]
 8007958:	4313      	orrs	r3, r2
 800795a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007962:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	031b      	lsls	r3, r3, #12
 800796a:	693a      	ldr	r2, [r7, #16]
 800796c:	4313      	orrs	r3, r2
 800796e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a1a      	ldr	r2, [pc, #104]	; (80079dc <TIM_OC4_SetConfig+0xc8>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d013      	beq.n	80079a0 <TIM_OC4_SetConfig+0x8c>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a19      	ldr	r2, [pc, #100]	; (80079e0 <TIM_OC4_SetConfig+0xcc>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d00f      	beq.n	80079a0 <TIM_OC4_SetConfig+0x8c>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a18      	ldr	r2, [pc, #96]	; (80079e4 <TIM_OC4_SetConfig+0xd0>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d00b      	beq.n	80079a0 <TIM_OC4_SetConfig+0x8c>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a17      	ldr	r2, [pc, #92]	; (80079e8 <TIM_OC4_SetConfig+0xd4>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d007      	beq.n	80079a0 <TIM_OC4_SetConfig+0x8c>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	4a16      	ldr	r2, [pc, #88]	; (80079ec <TIM_OC4_SetConfig+0xd8>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d003      	beq.n	80079a0 <TIM_OC4_SetConfig+0x8c>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	4a15      	ldr	r2, [pc, #84]	; (80079f0 <TIM_OC4_SetConfig+0xdc>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d109      	bne.n	80079b4 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80079a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	695b      	ldr	r3, [r3, #20]
 80079ac:	019b      	lsls	r3, r3, #6
 80079ae:	697a      	ldr	r2, [r7, #20]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	697a      	ldr	r2, [r7, #20]
 80079b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	68fa      	ldr	r2, [r7, #12]
 80079be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	685a      	ldr	r2, [r3, #4]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	693a      	ldr	r2, [r7, #16]
 80079cc:	621a      	str	r2, [r3, #32]
}
 80079ce:	bf00      	nop
 80079d0:	371c      	adds	r7, #28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	40012c00 	.word	0x40012c00
 80079e0:	40013400 	.word	0x40013400
 80079e4:	40014000 	.word	0x40014000
 80079e8:	40014400 	.word	0x40014400
 80079ec:	40014800 	.word	0x40014800
 80079f0:	40015000 	.word	0x40015000

080079f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b087      	sub	sp, #28
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6a1b      	ldr	r3, [r3, #32]
 8007a02:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6a1b      	ldr	r3, [r3, #32]
 8007a0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007a38:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	041b      	lsls	r3, r3, #16
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a19      	ldr	r2, [pc, #100]	; (8007ab0 <TIM_OC5_SetConfig+0xbc>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d013      	beq.n	8007a76 <TIM_OC5_SetConfig+0x82>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a18      	ldr	r2, [pc, #96]	; (8007ab4 <TIM_OC5_SetConfig+0xc0>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d00f      	beq.n	8007a76 <TIM_OC5_SetConfig+0x82>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4a17      	ldr	r2, [pc, #92]	; (8007ab8 <TIM_OC5_SetConfig+0xc4>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d00b      	beq.n	8007a76 <TIM_OC5_SetConfig+0x82>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a16      	ldr	r2, [pc, #88]	; (8007abc <TIM_OC5_SetConfig+0xc8>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d007      	beq.n	8007a76 <TIM_OC5_SetConfig+0x82>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4a15      	ldr	r2, [pc, #84]	; (8007ac0 <TIM_OC5_SetConfig+0xcc>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d003      	beq.n	8007a76 <TIM_OC5_SetConfig+0x82>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a14      	ldr	r2, [pc, #80]	; (8007ac4 <TIM_OC5_SetConfig+0xd0>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d109      	bne.n	8007a8a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	695b      	ldr	r3, [r3, #20]
 8007a82:	021b      	lsls	r3, r3, #8
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	693a      	ldr	r2, [r7, #16]
 8007aa2:	621a      	str	r2, [r3, #32]
}
 8007aa4:	bf00      	nop
 8007aa6:	371c      	adds	r7, #28
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr
 8007ab0:	40012c00 	.word	0x40012c00
 8007ab4:	40013400 	.word	0x40013400
 8007ab8:	40014000 	.word	0x40014000
 8007abc:	40014400 	.word	0x40014400
 8007ac0:	40014800 	.word	0x40014800
 8007ac4:	40015000 	.word	0x40015000

08007ac8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007af6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007afa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	021b      	lsls	r3, r3, #8
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007b0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	051b      	lsls	r3, r3, #20
 8007b16:	693a      	ldr	r2, [r7, #16]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a1a      	ldr	r2, [pc, #104]	; (8007b88 <TIM_OC6_SetConfig+0xc0>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d013      	beq.n	8007b4c <TIM_OC6_SetConfig+0x84>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a19      	ldr	r2, [pc, #100]	; (8007b8c <TIM_OC6_SetConfig+0xc4>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d00f      	beq.n	8007b4c <TIM_OC6_SetConfig+0x84>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a18      	ldr	r2, [pc, #96]	; (8007b90 <TIM_OC6_SetConfig+0xc8>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d00b      	beq.n	8007b4c <TIM_OC6_SetConfig+0x84>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a17      	ldr	r2, [pc, #92]	; (8007b94 <TIM_OC6_SetConfig+0xcc>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d007      	beq.n	8007b4c <TIM_OC6_SetConfig+0x84>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a16      	ldr	r2, [pc, #88]	; (8007b98 <TIM_OC6_SetConfig+0xd0>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d003      	beq.n	8007b4c <TIM_OC6_SetConfig+0x84>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a15      	ldr	r2, [pc, #84]	; (8007b9c <TIM_OC6_SetConfig+0xd4>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d109      	bne.n	8007b60 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	029b      	lsls	r3, r3, #10
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	697a      	ldr	r2, [r7, #20]
 8007b64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	68fa      	ldr	r2, [r7, #12]
 8007b6a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	685a      	ldr	r2, [r3, #4]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	621a      	str	r2, [r3, #32]
}
 8007b7a:	bf00      	nop
 8007b7c:	371c      	adds	r7, #28
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop
 8007b88:	40012c00 	.word	0x40012c00
 8007b8c:	40013400 	.word	0x40013400
 8007b90:	40014000 	.word	0x40014000
 8007b94:	40014400 	.word	0x40014400
 8007b98:	40014800 	.word	0x40014800
 8007b9c:	40015000 	.word	0x40015000

08007ba0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6a1b      	ldr	r3, [r3, #32]
 8007bb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	6a1b      	ldr	r3, [r3, #32]
 8007bb6:	f023 0201 	bic.w	r2, r3, #1
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	699b      	ldr	r3, [r3, #24]
 8007bc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	011b      	lsls	r3, r3, #4
 8007bd0:	693a      	ldr	r2, [r7, #16]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	f023 030a 	bic.w	r3, r3, #10
 8007bdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bde:	697a      	ldr	r2, [r7, #20]
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	697a      	ldr	r2, [r7, #20]
 8007bf0:	621a      	str	r2, [r3, #32]
}
 8007bf2:	bf00      	nop
 8007bf4:	371c      	adds	r7, #28
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr

08007bfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b087      	sub	sp, #28
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	60f8      	str	r0, [r7, #12]
 8007c06:	60b9      	str	r1, [r7, #8]
 8007c08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	f023 0210 	bic.w	r2, r3, #16
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6a1b      	ldr	r3, [r3, #32]
 8007c20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	031b      	lsls	r3, r3, #12
 8007c2e:	697a      	ldr	r2, [r7, #20]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	011b      	lsls	r3, r3, #4
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	697a      	ldr	r2, [r7, #20]
 8007c4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	621a      	str	r2, [r3, #32]
}
 8007c52:	bf00      	nop
 8007c54:	371c      	adds	r7, #28
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr

08007c5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c5e:	b480      	push	{r7}
 8007c60:	b085      	sub	sp, #20
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c76:	683a      	ldr	r2, [r7, #0]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	f043 0307 	orr.w	r3, r3, #7
 8007c80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	609a      	str	r2, [r3, #8]
}
 8007c88:	bf00      	nop
 8007c8a:	3714      	adds	r7, #20
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b087      	sub	sp, #28
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
 8007ca0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007cae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	021a      	lsls	r2, r3, #8
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	431a      	orrs	r2, r3
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	697a      	ldr	r2, [r7, #20]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	697a      	ldr	r2, [r7, #20]
 8007cc6:	609a      	str	r2, [r3, #8]
}
 8007cc8:	bf00      	nop
 8007cca:	371c      	adds	r7, #28
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b087      	sub	sp, #28
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	f003 031f 	and.w	r3, r3, #31
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6a1a      	ldr	r2, [r3, #32]
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	43db      	mvns	r3, r3
 8007cf6:	401a      	ands	r2, r3
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6a1a      	ldr	r2, [r3, #32]
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	f003 031f 	and.w	r3, r3, #31
 8007d06:	6879      	ldr	r1, [r7, #4]
 8007d08:	fa01 f303 	lsl.w	r3, r1, r3
 8007d0c:	431a      	orrs	r2, r3
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	621a      	str	r2, [r3, #32]
}
 8007d12:	bf00      	nop
 8007d14:	371c      	adds	r7, #28
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
	...

08007d20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b085      	sub	sp, #20
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d101      	bne.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d34:	2302      	movs	r3, #2
 8007d36:	e06d      	b.n	8007e14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2202      	movs	r2, #2
 8007d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a30      	ldr	r2, [pc, #192]	; (8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d009      	beq.n	8007d76 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a2f      	ldr	r2, [pc, #188]	; (8007e24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d004      	beq.n	8007d76 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a2d      	ldr	r2, [pc, #180]	; (8007e28 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d108      	bne.n	8007d88 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007d7c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a1e      	ldr	r2, [pc, #120]	; (8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d01d      	beq.n	8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007db4:	d018      	beq.n	8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a1c      	ldr	r2, [pc, #112]	; (8007e2c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d013      	beq.n	8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a1a      	ldr	r2, [pc, #104]	; (8007e30 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d00e      	beq.n	8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a15      	ldr	r2, [pc, #84]	; (8007e24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d009      	beq.n	8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a16      	ldr	r2, [pc, #88]	; (8007e34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d004      	beq.n	8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a11      	ldr	r2, [pc, #68]	; (8007e28 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d10c      	bne.n	8007e02 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	68ba      	ldr	r2, [r7, #8]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68ba      	ldr	r2, [r7, #8]
 8007e00:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2201      	movs	r2, #1
 8007e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr
 8007e20:	40012c00 	.word	0x40012c00
 8007e24:	40013400 	.word	0x40013400
 8007e28:	40015000 	.word	0x40015000
 8007e2c:	40000400 	.word	0x40000400
 8007e30:	40000800 	.word	0x40000800
 8007e34:	40014000 	.word	0x40014000

08007e38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b083      	sub	sp, #12
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e40:	bf00      	nop
 8007e42:	370c      	adds	r7, #12
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e54:	bf00      	nop
 8007e56:	370c      	adds	r7, #12
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b083      	sub	sp, #12
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007e68:	bf00      	nop
 8007e6a:	370c      	adds	r7, #12
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d101      	bne.n	8007e86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	e040      	b.n	8007f08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d106      	bne.n	8007e9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f7fa faac 	bl	80023f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2224      	movs	r2, #36	; 0x24
 8007ea0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f022 0201 	bic.w	r2, r2, #1
 8007eb0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f992 	bl	80081dc <UART_SetConfig>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d101      	bne.n	8007ec2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e022      	b.n	8007f08 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d002      	beq.n	8007ed0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 fb5a 	bl	8008584 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	685a      	ldr	r2, [r3, #4]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ede:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	689a      	ldr	r2, [r3, #8]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007eee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f042 0201 	orr.w	r2, r2, #1
 8007efe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f000 fbe1 	bl	80086c8 <UART_CheckIdleState>
 8007f06:	4603      	mov	r3, r0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3708      	adds	r7, #8
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b08a      	sub	sp, #40	; 0x28
 8007f14:	af02      	add	r7, sp, #8
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	60b9      	str	r1, [r7, #8]
 8007f1a:	603b      	str	r3, [r7, #0]
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f24:	2b20      	cmp	r3, #32
 8007f26:	f040 8082 	bne.w	800802e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d002      	beq.n	8007f36 <HAL_UART_Transmit+0x26>
 8007f30:	88fb      	ldrh	r3, [r7, #6]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d101      	bne.n	8007f3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007f36:	2301      	movs	r3, #1
 8007f38:	e07a      	b.n	8008030 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d101      	bne.n	8007f48 <HAL_UART_Transmit+0x38>
 8007f44:	2302      	movs	r3, #2
 8007f46:	e073      	b.n	8008030 <HAL_UART_Transmit+0x120>
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2221      	movs	r2, #33	; 0x21
 8007f5c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f5e:	f7fa fbd3 	bl	8002708 <HAL_GetTick>
 8007f62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	88fa      	ldrh	r2, [r7, #6]
 8007f68:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	88fa      	ldrh	r2, [r7, #6]
 8007f70:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f7c:	d108      	bne.n	8007f90 <HAL_UART_Transmit+0x80>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	691b      	ldr	r3, [r3, #16]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d104      	bne.n	8007f90 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007f86:	2300      	movs	r3, #0
 8007f88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	61bb      	str	r3, [r7, #24]
 8007f8e:	e003      	b.n	8007f98 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f94:	2300      	movs	r3, #0
 8007f96:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007fa0:	e02d      	b.n	8007ffe <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	9300      	str	r3, [sp, #0]
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	2180      	movs	r1, #128	; 0x80
 8007fac:	68f8      	ldr	r0, [r7, #12]
 8007fae:	f000 fbd4 	bl	800875a <UART_WaitOnFlagUntilTimeout>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d001      	beq.n	8007fbc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007fb8:	2303      	movs	r3, #3
 8007fba:	e039      	b.n	8008030 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8007fbc:	69fb      	ldr	r3, [r7, #28]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d10b      	bne.n	8007fda <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	881a      	ldrh	r2, [r3, #0]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fce:	b292      	uxth	r2, r2
 8007fd0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	3302      	adds	r3, #2
 8007fd6:	61bb      	str	r3, [r7, #24]
 8007fd8:	e008      	b.n	8007fec <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007fda:	69fb      	ldr	r3, [r7, #28]
 8007fdc:	781a      	ldrb	r2, [r3, #0]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	b292      	uxth	r2, r2
 8007fe4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	3301      	adds	r3, #1
 8007fea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007ff2:	b29b      	uxth	r3, r3
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	b29a      	uxth	r2, r3
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008004:	b29b      	uxth	r3, r3
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1cb      	bne.n	8007fa2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	9300      	str	r3, [sp, #0]
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	2200      	movs	r2, #0
 8008012:	2140      	movs	r1, #64	; 0x40
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f000 fba0 	bl	800875a <UART_WaitOnFlagUntilTimeout>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d001      	beq.n	8008024 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008020:	2303      	movs	r3, #3
 8008022:	e005      	b.n	8008030 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2220      	movs	r2, #32
 8008028:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800802a:	2300      	movs	r3, #0
 800802c:	e000      	b.n	8008030 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800802e:	2302      	movs	r3, #2
  }
}
 8008030:	4618      	mov	r0, r3
 8008032:	3720      	adds	r7, #32
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b08a      	sub	sp, #40	; 0x28
 800803c:	af02      	add	r7, sp, #8
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	603b      	str	r3, [r7, #0]
 8008044:	4613      	mov	r3, r2
 8008046:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800804c:	2b20      	cmp	r3, #32
 800804e:	f040 80bf 	bne.w	80081d0 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d002      	beq.n	800805e <HAL_UART_Receive+0x26>
 8008058:	88fb      	ldrh	r3, [r7, #6]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d101      	bne.n	8008062 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e0b7      	b.n	80081d2 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008068:	2b01      	cmp	r3, #1
 800806a:	d101      	bne.n	8008070 <HAL_UART_Receive+0x38>
 800806c:	2302      	movs	r3, #2
 800806e:	e0b0      	b.n	80081d2 <HAL_UART_Receive+0x19a>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2201      	movs	r2, #1
 8008074:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2200      	movs	r2, #0
 800807c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2222      	movs	r2, #34	; 0x22
 8008084:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2200      	movs	r2, #0
 800808a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800808c:	f7fa fb3c 	bl	8002708 <HAL_GetTick>
 8008090:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	88fa      	ldrh	r2, [r7, #6]
 8008096:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	88fa      	ldrh	r2, [r7, #6]
 800809e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080aa:	d10e      	bne.n	80080ca <HAL_UART_Receive+0x92>
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	691b      	ldr	r3, [r3, #16]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d105      	bne.n	80080c0 <HAL_UART_Receive+0x88>
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80080ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080be:	e02d      	b.n	800811c <HAL_UART_Receive+0xe4>
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	22ff      	movs	r2, #255	; 0xff
 80080c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080c8:	e028      	b.n	800811c <HAL_UART_Receive+0xe4>
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d10d      	bne.n	80080ee <HAL_UART_Receive+0xb6>
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d104      	bne.n	80080e4 <HAL_UART_Receive+0xac>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	22ff      	movs	r2, #255	; 0xff
 80080de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080e2:	e01b      	b.n	800811c <HAL_UART_Receive+0xe4>
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	227f      	movs	r2, #127	; 0x7f
 80080e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080ec:	e016      	b.n	800811c <HAL_UART_Receive+0xe4>
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80080f6:	d10d      	bne.n	8008114 <HAL_UART_Receive+0xdc>
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d104      	bne.n	800810a <HAL_UART_Receive+0xd2>
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	227f      	movs	r2, #127	; 0x7f
 8008104:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008108:	e008      	b.n	800811c <HAL_UART_Receive+0xe4>
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	223f      	movs	r2, #63	; 0x3f
 800810e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008112:	e003      	b.n	800811c <HAL_UART_Receive+0xe4>
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008122:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800812c:	d108      	bne.n	8008140 <HAL_UART_Receive+0x108>
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d104      	bne.n	8008140 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8008136:	2300      	movs	r3, #0
 8008138:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	61bb      	str	r3, [r7, #24]
 800813e:	e003      	b.n	8008148 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008144:	2300      	movs	r3, #0
 8008146:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2200      	movs	r2, #0
 800814c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008150:	e033      	b.n	80081ba <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	9300      	str	r3, [sp, #0]
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	2200      	movs	r2, #0
 800815a:	2120      	movs	r1, #32
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f000 fafc 	bl	800875a <UART_WaitOnFlagUntilTimeout>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d001      	beq.n	800816c <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	e032      	b.n	80081d2 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 800816c:	69fb      	ldr	r3, [r7, #28]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d10c      	bne.n	800818c <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008178:	b29a      	uxth	r2, r3
 800817a:	8a7b      	ldrh	r3, [r7, #18]
 800817c:	4013      	ands	r3, r2
 800817e:	b29a      	uxth	r2, r3
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008184:	69bb      	ldr	r3, [r7, #24]
 8008186:	3302      	adds	r3, #2
 8008188:	61bb      	str	r3, [r7, #24]
 800818a:	e00d      	b.n	80081a8 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008192:	b29b      	uxth	r3, r3
 8008194:	b2da      	uxtb	r2, r3
 8008196:	8a7b      	ldrh	r3, [r7, #18]
 8008198:	b2db      	uxtb	r3, r3
 800819a:	4013      	ands	r3, r2
 800819c:	b2da      	uxtb	r2, r3
 800819e:	69fb      	ldr	r3, [r7, #28]
 80081a0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	3301      	adds	r3, #1
 80081a6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	3b01      	subs	r3, #1
 80081b2:	b29a      	uxth	r2, r3
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1c5      	bne.n	8008152 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2220      	movs	r2, #32
 80081ca:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80081cc:	2300      	movs	r3, #0
 80081ce:	e000      	b.n	80081d2 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 80081d0:	2302      	movs	r3, #2
  }
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3720      	adds	r7, #32
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
	...

080081dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b088      	sub	sp, #32
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80081e4:	2300      	movs	r3, #0
 80081e6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	689a      	ldr	r2, [r3, #8]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	431a      	orrs	r2, r3
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	695b      	ldr	r3, [r3, #20]
 80081f6:	431a      	orrs	r2, r3
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	69db      	ldr	r3, [r3, #28]
 80081fc:	4313      	orrs	r3, r2
 80081fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	4baa      	ldr	r3, [pc, #680]	; (80084b0 <UART_SetConfig+0x2d4>)
 8008208:	4013      	ands	r3, r2
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	6812      	ldr	r2, [r2, #0]
 800820e:	6979      	ldr	r1, [r7, #20]
 8008210:	430b      	orrs	r3, r1
 8008212:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	68da      	ldr	r2, [r3, #12]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	430a      	orrs	r2, r1
 8008228:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	699b      	ldr	r3, [r3, #24]
 800822e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6a1b      	ldr	r3, [r3, #32]
 8008234:	697a      	ldr	r2, [r7, #20]
 8008236:	4313      	orrs	r3, r2
 8008238:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	697a      	ldr	r2, [r7, #20]
 800824a:	430a      	orrs	r2, r1
 800824c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a98      	ldr	r2, [pc, #608]	; (80084b4 <UART_SetConfig+0x2d8>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d121      	bne.n	800829c <UART_SetConfig+0xc0>
 8008258:	4b97      	ldr	r3, [pc, #604]	; (80084b8 <UART_SetConfig+0x2dc>)
 800825a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800825c:	f003 0303 	and.w	r3, r3, #3
 8008260:	2b03      	cmp	r3, #3
 8008262:	d817      	bhi.n	8008294 <UART_SetConfig+0xb8>
 8008264:	a201      	add	r2, pc, #4	; (adr r2, 800826c <UART_SetConfig+0x90>)
 8008266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800826a:	bf00      	nop
 800826c:	0800827d 	.word	0x0800827d
 8008270:	08008289 	.word	0x08008289
 8008274:	0800828f 	.word	0x0800828f
 8008278:	08008283 	.word	0x08008283
 800827c:	2301      	movs	r3, #1
 800827e:	77fb      	strb	r3, [r7, #31]
 8008280:	e0b2      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008282:	2302      	movs	r3, #2
 8008284:	77fb      	strb	r3, [r7, #31]
 8008286:	e0af      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008288:	2304      	movs	r3, #4
 800828a:	77fb      	strb	r3, [r7, #31]
 800828c:	e0ac      	b.n	80083e8 <UART_SetConfig+0x20c>
 800828e:	2308      	movs	r3, #8
 8008290:	77fb      	strb	r3, [r7, #31]
 8008292:	e0a9      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008294:	2310      	movs	r3, #16
 8008296:	77fb      	strb	r3, [r7, #31]
 8008298:	bf00      	nop
 800829a:	e0a5      	b.n	80083e8 <UART_SetConfig+0x20c>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a86      	ldr	r2, [pc, #536]	; (80084bc <UART_SetConfig+0x2e0>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d123      	bne.n	80082ee <UART_SetConfig+0x112>
 80082a6:	4b84      	ldr	r3, [pc, #528]	; (80084b8 <UART_SetConfig+0x2dc>)
 80082a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082aa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80082ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082b2:	d012      	beq.n	80082da <UART_SetConfig+0xfe>
 80082b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082b8:	d802      	bhi.n	80082c0 <UART_SetConfig+0xe4>
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d007      	beq.n	80082ce <UART_SetConfig+0xf2>
 80082be:	e012      	b.n	80082e6 <UART_SetConfig+0x10a>
 80082c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80082c4:	d00c      	beq.n	80082e0 <UART_SetConfig+0x104>
 80082c6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80082ca:	d003      	beq.n	80082d4 <UART_SetConfig+0xf8>
 80082cc:	e00b      	b.n	80082e6 <UART_SetConfig+0x10a>
 80082ce:	2300      	movs	r3, #0
 80082d0:	77fb      	strb	r3, [r7, #31]
 80082d2:	e089      	b.n	80083e8 <UART_SetConfig+0x20c>
 80082d4:	2302      	movs	r3, #2
 80082d6:	77fb      	strb	r3, [r7, #31]
 80082d8:	e086      	b.n	80083e8 <UART_SetConfig+0x20c>
 80082da:	2304      	movs	r3, #4
 80082dc:	77fb      	strb	r3, [r7, #31]
 80082de:	e083      	b.n	80083e8 <UART_SetConfig+0x20c>
 80082e0:	2308      	movs	r3, #8
 80082e2:	77fb      	strb	r3, [r7, #31]
 80082e4:	e080      	b.n	80083e8 <UART_SetConfig+0x20c>
 80082e6:	2310      	movs	r3, #16
 80082e8:	77fb      	strb	r3, [r7, #31]
 80082ea:	bf00      	nop
 80082ec:	e07c      	b.n	80083e8 <UART_SetConfig+0x20c>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a73      	ldr	r2, [pc, #460]	; (80084c0 <UART_SetConfig+0x2e4>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d123      	bne.n	8008340 <UART_SetConfig+0x164>
 80082f8:	4b6f      	ldr	r3, [pc, #444]	; (80084b8 <UART_SetConfig+0x2dc>)
 80082fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082fc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008300:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008304:	d012      	beq.n	800832c <UART_SetConfig+0x150>
 8008306:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800830a:	d802      	bhi.n	8008312 <UART_SetConfig+0x136>
 800830c:	2b00      	cmp	r3, #0
 800830e:	d007      	beq.n	8008320 <UART_SetConfig+0x144>
 8008310:	e012      	b.n	8008338 <UART_SetConfig+0x15c>
 8008312:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008316:	d00c      	beq.n	8008332 <UART_SetConfig+0x156>
 8008318:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800831c:	d003      	beq.n	8008326 <UART_SetConfig+0x14a>
 800831e:	e00b      	b.n	8008338 <UART_SetConfig+0x15c>
 8008320:	2300      	movs	r3, #0
 8008322:	77fb      	strb	r3, [r7, #31]
 8008324:	e060      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008326:	2302      	movs	r3, #2
 8008328:	77fb      	strb	r3, [r7, #31]
 800832a:	e05d      	b.n	80083e8 <UART_SetConfig+0x20c>
 800832c:	2304      	movs	r3, #4
 800832e:	77fb      	strb	r3, [r7, #31]
 8008330:	e05a      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008332:	2308      	movs	r3, #8
 8008334:	77fb      	strb	r3, [r7, #31]
 8008336:	e057      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008338:	2310      	movs	r3, #16
 800833a:	77fb      	strb	r3, [r7, #31]
 800833c:	bf00      	nop
 800833e:	e053      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a5f      	ldr	r2, [pc, #380]	; (80084c4 <UART_SetConfig+0x2e8>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d123      	bne.n	8008392 <UART_SetConfig+0x1b6>
 800834a:	4b5b      	ldr	r3, [pc, #364]	; (80084b8 <UART_SetConfig+0x2dc>)
 800834c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800834e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008352:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008356:	d012      	beq.n	800837e <UART_SetConfig+0x1a2>
 8008358:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800835c:	d802      	bhi.n	8008364 <UART_SetConfig+0x188>
 800835e:	2b00      	cmp	r3, #0
 8008360:	d007      	beq.n	8008372 <UART_SetConfig+0x196>
 8008362:	e012      	b.n	800838a <UART_SetConfig+0x1ae>
 8008364:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008368:	d00c      	beq.n	8008384 <UART_SetConfig+0x1a8>
 800836a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800836e:	d003      	beq.n	8008378 <UART_SetConfig+0x19c>
 8008370:	e00b      	b.n	800838a <UART_SetConfig+0x1ae>
 8008372:	2300      	movs	r3, #0
 8008374:	77fb      	strb	r3, [r7, #31]
 8008376:	e037      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008378:	2302      	movs	r3, #2
 800837a:	77fb      	strb	r3, [r7, #31]
 800837c:	e034      	b.n	80083e8 <UART_SetConfig+0x20c>
 800837e:	2304      	movs	r3, #4
 8008380:	77fb      	strb	r3, [r7, #31]
 8008382:	e031      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008384:	2308      	movs	r3, #8
 8008386:	77fb      	strb	r3, [r7, #31]
 8008388:	e02e      	b.n	80083e8 <UART_SetConfig+0x20c>
 800838a:	2310      	movs	r3, #16
 800838c:	77fb      	strb	r3, [r7, #31]
 800838e:	bf00      	nop
 8008390:	e02a      	b.n	80083e8 <UART_SetConfig+0x20c>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a4c      	ldr	r2, [pc, #304]	; (80084c8 <UART_SetConfig+0x2ec>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d123      	bne.n	80083e4 <UART_SetConfig+0x208>
 800839c:	4b46      	ldr	r3, [pc, #280]	; (80084b8 <UART_SetConfig+0x2dc>)
 800839e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083a0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80083a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80083a8:	d012      	beq.n	80083d0 <UART_SetConfig+0x1f4>
 80083aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80083ae:	d802      	bhi.n	80083b6 <UART_SetConfig+0x1da>
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d007      	beq.n	80083c4 <UART_SetConfig+0x1e8>
 80083b4:	e012      	b.n	80083dc <UART_SetConfig+0x200>
 80083b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80083ba:	d00c      	beq.n	80083d6 <UART_SetConfig+0x1fa>
 80083bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80083c0:	d003      	beq.n	80083ca <UART_SetConfig+0x1ee>
 80083c2:	e00b      	b.n	80083dc <UART_SetConfig+0x200>
 80083c4:	2300      	movs	r3, #0
 80083c6:	77fb      	strb	r3, [r7, #31]
 80083c8:	e00e      	b.n	80083e8 <UART_SetConfig+0x20c>
 80083ca:	2302      	movs	r3, #2
 80083cc:	77fb      	strb	r3, [r7, #31]
 80083ce:	e00b      	b.n	80083e8 <UART_SetConfig+0x20c>
 80083d0:	2304      	movs	r3, #4
 80083d2:	77fb      	strb	r3, [r7, #31]
 80083d4:	e008      	b.n	80083e8 <UART_SetConfig+0x20c>
 80083d6:	2308      	movs	r3, #8
 80083d8:	77fb      	strb	r3, [r7, #31]
 80083da:	e005      	b.n	80083e8 <UART_SetConfig+0x20c>
 80083dc:	2310      	movs	r3, #16
 80083de:	77fb      	strb	r3, [r7, #31]
 80083e0:	bf00      	nop
 80083e2:	e001      	b.n	80083e8 <UART_SetConfig+0x20c>
 80083e4:	2310      	movs	r3, #16
 80083e6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	69db      	ldr	r3, [r3, #28]
 80083ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083f0:	d16e      	bne.n	80084d0 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80083f2:	7ffb      	ldrb	r3, [r7, #31]
 80083f4:	2b08      	cmp	r3, #8
 80083f6:	d828      	bhi.n	800844a <UART_SetConfig+0x26e>
 80083f8:	a201      	add	r2, pc, #4	; (adr r2, 8008400 <UART_SetConfig+0x224>)
 80083fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083fe:	bf00      	nop
 8008400:	08008425 	.word	0x08008425
 8008404:	0800842d 	.word	0x0800842d
 8008408:	08008435 	.word	0x08008435
 800840c:	0800844b 	.word	0x0800844b
 8008410:	0800843b 	.word	0x0800843b
 8008414:	0800844b 	.word	0x0800844b
 8008418:	0800844b 	.word	0x0800844b
 800841c:	0800844b 	.word	0x0800844b
 8008420:	08008443 	.word	0x08008443
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008424:	f7fe f876 	bl	8006514 <HAL_RCC_GetPCLK1Freq>
 8008428:	61b8      	str	r0, [r7, #24]
        break;
 800842a:	e013      	b.n	8008454 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800842c:	f7fe f894 	bl	8006558 <HAL_RCC_GetPCLK2Freq>
 8008430:	61b8      	str	r0, [r7, #24]
        break;
 8008432:	e00f      	b.n	8008454 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008434:	4b25      	ldr	r3, [pc, #148]	; (80084cc <UART_SetConfig+0x2f0>)
 8008436:	61bb      	str	r3, [r7, #24]
        break;
 8008438:	e00c      	b.n	8008454 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800843a:	f7fd fff5 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 800843e:	61b8      	str	r0, [r7, #24]
        break;
 8008440:	e008      	b.n	8008454 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008442:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008446:	61bb      	str	r3, [r7, #24]
        break;
 8008448:	e004      	b.n	8008454 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 800844a:	2300      	movs	r3, #0
 800844c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	77bb      	strb	r3, [r7, #30]
        break;
 8008452:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	2b00      	cmp	r3, #0
 8008458:	f000 8086 	beq.w	8008568 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800845c:	69bb      	ldr	r3, [r7, #24]
 800845e:	005a      	lsls	r2, r3, #1
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	085b      	lsrs	r3, r3, #1
 8008466:	441a      	add	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008470:	b29b      	uxth	r3, r3
 8008472:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	2b0f      	cmp	r3, #15
 8008478:	d916      	bls.n	80084a8 <UART_SetConfig+0x2cc>
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008480:	d212      	bcs.n	80084a8 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	b29b      	uxth	r3, r3
 8008486:	f023 030f 	bic.w	r3, r3, #15
 800848a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	085b      	lsrs	r3, r3, #1
 8008490:	b29b      	uxth	r3, r3
 8008492:	f003 0307 	and.w	r3, r3, #7
 8008496:	b29a      	uxth	r2, r3
 8008498:	89fb      	ldrh	r3, [r7, #14]
 800849a:	4313      	orrs	r3, r2
 800849c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	89fa      	ldrh	r2, [r7, #14]
 80084a4:	60da      	str	r2, [r3, #12]
 80084a6:	e05f      	b.n	8008568 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80084a8:	2301      	movs	r3, #1
 80084aa:	77bb      	strb	r3, [r7, #30]
 80084ac:	e05c      	b.n	8008568 <UART_SetConfig+0x38c>
 80084ae:	bf00      	nop
 80084b0:	efff69f3 	.word	0xefff69f3
 80084b4:	40013800 	.word	0x40013800
 80084b8:	40021000 	.word	0x40021000
 80084bc:	40004400 	.word	0x40004400
 80084c0:	40004800 	.word	0x40004800
 80084c4:	40004c00 	.word	0x40004c00
 80084c8:	40005000 	.word	0x40005000
 80084cc:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80084d0:	7ffb      	ldrb	r3, [r7, #31]
 80084d2:	2b08      	cmp	r3, #8
 80084d4:	d827      	bhi.n	8008526 <UART_SetConfig+0x34a>
 80084d6:	a201      	add	r2, pc, #4	; (adr r2, 80084dc <UART_SetConfig+0x300>)
 80084d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084dc:	08008501 	.word	0x08008501
 80084e0:	08008509 	.word	0x08008509
 80084e4:	08008511 	.word	0x08008511
 80084e8:	08008527 	.word	0x08008527
 80084ec:	08008517 	.word	0x08008517
 80084f0:	08008527 	.word	0x08008527
 80084f4:	08008527 	.word	0x08008527
 80084f8:	08008527 	.word	0x08008527
 80084fc:	0800851f 	.word	0x0800851f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008500:	f7fe f808 	bl	8006514 <HAL_RCC_GetPCLK1Freq>
 8008504:	61b8      	str	r0, [r7, #24]
        break;
 8008506:	e013      	b.n	8008530 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008508:	f7fe f826 	bl	8006558 <HAL_RCC_GetPCLK2Freq>
 800850c:	61b8      	str	r0, [r7, #24]
        break;
 800850e:	e00f      	b.n	8008530 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008510:	4b1b      	ldr	r3, [pc, #108]	; (8008580 <UART_SetConfig+0x3a4>)
 8008512:	61bb      	str	r3, [r7, #24]
        break;
 8008514:	e00c      	b.n	8008530 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008516:	f7fd ff87 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 800851a:	61b8      	str	r0, [r7, #24]
        break;
 800851c:	e008      	b.n	8008530 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800851e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008522:	61bb      	str	r3, [r7, #24]
        break;
 8008524:	e004      	b.n	8008530 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8008526:	2300      	movs	r3, #0
 8008528:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	77bb      	strb	r3, [r7, #30]
        break;
 800852e:	bf00      	nop
    }

    if (pclk != 0U)
 8008530:	69bb      	ldr	r3, [r7, #24]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d018      	beq.n	8008568 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	085a      	lsrs	r2, r3, #1
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	441a      	add	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	fbb2 f3f3 	udiv	r3, r2, r3
 8008548:	b29b      	uxth	r3, r3
 800854a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	2b0f      	cmp	r3, #15
 8008550:	d908      	bls.n	8008564 <UART_SetConfig+0x388>
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008558:	d204      	bcs.n	8008564 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	693a      	ldr	r2, [r7, #16]
 8008560:	60da      	str	r2, [r3, #12]
 8008562:	e001      	b.n	8008568 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2200      	movs	r2, #0
 800856c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008574:	7fbb      	ldrb	r3, [r7, #30]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3720      	adds	r7, #32
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	007a1200 	.word	0x007a1200

08008584 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008590:	f003 0301 	and.w	r3, r3, #1
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00a      	beq.n	80085ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	430a      	orrs	r2, r1
 80085ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b2:	f003 0302 	and.w	r3, r3, #2
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00a      	beq.n	80085d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	430a      	orrs	r2, r1
 80085ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d4:	f003 0304 	and.w	r3, r3, #4
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d00a      	beq.n	80085f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	430a      	orrs	r2, r1
 80085f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f6:	f003 0308 	and.w	r3, r3, #8
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00a      	beq.n	8008614 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	430a      	orrs	r2, r1
 8008612:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008618:	f003 0310 	and.w	r3, r3, #16
 800861c:	2b00      	cmp	r3, #0
 800861e:	d00a      	beq.n	8008636 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	689b      	ldr	r3, [r3, #8]
 8008626:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	430a      	orrs	r2, r1
 8008634:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800863a:	f003 0320 	and.w	r3, r3, #32
 800863e:	2b00      	cmp	r3, #0
 8008640:	d00a      	beq.n	8008658 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	430a      	orrs	r2, r1
 8008656:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800865c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008660:	2b00      	cmp	r3, #0
 8008662:	d01a      	beq.n	800869a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	430a      	orrs	r2, r1
 8008678:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800867e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008682:	d10a      	bne.n	800869a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	430a      	orrs	r2, r1
 8008698:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d00a      	beq.n	80086bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	430a      	orrs	r2, r1
 80086ba:	605a      	str	r2, [r3, #4]
  }
}
 80086bc:	bf00      	nop
 80086be:	370c      	adds	r7, #12
 80086c0:	46bd      	mov	sp, r7
 80086c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c6:	4770      	bx	lr

080086c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b086      	sub	sp, #24
 80086cc:	af02      	add	r7, sp, #8
 80086ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80086d8:	f7fa f816 	bl	8002708 <HAL_GetTick>
 80086dc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0308 	and.w	r3, r3, #8
 80086e8:	2b08      	cmp	r3, #8
 80086ea:	d10e      	bne.n	800870a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80086f0:	9300      	str	r3, [sp, #0]
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2200      	movs	r2, #0
 80086f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 f82d 	bl	800875a <UART_WaitOnFlagUntilTimeout>
 8008700:	4603      	mov	r3, r0
 8008702:	2b00      	cmp	r3, #0
 8008704:	d001      	beq.n	800870a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008706:	2303      	movs	r3, #3
 8008708:	e023      	b.n	8008752 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f003 0304 	and.w	r3, r3, #4
 8008714:	2b04      	cmp	r3, #4
 8008716:	d10e      	bne.n	8008736 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008718:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	2200      	movs	r2, #0
 8008722:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 f817 	bl	800875a <UART_WaitOnFlagUntilTimeout>
 800872c:	4603      	mov	r3, r0
 800872e:	2b00      	cmp	r3, #0
 8008730:	d001      	beq.n	8008736 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008732:	2303      	movs	r3, #3
 8008734:	e00d      	b.n	8008752 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2220      	movs	r2, #32
 800873a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2220      	movs	r2, #32
 8008740:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008750:	2300      	movs	r3, #0
}
 8008752:	4618      	mov	r0, r3
 8008754:	3710      	adds	r7, #16
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800875a:	b580      	push	{r7, lr}
 800875c:	b084      	sub	sp, #16
 800875e:	af00      	add	r7, sp, #0
 8008760:	60f8      	str	r0, [r7, #12]
 8008762:	60b9      	str	r1, [r7, #8]
 8008764:	603b      	str	r3, [r7, #0]
 8008766:	4613      	mov	r3, r2
 8008768:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800876a:	e05e      	b.n	800882a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008772:	d05a      	beq.n	800882a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008774:	f7f9 ffc8 	bl	8002708 <HAL_GetTick>
 8008778:	4602      	mov	r2, r0
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	1ad3      	subs	r3, r2, r3
 800877e:	69ba      	ldr	r2, [r7, #24]
 8008780:	429a      	cmp	r2, r3
 8008782:	d302      	bcc.n	800878a <UART_WaitOnFlagUntilTimeout+0x30>
 8008784:	69bb      	ldr	r3, [r7, #24]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d11b      	bne.n	80087c2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008798:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	689a      	ldr	r2, [r3, #8]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f022 0201 	bic.w	r2, r2, #1
 80087a8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2220      	movs	r2, #32
 80087ae:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2220      	movs	r2, #32
 80087b4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80087be:	2303      	movs	r3, #3
 80087c0:	e043      	b.n	800884a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 0304 	and.w	r3, r3, #4
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d02c      	beq.n	800882a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	69db      	ldr	r3, [r3, #28]
 80087d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087de:	d124      	bne.n	800882a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80087e8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80087f8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	689a      	ldr	r2, [r3, #8]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f022 0201 	bic.w	r2, r2, #1
 8008808:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2220      	movs	r2, #32
 800880e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2220      	movs	r2, #32
 8008814:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2220      	movs	r2, #32
 800881a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2200      	movs	r2, #0
 8008822:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008826:	2303      	movs	r3, #3
 8008828:	e00f      	b.n	800884a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	69da      	ldr	r2, [r3, #28]
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	4013      	ands	r3, r2
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	429a      	cmp	r2, r3
 8008838:	bf0c      	ite	eq
 800883a:	2301      	moveq	r3, #1
 800883c:	2300      	movne	r3, #0
 800883e:	b2db      	uxtb	r3, r3
 8008840:	461a      	mov	r2, r3
 8008842:	79fb      	ldrb	r3, [r7, #7]
 8008844:	429a      	cmp	r2, r3
 8008846:	d091      	beq.n	800876c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008848:	2300      	movs	r3, #0
}
 800884a:	4618      	mov	r0, r3
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
	...

08008854 <__errno>:
 8008854:	4b01      	ldr	r3, [pc, #4]	; (800885c <__errno+0x8>)
 8008856:	6818      	ldr	r0, [r3, #0]
 8008858:	4770      	bx	lr
 800885a:	bf00      	nop
 800885c:	20000a24 	.word	0x20000a24

08008860 <__libc_init_array>:
 8008860:	b570      	push	{r4, r5, r6, lr}
 8008862:	4e0d      	ldr	r6, [pc, #52]	; (8008898 <__libc_init_array+0x38>)
 8008864:	4c0d      	ldr	r4, [pc, #52]	; (800889c <__libc_init_array+0x3c>)
 8008866:	1ba4      	subs	r4, r4, r6
 8008868:	10a4      	asrs	r4, r4, #2
 800886a:	2500      	movs	r5, #0
 800886c:	42a5      	cmp	r5, r4
 800886e:	d109      	bne.n	8008884 <__libc_init_array+0x24>
 8008870:	4e0b      	ldr	r6, [pc, #44]	; (80088a0 <__libc_init_array+0x40>)
 8008872:	4c0c      	ldr	r4, [pc, #48]	; (80088a4 <__libc_init_array+0x44>)
 8008874:	f001 ff22 	bl	800a6bc <_init>
 8008878:	1ba4      	subs	r4, r4, r6
 800887a:	10a4      	asrs	r4, r4, #2
 800887c:	2500      	movs	r5, #0
 800887e:	42a5      	cmp	r5, r4
 8008880:	d105      	bne.n	800888e <__libc_init_array+0x2e>
 8008882:	bd70      	pop	{r4, r5, r6, pc}
 8008884:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008888:	4798      	blx	r3
 800888a:	3501      	adds	r5, #1
 800888c:	e7ee      	b.n	800886c <__libc_init_array+0xc>
 800888e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008892:	4798      	blx	r3
 8008894:	3501      	adds	r5, #1
 8008896:	e7f2      	b.n	800887e <__libc_init_array+0x1e>
 8008898:	0800ac88 	.word	0x0800ac88
 800889c:	0800ac88 	.word	0x0800ac88
 80088a0:	0800ac88 	.word	0x0800ac88
 80088a4:	0800ac8c 	.word	0x0800ac8c

080088a8 <__itoa>:
 80088a8:	1e93      	subs	r3, r2, #2
 80088aa:	2b22      	cmp	r3, #34	; 0x22
 80088ac:	b510      	push	{r4, lr}
 80088ae:	460c      	mov	r4, r1
 80088b0:	d904      	bls.n	80088bc <__itoa+0x14>
 80088b2:	2300      	movs	r3, #0
 80088b4:	700b      	strb	r3, [r1, #0]
 80088b6:	461c      	mov	r4, r3
 80088b8:	4620      	mov	r0, r4
 80088ba:	bd10      	pop	{r4, pc}
 80088bc:	2a0a      	cmp	r2, #10
 80088be:	d109      	bne.n	80088d4 <__itoa+0x2c>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	da07      	bge.n	80088d4 <__itoa+0x2c>
 80088c4:	232d      	movs	r3, #45	; 0x2d
 80088c6:	700b      	strb	r3, [r1, #0]
 80088c8:	4240      	negs	r0, r0
 80088ca:	2101      	movs	r1, #1
 80088cc:	4421      	add	r1, r4
 80088ce:	f000 fecd 	bl	800966c <__utoa>
 80088d2:	e7f1      	b.n	80088b8 <__itoa+0x10>
 80088d4:	2100      	movs	r1, #0
 80088d6:	e7f9      	b.n	80088cc <__itoa+0x24>

080088d8 <itoa>:
 80088d8:	f7ff bfe6 	b.w	80088a8 <__itoa>

080088dc <memset>:
 80088dc:	4402      	add	r2, r0
 80088de:	4603      	mov	r3, r0
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d100      	bne.n	80088e6 <memset+0xa>
 80088e4:	4770      	bx	lr
 80088e6:	f803 1b01 	strb.w	r1, [r3], #1
 80088ea:	e7f9      	b.n	80088e0 <memset+0x4>

080088ec <strcpy>:
 80088ec:	4603      	mov	r3, r0
 80088ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088f2:	f803 2b01 	strb.w	r2, [r3], #1
 80088f6:	2a00      	cmp	r2, #0
 80088f8:	d1f9      	bne.n	80088ee <strcpy+0x2>
 80088fa:	4770      	bx	lr

080088fc <sulp>:
 80088fc:	b570      	push	{r4, r5, r6, lr}
 80088fe:	4604      	mov	r4, r0
 8008900:	460d      	mov	r5, r1
 8008902:	ec45 4b10 	vmov	d0, r4, r5
 8008906:	4616      	mov	r6, r2
 8008908:	f001 fd02 	bl	800a310 <__ulp>
 800890c:	ec51 0b10 	vmov	r0, r1, d0
 8008910:	b17e      	cbz	r6, 8008932 <sulp+0x36>
 8008912:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008916:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800891a:	2b00      	cmp	r3, #0
 800891c:	dd09      	ble.n	8008932 <sulp+0x36>
 800891e:	051b      	lsls	r3, r3, #20
 8008920:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008924:	2400      	movs	r4, #0
 8008926:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800892a:	4622      	mov	r2, r4
 800892c:	462b      	mov	r3, r5
 800892e:	f7f7 fe21 	bl	8000574 <__aeabi_dmul>
 8008932:	bd70      	pop	{r4, r5, r6, pc}
 8008934:	0000      	movs	r0, r0
	...

08008938 <_strtod_l>:
 8008938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800893c:	461f      	mov	r7, r3
 800893e:	b0a1      	sub	sp, #132	; 0x84
 8008940:	2300      	movs	r3, #0
 8008942:	4681      	mov	r9, r0
 8008944:	4638      	mov	r0, r7
 8008946:	460e      	mov	r6, r1
 8008948:	9217      	str	r2, [sp, #92]	; 0x5c
 800894a:	931c      	str	r3, [sp, #112]	; 0x70
 800894c:	f001 f9f5 	bl	8009d3a <__localeconv_l>
 8008950:	4680      	mov	r8, r0
 8008952:	6800      	ldr	r0, [r0, #0]
 8008954:	f7f7 fc4a 	bl	80001ec <strlen>
 8008958:	f04f 0a00 	mov.w	sl, #0
 800895c:	4604      	mov	r4, r0
 800895e:	f04f 0b00 	mov.w	fp, #0
 8008962:	961b      	str	r6, [sp, #108]	; 0x6c
 8008964:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008966:	781a      	ldrb	r2, [r3, #0]
 8008968:	2a0d      	cmp	r2, #13
 800896a:	d832      	bhi.n	80089d2 <_strtod_l+0x9a>
 800896c:	2a09      	cmp	r2, #9
 800896e:	d236      	bcs.n	80089de <_strtod_l+0xa6>
 8008970:	2a00      	cmp	r2, #0
 8008972:	d03e      	beq.n	80089f2 <_strtod_l+0xba>
 8008974:	2300      	movs	r3, #0
 8008976:	930d      	str	r3, [sp, #52]	; 0x34
 8008978:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800897a:	782b      	ldrb	r3, [r5, #0]
 800897c:	2b30      	cmp	r3, #48	; 0x30
 800897e:	f040 80ac 	bne.w	8008ada <_strtod_l+0x1a2>
 8008982:	786b      	ldrb	r3, [r5, #1]
 8008984:	2b58      	cmp	r3, #88	; 0x58
 8008986:	d001      	beq.n	800898c <_strtod_l+0x54>
 8008988:	2b78      	cmp	r3, #120	; 0x78
 800898a:	d167      	bne.n	8008a5c <_strtod_l+0x124>
 800898c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800898e:	9301      	str	r3, [sp, #4]
 8008990:	ab1c      	add	r3, sp, #112	; 0x70
 8008992:	9300      	str	r3, [sp, #0]
 8008994:	9702      	str	r7, [sp, #8]
 8008996:	ab1d      	add	r3, sp, #116	; 0x74
 8008998:	4a88      	ldr	r2, [pc, #544]	; (8008bbc <_strtod_l+0x284>)
 800899a:	a91b      	add	r1, sp, #108	; 0x6c
 800899c:	4648      	mov	r0, r9
 800899e:	f000 fef2 	bl	8009786 <__gethex>
 80089a2:	f010 0407 	ands.w	r4, r0, #7
 80089a6:	4606      	mov	r6, r0
 80089a8:	d005      	beq.n	80089b6 <_strtod_l+0x7e>
 80089aa:	2c06      	cmp	r4, #6
 80089ac:	d12b      	bne.n	8008a06 <_strtod_l+0xce>
 80089ae:	3501      	adds	r5, #1
 80089b0:	2300      	movs	r3, #0
 80089b2:	951b      	str	r5, [sp, #108]	; 0x6c
 80089b4:	930d      	str	r3, [sp, #52]	; 0x34
 80089b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	f040 859a 	bne.w	80094f2 <_strtod_l+0xbba>
 80089be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089c0:	b1e3      	cbz	r3, 80089fc <_strtod_l+0xc4>
 80089c2:	4652      	mov	r2, sl
 80089c4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80089c8:	ec43 2b10 	vmov	d0, r2, r3
 80089cc:	b021      	add	sp, #132	; 0x84
 80089ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089d2:	2a2b      	cmp	r2, #43	; 0x2b
 80089d4:	d015      	beq.n	8008a02 <_strtod_l+0xca>
 80089d6:	2a2d      	cmp	r2, #45	; 0x2d
 80089d8:	d004      	beq.n	80089e4 <_strtod_l+0xac>
 80089da:	2a20      	cmp	r2, #32
 80089dc:	d1ca      	bne.n	8008974 <_strtod_l+0x3c>
 80089de:	3301      	adds	r3, #1
 80089e0:	931b      	str	r3, [sp, #108]	; 0x6c
 80089e2:	e7bf      	b.n	8008964 <_strtod_l+0x2c>
 80089e4:	2201      	movs	r2, #1
 80089e6:	920d      	str	r2, [sp, #52]	; 0x34
 80089e8:	1c5a      	adds	r2, r3, #1
 80089ea:	921b      	str	r2, [sp, #108]	; 0x6c
 80089ec:	785b      	ldrb	r3, [r3, #1]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d1c2      	bne.n	8008978 <_strtod_l+0x40>
 80089f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80089f4:	961b      	str	r6, [sp, #108]	; 0x6c
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f040 8579 	bne.w	80094ee <_strtod_l+0xbb6>
 80089fc:	4652      	mov	r2, sl
 80089fe:	465b      	mov	r3, fp
 8008a00:	e7e2      	b.n	80089c8 <_strtod_l+0x90>
 8008a02:	2200      	movs	r2, #0
 8008a04:	e7ef      	b.n	80089e6 <_strtod_l+0xae>
 8008a06:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008a08:	b13a      	cbz	r2, 8008a1a <_strtod_l+0xe2>
 8008a0a:	2135      	movs	r1, #53	; 0x35
 8008a0c:	a81e      	add	r0, sp, #120	; 0x78
 8008a0e:	f001 fd77 	bl	800a500 <__copybits>
 8008a12:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008a14:	4648      	mov	r0, r9
 8008a16:	f001 f9e3 	bl	8009de0 <_Bfree>
 8008a1a:	3c01      	subs	r4, #1
 8008a1c:	2c04      	cmp	r4, #4
 8008a1e:	d806      	bhi.n	8008a2e <_strtod_l+0xf6>
 8008a20:	e8df f004 	tbb	[pc, r4]
 8008a24:	1714030a 	.word	0x1714030a
 8008a28:	0a          	.byte	0x0a
 8008a29:	00          	.byte	0x00
 8008a2a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8008a2e:	0730      	lsls	r0, r6, #28
 8008a30:	d5c1      	bpl.n	80089b6 <_strtod_l+0x7e>
 8008a32:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008a36:	e7be      	b.n	80089b6 <_strtod_l+0x7e>
 8008a38:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8008a3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008a3e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008a42:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008a46:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008a4a:	e7f0      	b.n	8008a2e <_strtod_l+0xf6>
 8008a4c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8008bc0 <_strtod_l+0x288>
 8008a50:	e7ed      	b.n	8008a2e <_strtod_l+0xf6>
 8008a52:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008a56:	f04f 3aff 	mov.w	sl, #4294967295
 8008a5a:	e7e8      	b.n	8008a2e <_strtod_l+0xf6>
 8008a5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a5e:	1c5a      	adds	r2, r3, #1
 8008a60:	921b      	str	r2, [sp, #108]	; 0x6c
 8008a62:	785b      	ldrb	r3, [r3, #1]
 8008a64:	2b30      	cmp	r3, #48	; 0x30
 8008a66:	d0f9      	beq.n	8008a5c <_strtod_l+0x124>
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d0a4      	beq.n	80089b6 <_strtod_l+0x7e>
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	2500      	movs	r5, #0
 8008a70:	9306      	str	r3, [sp, #24]
 8008a72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a74:	9308      	str	r3, [sp, #32]
 8008a76:	9507      	str	r5, [sp, #28]
 8008a78:	9505      	str	r5, [sp, #20]
 8008a7a:	220a      	movs	r2, #10
 8008a7c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8008a7e:	7807      	ldrb	r7, [r0, #0]
 8008a80:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008a84:	b2d9      	uxtb	r1, r3
 8008a86:	2909      	cmp	r1, #9
 8008a88:	d929      	bls.n	8008ade <_strtod_l+0x1a6>
 8008a8a:	4622      	mov	r2, r4
 8008a8c:	f8d8 1000 	ldr.w	r1, [r8]
 8008a90:	f001 fdea 	bl	800a668 <strncmp>
 8008a94:	2800      	cmp	r0, #0
 8008a96:	d031      	beq.n	8008afc <_strtod_l+0x1c4>
 8008a98:	2000      	movs	r0, #0
 8008a9a:	9c05      	ldr	r4, [sp, #20]
 8008a9c:	9004      	str	r0, [sp, #16]
 8008a9e:	463b      	mov	r3, r7
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	2b65      	cmp	r3, #101	; 0x65
 8008aa4:	d001      	beq.n	8008aaa <_strtod_l+0x172>
 8008aa6:	2b45      	cmp	r3, #69	; 0x45
 8008aa8:	d114      	bne.n	8008ad4 <_strtod_l+0x19c>
 8008aaa:	b924      	cbnz	r4, 8008ab6 <_strtod_l+0x17e>
 8008aac:	b910      	cbnz	r0, 8008ab4 <_strtod_l+0x17c>
 8008aae:	9b06      	ldr	r3, [sp, #24]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d09e      	beq.n	80089f2 <_strtod_l+0xba>
 8008ab4:	2400      	movs	r4, #0
 8008ab6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8008ab8:	1c73      	adds	r3, r6, #1
 8008aba:	931b      	str	r3, [sp, #108]	; 0x6c
 8008abc:	7873      	ldrb	r3, [r6, #1]
 8008abe:	2b2b      	cmp	r3, #43	; 0x2b
 8008ac0:	d078      	beq.n	8008bb4 <_strtod_l+0x27c>
 8008ac2:	2b2d      	cmp	r3, #45	; 0x2d
 8008ac4:	d070      	beq.n	8008ba8 <_strtod_l+0x270>
 8008ac6:	f04f 0c00 	mov.w	ip, #0
 8008aca:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8008ace:	2f09      	cmp	r7, #9
 8008ad0:	d97c      	bls.n	8008bcc <_strtod_l+0x294>
 8008ad2:	961b      	str	r6, [sp, #108]	; 0x6c
 8008ad4:	f04f 0e00 	mov.w	lr, #0
 8008ad8:	e09a      	b.n	8008c10 <_strtod_l+0x2d8>
 8008ada:	2300      	movs	r3, #0
 8008adc:	e7c7      	b.n	8008a6e <_strtod_l+0x136>
 8008ade:	9905      	ldr	r1, [sp, #20]
 8008ae0:	2908      	cmp	r1, #8
 8008ae2:	bfdd      	ittte	le
 8008ae4:	9907      	ldrle	r1, [sp, #28]
 8008ae6:	fb02 3301 	mlale	r3, r2, r1, r3
 8008aea:	9307      	strle	r3, [sp, #28]
 8008aec:	fb02 3505 	mlagt	r5, r2, r5, r3
 8008af0:	9b05      	ldr	r3, [sp, #20]
 8008af2:	3001      	adds	r0, #1
 8008af4:	3301      	adds	r3, #1
 8008af6:	9305      	str	r3, [sp, #20]
 8008af8:	901b      	str	r0, [sp, #108]	; 0x6c
 8008afa:	e7bf      	b.n	8008a7c <_strtod_l+0x144>
 8008afc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008afe:	191a      	adds	r2, r3, r4
 8008b00:	921b      	str	r2, [sp, #108]	; 0x6c
 8008b02:	9a05      	ldr	r2, [sp, #20]
 8008b04:	5d1b      	ldrb	r3, [r3, r4]
 8008b06:	2a00      	cmp	r2, #0
 8008b08:	d037      	beq.n	8008b7a <_strtod_l+0x242>
 8008b0a:	9c05      	ldr	r4, [sp, #20]
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008b12:	2909      	cmp	r1, #9
 8008b14:	d913      	bls.n	8008b3e <_strtod_l+0x206>
 8008b16:	2101      	movs	r1, #1
 8008b18:	9104      	str	r1, [sp, #16]
 8008b1a:	e7c2      	b.n	8008aa2 <_strtod_l+0x16a>
 8008b1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b1e:	1c5a      	adds	r2, r3, #1
 8008b20:	921b      	str	r2, [sp, #108]	; 0x6c
 8008b22:	785b      	ldrb	r3, [r3, #1]
 8008b24:	3001      	adds	r0, #1
 8008b26:	2b30      	cmp	r3, #48	; 0x30
 8008b28:	d0f8      	beq.n	8008b1c <_strtod_l+0x1e4>
 8008b2a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8008b2e:	2a08      	cmp	r2, #8
 8008b30:	f200 84e4 	bhi.w	80094fc <_strtod_l+0xbc4>
 8008b34:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008b36:	9208      	str	r2, [sp, #32]
 8008b38:	4602      	mov	r2, r0
 8008b3a:	2000      	movs	r0, #0
 8008b3c:	4604      	mov	r4, r0
 8008b3e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8008b42:	f100 0101 	add.w	r1, r0, #1
 8008b46:	d012      	beq.n	8008b6e <_strtod_l+0x236>
 8008b48:	440a      	add	r2, r1
 8008b4a:	eb00 0c04 	add.w	ip, r0, r4
 8008b4e:	4621      	mov	r1, r4
 8008b50:	270a      	movs	r7, #10
 8008b52:	458c      	cmp	ip, r1
 8008b54:	d113      	bne.n	8008b7e <_strtod_l+0x246>
 8008b56:	1821      	adds	r1, r4, r0
 8008b58:	2908      	cmp	r1, #8
 8008b5a:	f104 0401 	add.w	r4, r4, #1
 8008b5e:	4404      	add	r4, r0
 8008b60:	dc19      	bgt.n	8008b96 <_strtod_l+0x25e>
 8008b62:	9b07      	ldr	r3, [sp, #28]
 8008b64:	210a      	movs	r1, #10
 8008b66:	fb01 e303 	mla	r3, r1, r3, lr
 8008b6a:	9307      	str	r3, [sp, #28]
 8008b6c:	2100      	movs	r1, #0
 8008b6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b70:	1c58      	adds	r0, r3, #1
 8008b72:	901b      	str	r0, [sp, #108]	; 0x6c
 8008b74:	785b      	ldrb	r3, [r3, #1]
 8008b76:	4608      	mov	r0, r1
 8008b78:	e7c9      	b.n	8008b0e <_strtod_l+0x1d6>
 8008b7a:	9805      	ldr	r0, [sp, #20]
 8008b7c:	e7d3      	b.n	8008b26 <_strtod_l+0x1ee>
 8008b7e:	2908      	cmp	r1, #8
 8008b80:	f101 0101 	add.w	r1, r1, #1
 8008b84:	dc03      	bgt.n	8008b8e <_strtod_l+0x256>
 8008b86:	9b07      	ldr	r3, [sp, #28]
 8008b88:	437b      	muls	r3, r7
 8008b8a:	9307      	str	r3, [sp, #28]
 8008b8c:	e7e1      	b.n	8008b52 <_strtod_l+0x21a>
 8008b8e:	2910      	cmp	r1, #16
 8008b90:	bfd8      	it	le
 8008b92:	437d      	mulle	r5, r7
 8008b94:	e7dd      	b.n	8008b52 <_strtod_l+0x21a>
 8008b96:	2c10      	cmp	r4, #16
 8008b98:	bfdc      	itt	le
 8008b9a:	210a      	movle	r1, #10
 8008b9c:	fb01 e505 	mlale	r5, r1, r5, lr
 8008ba0:	e7e4      	b.n	8008b6c <_strtod_l+0x234>
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	9304      	str	r3, [sp, #16]
 8008ba6:	e781      	b.n	8008aac <_strtod_l+0x174>
 8008ba8:	f04f 0c01 	mov.w	ip, #1
 8008bac:	1cb3      	adds	r3, r6, #2
 8008bae:	931b      	str	r3, [sp, #108]	; 0x6c
 8008bb0:	78b3      	ldrb	r3, [r6, #2]
 8008bb2:	e78a      	b.n	8008aca <_strtod_l+0x192>
 8008bb4:	f04f 0c00 	mov.w	ip, #0
 8008bb8:	e7f8      	b.n	8008bac <_strtod_l+0x274>
 8008bba:	bf00      	nop
 8008bbc:	0800aa08 	.word	0x0800aa08
 8008bc0:	7ff00000 	.word	0x7ff00000
 8008bc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008bc6:	1c5f      	adds	r7, r3, #1
 8008bc8:	971b      	str	r7, [sp, #108]	; 0x6c
 8008bca:	785b      	ldrb	r3, [r3, #1]
 8008bcc:	2b30      	cmp	r3, #48	; 0x30
 8008bce:	d0f9      	beq.n	8008bc4 <_strtod_l+0x28c>
 8008bd0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8008bd4:	2f08      	cmp	r7, #8
 8008bd6:	f63f af7d 	bhi.w	8008ad4 <_strtod_l+0x19c>
 8008bda:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8008bde:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008be0:	930a      	str	r3, [sp, #40]	; 0x28
 8008be2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008be4:	1c5f      	adds	r7, r3, #1
 8008be6:	971b      	str	r7, [sp, #108]	; 0x6c
 8008be8:	785b      	ldrb	r3, [r3, #1]
 8008bea:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8008bee:	f1b8 0f09 	cmp.w	r8, #9
 8008bf2:	d937      	bls.n	8008c64 <_strtod_l+0x32c>
 8008bf4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008bf6:	1a7f      	subs	r7, r7, r1
 8008bf8:	2f08      	cmp	r7, #8
 8008bfa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008bfe:	dc37      	bgt.n	8008c70 <_strtod_l+0x338>
 8008c00:	45be      	cmp	lr, r7
 8008c02:	bfa8      	it	ge
 8008c04:	46be      	movge	lr, r7
 8008c06:	f1bc 0f00 	cmp.w	ip, #0
 8008c0a:	d001      	beq.n	8008c10 <_strtod_l+0x2d8>
 8008c0c:	f1ce 0e00 	rsb	lr, lr, #0
 8008c10:	2c00      	cmp	r4, #0
 8008c12:	d151      	bne.n	8008cb8 <_strtod_l+0x380>
 8008c14:	2800      	cmp	r0, #0
 8008c16:	f47f aece 	bne.w	80089b6 <_strtod_l+0x7e>
 8008c1a:	9a06      	ldr	r2, [sp, #24]
 8008c1c:	2a00      	cmp	r2, #0
 8008c1e:	f47f aeca 	bne.w	80089b6 <_strtod_l+0x7e>
 8008c22:	9a04      	ldr	r2, [sp, #16]
 8008c24:	2a00      	cmp	r2, #0
 8008c26:	f47f aee4 	bne.w	80089f2 <_strtod_l+0xba>
 8008c2a:	2b4e      	cmp	r3, #78	; 0x4e
 8008c2c:	d027      	beq.n	8008c7e <_strtod_l+0x346>
 8008c2e:	dc21      	bgt.n	8008c74 <_strtod_l+0x33c>
 8008c30:	2b49      	cmp	r3, #73	; 0x49
 8008c32:	f47f aede 	bne.w	80089f2 <_strtod_l+0xba>
 8008c36:	49a0      	ldr	r1, [pc, #640]	; (8008eb8 <_strtod_l+0x580>)
 8008c38:	a81b      	add	r0, sp, #108	; 0x6c
 8008c3a:	f000 ffd7 	bl	8009bec <__match>
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	f43f aed7 	beq.w	80089f2 <_strtod_l+0xba>
 8008c44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008c46:	499d      	ldr	r1, [pc, #628]	; (8008ebc <_strtod_l+0x584>)
 8008c48:	3b01      	subs	r3, #1
 8008c4a:	a81b      	add	r0, sp, #108	; 0x6c
 8008c4c:	931b      	str	r3, [sp, #108]	; 0x6c
 8008c4e:	f000 ffcd 	bl	8009bec <__match>
 8008c52:	b910      	cbnz	r0, 8008c5a <_strtod_l+0x322>
 8008c54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008c56:	3301      	adds	r3, #1
 8008c58:	931b      	str	r3, [sp, #108]	; 0x6c
 8008c5a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8008ed0 <_strtod_l+0x598>
 8008c5e:	f04f 0a00 	mov.w	sl, #0
 8008c62:	e6a8      	b.n	80089b6 <_strtod_l+0x7e>
 8008c64:	210a      	movs	r1, #10
 8008c66:	fb01 3e0e 	mla	lr, r1, lr, r3
 8008c6a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008c6e:	e7b8      	b.n	8008be2 <_strtod_l+0x2aa>
 8008c70:	46be      	mov	lr, r7
 8008c72:	e7c8      	b.n	8008c06 <_strtod_l+0x2ce>
 8008c74:	2b69      	cmp	r3, #105	; 0x69
 8008c76:	d0de      	beq.n	8008c36 <_strtod_l+0x2fe>
 8008c78:	2b6e      	cmp	r3, #110	; 0x6e
 8008c7a:	f47f aeba 	bne.w	80089f2 <_strtod_l+0xba>
 8008c7e:	4990      	ldr	r1, [pc, #576]	; (8008ec0 <_strtod_l+0x588>)
 8008c80:	a81b      	add	r0, sp, #108	; 0x6c
 8008c82:	f000 ffb3 	bl	8009bec <__match>
 8008c86:	2800      	cmp	r0, #0
 8008c88:	f43f aeb3 	beq.w	80089f2 <_strtod_l+0xba>
 8008c8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008c8e:	781b      	ldrb	r3, [r3, #0]
 8008c90:	2b28      	cmp	r3, #40	; 0x28
 8008c92:	d10e      	bne.n	8008cb2 <_strtod_l+0x37a>
 8008c94:	aa1e      	add	r2, sp, #120	; 0x78
 8008c96:	498b      	ldr	r1, [pc, #556]	; (8008ec4 <_strtod_l+0x58c>)
 8008c98:	a81b      	add	r0, sp, #108	; 0x6c
 8008c9a:	f000 ffbb 	bl	8009c14 <__hexnan>
 8008c9e:	2805      	cmp	r0, #5
 8008ca0:	d107      	bne.n	8008cb2 <_strtod_l+0x37a>
 8008ca2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008ca4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8008ca8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008cac:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008cb0:	e681      	b.n	80089b6 <_strtod_l+0x7e>
 8008cb2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8008ed8 <_strtod_l+0x5a0>
 8008cb6:	e7d2      	b.n	8008c5e <_strtod_l+0x326>
 8008cb8:	ebae 0302 	sub.w	r3, lr, r2
 8008cbc:	9306      	str	r3, [sp, #24]
 8008cbe:	9b05      	ldr	r3, [sp, #20]
 8008cc0:	9807      	ldr	r0, [sp, #28]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	bf08      	it	eq
 8008cc6:	4623      	moveq	r3, r4
 8008cc8:	2c10      	cmp	r4, #16
 8008cca:	9305      	str	r3, [sp, #20]
 8008ccc:	46a0      	mov	r8, r4
 8008cce:	bfa8      	it	ge
 8008cd0:	f04f 0810 	movge.w	r8, #16
 8008cd4:	f7f7 fbd4 	bl	8000480 <__aeabi_ui2d>
 8008cd8:	2c09      	cmp	r4, #9
 8008cda:	4682      	mov	sl, r0
 8008cdc:	468b      	mov	fp, r1
 8008cde:	dc13      	bgt.n	8008d08 <_strtod_l+0x3d0>
 8008ce0:	9b06      	ldr	r3, [sp, #24]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	f43f ae67 	beq.w	80089b6 <_strtod_l+0x7e>
 8008ce8:	9b06      	ldr	r3, [sp, #24]
 8008cea:	dd7a      	ble.n	8008de2 <_strtod_l+0x4aa>
 8008cec:	2b16      	cmp	r3, #22
 8008cee:	dc61      	bgt.n	8008db4 <_strtod_l+0x47c>
 8008cf0:	4a75      	ldr	r2, [pc, #468]	; (8008ec8 <_strtod_l+0x590>)
 8008cf2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8008cf6:	e9de 0100 	ldrd	r0, r1, [lr]
 8008cfa:	4652      	mov	r2, sl
 8008cfc:	465b      	mov	r3, fp
 8008cfe:	f7f7 fc39 	bl	8000574 <__aeabi_dmul>
 8008d02:	4682      	mov	sl, r0
 8008d04:	468b      	mov	fp, r1
 8008d06:	e656      	b.n	80089b6 <_strtod_l+0x7e>
 8008d08:	4b6f      	ldr	r3, [pc, #444]	; (8008ec8 <_strtod_l+0x590>)
 8008d0a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008d0e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008d12:	f7f7 fc2f 	bl	8000574 <__aeabi_dmul>
 8008d16:	4606      	mov	r6, r0
 8008d18:	4628      	mov	r0, r5
 8008d1a:	460f      	mov	r7, r1
 8008d1c:	f7f7 fbb0 	bl	8000480 <__aeabi_ui2d>
 8008d20:	4602      	mov	r2, r0
 8008d22:	460b      	mov	r3, r1
 8008d24:	4630      	mov	r0, r6
 8008d26:	4639      	mov	r1, r7
 8008d28:	f7f7 fa6e 	bl	8000208 <__adddf3>
 8008d2c:	2c0f      	cmp	r4, #15
 8008d2e:	4682      	mov	sl, r0
 8008d30:	468b      	mov	fp, r1
 8008d32:	ddd5      	ble.n	8008ce0 <_strtod_l+0x3a8>
 8008d34:	9b06      	ldr	r3, [sp, #24]
 8008d36:	eba4 0808 	sub.w	r8, r4, r8
 8008d3a:	4498      	add	r8, r3
 8008d3c:	f1b8 0f00 	cmp.w	r8, #0
 8008d40:	f340 8096 	ble.w	8008e70 <_strtod_l+0x538>
 8008d44:	f018 030f 	ands.w	r3, r8, #15
 8008d48:	d00a      	beq.n	8008d60 <_strtod_l+0x428>
 8008d4a:	495f      	ldr	r1, [pc, #380]	; (8008ec8 <_strtod_l+0x590>)
 8008d4c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d50:	4652      	mov	r2, sl
 8008d52:	465b      	mov	r3, fp
 8008d54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d58:	f7f7 fc0c 	bl	8000574 <__aeabi_dmul>
 8008d5c:	4682      	mov	sl, r0
 8008d5e:	468b      	mov	fp, r1
 8008d60:	f038 080f 	bics.w	r8, r8, #15
 8008d64:	d073      	beq.n	8008e4e <_strtod_l+0x516>
 8008d66:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008d6a:	dd47      	ble.n	8008dfc <_strtod_l+0x4c4>
 8008d6c:	2400      	movs	r4, #0
 8008d6e:	46a0      	mov	r8, r4
 8008d70:	9407      	str	r4, [sp, #28]
 8008d72:	9405      	str	r4, [sp, #20]
 8008d74:	2322      	movs	r3, #34	; 0x22
 8008d76:	f8df b158 	ldr.w	fp, [pc, #344]	; 8008ed0 <_strtod_l+0x598>
 8008d7a:	f8c9 3000 	str.w	r3, [r9]
 8008d7e:	f04f 0a00 	mov.w	sl, #0
 8008d82:	9b07      	ldr	r3, [sp, #28]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	f43f ae16 	beq.w	80089b6 <_strtod_l+0x7e>
 8008d8a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008d8c:	4648      	mov	r0, r9
 8008d8e:	f001 f827 	bl	8009de0 <_Bfree>
 8008d92:	9905      	ldr	r1, [sp, #20]
 8008d94:	4648      	mov	r0, r9
 8008d96:	f001 f823 	bl	8009de0 <_Bfree>
 8008d9a:	4641      	mov	r1, r8
 8008d9c:	4648      	mov	r0, r9
 8008d9e:	f001 f81f 	bl	8009de0 <_Bfree>
 8008da2:	9907      	ldr	r1, [sp, #28]
 8008da4:	4648      	mov	r0, r9
 8008da6:	f001 f81b 	bl	8009de0 <_Bfree>
 8008daa:	4621      	mov	r1, r4
 8008dac:	4648      	mov	r0, r9
 8008dae:	f001 f817 	bl	8009de0 <_Bfree>
 8008db2:	e600      	b.n	80089b6 <_strtod_l+0x7e>
 8008db4:	9a06      	ldr	r2, [sp, #24]
 8008db6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	dbba      	blt.n	8008d34 <_strtod_l+0x3fc>
 8008dbe:	4d42      	ldr	r5, [pc, #264]	; (8008ec8 <_strtod_l+0x590>)
 8008dc0:	f1c4 040f 	rsb	r4, r4, #15
 8008dc4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8008dc8:	4652      	mov	r2, sl
 8008dca:	465b      	mov	r3, fp
 8008dcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dd0:	f7f7 fbd0 	bl	8000574 <__aeabi_dmul>
 8008dd4:	9b06      	ldr	r3, [sp, #24]
 8008dd6:	1b1c      	subs	r4, r3, r4
 8008dd8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8008ddc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008de0:	e78d      	b.n	8008cfe <_strtod_l+0x3c6>
 8008de2:	f113 0f16 	cmn.w	r3, #22
 8008de6:	dba5      	blt.n	8008d34 <_strtod_l+0x3fc>
 8008de8:	4a37      	ldr	r2, [pc, #220]	; (8008ec8 <_strtod_l+0x590>)
 8008dea:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8008dee:	e9d2 2300 	ldrd	r2, r3, [r2]
 8008df2:	4650      	mov	r0, sl
 8008df4:	4659      	mov	r1, fp
 8008df6:	f7f7 fce7 	bl	80007c8 <__aeabi_ddiv>
 8008dfa:	e782      	b.n	8008d02 <_strtod_l+0x3ca>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	4e33      	ldr	r6, [pc, #204]	; (8008ecc <_strtod_l+0x594>)
 8008e00:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008e04:	4650      	mov	r0, sl
 8008e06:	4659      	mov	r1, fp
 8008e08:	461d      	mov	r5, r3
 8008e0a:	f1b8 0f01 	cmp.w	r8, #1
 8008e0e:	dc21      	bgt.n	8008e54 <_strtod_l+0x51c>
 8008e10:	b10b      	cbz	r3, 8008e16 <_strtod_l+0x4de>
 8008e12:	4682      	mov	sl, r0
 8008e14:	468b      	mov	fp, r1
 8008e16:	4b2d      	ldr	r3, [pc, #180]	; (8008ecc <_strtod_l+0x594>)
 8008e18:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008e1c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008e20:	4652      	mov	r2, sl
 8008e22:	465b      	mov	r3, fp
 8008e24:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008e28:	f7f7 fba4 	bl	8000574 <__aeabi_dmul>
 8008e2c:	4b28      	ldr	r3, [pc, #160]	; (8008ed0 <_strtod_l+0x598>)
 8008e2e:	460a      	mov	r2, r1
 8008e30:	400b      	ands	r3, r1
 8008e32:	4928      	ldr	r1, [pc, #160]	; (8008ed4 <_strtod_l+0x59c>)
 8008e34:	428b      	cmp	r3, r1
 8008e36:	4682      	mov	sl, r0
 8008e38:	d898      	bhi.n	8008d6c <_strtod_l+0x434>
 8008e3a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008e3e:	428b      	cmp	r3, r1
 8008e40:	bf86      	itte	hi
 8008e42:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8008edc <_strtod_l+0x5a4>
 8008e46:	f04f 3aff 	movhi.w	sl, #4294967295
 8008e4a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008e4e:	2300      	movs	r3, #0
 8008e50:	9304      	str	r3, [sp, #16]
 8008e52:	e077      	b.n	8008f44 <_strtod_l+0x60c>
 8008e54:	f018 0f01 	tst.w	r8, #1
 8008e58:	d006      	beq.n	8008e68 <_strtod_l+0x530>
 8008e5a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8008e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e62:	f7f7 fb87 	bl	8000574 <__aeabi_dmul>
 8008e66:	2301      	movs	r3, #1
 8008e68:	3501      	adds	r5, #1
 8008e6a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008e6e:	e7cc      	b.n	8008e0a <_strtod_l+0x4d2>
 8008e70:	d0ed      	beq.n	8008e4e <_strtod_l+0x516>
 8008e72:	f1c8 0800 	rsb	r8, r8, #0
 8008e76:	f018 020f 	ands.w	r2, r8, #15
 8008e7a:	d00a      	beq.n	8008e92 <_strtod_l+0x55a>
 8008e7c:	4b12      	ldr	r3, [pc, #72]	; (8008ec8 <_strtod_l+0x590>)
 8008e7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e82:	4650      	mov	r0, sl
 8008e84:	4659      	mov	r1, fp
 8008e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8a:	f7f7 fc9d 	bl	80007c8 <__aeabi_ddiv>
 8008e8e:	4682      	mov	sl, r0
 8008e90:	468b      	mov	fp, r1
 8008e92:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008e96:	d0da      	beq.n	8008e4e <_strtod_l+0x516>
 8008e98:	f1b8 0f1f 	cmp.w	r8, #31
 8008e9c:	dd20      	ble.n	8008ee0 <_strtod_l+0x5a8>
 8008e9e:	2400      	movs	r4, #0
 8008ea0:	46a0      	mov	r8, r4
 8008ea2:	9407      	str	r4, [sp, #28]
 8008ea4:	9405      	str	r4, [sp, #20]
 8008ea6:	2322      	movs	r3, #34	; 0x22
 8008ea8:	f04f 0a00 	mov.w	sl, #0
 8008eac:	f04f 0b00 	mov.w	fp, #0
 8008eb0:	f8c9 3000 	str.w	r3, [r9]
 8008eb4:	e765      	b.n	8008d82 <_strtod_l+0x44a>
 8008eb6:	bf00      	nop
 8008eb8:	0800a9fc 	.word	0x0800a9fc
 8008ebc:	0800a9ff 	.word	0x0800a9ff
 8008ec0:	0800aa05 	.word	0x0800aa05
 8008ec4:	0800aa1c 	.word	0x0800aa1c
 8008ec8:	0800aab0 	.word	0x0800aab0
 8008ecc:	0800aa88 	.word	0x0800aa88
 8008ed0:	7ff00000 	.word	0x7ff00000
 8008ed4:	7ca00000 	.word	0x7ca00000
 8008ed8:	fff80000 	.word	0xfff80000
 8008edc:	7fefffff 	.word	0x7fefffff
 8008ee0:	f018 0310 	ands.w	r3, r8, #16
 8008ee4:	bf18      	it	ne
 8008ee6:	236a      	movne	r3, #106	; 0x6a
 8008ee8:	4da0      	ldr	r5, [pc, #640]	; (800916c <_strtod_l+0x834>)
 8008eea:	9304      	str	r3, [sp, #16]
 8008eec:	4650      	mov	r0, sl
 8008eee:	4659      	mov	r1, fp
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	f1b8 0f00 	cmp.w	r8, #0
 8008ef6:	f300 810a 	bgt.w	800910e <_strtod_l+0x7d6>
 8008efa:	b10b      	cbz	r3, 8008f00 <_strtod_l+0x5c8>
 8008efc:	4682      	mov	sl, r0
 8008efe:	468b      	mov	fp, r1
 8008f00:	9b04      	ldr	r3, [sp, #16]
 8008f02:	b1bb      	cbz	r3, 8008f34 <_strtod_l+0x5fc>
 8008f04:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8008f08:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	4659      	mov	r1, fp
 8008f10:	dd10      	ble.n	8008f34 <_strtod_l+0x5fc>
 8008f12:	2b1f      	cmp	r3, #31
 8008f14:	f340 8107 	ble.w	8009126 <_strtod_l+0x7ee>
 8008f18:	2b34      	cmp	r3, #52	; 0x34
 8008f1a:	bfde      	ittt	le
 8008f1c:	3b20      	suble	r3, #32
 8008f1e:	f04f 32ff 	movle.w	r2, #4294967295
 8008f22:	fa02 f303 	lslle.w	r3, r2, r3
 8008f26:	f04f 0a00 	mov.w	sl, #0
 8008f2a:	bfcc      	ite	gt
 8008f2c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008f30:	ea03 0b01 	andle.w	fp, r3, r1
 8008f34:	2200      	movs	r2, #0
 8008f36:	2300      	movs	r3, #0
 8008f38:	4650      	mov	r0, sl
 8008f3a:	4659      	mov	r1, fp
 8008f3c:	f7f7 fd82 	bl	8000a44 <__aeabi_dcmpeq>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	d1ac      	bne.n	8008e9e <_strtod_l+0x566>
 8008f44:	9b07      	ldr	r3, [sp, #28]
 8008f46:	9300      	str	r3, [sp, #0]
 8008f48:	9a05      	ldr	r2, [sp, #20]
 8008f4a:	9908      	ldr	r1, [sp, #32]
 8008f4c:	4623      	mov	r3, r4
 8008f4e:	4648      	mov	r0, r9
 8008f50:	f000 ff98 	bl	8009e84 <__s2b>
 8008f54:	9007      	str	r0, [sp, #28]
 8008f56:	2800      	cmp	r0, #0
 8008f58:	f43f af08 	beq.w	8008d6c <_strtod_l+0x434>
 8008f5c:	9a06      	ldr	r2, [sp, #24]
 8008f5e:	9b06      	ldr	r3, [sp, #24]
 8008f60:	2a00      	cmp	r2, #0
 8008f62:	f1c3 0300 	rsb	r3, r3, #0
 8008f66:	bfa8      	it	ge
 8008f68:	2300      	movge	r3, #0
 8008f6a:	930e      	str	r3, [sp, #56]	; 0x38
 8008f6c:	2400      	movs	r4, #0
 8008f6e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008f72:	9316      	str	r3, [sp, #88]	; 0x58
 8008f74:	46a0      	mov	r8, r4
 8008f76:	9b07      	ldr	r3, [sp, #28]
 8008f78:	4648      	mov	r0, r9
 8008f7a:	6859      	ldr	r1, [r3, #4]
 8008f7c:	f000 fefc 	bl	8009d78 <_Balloc>
 8008f80:	9005      	str	r0, [sp, #20]
 8008f82:	2800      	cmp	r0, #0
 8008f84:	f43f aef6 	beq.w	8008d74 <_strtod_l+0x43c>
 8008f88:	9b07      	ldr	r3, [sp, #28]
 8008f8a:	691a      	ldr	r2, [r3, #16]
 8008f8c:	3202      	adds	r2, #2
 8008f8e:	f103 010c 	add.w	r1, r3, #12
 8008f92:	0092      	lsls	r2, r2, #2
 8008f94:	300c      	adds	r0, #12
 8008f96:	f000 fee4 	bl	8009d62 <memcpy>
 8008f9a:	aa1e      	add	r2, sp, #120	; 0x78
 8008f9c:	a91d      	add	r1, sp, #116	; 0x74
 8008f9e:	ec4b ab10 	vmov	d0, sl, fp
 8008fa2:	4648      	mov	r0, r9
 8008fa4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008fa8:	f001 fa28 	bl	800a3fc <__d2b>
 8008fac:	901c      	str	r0, [sp, #112]	; 0x70
 8008fae:	2800      	cmp	r0, #0
 8008fb0:	f43f aee0 	beq.w	8008d74 <_strtod_l+0x43c>
 8008fb4:	2101      	movs	r1, #1
 8008fb6:	4648      	mov	r0, r9
 8008fb8:	f000 fff0 	bl	8009f9c <__i2b>
 8008fbc:	4680      	mov	r8, r0
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	f43f aed8 	beq.w	8008d74 <_strtod_l+0x43c>
 8008fc4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8008fc6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008fc8:	2e00      	cmp	r6, #0
 8008fca:	bfab      	itete	ge
 8008fcc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008fce:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008fd0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8008fd2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8008fd4:	bfac      	ite	ge
 8008fd6:	18f7      	addge	r7, r6, r3
 8008fd8:	1b9d      	sublt	r5, r3, r6
 8008fda:	9b04      	ldr	r3, [sp, #16]
 8008fdc:	1af6      	subs	r6, r6, r3
 8008fde:	4416      	add	r6, r2
 8008fe0:	4b63      	ldr	r3, [pc, #396]	; (8009170 <_strtod_l+0x838>)
 8008fe2:	3e01      	subs	r6, #1
 8008fe4:	429e      	cmp	r6, r3
 8008fe6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008fea:	f280 80af 	bge.w	800914c <_strtod_l+0x814>
 8008fee:	1b9b      	subs	r3, r3, r6
 8008ff0:	2b1f      	cmp	r3, #31
 8008ff2:	eba2 0203 	sub.w	r2, r2, r3
 8008ff6:	f04f 0101 	mov.w	r1, #1
 8008ffa:	f300 809b 	bgt.w	8009134 <_strtod_l+0x7fc>
 8008ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8009002:	930f      	str	r3, [sp, #60]	; 0x3c
 8009004:	2300      	movs	r3, #0
 8009006:	930a      	str	r3, [sp, #40]	; 0x28
 8009008:	18be      	adds	r6, r7, r2
 800900a:	9b04      	ldr	r3, [sp, #16]
 800900c:	42b7      	cmp	r7, r6
 800900e:	4415      	add	r5, r2
 8009010:	441d      	add	r5, r3
 8009012:	463b      	mov	r3, r7
 8009014:	bfa8      	it	ge
 8009016:	4633      	movge	r3, r6
 8009018:	42ab      	cmp	r3, r5
 800901a:	bfa8      	it	ge
 800901c:	462b      	movge	r3, r5
 800901e:	2b00      	cmp	r3, #0
 8009020:	bfc2      	ittt	gt
 8009022:	1af6      	subgt	r6, r6, r3
 8009024:	1aed      	subgt	r5, r5, r3
 8009026:	1aff      	subgt	r7, r7, r3
 8009028:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800902a:	b1bb      	cbz	r3, 800905c <_strtod_l+0x724>
 800902c:	4641      	mov	r1, r8
 800902e:	461a      	mov	r2, r3
 8009030:	4648      	mov	r0, r9
 8009032:	f001 f853 	bl	800a0dc <__pow5mult>
 8009036:	4680      	mov	r8, r0
 8009038:	2800      	cmp	r0, #0
 800903a:	f43f ae9b 	beq.w	8008d74 <_strtod_l+0x43c>
 800903e:	4601      	mov	r1, r0
 8009040:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009042:	4648      	mov	r0, r9
 8009044:	f000 ffb3 	bl	8009fae <__multiply>
 8009048:	900c      	str	r0, [sp, #48]	; 0x30
 800904a:	2800      	cmp	r0, #0
 800904c:	f43f ae92 	beq.w	8008d74 <_strtod_l+0x43c>
 8009050:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009052:	4648      	mov	r0, r9
 8009054:	f000 fec4 	bl	8009de0 <_Bfree>
 8009058:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800905a:	931c      	str	r3, [sp, #112]	; 0x70
 800905c:	2e00      	cmp	r6, #0
 800905e:	dc7a      	bgt.n	8009156 <_strtod_l+0x81e>
 8009060:	9b06      	ldr	r3, [sp, #24]
 8009062:	2b00      	cmp	r3, #0
 8009064:	dd08      	ble.n	8009078 <_strtod_l+0x740>
 8009066:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009068:	9905      	ldr	r1, [sp, #20]
 800906a:	4648      	mov	r0, r9
 800906c:	f001 f836 	bl	800a0dc <__pow5mult>
 8009070:	9005      	str	r0, [sp, #20]
 8009072:	2800      	cmp	r0, #0
 8009074:	f43f ae7e 	beq.w	8008d74 <_strtod_l+0x43c>
 8009078:	2d00      	cmp	r5, #0
 800907a:	dd08      	ble.n	800908e <_strtod_l+0x756>
 800907c:	462a      	mov	r2, r5
 800907e:	9905      	ldr	r1, [sp, #20]
 8009080:	4648      	mov	r0, r9
 8009082:	f001 f879 	bl	800a178 <__lshift>
 8009086:	9005      	str	r0, [sp, #20]
 8009088:	2800      	cmp	r0, #0
 800908a:	f43f ae73 	beq.w	8008d74 <_strtod_l+0x43c>
 800908e:	2f00      	cmp	r7, #0
 8009090:	dd08      	ble.n	80090a4 <_strtod_l+0x76c>
 8009092:	4641      	mov	r1, r8
 8009094:	463a      	mov	r2, r7
 8009096:	4648      	mov	r0, r9
 8009098:	f001 f86e 	bl	800a178 <__lshift>
 800909c:	4680      	mov	r8, r0
 800909e:	2800      	cmp	r0, #0
 80090a0:	f43f ae68 	beq.w	8008d74 <_strtod_l+0x43c>
 80090a4:	9a05      	ldr	r2, [sp, #20]
 80090a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80090a8:	4648      	mov	r0, r9
 80090aa:	f001 f8d3 	bl	800a254 <__mdiff>
 80090ae:	4604      	mov	r4, r0
 80090b0:	2800      	cmp	r0, #0
 80090b2:	f43f ae5f 	beq.w	8008d74 <_strtod_l+0x43c>
 80090b6:	68c3      	ldr	r3, [r0, #12]
 80090b8:	930c      	str	r3, [sp, #48]	; 0x30
 80090ba:	2300      	movs	r3, #0
 80090bc:	60c3      	str	r3, [r0, #12]
 80090be:	4641      	mov	r1, r8
 80090c0:	f001 f8ae 	bl	800a220 <__mcmp>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	da55      	bge.n	8009174 <_strtod_l+0x83c>
 80090c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090ca:	b9e3      	cbnz	r3, 8009106 <_strtod_l+0x7ce>
 80090cc:	f1ba 0f00 	cmp.w	sl, #0
 80090d0:	d119      	bne.n	8009106 <_strtod_l+0x7ce>
 80090d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090d6:	b9b3      	cbnz	r3, 8009106 <_strtod_l+0x7ce>
 80090d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80090dc:	0d1b      	lsrs	r3, r3, #20
 80090de:	051b      	lsls	r3, r3, #20
 80090e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80090e4:	d90f      	bls.n	8009106 <_strtod_l+0x7ce>
 80090e6:	6963      	ldr	r3, [r4, #20]
 80090e8:	b913      	cbnz	r3, 80090f0 <_strtod_l+0x7b8>
 80090ea:	6923      	ldr	r3, [r4, #16]
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	dd0a      	ble.n	8009106 <_strtod_l+0x7ce>
 80090f0:	4621      	mov	r1, r4
 80090f2:	2201      	movs	r2, #1
 80090f4:	4648      	mov	r0, r9
 80090f6:	f001 f83f 	bl	800a178 <__lshift>
 80090fa:	4641      	mov	r1, r8
 80090fc:	4604      	mov	r4, r0
 80090fe:	f001 f88f 	bl	800a220 <__mcmp>
 8009102:	2800      	cmp	r0, #0
 8009104:	dc67      	bgt.n	80091d6 <_strtod_l+0x89e>
 8009106:	9b04      	ldr	r3, [sp, #16]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d171      	bne.n	80091f0 <_strtod_l+0x8b8>
 800910c:	e63d      	b.n	8008d8a <_strtod_l+0x452>
 800910e:	f018 0f01 	tst.w	r8, #1
 8009112:	d004      	beq.n	800911e <_strtod_l+0x7e6>
 8009114:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009118:	f7f7 fa2c 	bl	8000574 <__aeabi_dmul>
 800911c:	2301      	movs	r3, #1
 800911e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009122:	3508      	adds	r5, #8
 8009124:	e6e5      	b.n	8008ef2 <_strtod_l+0x5ba>
 8009126:	f04f 32ff 	mov.w	r2, #4294967295
 800912a:	fa02 f303 	lsl.w	r3, r2, r3
 800912e:	ea03 0a0a 	and.w	sl, r3, sl
 8009132:	e6ff      	b.n	8008f34 <_strtod_l+0x5fc>
 8009134:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009138:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800913c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009140:	36e2      	adds	r6, #226	; 0xe2
 8009142:	fa01 f306 	lsl.w	r3, r1, r6
 8009146:	930a      	str	r3, [sp, #40]	; 0x28
 8009148:	910f      	str	r1, [sp, #60]	; 0x3c
 800914a:	e75d      	b.n	8009008 <_strtod_l+0x6d0>
 800914c:	2300      	movs	r3, #0
 800914e:	930a      	str	r3, [sp, #40]	; 0x28
 8009150:	2301      	movs	r3, #1
 8009152:	930f      	str	r3, [sp, #60]	; 0x3c
 8009154:	e758      	b.n	8009008 <_strtod_l+0x6d0>
 8009156:	4632      	mov	r2, r6
 8009158:	991c      	ldr	r1, [sp, #112]	; 0x70
 800915a:	4648      	mov	r0, r9
 800915c:	f001 f80c 	bl	800a178 <__lshift>
 8009160:	901c      	str	r0, [sp, #112]	; 0x70
 8009162:	2800      	cmp	r0, #0
 8009164:	f47f af7c 	bne.w	8009060 <_strtod_l+0x728>
 8009168:	e604      	b.n	8008d74 <_strtod_l+0x43c>
 800916a:	bf00      	nop
 800916c:	0800aa30 	.word	0x0800aa30
 8009170:	fffffc02 	.word	0xfffffc02
 8009174:	465d      	mov	r5, fp
 8009176:	f040 8086 	bne.w	8009286 <_strtod_l+0x94e>
 800917a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800917c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009180:	b32a      	cbz	r2, 80091ce <_strtod_l+0x896>
 8009182:	4aaf      	ldr	r2, [pc, #700]	; (8009440 <_strtod_l+0xb08>)
 8009184:	4293      	cmp	r3, r2
 8009186:	d153      	bne.n	8009230 <_strtod_l+0x8f8>
 8009188:	9b04      	ldr	r3, [sp, #16]
 800918a:	4650      	mov	r0, sl
 800918c:	b1d3      	cbz	r3, 80091c4 <_strtod_l+0x88c>
 800918e:	4aad      	ldr	r2, [pc, #692]	; (8009444 <_strtod_l+0xb0c>)
 8009190:	402a      	ands	r2, r5
 8009192:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009196:	f04f 31ff 	mov.w	r1, #4294967295
 800919a:	d816      	bhi.n	80091ca <_strtod_l+0x892>
 800919c:	0d12      	lsrs	r2, r2, #20
 800919e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80091a2:	fa01 f303 	lsl.w	r3, r1, r3
 80091a6:	4298      	cmp	r0, r3
 80091a8:	d142      	bne.n	8009230 <_strtod_l+0x8f8>
 80091aa:	4ba7      	ldr	r3, [pc, #668]	; (8009448 <_strtod_l+0xb10>)
 80091ac:	429d      	cmp	r5, r3
 80091ae:	d102      	bne.n	80091b6 <_strtod_l+0x87e>
 80091b0:	3001      	adds	r0, #1
 80091b2:	f43f addf 	beq.w	8008d74 <_strtod_l+0x43c>
 80091b6:	4ba3      	ldr	r3, [pc, #652]	; (8009444 <_strtod_l+0xb0c>)
 80091b8:	402b      	ands	r3, r5
 80091ba:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80091be:	f04f 0a00 	mov.w	sl, #0
 80091c2:	e7a0      	b.n	8009106 <_strtod_l+0x7ce>
 80091c4:	f04f 33ff 	mov.w	r3, #4294967295
 80091c8:	e7ed      	b.n	80091a6 <_strtod_l+0x86e>
 80091ca:	460b      	mov	r3, r1
 80091cc:	e7eb      	b.n	80091a6 <_strtod_l+0x86e>
 80091ce:	bb7b      	cbnz	r3, 8009230 <_strtod_l+0x8f8>
 80091d0:	f1ba 0f00 	cmp.w	sl, #0
 80091d4:	d12c      	bne.n	8009230 <_strtod_l+0x8f8>
 80091d6:	9904      	ldr	r1, [sp, #16]
 80091d8:	4a9a      	ldr	r2, [pc, #616]	; (8009444 <_strtod_l+0xb0c>)
 80091da:	465b      	mov	r3, fp
 80091dc:	b1f1      	cbz	r1, 800921c <_strtod_l+0x8e4>
 80091de:	ea02 010b 	and.w	r1, r2, fp
 80091e2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80091e6:	dc19      	bgt.n	800921c <_strtod_l+0x8e4>
 80091e8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80091ec:	f77f ae5b 	ble.w	8008ea6 <_strtod_l+0x56e>
 80091f0:	4a96      	ldr	r2, [pc, #600]	; (800944c <_strtod_l+0xb14>)
 80091f2:	2300      	movs	r3, #0
 80091f4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80091f8:	4650      	mov	r0, sl
 80091fa:	4659      	mov	r1, fp
 80091fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009200:	f7f7 f9b8 	bl	8000574 <__aeabi_dmul>
 8009204:	4682      	mov	sl, r0
 8009206:	468b      	mov	fp, r1
 8009208:	2900      	cmp	r1, #0
 800920a:	f47f adbe 	bne.w	8008d8a <_strtod_l+0x452>
 800920e:	2800      	cmp	r0, #0
 8009210:	f47f adbb 	bne.w	8008d8a <_strtod_l+0x452>
 8009214:	2322      	movs	r3, #34	; 0x22
 8009216:	f8c9 3000 	str.w	r3, [r9]
 800921a:	e5b6      	b.n	8008d8a <_strtod_l+0x452>
 800921c:	4013      	ands	r3, r2
 800921e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009222:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009226:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800922a:	f04f 3aff 	mov.w	sl, #4294967295
 800922e:	e76a      	b.n	8009106 <_strtod_l+0x7ce>
 8009230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009232:	b193      	cbz	r3, 800925a <_strtod_l+0x922>
 8009234:	422b      	tst	r3, r5
 8009236:	f43f af66 	beq.w	8009106 <_strtod_l+0x7ce>
 800923a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800923c:	9a04      	ldr	r2, [sp, #16]
 800923e:	4650      	mov	r0, sl
 8009240:	4659      	mov	r1, fp
 8009242:	b173      	cbz	r3, 8009262 <_strtod_l+0x92a>
 8009244:	f7ff fb5a 	bl	80088fc <sulp>
 8009248:	4602      	mov	r2, r0
 800924a:	460b      	mov	r3, r1
 800924c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009250:	f7f6 ffda 	bl	8000208 <__adddf3>
 8009254:	4682      	mov	sl, r0
 8009256:	468b      	mov	fp, r1
 8009258:	e755      	b.n	8009106 <_strtod_l+0x7ce>
 800925a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800925c:	ea13 0f0a 	tst.w	r3, sl
 8009260:	e7e9      	b.n	8009236 <_strtod_l+0x8fe>
 8009262:	f7ff fb4b 	bl	80088fc <sulp>
 8009266:	4602      	mov	r2, r0
 8009268:	460b      	mov	r3, r1
 800926a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800926e:	f7f6 ffc9 	bl	8000204 <__aeabi_dsub>
 8009272:	2200      	movs	r2, #0
 8009274:	2300      	movs	r3, #0
 8009276:	4682      	mov	sl, r0
 8009278:	468b      	mov	fp, r1
 800927a:	f7f7 fbe3 	bl	8000a44 <__aeabi_dcmpeq>
 800927e:	2800      	cmp	r0, #0
 8009280:	f47f ae11 	bne.w	8008ea6 <_strtod_l+0x56e>
 8009284:	e73f      	b.n	8009106 <_strtod_l+0x7ce>
 8009286:	4641      	mov	r1, r8
 8009288:	4620      	mov	r0, r4
 800928a:	f001 f906 	bl	800a49a <__ratio>
 800928e:	ec57 6b10 	vmov	r6, r7, d0
 8009292:	2200      	movs	r2, #0
 8009294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009298:	ee10 0a10 	vmov	r0, s0
 800929c:	4639      	mov	r1, r7
 800929e:	f7f7 fbe5 	bl	8000a6c <__aeabi_dcmple>
 80092a2:	2800      	cmp	r0, #0
 80092a4:	d077      	beq.n	8009396 <_strtod_l+0xa5e>
 80092a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d04a      	beq.n	8009342 <_strtod_l+0xa0a>
 80092ac:	4b68      	ldr	r3, [pc, #416]	; (8009450 <_strtod_l+0xb18>)
 80092ae:	2200      	movs	r2, #0
 80092b0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80092b4:	4f66      	ldr	r7, [pc, #408]	; (8009450 <_strtod_l+0xb18>)
 80092b6:	2600      	movs	r6, #0
 80092b8:	4b62      	ldr	r3, [pc, #392]	; (8009444 <_strtod_l+0xb0c>)
 80092ba:	402b      	ands	r3, r5
 80092bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80092be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80092c0:	4b64      	ldr	r3, [pc, #400]	; (8009454 <_strtod_l+0xb1c>)
 80092c2:	429a      	cmp	r2, r3
 80092c4:	f040 80ce 	bne.w	8009464 <_strtod_l+0xb2c>
 80092c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80092cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80092d0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80092d4:	ec4b ab10 	vmov	d0, sl, fp
 80092d8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80092dc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80092e0:	f001 f816 	bl	800a310 <__ulp>
 80092e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80092e8:	ec53 2b10 	vmov	r2, r3, d0
 80092ec:	f7f7 f942 	bl	8000574 <__aeabi_dmul>
 80092f0:	4652      	mov	r2, sl
 80092f2:	465b      	mov	r3, fp
 80092f4:	f7f6 ff88 	bl	8000208 <__adddf3>
 80092f8:	460b      	mov	r3, r1
 80092fa:	4952      	ldr	r1, [pc, #328]	; (8009444 <_strtod_l+0xb0c>)
 80092fc:	4a56      	ldr	r2, [pc, #344]	; (8009458 <_strtod_l+0xb20>)
 80092fe:	4019      	ands	r1, r3
 8009300:	4291      	cmp	r1, r2
 8009302:	4682      	mov	sl, r0
 8009304:	d95b      	bls.n	80093be <_strtod_l+0xa86>
 8009306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009308:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800930c:	4293      	cmp	r3, r2
 800930e:	d103      	bne.n	8009318 <_strtod_l+0x9e0>
 8009310:	9b08      	ldr	r3, [sp, #32]
 8009312:	3301      	adds	r3, #1
 8009314:	f43f ad2e 	beq.w	8008d74 <_strtod_l+0x43c>
 8009318:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8009448 <_strtod_l+0xb10>
 800931c:	f04f 3aff 	mov.w	sl, #4294967295
 8009320:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009322:	4648      	mov	r0, r9
 8009324:	f000 fd5c 	bl	8009de0 <_Bfree>
 8009328:	9905      	ldr	r1, [sp, #20]
 800932a:	4648      	mov	r0, r9
 800932c:	f000 fd58 	bl	8009de0 <_Bfree>
 8009330:	4641      	mov	r1, r8
 8009332:	4648      	mov	r0, r9
 8009334:	f000 fd54 	bl	8009de0 <_Bfree>
 8009338:	4621      	mov	r1, r4
 800933a:	4648      	mov	r0, r9
 800933c:	f000 fd50 	bl	8009de0 <_Bfree>
 8009340:	e619      	b.n	8008f76 <_strtod_l+0x63e>
 8009342:	f1ba 0f00 	cmp.w	sl, #0
 8009346:	d11a      	bne.n	800937e <_strtod_l+0xa46>
 8009348:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800934c:	b9eb      	cbnz	r3, 800938a <_strtod_l+0xa52>
 800934e:	2200      	movs	r2, #0
 8009350:	4b3f      	ldr	r3, [pc, #252]	; (8009450 <_strtod_l+0xb18>)
 8009352:	4630      	mov	r0, r6
 8009354:	4639      	mov	r1, r7
 8009356:	f7f7 fb7f 	bl	8000a58 <__aeabi_dcmplt>
 800935a:	b9c8      	cbnz	r0, 8009390 <_strtod_l+0xa58>
 800935c:	4630      	mov	r0, r6
 800935e:	4639      	mov	r1, r7
 8009360:	2200      	movs	r2, #0
 8009362:	4b3e      	ldr	r3, [pc, #248]	; (800945c <_strtod_l+0xb24>)
 8009364:	f7f7 f906 	bl	8000574 <__aeabi_dmul>
 8009368:	4606      	mov	r6, r0
 800936a:	460f      	mov	r7, r1
 800936c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009370:	9618      	str	r6, [sp, #96]	; 0x60
 8009372:	9319      	str	r3, [sp, #100]	; 0x64
 8009374:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8009378:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800937c:	e79c      	b.n	80092b8 <_strtod_l+0x980>
 800937e:	f1ba 0f01 	cmp.w	sl, #1
 8009382:	d102      	bne.n	800938a <_strtod_l+0xa52>
 8009384:	2d00      	cmp	r5, #0
 8009386:	f43f ad8e 	beq.w	8008ea6 <_strtod_l+0x56e>
 800938a:	2200      	movs	r2, #0
 800938c:	4b34      	ldr	r3, [pc, #208]	; (8009460 <_strtod_l+0xb28>)
 800938e:	e78f      	b.n	80092b0 <_strtod_l+0x978>
 8009390:	2600      	movs	r6, #0
 8009392:	4f32      	ldr	r7, [pc, #200]	; (800945c <_strtod_l+0xb24>)
 8009394:	e7ea      	b.n	800936c <_strtod_l+0xa34>
 8009396:	4b31      	ldr	r3, [pc, #196]	; (800945c <_strtod_l+0xb24>)
 8009398:	4630      	mov	r0, r6
 800939a:	4639      	mov	r1, r7
 800939c:	2200      	movs	r2, #0
 800939e:	f7f7 f8e9 	bl	8000574 <__aeabi_dmul>
 80093a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093a4:	4606      	mov	r6, r0
 80093a6:	460f      	mov	r7, r1
 80093a8:	b933      	cbnz	r3, 80093b8 <_strtod_l+0xa80>
 80093aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80093ae:	9010      	str	r0, [sp, #64]	; 0x40
 80093b0:	9311      	str	r3, [sp, #68]	; 0x44
 80093b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80093b6:	e7df      	b.n	8009378 <_strtod_l+0xa40>
 80093b8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80093bc:	e7f9      	b.n	80093b2 <_strtod_l+0xa7a>
 80093be:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80093c2:	9b04      	ldr	r3, [sp, #16]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d1ab      	bne.n	8009320 <_strtod_l+0x9e8>
 80093c8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80093cc:	0d1b      	lsrs	r3, r3, #20
 80093ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093d0:	051b      	lsls	r3, r3, #20
 80093d2:	429a      	cmp	r2, r3
 80093d4:	465d      	mov	r5, fp
 80093d6:	d1a3      	bne.n	8009320 <_strtod_l+0x9e8>
 80093d8:	4639      	mov	r1, r7
 80093da:	4630      	mov	r0, r6
 80093dc:	f7f7 fb64 	bl	8000aa8 <__aeabi_d2iz>
 80093e0:	f7f7 f85e 	bl	80004a0 <__aeabi_i2d>
 80093e4:	460b      	mov	r3, r1
 80093e6:	4602      	mov	r2, r0
 80093e8:	4639      	mov	r1, r7
 80093ea:	4630      	mov	r0, r6
 80093ec:	f7f6 ff0a 	bl	8000204 <__aeabi_dsub>
 80093f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093f2:	4606      	mov	r6, r0
 80093f4:	460f      	mov	r7, r1
 80093f6:	b933      	cbnz	r3, 8009406 <_strtod_l+0xace>
 80093f8:	f1ba 0f00 	cmp.w	sl, #0
 80093fc:	d103      	bne.n	8009406 <_strtod_l+0xace>
 80093fe:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8009402:	2d00      	cmp	r5, #0
 8009404:	d06d      	beq.n	80094e2 <_strtod_l+0xbaa>
 8009406:	a30a      	add	r3, pc, #40	; (adr r3, 8009430 <_strtod_l+0xaf8>)
 8009408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940c:	4630      	mov	r0, r6
 800940e:	4639      	mov	r1, r7
 8009410:	f7f7 fb22 	bl	8000a58 <__aeabi_dcmplt>
 8009414:	2800      	cmp	r0, #0
 8009416:	f47f acb8 	bne.w	8008d8a <_strtod_l+0x452>
 800941a:	a307      	add	r3, pc, #28	; (adr r3, 8009438 <_strtod_l+0xb00>)
 800941c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009420:	4630      	mov	r0, r6
 8009422:	4639      	mov	r1, r7
 8009424:	f7f7 fb36 	bl	8000a94 <__aeabi_dcmpgt>
 8009428:	2800      	cmp	r0, #0
 800942a:	f43f af79 	beq.w	8009320 <_strtod_l+0x9e8>
 800942e:	e4ac      	b.n	8008d8a <_strtod_l+0x452>
 8009430:	94a03595 	.word	0x94a03595
 8009434:	3fdfffff 	.word	0x3fdfffff
 8009438:	35afe535 	.word	0x35afe535
 800943c:	3fe00000 	.word	0x3fe00000
 8009440:	000fffff 	.word	0x000fffff
 8009444:	7ff00000 	.word	0x7ff00000
 8009448:	7fefffff 	.word	0x7fefffff
 800944c:	39500000 	.word	0x39500000
 8009450:	3ff00000 	.word	0x3ff00000
 8009454:	7fe00000 	.word	0x7fe00000
 8009458:	7c9fffff 	.word	0x7c9fffff
 800945c:	3fe00000 	.word	0x3fe00000
 8009460:	bff00000 	.word	0xbff00000
 8009464:	9b04      	ldr	r3, [sp, #16]
 8009466:	b333      	cbz	r3, 80094b6 <_strtod_l+0xb7e>
 8009468:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800946a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800946e:	d822      	bhi.n	80094b6 <_strtod_l+0xb7e>
 8009470:	a327      	add	r3, pc, #156	; (adr r3, 8009510 <_strtod_l+0xbd8>)
 8009472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009476:	4630      	mov	r0, r6
 8009478:	4639      	mov	r1, r7
 800947a:	f7f7 faf7 	bl	8000a6c <__aeabi_dcmple>
 800947e:	b1a0      	cbz	r0, 80094aa <_strtod_l+0xb72>
 8009480:	4639      	mov	r1, r7
 8009482:	4630      	mov	r0, r6
 8009484:	f7f7 fb38 	bl	8000af8 <__aeabi_d2uiz>
 8009488:	2800      	cmp	r0, #0
 800948a:	bf08      	it	eq
 800948c:	2001      	moveq	r0, #1
 800948e:	f7f6 fff7 	bl	8000480 <__aeabi_ui2d>
 8009492:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009494:	4606      	mov	r6, r0
 8009496:	460f      	mov	r7, r1
 8009498:	bb03      	cbnz	r3, 80094dc <_strtod_l+0xba4>
 800949a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800949e:	9012      	str	r0, [sp, #72]	; 0x48
 80094a0:	9313      	str	r3, [sp, #76]	; 0x4c
 80094a2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80094a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80094aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80094ae:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80094b2:	1a9b      	subs	r3, r3, r2
 80094b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80094b6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80094ba:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80094be:	f000 ff27 	bl	800a310 <__ulp>
 80094c2:	4650      	mov	r0, sl
 80094c4:	ec53 2b10 	vmov	r2, r3, d0
 80094c8:	4659      	mov	r1, fp
 80094ca:	f7f7 f853 	bl	8000574 <__aeabi_dmul>
 80094ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80094d2:	f7f6 fe99 	bl	8000208 <__adddf3>
 80094d6:	4682      	mov	sl, r0
 80094d8:	468b      	mov	fp, r1
 80094da:	e772      	b.n	80093c2 <_strtod_l+0xa8a>
 80094dc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80094e0:	e7df      	b.n	80094a2 <_strtod_l+0xb6a>
 80094e2:	a30d      	add	r3, pc, #52	; (adr r3, 8009518 <_strtod_l+0xbe0>)
 80094e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e8:	f7f7 fab6 	bl	8000a58 <__aeabi_dcmplt>
 80094ec:	e79c      	b.n	8009428 <_strtod_l+0xaf0>
 80094ee:	2300      	movs	r3, #0
 80094f0:	930d      	str	r3, [sp, #52]	; 0x34
 80094f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80094f6:	6013      	str	r3, [r2, #0]
 80094f8:	f7ff ba61 	b.w	80089be <_strtod_l+0x86>
 80094fc:	2b65      	cmp	r3, #101	; 0x65
 80094fe:	f04f 0200 	mov.w	r2, #0
 8009502:	f43f ab4e 	beq.w	8008ba2 <_strtod_l+0x26a>
 8009506:	2101      	movs	r1, #1
 8009508:	4614      	mov	r4, r2
 800950a:	9104      	str	r1, [sp, #16]
 800950c:	f7ff bacb 	b.w	8008aa6 <_strtod_l+0x16e>
 8009510:	ffc00000 	.word	0xffc00000
 8009514:	41dfffff 	.word	0x41dfffff
 8009518:	94a03595 	.word	0x94a03595
 800951c:	3fcfffff 	.word	0x3fcfffff

08009520 <strtod>:
 8009520:	4b07      	ldr	r3, [pc, #28]	; (8009540 <strtod+0x20>)
 8009522:	4a08      	ldr	r2, [pc, #32]	; (8009544 <strtod+0x24>)
 8009524:	b410      	push	{r4}
 8009526:	681c      	ldr	r4, [r3, #0]
 8009528:	6a23      	ldr	r3, [r4, #32]
 800952a:	2b00      	cmp	r3, #0
 800952c:	bf08      	it	eq
 800952e:	4613      	moveq	r3, r2
 8009530:	460a      	mov	r2, r1
 8009532:	4601      	mov	r1, r0
 8009534:	4620      	mov	r0, r4
 8009536:	f85d 4b04 	ldr.w	r4, [sp], #4
 800953a:	f7ff b9fd 	b.w	8008938 <_strtod_l>
 800953e:	bf00      	nop
 8009540:	20000a24 	.word	0x20000a24
 8009544:	20000a88 	.word	0x20000a88

08009548 <_strtol_l.isra.0>:
 8009548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800954c:	4680      	mov	r8, r0
 800954e:	4689      	mov	r9, r1
 8009550:	4692      	mov	sl, r2
 8009552:	461e      	mov	r6, r3
 8009554:	460f      	mov	r7, r1
 8009556:	463d      	mov	r5, r7
 8009558:	9808      	ldr	r0, [sp, #32]
 800955a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800955e:	f000 fbe9 	bl	8009d34 <__locale_ctype_ptr_l>
 8009562:	4420      	add	r0, r4
 8009564:	7843      	ldrb	r3, [r0, #1]
 8009566:	f013 0308 	ands.w	r3, r3, #8
 800956a:	d132      	bne.n	80095d2 <_strtol_l.isra.0+0x8a>
 800956c:	2c2d      	cmp	r4, #45	; 0x2d
 800956e:	d132      	bne.n	80095d6 <_strtol_l.isra.0+0x8e>
 8009570:	787c      	ldrb	r4, [r7, #1]
 8009572:	1cbd      	adds	r5, r7, #2
 8009574:	2201      	movs	r2, #1
 8009576:	2e00      	cmp	r6, #0
 8009578:	d05d      	beq.n	8009636 <_strtol_l.isra.0+0xee>
 800957a:	2e10      	cmp	r6, #16
 800957c:	d109      	bne.n	8009592 <_strtol_l.isra.0+0x4a>
 800957e:	2c30      	cmp	r4, #48	; 0x30
 8009580:	d107      	bne.n	8009592 <_strtol_l.isra.0+0x4a>
 8009582:	782b      	ldrb	r3, [r5, #0]
 8009584:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009588:	2b58      	cmp	r3, #88	; 0x58
 800958a:	d14f      	bne.n	800962c <_strtol_l.isra.0+0xe4>
 800958c:	786c      	ldrb	r4, [r5, #1]
 800958e:	2610      	movs	r6, #16
 8009590:	3502      	adds	r5, #2
 8009592:	2a00      	cmp	r2, #0
 8009594:	bf14      	ite	ne
 8009596:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800959a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800959e:	2700      	movs	r7, #0
 80095a0:	fbb1 fcf6 	udiv	ip, r1, r6
 80095a4:	4638      	mov	r0, r7
 80095a6:	fb06 1e1c 	mls	lr, r6, ip, r1
 80095aa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80095ae:	2b09      	cmp	r3, #9
 80095b0:	d817      	bhi.n	80095e2 <_strtol_l.isra.0+0x9a>
 80095b2:	461c      	mov	r4, r3
 80095b4:	42a6      	cmp	r6, r4
 80095b6:	dd23      	ble.n	8009600 <_strtol_l.isra.0+0xb8>
 80095b8:	1c7b      	adds	r3, r7, #1
 80095ba:	d007      	beq.n	80095cc <_strtol_l.isra.0+0x84>
 80095bc:	4584      	cmp	ip, r0
 80095be:	d31c      	bcc.n	80095fa <_strtol_l.isra.0+0xb2>
 80095c0:	d101      	bne.n	80095c6 <_strtol_l.isra.0+0x7e>
 80095c2:	45a6      	cmp	lr, r4
 80095c4:	db19      	blt.n	80095fa <_strtol_l.isra.0+0xb2>
 80095c6:	fb00 4006 	mla	r0, r0, r6, r4
 80095ca:	2701      	movs	r7, #1
 80095cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095d0:	e7eb      	b.n	80095aa <_strtol_l.isra.0+0x62>
 80095d2:	462f      	mov	r7, r5
 80095d4:	e7bf      	b.n	8009556 <_strtol_l.isra.0+0xe>
 80095d6:	2c2b      	cmp	r4, #43	; 0x2b
 80095d8:	bf04      	itt	eq
 80095da:	1cbd      	addeq	r5, r7, #2
 80095dc:	787c      	ldrbeq	r4, [r7, #1]
 80095de:	461a      	mov	r2, r3
 80095e0:	e7c9      	b.n	8009576 <_strtol_l.isra.0+0x2e>
 80095e2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80095e6:	2b19      	cmp	r3, #25
 80095e8:	d801      	bhi.n	80095ee <_strtol_l.isra.0+0xa6>
 80095ea:	3c37      	subs	r4, #55	; 0x37
 80095ec:	e7e2      	b.n	80095b4 <_strtol_l.isra.0+0x6c>
 80095ee:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80095f2:	2b19      	cmp	r3, #25
 80095f4:	d804      	bhi.n	8009600 <_strtol_l.isra.0+0xb8>
 80095f6:	3c57      	subs	r4, #87	; 0x57
 80095f8:	e7dc      	b.n	80095b4 <_strtol_l.isra.0+0x6c>
 80095fa:	f04f 37ff 	mov.w	r7, #4294967295
 80095fe:	e7e5      	b.n	80095cc <_strtol_l.isra.0+0x84>
 8009600:	1c7b      	adds	r3, r7, #1
 8009602:	d108      	bne.n	8009616 <_strtol_l.isra.0+0xce>
 8009604:	2322      	movs	r3, #34	; 0x22
 8009606:	f8c8 3000 	str.w	r3, [r8]
 800960a:	4608      	mov	r0, r1
 800960c:	f1ba 0f00 	cmp.w	sl, #0
 8009610:	d107      	bne.n	8009622 <_strtol_l.isra.0+0xda>
 8009612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009616:	b102      	cbz	r2, 800961a <_strtol_l.isra.0+0xd2>
 8009618:	4240      	negs	r0, r0
 800961a:	f1ba 0f00 	cmp.w	sl, #0
 800961e:	d0f8      	beq.n	8009612 <_strtol_l.isra.0+0xca>
 8009620:	b10f      	cbz	r7, 8009626 <_strtol_l.isra.0+0xde>
 8009622:	f105 39ff 	add.w	r9, r5, #4294967295
 8009626:	f8ca 9000 	str.w	r9, [sl]
 800962a:	e7f2      	b.n	8009612 <_strtol_l.isra.0+0xca>
 800962c:	2430      	movs	r4, #48	; 0x30
 800962e:	2e00      	cmp	r6, #0
 8009630:	d1af      	bne.n	8009592 <_strtol_l.isra.0+0x4a>
 8009632:	2608      	movs	r6, #8
 8009634:	e7ad      	b.n	8009592 <_strtol_l.isra.0+0x4a>
 8009636:	2c30      	cmp	r4, #48	; 0x30
 8009638:	d0a3      	beq.n	8009582 <_strtol_l.isra.0+0x3a>
 800963a:	260a      	movs	r6, #10
 800963c:	e7a9      	b.n	8009592 <_strtol_l.isra.0+0x4a>
	...

08009640 <strtol>:
 8009640:	4b08      	ldr	r3, [pc, #32]	; (8009664 <strtol+0x24>)
 8009642:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009644:	681c      	ldr	r4, [r3, #0]
 8009646:	4d08      	ldr	r5, [pc, #32]	; (8009668 <strtol+0x28>)
 8009648:	6a23      	ldr	r3, [r4, #32]
 800964a:	2b00      	cmp	r3, #0
 800964c:	bf08      	it	eq
 800964e:	462b      	moveq	r3, r5
 8009650:	9300      	str	r3, [sp, #0]
 8009652:	4613      	mov	r3, r2
 8009654:	460a      	mov	r2, r1
 8009656:	4601      	mov	r1, r0
 8009658:	4620      	mov	r0, r4
 800965a:	f7ff ff75 	bl	8009548 <_strtol_l.isra.0>
 800965e:	b003      	add	sp, #12
 8009660:	bd30      	pop	{r4, r5, pc}
 8009662:	bf00      	nop
 8009664:	20000a24 	.word	0x20000a24
 8009668:	20000a88 	.word	0x20000a88

0800966c <__utoa>:
 800966c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800966e:	4b1d      	ldr	r3, [pc, #116]	; (80096e4 <__utoa+0x78>)
 8009670:	b08b      	sub	sp, #44	; 0x2c
 8009672:	4605      	mov	r5, r0
 8009674:	460c      	mov	r4, r1
 8009676:	466e      	mov	r6, sp
 8009678:	f103 0c20 	add.w	ip, r3, #32
 800967c:	6818      	ldr	r0, [r3, #0]
 800967e:	6859      	ldr	r1, [r3, #4]
 8009680:	4637      	mov	r7, r6
 8009682:	c703      	stmia	r7!, {r0, r1}
 8009684:	3308      	adds	r3, #8
 8009686:	4563      	cmp	r3, ip
 8009688:	463e      	mov	r6, r7
 800968a:	d1f7      	bne.n	800967c <__utoa+0x10>
 800968c:	6818      	ldr	r0, [r3, #0]
 800968e:	791b      	ldrb	r3, [r3, #4]
 8009690:	713b      	strb	r3, [r7, #4]
 8009692:	1e93      	subs	r3, r2, #2
 8009694:	2b22      	cmp	r3, #34	; 0x22
 8009696:	6038      	str	r0, [r7, #0]
 8009698:	f04f 0300 	mov.w	r3, #0
 800969c:	d904      	bls.n	80096a8 <__utoa+0x3c>
 800969e:	7023      	strb	r3, [r4, #0]
 80096a0:	461c      	mov	r4, r3
 80096a2:	4620      	mov	r0, r4
 80096a4:	b00b      	add	sp, #44	; 0x2c
 80096a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096a8:	1e66      	subs	r6, r4, #1
 80096aa:	fbb5 f0f2 	udiv	r0, r5, r2
 80096ae:	af0a      	add	r7, sp, #40	; 0x28
 80096b0:	fb02 5510 	mls	r5, r2, r0, r5
 80096b4:	443d      	add	r5, r7
 80096b6:	1c59      	adds	r1, r3, #1
 80096b8:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 80096bc:	f806 5f01 	strb.w	r5, [r6, #1]!
 80096c0:	4605      	mov	r5, r0
 80096c2:	b968      	cbnz	r0, 80096e0 <__utoa+0x74>
 80096c4:	5460      	strb	r0, [r4, r1]
 80096c6:	4423      	add	r3, r4
 80096c8:	4622      	mov	r2, r4
 80096ca:	1b19      	subs	r1, r3, r4
 80096cc:	1b10      	subs	r0, r2, r4
 80096ce:	4281      	cmp	r1, r0
 80096d0:	dde7      	ble.n	80096a2 <__utoa+0x36>
 80096d2:	7811      	ldrb	r1, [r2, #0]
 80096d4:	7818      	ldrb	r0, [r3, #0]
 80096d6:	f802 0b01 	strb.w	r0, [r2], #1
 80096da:	f803 1901 	strb.w	r1, [r3], #-1
 80096de:	e7f4      	b.n	80096ca <__utoa+0x5e>
 80096e0:	460b      	mov	r3, r1
 80096e2:	e7e2      	b.n	80096aa <__utoa+0x3e>
 80096e4:	0800aa58 	.word	0x0800aa58

080096e8 <rshift>:
 80096e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096ea:	6906      	ldr	r6, [r0, #16]
 80096ec:	114b      	asrs	r3, r1, #5
 80096ee:	429e      	cmp	r6, r3
 80096f0:	f100 0414 	add.w	r4, r0, #20
 80096f4:	dd30      	ble.n	8009758 <rshift+0x70>
 80096f6:	f011 011f 	ands.w	r1, r1, #31
 80096fa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80096fe:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009702:	d108      	bne.n	8009716 <rshift+0x2e>
 8009704:	4621      	mov	r1, r4
 8009706:	42b2      	cmp	r2, r6
 8009708:	460b      	mov	r3, r1
 800970a:	d211      	bcs.n	8009730 <rshift+0x48>
 800970c:	f852 3b04 	ldr.w	r3, [r2], #4
 8009710:	f841 3b04 	str.w	r3, [r1], #4
 8009714:	e7f7      	b.n	8009706 <rshift+0x1e>
 8009716:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800971a:	f1c1 0c20 	rsb	ip, r1, #32
 800971e:	40cd      	lsrs	r5, r1
 8009720:	3204      	adds	r2, #4
 8009722:	4623      	mov	r3, r4
 8009724:	42b2      	cmp	r2, r6
 8009726:	4617      	mov	r7, r2
 8009728:	d30c      	bcc.n	8009744 <rshift+0x5c>
 800972a:	601d      	str	r5, [r3, #0]
 800972c:	b105      	cbz	r5, 8009730 <rshift+0x48>
 800972e:	3304      	adds	r3, #4
 8009730:	1b1a      	subs	r2, r3, r4
 8009732:	42a3      	cmp	r3, r4
 8009734:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009738:	bf08      	it	eq
 800973a:	2300      	moveq	r3, #0
 800973c:	6102      	str	r2, [r0, #16]
 800973e:	bf08      	it	eq
 8009740:	6143      	streq	r3, [r0, #20]
 8009742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009744:	683f      	ldr	r7, [r7, #0]
 8009746:	fa07 f70c 	lsl.w	r7, r7, ip
 800974a:	433d      	orrs	r5, r7
 800974c:	f843 5b04 	str.w	r5, [r3], #4
 8009750:	f852 5b04 	ldr.w	r5, [r2], #4
 8009754:	40cd      	lsrs	r5, r1
 8009756:	e7e5      	b.n	8009724 <rshift+0x3c>
 8009758:	4623      	mov	r3, r4
 800975a:	e7e9      	b.n	8009730 <rshift+0x48>

0800975c <__hexdig_fun>:
 800975c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009760:	2b09      	cmp	r3, #9
 8009762:	d802      	bhi.n	800976a <__hexdig_fun+0xe>
 8009764:	3820      	subs	r0, #32
 8009766:	b2c0      	uxtb	r0, r0
 8009768:	4770      	bx	lr
 800976a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800976e:	2b05      	cmp	r3, #5
 8009770:	d801      	bhi.n	8009776 <__hexdig_fun+0x1a>
 8009772:	3847      	subs	r0, #71	; 0x47
 8009774:	e7f7      	b.n	8009766 <__hexdig_fun+0xa>
 8009776:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800977a:	2b05      	cmp	r3, #5
 800977c:	d801      	bhi.n	8009782 <__hexdig_fun+0x26>
 800977e:	3827      	subs	r0, #39	; 0x27
 8009780:	e7f1      	b.n	8009766 <__hexdig_fun+0xa>
 8009782:	2000      	movs	r0, #0
 8009784:	4770      	bx	lr

08009786 <__gethex>:
 8009786:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800978a:	b08b      	sub	sp, #44	; 0x2c
 800978c:	468a      	mov	sl, r1
 800978e:	9002      	str	r0, [sp, #8]
 8009790:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009792:	9306      	str	r3, [sp, #24]
 8009794:	4690      	mov	r8, r2
 8009796:	f000 fad0 	bl	8009d3a <__localeconv_l>
 800979a:	6803      	ldr	r3, [r0, #0]
 800979c:	9303      	str	r3, [sp, #12]
 800979e:	4618      	mov	r0, r3
 80097a0:	f7f6 fd24 	bl	80001ec <strlen>
 80097a4:	9b03      	ldr	r3, [sp, #12]
 80097a6:	9001      	str	r0, [sp, #4]
 80097a8:	4403      	add	r3, r0
 80097aa:	f04f 0b00 	mov.w	fp, #0
 80097ae:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80097b2:	9307      	str	r3, [sp, #28]
 80097b4:	f8da 3000 	ldr.w	r3, [sl]
 80097b8:	3302      	adds	r3, #2
 80097ba:	461f      	mov	r7, r3
 80097bc:	f813 0b01 	ldrb.w	r0, [r3], #1
 80097c0:	2830      	cmp	r0, #48	; 0x30
 80097c2:	d06c      	beq.n	800989e <__gethex+0x118>
 80097c4:	f7ff ffca 	bl	800975c <__hexdig_fun>
 80097c8:	4604      	mov	r4, r0
 80097ca:	2800      	cmp	r0, #0
 80097cc:	d16a      	bne.n	80098a4 <__gethex+0x11e>
 80097ce:	9a01      	ldr	r2, [sp, #4]
 80097d0:	9903      	ldr	r1, [sp, #12]
 80097d2:	4638      	mov	r0, r7
 80097d4:	f000 ff48 	bl	800a668 <strncmp>
 80097d8:	2800      	cmp	r0, #0
 80097da:	d166      	bne.n	80098aa <__gethex+0x124>
 80097dc:	9b01      	ldr	r3, [sp, #4]
 80097de:	5cf8      	ldrb	r0, [r7, r3]
 80097e0:	18fe      	adds	r6, r7, r3
 80097e2:	f7ff ffbb 	bl	800975c <__hexdig_fun>
 80097e6:	2800      	cmp	r0, #0
 80097e8:	d062      	beq.n	80098b0 <__gethex+0x12a>
 80097ea:	4633      	mov	r3, r6
 80097ec:	7818      	ldrb	r0, [r3, #0]
 80097ee:	2830      	cmp	r0, #48	; 0x30
 80097f0:	461f      	mov	r7, r3
 80097f2:	f103 0301 	add.w	r3, r3, #1
 80097f6:	d0f9      	beq.n	80097ec <__gethex+0x66>
 80097f8:	f7ff ffb0 	bl	800975c <__hexdig_fun>
 80097fc:	fab0 f580 	clz	r5, r0
 8009800:	096d      	lsrs	r5, r5, #5
 8009802:	4634      	mov	r4, r6
 8009804:	f04f 0b01 	mov.w	fp, #1
 8009808:	463a      	mov	r2, r7
 800980a:	4616      	mov	r6, r2
 800980c:	3201      	adds	r2, #1
 800980e:	7830      	ldrb	r0, [r6, #0]
 8009810:	f7ff ffa4 	bl	800975c <__hexdig_fun>
 8009814:	2800      	cmp	r0, #0
 8009816:	d1f8      	bne.n	800980a <__gethex+0x84>
 8009818:	9a01      	ldr	r2, [sp, #4]
 800981a:	9903      	ldr	r1, [sp, #12]
 800981c:	4630      	mov	r0, r6
 800981e:	f000 ff23 	bl	800a668 <strncmp>
 8009822:	b950      	cbnz	r0, 800983a <__gethex+0xb4>
 8009824:	b954      	cbnz	r4, 800983c <__gethex+0xb6>
 8009826:	9b01      	ldr	r3, [sp, #4]
 8009828:	18f4      	adds	r4, r6, r3
 800982a:	4622      	mov	r2, r4
 800982c:	4616      	mov	r6, r2
 800982e:	3201      	adds	r2, #1
 8009830:	7830      	ldrb	r0, [r6, #0]
 8009832:	f7ff ff93 	bl	800975c <__hexdig_fun>
 8009836:	2800      	cmp	r0, #0
 8009838:	d1f8      	bne.n	800982c <__gethex+0xa6>
 800983a:	b10c      	cbz	r4, 8009840 <__gethex+0xba>
 800983c:	1ba4      	subs	r4, r4, r6
 800983e:	00a4      	lsls	r4, r4, #2
 8009840:	7833      	ldrb	r3, [r6, #0]
 8009842:	2b50      	cmp	r3, #80	; 0x50
 8009844:	d001      	beq.n	800984a <__gethex+0xc4>
 8009846:	2b70      	cmp	r3, #112	; 0x70
 8009848:	d140      	bne.n	80098cc <__gethex+0x146>
 800984a:	7873      	ldrb	r3, [r6, #1]
 800984c:	2b2b      	cmp	r3, #43	; 0x2b
 800984e:	d031      	beq.n	80098b4 <__gethex+0x12e>
 8009850:	2b2d      	cmp	r3, #45	; 0x2d
 8009852:	d033      	beq.n	80098bc <__gethex+0x136>
 8009854:	1c71      	adds	r1, r6, #1
 8009856:	f04f 0900 	mov.w	r9, #0
 800985a:	7808      	ldrb	r0, [r1, #0]
 800985c:	f7ff ff7e 	bl	800975c <__hexdig_fun>
 8009860:	1e43      	subs	r3, r0, #1
 8009862:	b2db      	uxtb	r3, r3
 8009864:	2b18      	cmp	r3, #24
 8009866:	d831      	bhi.n	80098cc <__gethex+0x146>
 8009868:	f1a0 0210 	sub.w	r2, r0, #16
 800986c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009870:	f7ff ff74 	bl	800975c <__hexdig_fun>
 8009874:	1e43      	subs	r3, r0, #1
 8009876:	b2db      	uxtb	r3, r3
 8009878:	2b18      	cmp	r3, #24
 800987a:	d922      	bls.n	80098c2 <__gethex+0x13c>
 800987c:	f1b9 0f00 	cmp.w	r9, #0
 8009880:	d000      	beq.n	8009884 <__gethex+0xfe>
 8009882:	4252      	negs	r2, r2
 8009884:	4414      	add	r4, r2
 8009886:	f8ca 1000 	str.w	r1, [sl]
 800988a:	b30d      	cbz	r5, 80098d0 <__gethex+0x14a>
 800988c:	f1bb 0f00 	cmp.w	fp, #0
 8009890:	bf0c      	ite	eq
 8009892:	2706      	moveq	r7, #6
 8009894:	2700      	movne	r7, #0
 8009896:	4638      	mov	r0, r7
 8009898:	b00b      	add	sp, #44	; 0x2c
 800989a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800989e:	f10b 0b01 	add.w	fp, fp, #1
 80098a2:	e78a      	b.n	80097ba <__gethex+0x34>
 80098a4:	2500      	movs	r5, #0
 80098a6:	462c      	mov	r4, r5
 80098a8:	e7ae      	b.n	8009808 <__gethex+0x82>
 80098aa:	463e      	mov	r6, r7
 80098ac:	2501      	movs	r5, #1
 80098ae:	e7c7      	b.n	8009840 <__gethex+0xba>
 80098b0:	4604      	mov	r4, r0
 80098b2:	e7fb      	b.n	80098ac <__gethex+0x126>
 80098b4:	f04f 0900 	mov.w	r9, #0
 80098b8:	1cb1      	adds	r1, r6, #2
 80098ba:	e7ce      	b.n	800985a <__gethex+0xd4>
 80098bc:	f04f 0901 	mov.w	r9, #1
 80098c0:	e7fa      	b.n	80098b8 <__gethex+0x132>
 80098c2:	230a      	movs	r3, #10
 80098c4:	fb03 0202 	mla	r2, r3, r2, r0
 80098c8:	3a10      	subs	r2, #16
 80098ca:	e7cf      	b.n	800986c <__gethex+0xe6>
 80098cc:	4631      	mov	r1, r6
 80098ce:	e7da      	b.n	8009886 <__gethex+0x100>
 80098d0:	1bf3      	subs	r3, r6, r7
 80098d2:	3b01      	subs	r3, #1
 80098d4:	4629      	mov	r1, r5
 80098d6:	2b07      	cmp	r3, #7
 80098d8:	dc49      	bgt.n	800996e <__gethex+0x1e8>
 80098da:	9802      	ldr	r0, [sp, #8]
 80098dc:	f000 fa4c 	bl	8009d78 <_Balloc>
 80098e0:	9b01      	ldr	r3, [sp, #4]
 80098e2:	f100 0914 	add.w	r9, r0, #20
 80098e6:	f04f 0b00 	mov.w	fp, #0
 80098ea:	f1c3 0301 	rsb	r3, r3, #1
 80098ee:	4605      	mov	r5, r0
 80098f0:	f8cd 9010 	str.w	r9, [sp, #16]
 80098f4:	46da      	mov	sl, fp
 80098f6:	9308      	str	r3, [sp, #32]
 80098f8:	42b7      	cmp	r7, r6
 80098fa:	d33b      	bcc.n	8009974 <__gethex+0x1ee>
 80098fc:	9804      	ldr	r0, [sp, #16]
 80098fe:	f840 ab04 	str.w	sl, [r0], #4
 8009902:	eba0 0009 	sub.w	r0, r0, r9
 8009906:	1080      	asrs	r0, r0, #2
 8009908:	6128      	str	r0, [r5, #16]
 800990a:	0147      	lsls	r7, r0, #5
 800990c:	4650      	mov	r0, sl
 800990e:	f000 faf7 	bl	8009f00 <__hi0bits>
 8009912:	f8d8 6000 	ldr.w	r6, [r8]
 8009916:	1a3f      	subs	r7, r7, r0
 8009918:	42b7      	cmp	r7, r6
 800991a:	dd64      	ble.n	80099e6 <__gethex+0x260>
 800991c:	1bbf      	subs	r7, r7, r6
 800991e:	4639      	mov	r1, r7
 8009920:	4628      	mov	r0, r5
 8009922:	f000 fe07 	bl	800a534 <__any_on>
 8009926:	4682      	mov	sl, r0
 8009928:	b178      	cbz	r0, 800994a <__gethex+0x1c4>
 800992a:	1e7b      	subs	r3, r7, #1
 800992c:	1159      	asrs	r1, r3, #5
 800992e:	f003 021f 	and.w	r2, r3, #31
 8009932:	f04f 0a01 	mov.w	sl, #1
 8009936:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800993a:	fa0a f202 	lsl.w	r2, sl, r2
 800993e:	420a      	tst	r2, r1
 8009940:	d003      	beq.n	800994a <__gethex+0x1c4>
 8009942:	4553      	cmp	r3, sl
 8009944:	dc46      	bgt.n	80099d4 <__gethex+0x24e>
 8009946:	f04f 0a02 	mov.w	sl, #2
 800994a:	4639      	mov	r1, r7
 800994c:	4628      	mov	r0, r5
 800994e:	f7ff fecb 	bl	80096e8 <rshift>
 8009952:	443c      	add	r4, r7
 8009954:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009958:	42a3      	cmp	r3, r4
 800995a:	da52      	bge.n	8009a02 <__gethex+0x27c>
 800995c:	4629      	mov	r1, r5
 800995e:	9802      	ldr	r0, [sp, #8]
 8009960:	f000 fa3e 	bl	8009de0 <_Bfree>
 8009964:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009966:	2300      	movs	r3, #0
 8009968:	6013      	str	r3, [r2, #0]
 800996a:	27a3      	movs	r7, #163	; 0xa3
 800996c:	e793      	b.n	8009896 <__gethex+0x110>
 800996e:	3101      	adds	r1, #1
 8009970:	105b      	asrs	r3, r3, #1
 8009972:	e7b0      	b.n	80098d6 <__gethex+0x150>
 8009974:	1e73      	subs	r3, r6, #1
 8009976:	9305      	str	r3, [sp, #20]
 8009978:	9a07      	ldr	r2, [sp, #28]
 800997a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800997e:	4293      	cmp	r3, r2
 8009980:	d018      	beq.n	80099b4 <__gethex+0x22e>
 8009982:	f1bb 0f20 	cmp.w	fp, #32
 8009986:	d107      	bne.n	8009998 <__gethex+0x212>
 8009988:	9b04      	ldr	r3, [sp, #16]
 800998a:	f8c3 a000 	str.w	sl, [r3]
 800998e:	3304      	adds	r3, #4
 8009990:	f04f 0a00 	mov.w	sl, #0
 8009994:	9304      	str	r3, [sp, #16]
 8009996:	46d3      	mov	fp, sl
 8009998:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800999c:	f7ff fede 	bl	800975c <__hexdig_fun>
 80099a0:	f000 000f 	and.w	r0, r0, #15
 80099a4:	fa00 f00b 	lsl.w	r0, r0, fp
 80099a8:	ea4a 0a00 	orr.w	sl, sl, r0
 80099ac:	f10b 0b04 	add.w	fp, fp, #4
 80099b0:	9b05      	ldr	r3, [sp, #20]
 80099b2:	e00d      	b.n	80099d0 <__gethex+0x24a>
 80099b4:	9b05      	ldr	r3, [sp, #20]
 80099b6:	9a08      	ldr	r2, [sp, #32]
 80099b8:	4413      	add	r3, r2
 80099ba:	42bb      	cmp	r3, r7
 80099bc:	d3e1      	bcc.n	8009982 <__gethex+0x1fc>
 80099be:	4618      	mov	r0, r3
 80099c0:	9a01      	ldr	r2, [sp, #4]
 80099c2:	9903      	ldr	r1, [sp, #12]
 80099c4:	9309      	str	r3, [sp, #36]	; 0x24
 80099c6:	f000 fe4f 	bl	800a668 <strncmp>
 80099ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099cc:	2800      	cmp	r0, #0
 80099ce:	d1d8      	bne.n	8009982 <__gethex+0x1fc>
 80099d0:	461e      	mov	r6, r3
 80099d2:	e791      	b.n	80098f8 <__gethex+0x172>
 80099d4:	1eb9      	subs	r1, r7, #2
 80099d6:	4628      	mov	r0, r5
 80099d8:	f000 fdac 	bl	800a534 <__any_on>
 80099dc:	2800      	cmp	r0, #0
 80099de:	d0b2      	beq.n	8009946 <__gethex+0x1c0>
 80099e0:	f04f 0a03 	mov.w	sl, #3
 80099e4:	e7b1      	b.n	800994a <__gethex+0x1c4>
 80099e6:	da09      	bge.n	80099fc <__gethex+0x276>
 80099e8:	1bf7      	subs	r7, r6, r7
 80099ea:	4629      	mov	r1, r5
 80099ec:	463a      	mov	r2, r7
 80099ee:	9802      	ldr	r0, [sp, #8]
 80099f0:	f000 fbc2 	bl	800a178 <__lshift>
 80099f4:	1be4      	subs	r4, r4, r7
 80099f6:	4605      	mov	r5, r0
 80099f8:	f100 0914 	add.w	r9, r0, #20
 80099fc:	f04f 0a00 	mov.w	sl, #0
 8009a00:	e7a8      	b.n	8009954 <__gethex+0x1ce>
 8009a02:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009a06:	42a0      	cmp	r0, r4
 8009a08:	dd6a      	ble.n	8009ae0 <__gethex+0x35a>
 8009a0a:	1b04      	subs	r4, r0, r4
 8009a0c:	42a6      	cmp	r6, r4
 8009a0e:	dc2e      	bgt.n	8009a6e <__gethex+0x2e8>
 8009a10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009a14:	2b02      	cmp	r3, #2
 8009a16:	d022      	beq.n	8009a5e <__gethex+0x2d8>
 8009a18:	2b03      	cmp	r3, #3
 8009a1a:	d024      	beq.n	8009a66 <__gethex+0x2e0>
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d115      	bne.n	8009a4c <__gethex+0x2c6>
 8009a20:	42a6      	cmp	r6, r4
 8009a22:	d113      	bne.n	8009a4c <__gethex+0x2c6>
 8009a24:	2e01      	cmp	r6, #1
 8009a26:	dc0b      	bgt.n	8009a40 <__gethex+0x2ba>
 8009a28:	9a06      	ldr	r2, [sp, #24]
 8009a2a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009a2e:	6013      	str	r3, [r2, #0]
 8009a30:	2301      	movs	r3, #1
 8009a32:	612b      	str	r3, [r5, #16]
 8009a34:	f8c9 3000 	str.w	r3, [r9]
 8009a38:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a3a:	2762      	movs	r7, #98	; 0x62
 8009a3c:	601d      	str	r5, [r3, #0]
 8009a3e:	e72a      	b.n	8009896 <__gethex+0x110>
 8009a40:	1e71      	subs	r1, r6, #1
 8009a42:	4628      	mov	r0, r5
 8009a44:	f000 fd76 	bl	800a534 <__any_on>
 8009a48:	2800      	cmp	r0, #0
 8009a4a:	d1ed      	bne.n	8009a28 <__gethex+0x2a2>
 8009a4c:	4629      	mov	r1, r5
 8009a4e:	9802      	ldr	r0, [sp, #8]
 8009a50:	f000 f9c6 	bl	8009de0 <_Bfree>
 8009a54:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009a56:	2300      	movs	r3, #0
 8009a58:	6013      	str	r3, [r2, #0]
 8009a5a:	2750      	movs	r7, #80	; 0x50
 8009a5c:	e71b      	b.n	8009896 <__gethex+0x110>
 8009a5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d0e1      	beq.n	8009a28 <__gethex+0x2a2>
 8009a64:	e7f2      	b.n	8009a4c <__gethex+0x2c6>
 8009a66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d1dd      	bne.n	8009a28 <__gethex+0x2a2>
 8009a6c:	e7ee      	b.n	8009a4c <__gethex+0x2c6>
 8009a6e:	1e67      	subs	r7, r4, #1
 8009a70:	f1ba 0f00 	cmp.w	sl, #0
 8009a74:	d131      	bne.n	8009ada <__gethex+0x354>
 8009a76:	b127      	cbz	r7, 8009a82 <__gethex+0x2fc>
 8009a78:	4639      	mov	r1, r7
 8009a7a:	4628      	mov	r0, r5
 8009a7c:	f000 fd5a 	bl	800a534 <__any_on>
 8009a80:	4682      	mov	sl, r0
 8009a82:	117a      	asrs	r2, r7, #5
 8009a84:	2301      	movs	r3, #1
 8009a86:	f007 071f 	and.w	r7, r7, #31
 8009a8a:	fa03 f707 	lsl.w	r7, r3, r7
 8009a8e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009a92:	4621      	mov	r1, r4
 8009a94:	421f      	tst	r7, r3
 8009a96:	4628      	mov	r0, r5
 8009a98:	bf18      	it	ne
 8009a9a:	f04a 0a02 	orrne.w	sl, sl, #2
 8009a9e:	1b36      	subs	r6, r6, r4
 8009aa0:	f7ff fe22 	bl	80096e8 <rshift>
 8009aa4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009aa8:	2702      	movs	r7, #2
 8009aaa:	f1ba 0f00 	cmp.w	sl, #0
 8009aae:	d048      	beq.n	8009b42 <__gethex+0x3bc>
 8009ab0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ab4:	2b02      	cmp	r3, #2
 8009ab6:	d015      	beq.n	8009ae4 <__gethex+0x35e>
 8009ab8:	2b03      	cmp	r3, #3
 8009aba:	d017      	beq.n	8009aec <__gethex+0x366>
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d109      	bne.n	8009ad4 <__gethex+0x34e>
 8009ac0:	f01a 0f02 	tst.w	sl, #2
 8009ac4:	d006      	beq.n	8009ad4 <__gethex+0x34e>
 8009ac6:	f8d9 3000 	ldr.w	r3, [r9]
 8009aca:	ea4a 0a03 	orr.w	sl, sl, r3
 8009ace:	f01a 0f01 	tst.w	sl, #1
 8009ad2:	d10e      	bne.n	8009af2 <__gethex+0x36c>
 8009ad4:	f047 0710 	orr.w	r7, r7, #16
 8009ad8:	e033      	b.n	8009b42 <__gethex+0x3bc>
 8009ada:	f04f 0a01 	mov.w	sl, #1
 8009ade:	e7d0      	b.n	8009a82 <__gethex+0x2fc>
 8009ae0:	2701      	movs	r7, #1
 8009ae2:	e7e2      	b.n	8009aaa <__gethex+0x324>
 8009ae4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ae6:	f1c3 0301 	rsb	r3, r3, #1
 8009aea:	9315      	str	r3, [sp, #84]	; 0x54
 8009aec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d0f0      	beq.n	8009ad4 <__gethex+0x34e>
 8009af2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009af6:	f105 0314 	add.w	r3, r5, #20
 8009afa:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8009afe:	eb03 010a 	add.w	r1, r3, sl
 8009b02:	f04f 0c00 	mov.w	ip, #0
 8009b06:	4618      	mov	r0, r3
 8009b08:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b0c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009b10:	d01c      	beq.n	8009b4c <__gethex+0x3c6>
 8009b12:	3201      	adds	r2, #1
 8009b14:	6002      	str	r2, [r0, #0]
 8009b16:	2f02      	cmp	r7, #2
 8009b18:	f105 0314 	add.w	r3, r5, #20
 8009b1c:	d138      	bne.n	8009b90 <__gethex+0x40a>
 8009b1e:	f8d8 2000 	ldr.w	r2, [r8]
 8009b22:	3a01      	subs	r2, #1
 8009b24:	42b2      	cmp	r2, r6
 8009b26:	d10a      	bne.n	8009b3e <__gethex+0x3b8>
 8009b28:	1171      	asrs	r1, r6, #5
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f006 061f 	and.w	r6, r6, #31
 8009b30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009b34:	fa02 f606 	lsl.w	r6, r2, r6
 8009b38:	421e      	tst	r6, r3
 8009b3a:	bf18      	it	ne
 8009b3c:	4617      	movne	r7, r2
 8009b3e:	f047 0720 	orr.w	r7, r7, #32
 8009b42:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009b44:	601d      	str	r5, [r3, #0]
 8009b46:	9b06      	ldr	r3, [sp, #24]
 8009b48:	601c      	str	r4, [r3, #0]
 8009b4a:	e6a4      	b.n	8009896 <__gethex+0x110>
 8009b4c:	4299      	cmp	r1, r3
 8009b4e:	f843 cc04 	str.w	ip, [r3, #-4]
 8009b52:	d8d8      	bhi.n	8009b06 <__gethex+0x380>
 8009b54:	68ab      	ldr	r3, [r5, #8]
 8009b56:	4599      	cmp	r9, r3
 8009b58:	db12      	blt.n	8009b80 <__gethex+0x3fa>
 8009b5a:	6869      	ldr	r1, [r5, #4]
 8009b5c:	9802      	ldr	r0, [sp, #8]
 8009b5e:	3101      	adds	r1, #1
 8009b60:	f000 f90a 	bl	8009d78 <_Balloc>
 8009b64:	692a      	ldr	r2, [r5, #16]
 8009b66:	3202      	adds	r2, #2
 8009b68:	f105 010c 	add.w	r1, r5, #12
 8009b6c:	4683      	mov	fp, r0
 8009b6e:	0092      	lsls	r2, r2, #2
 8009b70:	300c      	adds	r0, #12
 8009b72:	f000 f8f6 	bl	8009d62 <memcpy>
 8009b76:	4629      	mov	r1, r5
 8009b78:	9802      	ldr	r0, [sp, #8]
 8009b7a:	f000 f931 	bl	8009de0 <_Bfree>
 8009b7e:	465d      	mov	r5, fp
 8009b80:	692b      	ldr	r3, [r5, #16]
 8009b82:	1c5a      	adds	r2, r3, #1
 8009b84:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009b88:	612a      	str	r2, [r5, #16]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	615a      	str	r2, [r3, #20]
 8009b8e:	e7c2      	b.n	8009b16 <__gethex+0x390>
 8009b90:	692a      	ldr	r2, [r5, #16]
 8009b92:	454a      	cmp	r2, r9
 8009b94:	dd0b      	ble.n	8009bae <__gethex+0x428>
 8009b96:	2101      	movs	r1, #1
 8009b98:	4628      	mov	r0, r5
 8009b9a:	f7ff fda5 	bl	80096e8 <rshift>
 8009b9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009ba2:	3401      	adds	r4, #1
 8009ba4:	42a3      	cmp	r3, r4
 8009ba6:	f6ff aed9 	blt.w	800995c <__gethex+0x1d6>
 8009baa:	2701      	movs	r7, #1
 8009bac:	e7c7      	b.n	8009b3e <__gethex+0x3b8>
 8009bae:	f016 061f 	ands.w	r6, r6, #31
 8009bb2:	d0fa      	beq.n	8009baa <__gethex+0x424>
 8009bb4:	449a      	add	sl, r3
 8009bb6:	f1c6 0620 	rsb	r6, r6, #32
 8009bba:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009bbe:	f000 f99f 	bl	8009f00 <__hi0bits>
 8009bc2:	42b0      	cmp	r0, r6
 8009bc4:	dbe7      	blt.n	8009b96 <__gethex+0x410>
 8009bc6:	e7f0      	b.n	8009baa <__gethex+0x424>

08009bc8 <L_shift>:
 8009bc8:	f1c2 0208 	rsb	r2, r2, #8
 8009bcc:	0092      	lsls	r2, r2, #2
 8009bce:	b570      	push	{r4, r5, r6, lr}
 8009bd0:	f1c2 0620 	rsb	r6, r2, #32
 8009bd4:	6843      	ldr	r3, [r0, #4]
 8009bd6:	6804      	ldr	r4, [r0, #0]
 8009bd8:	fa03 f506 	lsl.w	r5, r3, r6
 8009bdc:	432c      	orrs	r4, r5
 8009bde:	40d3      	lsrs	r3, r2
 8009be0:	6004      	str	r4, [r0, #0]
 8009be2:	f840 3f04 	str.w	r3, [r0, #4]!
 8009be6:	4288      	cmp	r0, r1
 8009be8:	d3f4      	bcc.n	8009bd4 <L_shift+0xc>
 8009bea:	bd70      	pop	{r4, r5, r6, pc}

08009bec <__match>:
 8009bec:	b530      	push	{r4, r5, lr}
 8009bee:	6803      	ldr	r3, [r0, #0]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bf6:	b914      	cbnz	r4, 8009bfe <__match+0x12>
 8009bf8:	6003      	str	r3, [r0, #0]
 8009bfa:	2001      	movs	r0, #1
 8009bfc:	bd30      	pop	{r4, r5, pc}
 8009bfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c02:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009c06:	2d19      	cmp	r5, #25
 8009c08:	bf98      	it	ls
 8009c0a:	3220      	addls	r2, #32
 8009c0c:	42a2      	cmp	r2, r4
 8009c0e:	d0f0      	beq.n	8009bf2 <__match+0x6>
 8009c10:	2000      	movs	r0, #0
 8009c12:	e7f3      	b.n	8009bfc <__match+0x10>

08009c14 <__hexnan>:
 8009c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c18:	680b      	ldr	r3, [r1, #0]
 8009c1a:	6801      	ldr	r1, [r0, #0]
 8009c1c:	115f      	asrs	r7, r3, #5
 8009c1e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009c22:	f013 031f 	ands.w	r3, r3, #31
 8009c26:	b087      	sub	sp, #28
 8009c28:	bf18      	it	ne
 8009c2a:	3704      	addne	r7, #4
 8009c2c:	2500      	movs	r5, #0
 8009c2e:	1f3e      	subs	r6, r7, #4
 8009c30:	4682      	mov	sl, r0
 8009c32:	4690      	mov	r8, r2
 8009c34:	9301      	str	r3, [sp, #4]
 8009c36:	f847 5c04 	str.w	r5, [r7, #-4]
 8009c3a:	46b1      	mov	r9, r6
 8009c3c:	4634      	mov	r4, r6
 8009c3e:	9502      	str	r5, [sp, #8]
 8009c40:	46ab      	mov	fp, r5
 8009c42:	784a      	ldrb	r2, [r1, #1]
 8009c44:	1c4b      	adds	r3, r1, #1
 8009c46:	9303      	str	r3, [sp, #12]
 8009c48:	b342      	cbz	r2, 8009c9c <__hexnan+0x88>
 8009c4a:	4610      	mov	r0, r2
 8009c4c:	9105      	str	r1, [sp, #20]
 8009c4e:	9204      	str	r2, [sp, #16]
 8009c50:	f7ff fd84 	bl	800975c <__hexdig_fun>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d143      	bne.n	8009ce0 <__hexnan+0xcc>
 8009c58:	9a04      	ldr	r2, [sp, #16]
 8009c5a:	9905      	ldr	r1, [sp, #20]
 8009c5c:	2a20      	cmp	r2, #32
 8009c5e:	d818      	bhi.n	8009c92 <__hexnan+0x7e>
 8009c60:	9b02      	ldr	r3, [sp, #8]
 8009c62:	459b      	cmp	fp, r3
 8009c64:	dd13      	ble.n	8009c8e <__hexnan+0x7a>
 8009c66:	454c      	cmp	r4, r9
 8009c68:	d206      	bcs.n	8009c78 <__hexnan+0x64>
 8009c6a:	2d07      	cmp	r5, #7
 8009c6c:	dc04      	bgt.n	8009c78 <__hexnan+0x64>
 8009c6e:	462a      	mov	r2, r5
 8009c70:	4649      	mov	r1, r9
 8009c72:	4620      	mov	r0, r4
 8009c74:	f7ff ffa8 	bl	8009bc8 <L_shift>
 8009c78:	4544      	cmp	r4, r8
 8009c7a:	d944      	bls.n	8009d06 <__hexnan+0xf2>
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	f1a4 0904 	sub.w	r9, r4, #4
 8009c82:	f844 3c04 	str.w	r3, [r4, #-4]
 8009c86:	f8cd b008 	str.w	fp, [sp, #8]
 8009c8a:	464c      	mov	r4, r9
 8009c8c:	461d      	mov	r5, r3
 8009c8e:	9903      	ldr	r1, [sp, #12]
 8009c90:	e7d7      	b.n	8009c42 <__hexnan+0x2e>
 8009c92:	2a29      	cmp	r2, #41	; 0x29
 8009c94:	d14a      	bne.n	8009d2c <__hexnan+0x118>
 8009c96:	3102      	adds	r1, #2
 8009c98:	f8ca 1000 	str.w	r1, [sl]
 8009c9c:	f1bb 0f00 	cmp.w	fp, #0
 8009ca0:	d044      	beq.n	8009d2c <__hexnan+0x118>
 8009ca2:	454c      	cmp	r4, r9
 8009ca4:	d206      	bcs.n	8009cb4 <__hexnan+0xa0>
 8009ca6:	2d07      	cmp	r5, #7
 8009ca8:	dc04      	bgt.n	8009cb4 <__hexnan+0xa0>
 8009caa:	462a      	mov	r2, r5
 8009cac:	4649      	mov	r1, r9
 8009cae:	4620      	mov	r0, r4
 8009cb0:	f7ff ff8a 	bl	8009bc8 <L_shift>
 8009cb4:	4544      	cmp	r4, r8
 8009cb6:	d928      	bls.n	8009d0a <__hexnan+0xf6>
 8009cb8:	4643      	mov	r3, r8
 8009cba:	f854 2b04 	ldr.w	r2, [r4], #4
 8009cbe:	f843 2b04 	str.w	r2, [r3], #4
 8009cc2:	42a6      	cmp	r6, r4
 8009cc4:	d2f9      	bcs.n	8009cba <__hexnan+0xa6>
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f843 2b04 	str.w	r2, [r3], #4
 8009ccc:	429e      	cmp	r6, r3
 8009cce:	d2fb      	bcs.n	8009cc8 <__hexnan+0xb4>
 8009cd0:	6833      	ldr	r3, [r6, #0]
 8009cd2:	b91b      	cbnz	r3, 8009cdc <__hexnan+0xc8>
 8009cd4:	4546      	cmp	r6, r8
 8009cd6:	d127      	bne.n	8009d28 <__hexnan+0x114>
 8009cd8:	2301      	movs	r3, #1
 8009cda:	6033      	str	r3, [r6, #0]
 8009cdc:	2005      	movs	r0, #5
 8009cde:	e026      	b.n	8009d2e <__hexnan+0x11a>
 8009ce0:	3501      	adds	r5, #1
 8009ce2:	2d08      	cmp	r5, #8
 8009ce4:	f10b 0b01 	add.w	fp, fp, #1
 8009ce8:	dd06      	ble.n	8009cf8 <__hexnan+0xe4>
 8009cea:	4544      	cmp	r4, r8
 8009cec:	d9cf      	bls.n	8009c8e <__hexnan+0x7a>
 8009cee:	2300      	movs	r3, #0
 8009cf0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009cf4:	2501      	movs	r5, #1
 8009cf6:	3c04      	subs	r4, #4
 8009cf8:	6822      	ldr	r2, [r4, #0]
 8009cfa:	f000 000f 	and.w	r0, r0, #15
 8009cfe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009d02:	6020      	str	r0, [r4, #0]
 8009d04:	e7c3      	b.n	8009c8e <__hexnan+0x7a>
 8009d06:	2508      	movs	r5, #8
 8009d08:	e7c1      	b.n	8009c8e <__hexnan+0x7a>
 8009d0a:	9b01      	ldr	r3, [sp, #4]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d0df      	beq.n	8009cd0 <__hexnan+0xbc>
 8009d10:	f04f 32ff 	mov.w	r2, #4294967295
 8009d14:	f1c3 0320 	rsb	r3, r3, #32
 8009d18:	fa22 f303 	lsr.w	r3, r2, r3
 8009d1c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009d20:	401a      	ands	r2, r3
 8009d22:	f847 2c04 	str.w	r2, [r7, #-4]
 8009d26:	e7d3      	b.n	8009cd0 <__hexnan+0xbc>
 8009d28:	3e04      	subs	r6, #4
 8009d2a:	e7d1      	b.n	8009cd0 <__hexnan+0xbc>
 8009d2c:	2004      	movs	r0, #4
 8009d2e:	b007      	add	sp, #28
 8009d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d34 <__locale_ctype_ptr_l>:
 8009d34:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009d38:	4770      	bx	lr

08009d3a <__localeconv_l>:
 8009d3a:	30f0      	adds	r0, #240	; 0xf0
 8009d3c:	4770      	bx	lr

08009d3e <__ascii_mbtowc>:
 8009d3e:	b082      	sub	sp, #8
 8009d40:	b901      	cbnz	r1, 8009d44 <__ascii_mbtowc+0x6>
 8009d42:	a901      	add	r1, sp, #4
 8009d44:	b142      	cbz	r2, 8009d58 <__ascii_mbtowc+0x1a>
 8009d46:	b14b      	cbz	r3, 8009d5c <__ascii_mbtowc+0x1e>
 8009d48:	7813      	ldrb	r3, [r2, #0]
 8009d4a:	600b      	str	r3, [r1, #0]
 8009d4c:	7812      	ldrb	r2, [r2, #0]
 8009d4e:	1c10      	adds	r0, r2, #0
 8009d50:	bf18      	it	ne
 8009d52:	2001      	movne	r0, #1
 8009d54:	b002      	add	sp, #8
 8009d56:	4770      	bx	lr
 8009d58:	4610      	mov	r0, r2
 8009d5a:	e7fb      	b.n	8009d54 <__ascii_mbtowc+0x16>
 8009d5c:	f06f 0001 	mvn.w	r0, #1
 8009d60:	e7f8      	b.n	8009d54 <__ascii_mbtowc+0x16>

08009d62 <memcpy>:
 8009d62:	b510      	push	{r4, lr}
 8009d64:	1e43      	subs	r3, r0, #1
 8009d66:	440a      	add	r2, r1
 8009d68:	4291      	cmp	r1, r2
 8009d6a:	d100      	bne.n	8009d6e <memcpy+0xc>
 8009d6c:	bd10      	pop	{r4, pc}
 8009d6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d76:	e7f7      	b.n	8009d68 <memcpy+0x6>

08009d78 <_Balloc>:
 8009d78:	b570      	push	{r4, r5, r6, lr}
 8009d7a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009d7c:	4604      	mov	r4, r0
 8009d7e:	460e      	mov	r6, r1
 8009d80:	b93d      	cbnz	r5, 8009d92 <_Balloc+0x1a>
 8009d82:	2010      	movs	r0, #16
 8009d84:	f000 fc90 	bl	800a6a8 <malloc>
 8009d88:	6260      	str	r0, [r4, #36]	; 0x24
 8009d8a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009d8e:	6005      	str	r5, [r0, #0]
 8009d90:	60c5      	str	r5, [r0, #12]
 8009d92:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d94:	68eb      	ldr	r3, [r5, #12]
 8009d96:	b183      	cbz	r3, 8009dba <_Balloc+0x42>
 8009d98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009da0:	b9b8      	cbnz	r0, 8009dd2 <_Balloc+0x5a>
 8009da2:	2101      	movs	r1, #1
 8009da4:	fa01 f506 	lsl.w	r5, r1, r6
 8009da8:	1d6a      	adds	r2, r5, #5
 8009daa:	0092      	lsls	r2, r2, #2
 8009dac:	4620      	mov	r0, r4
 8009dae:	f000 fbe2 	bl	800a576 <_calloc_r>
 8009db2:	b160      	cbz	r0, 8009dce <_Balloc+0x56>
 8009db4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009db8:	e00e      	b.n	8009dd8 <_Balloc+0x60>
 8009dba:	2221      	movs	r2, #33	; 0x21
 8009dbc:	2104      	movs	r1, #4
 8009dbe:	4620      	mov	r0, r4
 8009dc0:	f000 fbd9 	bl	800a576 <_calloc_r>
 8009dc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009dc6:	60e8      	str	r0, [r5, #12]
 8009dc8:	68db      	ldr	r3, [r3, #12]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d1e4      	bne.n	8009d98 <_Balloc+0x20>
 8009dce:	2000      	movs	r0, #0
 8009dd0:	bd70      	pop	{r4, r5, r6, pc}
 8009dd2:	6802      	ldr	r2, [r0, #0]
 8009dd4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009dd8:	2300      	movs	r3, #0
 8009dda:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009dde:	e7f7      	b.n	8009dd0 <_Balloc+0x58>

08009de0 <_Bfree>:
 8009de0:	b570      	push	{r4, r5, r6, lr}
 8009de2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009de4:	4606      	mov	r6, r0
 8009de6:	460d      	mov	r5, r1
 8009de8:	b93c      	cbnz	r4, 8009dfa <_Bfree+0x1a>
 8009dea:	2010      	movs	r0, #16
 8009dec:	f000 fc5c 	bl	800a6a8 <malloc>
 8009df0:	6270      	str	r0, [r6, #36]	; 0x24
 8009df2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009df6:	6004      	str	r4, [r0, #0]
 8009df8:	60c4      	str	r4, [r0, #12]
 8009dfa:	b13d      	cbz	r5, 8009e0c <_Bfree+0x2c>
 8009dfc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009dfe:	686a      	ldr	r2, [r5, #4]
 8009e00:	68db      	ldr	r3, [r3, #12]
 8009e02:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e06:	6029      	str	r1, [r5, #0]
 8009e08:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009e0c:	bd70      	pop	{r4, r5, r6, pc}

08009e0e <__multadd>:
 8009e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e12:	690d      	ldr	r5, [r1, #16]
 8009e14:	461f      	mov	r7, r3
 8009e16:	4606      	mov	r6, r0
 8009e18:	460c      	mov	r4, r1
 8009e1a:	f101 0c14 	add.w	ip, r1, #20
 8009e1e:	2300      	movs	r3, #0
 8009e20:	f8dc 0000 	ldr.w	r0, [ip]
 8009e24:	b281      	uxth	r1, r0
 8009e26:	fb02 7101 	mla	r1, r2, r1, r7
 8009e2a:	0c0f      	lsrs	r7, r1, #16
 8009e2c:	0c00      	lsrs	r0, r0, #16
 8009e2e:	fb02 7000 	mla	r0, r2, r0, r7
 8009e32:	b289      	uxth	r1, r1
 8009e34:	3301      	adds	r3, #1
 8009e36:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009e3a:	429d      	cmp	r5, r3
 8009e3c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009e40:	f84c 1b04 	str.w	r1, [ip], #4
 8009e44:	dcec      	bgt.n	8009e20 <__multadd+0x12>
 8009e46:	b1d7      	cbz	r7, 8009e7e <__multadd+0x70>
 8009e48:	68a3      	ldr	r3, [r4, #8]
 8009e4a:	42ab      	cmp	r3, r5
 8009e4c:	dc12      	bgt.n	8009e74 <__multadd+0x66>
 8009e4e:	6861      	ldr	r1, [r4, #4]
 8009e50:	4630      	mov	r0, r6
 8009e52:	3101      	adds	r1, #1
 8009e54:	f7ff ff90 	bl	8009d78 <_Balloc>
 8009e58:	6922      	ldr	r2, [r4, #16]
 8009e5a:	3202      	adds	r2, #2
 8009e5c:	f104 010c 	add.w	r1, r4, #12
 8009e60:	4680      	mov	r8, r0
 8009e62:	0092      	lsls	r2, r2, #2
 8009e64:	300c      	adds	r0, #12
 8009e66:	f7ff ff7c 	bl	8009d62 <memcpy>
 8009e6a:	4621      	mov	r1, r4
 8009e6c:	4630      	mov	r0, r6
 8009e6e:	f7ff ffb7 	bl	8009de0 <_Bfree>
 8009e72:	4644      	mov	r4, r8
 8009e74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009e78:	3501      	adds	r5, #1
 8009e7a:	615f      	str	r7, [r3, #20]
 8009e7c:	6125      	str	r5, [r4, #16]
 8009e7e:	4620      	mov	r0, r4
 8009e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009e84 <__s2b>:
 8009e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e88:	460c      	mov	r4, r1
 8009e8a:	4615      	mov	r5, r2
 8009e8c:	461f      	mov	r7, r3
 8009e8e:	2209      	movs	r2, #9
 8009e90:	3308      	adds	r3, #8
 8009e92:	4606      	mov	r6, r0
 8009e94:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e98:	2100      	movs	r1, #0
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	429a      	cmp	r2, r3
 8009e9e:	db20      	blt.n	8009ee2 <__s2b+0x5e>
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	f7ff ff69 	bl	8009d78 <_Balloc>
 8009ea6:	9b08      	ldr	r3, [sp, #32]
 8009ea8:	6143      	str	r3, [r0, #20]
 8009eaa:	2d09      	cmp	r5, #9
 8009eac:	f04f 0301 	mov.w	r3, #1
 8009eb0:	6103      	str	r3, [r0, #16]
 8009eb2:	dd19      	ble.n	8009ee8 <__s2b+0x64>
 8009eb4:	f104 0809 	add.w	r8, r4, #9
 8009eb8:	46c1      	mov	r9, r8
 8009eba:	442c      	add	r4, r5
 8009ebc:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009ec0:	4601      	mov	r1, r0
 8009ec2:	3b30      	subs	r3, #48	; 0x30
 8009ec4:	220a      	movs	r2, #10
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	f7ff ffa1 	bl	8009e0e <__multadd>
 8009ecc:	45a1      	cmp	r9, r4
 8009ece:	d1f5      	bne.n	8009ebc <__s2b+0x38>
 8009ed0:	eb08 0405 	add.w	r4, r8, r5
 8009ed4:	3c08      	subs	r4, #8
 8009ed6:	1b2d      	subs	r5, r5, r4
 8009ed8:	1963      	adds	r3, r4, r5
 8009eda:	42bb      	cmp	r3, r7
 8009edc:	db07      	blt.n	8009eee <__s2b+0x6a>
 8009ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ee2:	0052      	lsls	r2, r2, #1
 8009ee4:	3101      	adds	r1, #1
 8009ee6:	e7d9      	b.n	8009e9c <__s2b+0x18>
 8009ee8:	340a      	adds	r4, #10
 8009eea:	2509      	movs	r5, #9
 8009eec:	e7f3      	b.n	8009ed6 <__s2b+0x52>
 8009eee:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009ef2:	4601      	mov	r1, r0
 8009ef4:	3b30      	subs	r3, #48	; 0x30
 8009ef6:	220a      	movs	r2, #10
 8009ef8:	4630      	mov	r0, r6
 8009efa:	f7ff ff88 	bl	8009e0e <__multadd>
 8009efe:	e7eb      	b.n	8009ed8 <__s2b+0x54>

08009f00 <__hi0bits>:
 8009f00:	0c02      	lsrs	r2, r0, #16
 8009f02:	0412      	lsls	r2, r2, #16
 8009f04:	4603      	mov	r3, r0
 8009f06:	b9b2      	cbnz	r2, 8009f36 <__hi0bits+0x36>
 8009f08:	0403      	lsls	r3, r0, #16
 8009f0a:	2010      	movs	r0, #16
 8009f0c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009f10:	bf04      	itt	eq
 8009f12:	021b      	lsleq	r3, r3, #8
 8009f14:	3008      	addeq	r0, #8
 8009f16:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009f1a:	bf04      	itt	eq
 8009f1c:	011b      	lsleq	r3, r3, #4
 8009f1e:	3004      	addeq	r0, #4
 8009f20:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009f24:	bf04      	itt	eq
 8009f26:	009b      	lsleq	r3, r3, #2
 8009f28:	3002      	addeq	r0, #2
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	db06      	blt.n	8009f3c <__hi0bits+0x3c>
 8009f2e:	005b      	lsls	r3, r3, #1
 8009f30:	d503      	bpl.n	8009f3a <__hi0bits+0x3a>
 8009f32:	3001      	adds	r0, #1
 8009f34:	4770      	bx	lr
 8009f36:	2000      	movs	r0, #0
 8009f38:	e7e8      	b.n	8009f0c <__hi0bits+0xc>
 8009f3a:	2020      	movs	r0, #32
 8009f3c:	4770      	bx	lr

08009f3e <__lo0bits>:
 8009f3e:	6803      	ldr	r3, [r0, #0]
 8009f40:	f013 0207 	ands.w	r2, r3, #7
 8009f44:	4601      	mov	r1, r0
 8009f46:	d00b      	beq.n	8009f60 <__lo0bits+0x22>
 8009f48:	07da      	lsls	r2, r3, #31
 8009f4a:	d423      	bmi.n	8009f94 <__lo0bits+0x56>
 8009f4c:	0798      	lsls	r0, r3, #30
 8009f4e:	bf49      	itett	mi
 8009f50:	085b      	lsrmi	r3, r3, #1
 8009f52:	089b      	lsrpl	r3, r3, #2
 8009f54:	2001      	movmi	r0, #1
 8009f56:	600b      	strmi	r3, [r1, #0]
 8009f58:	bf5c      	itt	pl
 8009f5a:	600b      	strpl	r3, [r1, #0]
 8009f5c:	2002      	movpl	r0, #2
 8009f5e:	4770      	bx	lr
 8009f60:	b298      	uxth	r0, r3
 8009f62:	b9a8      	cbnz	r0, 8009f90 <__lo0bits+0x52>
 8009f64:	0c1b      	lsrs	r3, r3, #16
 8009f66:	2010      	movs	r0, #16
 8009f68:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009f6c:	bf04      	itt	eq
 8009f6e:	0a1b      	lsreq	r3, r3, #8
 8009f70:	3008      	addeq	r0, #8
 8009f72:	071a      	lsls	r2, r3, #28
 8009f74:	bf04      	itt	eq
 8009f76:	091b      	lsreq	r3, r3, #4
 8009f78:	3004      	addeq	r0, #4
 8009f7a:	079a      	lsls	r2, r3, #30
 8009f7c:	bf04      	itt	eq
 8009f7e:	089b      	lsreq	r3, r3, #2
 8009f80:	3002      	addeq	r0, #2
 8009f82:	07da      	lsls	r2, r3, #31
 8009f84:	d402      	bmi.n	8009f8c <__lo0bits+0x4e>
 8009f86:	085b      	lsrs	r3, r3, #1
 8009f88:	d006      	beq.n	8009f98 <__lo0bits+0x5a>
 8009f8a:	3001      	adds	r0, #1
 8009f8c:	600b      	str	r3, [r1, #0]
 8009f8e:	4770      	bx	lr
 8009f90:	4610      	mov	r0, r2
 8009f92:	e7e9      	b.n	8009f68 <__lo0bits+0x2a>
 8009f94:	2000      	movs	r0, #0
 8009f96:	4770      	bx	lr
 8009f98:	2020      	movs	r0, #32
 8009f9a:	4770      	bx	lr

08009f9c <__i2b>:
 8009f9c:	b510      	push	{r4, lr}
 8009f9e:	460c      	mov	r4, r1
 8009fa0:	2101      	movs	r1, #1
 8009fa2:	f7ff fee9 	bl	8009d78 <_Balloc>
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	6144      	str	r4, [r0, #20]
 8009faa:	6102      	str	r2, [r0, #16]
 8009fac:	bd10      	pop	{r4, pc}

08009fae <__multiply>:
 8009fae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fb2:	4614      	mov	r4, r2
 8009fb4:	690a      	ldr	r2, [r1, #16]
 8009fb6:	6923      	ldr	r3, [r4, #16]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	bfb8      	it	lt
 8009fbc:	460b      	movlt	r3, r1
 8009fbe:	4688      	mov	r8, r1
 8009fc0:	bfbc      	itt	lt
 8009fc2:	46a0      	movlt	r8, r4
 8009fc4:	461c      	movlt	r4, r3
 8009fc6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009fca:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009fce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009fd2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009fd6:	eb07 0609 	add.w	r6, r7, r9
 8009fda:	42b3      	cmp	r3, r6
 8009fdc:	bfb8      	it	lt
 8009fde:	3101      	addlt	r1, #1
 8009fe0:	f7ff feca 	bl	8009d78 <_Balloc>
 8009fe4:	f100 0514 	add.w	r5, r0, #20
 8009fe8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009fec:	462b      	mov	r3, r5
 8009fee:	2200      	movs	r2, #0
 8009ff0:	4573      	cmp	r3, lr
 8009ff2:	d316      	bcc.n	800a022 <__multiply+0x74>
 8009ff4:	f104 0214 	add.w	r2, r4, #20
 8009ff8:	f108 0114 	add.w	r1, r8, #20
 8009ffc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a000:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a004:	9300      	str	r3, [sp, #0]
 800a006:	9b00      	ldr	r3, [sp, #0]
 800a008:	9201      	str	r2, [sp, #4]
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d80c      	bhi.n	800a028 <__multiply+0x7a>
 800a00e:	2e00      	cmp	r6, #0
 800a010:	dd03      	ble.n	800a01a <__multiply+0x6c>
 800a012:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a016:	2b00      	cmp	r3, #0
 800a018:	d05d      	beq.n	800a0d6 <__multiply+0x128>
 800a01a:	6106      	str	r6, [r0, #16]
 800a01c:	b003      	add	sp, #12
 800a01e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a022:	f843 2b04 	str.w	r2, [r3], #4
 800a026:	e7e3      	b.n	8009ff0 <__multiply+0x42>
 800a028:	f8b2 b000 	ldrh.w	fp, [r2]
 800a02c:	f1bb 0f00 	cmp.w	fp, #0
 800a030:	d023      	beq.n	800a07a <__multiply+0xcc>
 800a032:	4689      	mov	r9, r1
 800a034:	46ac      	mov	ip, r5
 800a036:	f04f 0800 	mov.w	r8, #0
 800a03a:	f859 4b04 	ldr.w	r4, [r9], #4
 800a03e:	f8dc a000 	ldr.w	sl, [ip]
 800a042:	b2a3      	uxth	r3, r4
 800a044:	fa1f fa8a 	uxth.w	sl, sl
 800a048:	fb0b a303 	mla	r3, fp, r3, sl
 800a04c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a050:	f8dc 4000 	ldr.w	r4, [ip]
 800a054:	4443      	add	r3, r8
 800a056:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a05a:	fb0b 840a 	mla	r4, fp, sl, r8
 800a05e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a062:	46e2      	mov	sl, ip
 800a064:	b29b      	uxth	r3, r3
 800a066:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a06a:	454f      	cmp	r7, r9
 800a06c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a070:	f84a 3b04 	str.w	r3, [sl], #4
 800a074:	d82b      	bhi.n	800a0ce <__multiply+0x120>
 800a076:	f8cc 8004 	str.w	r8, [ip, #4]
 800a07a:	9b01      	ldr	r3, [sp, #4]
 800a07c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a080:	3204      	adds	r2, #4
 800a082:	f1ba 0f00 	cmp.w	sl, #0
 800a086:	d020      	beq.n	800a0ca <__multiply+0x11c>
 800a088:	682b      	ldr	r3, [r5, #0]
 800a08a:	4689      	mov	r9, r1
 800a08c:	46a8      	mov	r8, r5
 800a08e:	f04f 0b00 	mov.w	fp, #0
 800a092:	f8b9 c000 	ldrh.w	ip, [r9]
 800a096:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a09a:	fb0a 440c 	mla	r4, sl, ip, r4
 800a09e:	445c      	add	r4, fp
 800a0a0:	46c4      	mov	ip, r8
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a0a8:	f84c 3b04 	str.w	r3, [ip], #4
 800a0ac:	f859 3b04 	ldr.w	r3, [r9], #4
 800a0b0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a0b4:	0c1b      	lsrs	r3, r3, #16
 800a0b6:	fb0a b303 	mla	r3, sl, r3, fp
 800a0ba:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a0be:	454f      	cmp	r7, r9
 800a0c0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a0c4:	d805      	bhi.n	800a0d2 <__multiply+0x124>
 800a0c6:	f8c8 3004 	str.w	r3, [r8, #4]
 800a0ca:	3504      	adds	r5, #4
 800a0cc:	e79b      	b.n	800a006 <__multiply+0x58>
 800a0ce:	46d4      	mov	ip, sl
 800a0d0:	e7b3      	b.n	800a03a <__multiply+0x8c>
 800a0d2:	46e0      	mov	r8, ip
 800a0d4:	e7dd      	b.n	800a092 <__multiply+0xe4>
 800a0d6:	3e01      	subs	r6, #1
 800a0d8:	e799      	b.n	800a00e <__multiply+0x60>
	...

0800a0dc <__pow5mult>:
 800a0dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0e0:	4615      	mov	r5, r2
 800a0e2:	f012 0203 	ands.w	r2, r2, #3
 800a0e6:	4606      	mov	r6, r0
 800a0e8:	460f      	mov	r7, r1
 800a0ea:	d007      	beq.n	800a0fc <__pow5mult+0x20>
 800a0ec:	3a01      	subs	r2, #1
 800a0ee:	4c21      	ldr	r4, [pc, #132]	; (800a174 <__pow5mult+0x98>)
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a0f6:	f7ff fe8a 	bl	8009e0e <__multadd>
 800a0fa:	4607      	mov	r7, r0
 800a0fc:	10ad      	asrs	r5, r5, #2
 800a0fe:	d035      	beq.n	800a16c <__pow5mult+0x90>
 800a100:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a102:	b93c      	cbnz	r4, 800a114 <__pow5mult+0x38>
 800a104:	2010      	movs	r0, #16
 800a106:	f000 facf 	bl	800a6a8 <malloc>
 800a10a:	6270      	str	r0, [r6, #36]	; 0x24
 800a10c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a110:	6004      	str	r4, [r0, #0]
 800a112:	60c4      	str	r4, [r0, #12]
 800a114:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a118:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a11c:	b94c      	cbnz	r4, 800a132 <__pow5mult+0x56>
 800a11e:	f240 2171 	movw	r1, #625	; 0x271
 800a122:	4630      	mov	r0, r6
 800a124:	f7ff ff3a 	bl	8009f9c <__i2b>
 800a128:	2300      	movs	r3, #0
 800a12a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a12e:	4604      	mov	r4, r0
 800a130:	6003      	str	r3, [r0, #0]
 800a132:	f04f 0800 	mov.w	r8, #0
 800a136:	07eb      	lsls	r3, r5, #31
 800a138:	d50a      	bpl.n	800a150 <__pow5mult+0x74>
 800a13a:	4639      	mov	r1, r7
 800a13c:	4622      	mov	r2, r4
 800a13e:	4630      	mov	r0, r6
 800a140:	f7ff ff35 	bl	8009fae <__multiply>
 800a144:	4639      	mov	r1, r7
 800a146:	4681      	mov	r9, r0
 800a148:	4630      	mov	r0, r6
 800a14a:	f7ff fe49 	bl	8009de0 <_Bfree>
 800a14e:	464f      	mov	r7, r9
 800a150:	106d      	asrs	r5, r5, #1
 800a152:	d00b      	beq.n	800a16c <__pow5mult+0x90>
 800a154:	6820      	ldr	r0, [r4, #0]
 800a156:	b938      	cbnz	r0, 800a168 <__pow5mult+0x8c>
 800a158:	4622      	mov	r2, r4
 800a15a:	4621      	mov	r1, r4
 800a15c:	4630      	mov	r0, r6
 800a15e:	f7ff ff26 	bl	8009fae <__multiply>
 800a162:	6020      	str	r0, [r4, #0]
 800a164:	f8c0 8000 	str.w	r8, [r0]
 800a168:	4604      	mov	r4, r0
 800a16a:	e7e4      	b.n	800a136 <__pow5mult+0x5a>
 800a16c:	4638      	mov	r0, r7
 800a16e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a172:	bf00      	nop
 800a174:	0800ab78 	.word	0x0800ab78

0800a178 <__lshift>:
 800a178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a17c:	460c      	mov	r4, r1
 800a17e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a182:	6923      	ldr	r3, [r4, #16]
 800a184:	6849      	ldr	r1, [r1, #4]
 800a186:	eb0a 0903 	add.w	r9, sl, r3
 800a18a:	68a3      	ldr	r3, [r4, #8]
 800a18c:	4607      	mov	r7, r0
 800a18e:	4616      	mov	r6, r2
 800a190:	f109 0501 	add.w	r5, r9, #1
 800a194:	42ab      	cmp	r3, r5
 800a196:	db32      	blt.n	800a1fe <__lshift+0x86>
 800a198:	4638      	mov	r0, r7
 800a19a:	f7ff fded 	bl	8009d78 <_Balloc>
 800a19e:	2300      	movs	r3, #0
 800a1a0:	4680      	mov	r8, r0
 800a1a2:	f100 0114 	add.w	r1, r0, #20
 800a1a6:	461a      	mov	r2, r3
 800a1a8:	4553      	cmp	r3, sl
 800a1aa:	db2b      	blt.n	800a204 <__lshift+0x8c>
 800a1ac:	6920      	ldr	r0, [r4, #16]
 800a1ae:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a1b2:	f104 0314 	add.w	r3, r4, #20
 800a1b6:	f016 021f 	ands.w	r2, r6, #31
 800a1ba:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a1be:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a1c2:	d025      	beq.n	800a210 <__lshift+0x98>
 800a1c4:	f1c2 0e20 	rsb	lr, r2, #32
 800a1c8:	2000      	movs	r0, #0
 800a1ca:	681e      	ldr	r6, [r3, #0]
 800a1cc:	468a      	mov	sl, r1
 800a1ce:	4096      	lsls	r6, r2
 800a1d0:	4330      	orrs	r0, r6
 800a1d2:	f84a 0b04 	str.w	r0, [sl], #4
 800a1d6:	f853 0b04 	ldr.w	r0, [r3], #4
 800a1da:	459c      	cmp	ip, r3
 800a1dc:	fa20 f00e 	lsr.w	r0, r0, lr
 800a1e0:	d814      	bhi.n	800a20c <__lshift+0x94>
 800a1e2:	6048      	str	r0, [r1, #4]
 800a1e4:	b108      	cbz	r0, 800a1ea <__lshift+0x72>
 800a1e6:	f109 0502 	add.w	r5, r9, #2
 800a1ea:	3d01      	subs	r5, #1
 800a1ec:	4638      	mov	r0, r7
 800a1ee:	f8c8 5010 	str.w	r5, [r8, #16]
 800a1f2:	4621      	mov	r1, r4
 800a1f4:	f7ff fdf4 	bl	8009de0 <_Bfree>
 800a1f8:	4640      	mov	r0, r8
 800a1fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1fe:	3101      	adds	r1, #1
 800a200:	005b      	lsls	r3, r3, #1
 800a202:	e7c7      	b.n	800a194 <__lshift+0x1c>
 800a204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a208:	3301      	adds	r3, #1
 800a20a:	e7cd      	b.n	800a1a8 <__lshift+0x30>
 800a20c:	4651      	mov	r1, sl
 800a20e:	e7dc      	b.n	800a1ca <__lshift+0x52>
 800a210:	3904      	subs	r1, #4
 800a212:	f853 2b04 	ldr.w	r2, [r3], #4
 800a216:	f841 2f04 	str.w	r2, [r1, #4]!
 800a21a:	459c      	cmp	ip, r3
 800a21c:	d8f9      	bhi.n	800a212 <__lshift+0x9a>
 800a21e:	e7e4      	b.n	800a1ea <__lshift+0x72>

0800a220 <__mcmp>:
 800a220:	6903      	ldr	r3, [r0, #16]
 800a222:	690a      	ldr	r2, [r1, #16]
 800a224:	1a9b      	subs	r3, r3, r2
 800a226:	b530      	push	{r4, r5, lr}
 800a228:	d10c      	bne.n	800a244 <__mcmp+0x24>
 800a22a:	0092      	lsls	r2, r2, #2
 800a22c:	3014      	adds	r0, #20
 800a22e:	3114      	adds	r1, #20
 800a230:	1884      	adds	r4, r0, r2
 800a232:	4411      	add	r1, r2
 800a234:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a238:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a23c:	4295      	cmp	r5, r2
 800a23e:	d003      	beq.n	800a248 <__mcmp+0x28>
 800a240:	d305      	bcc.n	800a24e <__mcmp+0x2e>
 800a242:	2301      	movs	r3, #1
 800a244:	4618      	mov	r0, r3
 800a246:	bd30      	pop	{r4, r5, pc}
 800a248:	42a0      	cmp	r0, r4
 800a24a:	d3f3      	bcc.n	800a234 <__mcmp+0x14>
 800a24c:	e7fa      	b.n	800a244 <__mcmp+0x24>
 800a24e:	f04f 33ff 	mov.w	r3, #4294967295
 800a252:	e7f7      	b.n	800a244 <__mcmp+0x24>

0800a254 <__mdiff>:
 800a254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a258:	460d      	mov	r5, r1
 800a25a:	4607      	mov	r7, r0
 800a25c:	4611      	mov	r1, r2
 800a25e:	4628      	mov	r0, r5
 800a260:	4614      	mov	r4, r2
 800a262:	f7ff ffdd 	bl	800a220 <__mcmp>
 800a266:	1e06      	subs	r6, r0, #0
 800a268:	d108      	bne.n	800a27c <__mdiff+0x28>
 800a26a:	4631      	mov	r1, r6
 800a26c:	4638      	mov	r0, r7
 800a26e:	f7ff fd83 	bl	8009d78 <_Balloc>
 800a272:	2301      	movs	r3, #1
 800a274:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a27c:	bfa4      	itt	ge
 800a27e:	4623      	movge	r3, r4
 800a280:	462c      	movge	r4, r5
 800a282:	4638      	mov	r0, r7
 800a284:	6861      	ldr	r1, [r4, #4]
 800a286:	bfa6      	itte	ge
 800a288:	461d      	movge	r5, r3
 800a28a:	2600      	movge	r6, #0
 800a28c:	2601      	movlt	r6, #1
 800a28e:	f7ff fd73 	bl	8009d78 <_Balloc>
 800a292:	692b      	ldr	r3, [r5, #16]
 800a294:	60c6      	str	r6, [r0, #12]
 800a296:	6926      	ldr	r6, [r4, #16]
 800a298:	f105 0914 	add.w	r9, r5, #20
 800a29c:	f104 0214 	add.w	r2, r4, #20
 800a2a0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a2a4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a2a8:	f100 0514 	add.w	r5, r0, #20
 800a2ac:	f04f 0e00 	mov.w	lr, #0
 800a2b0:	f852 ab04 	ldr.w	sl, [r2], #4
 800a2b4:	f859 4b04 	ldr.w	r4, [r9], #4
 800a2b8:	fa1e f18a 	uxtah	r1, lr, sl
 800a2bc:	b2a3      	uxth	r3, r4
 800a2be:	1ac9      	subs	r1, r1, r3
 800a2c0:	0c23      	lsrs	r3, r4, #16
 800a2c2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a2c6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a2ca:	b289      	uxth	r1, r1
 800a2cc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a2d0:	45c8      	cmp	r8, r9
 800a2d2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a2d6:	4694      	mov	ip, r2
 800a2d8:	f845 3b04 	str.w	r3, [r5], #4
 800a2dc:	d8e8      	bhi.n	800a2b0 <__mdiff+0x5c>
 800a2de:	45bc      	cmp	ip, r7
 800a2e0:	d304      	bcc.n	800a2ec <__mdiff+0x98>
 800a2e2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a2e6:	b183      	cbz	r3, 800a30a <__mdiff+0xb6>
 800a2e8:	6106      	str	r6, [r0, #16]
 800a2ea:	e7c5      	b.n	800a278 <__mdiff+0x24>
 800a2ec:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a2f0:	fa1e f381 	uxtah	r3, lr, r1
 800a2f4:	141a      	asrs	r2, r3, #16
 800a2f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a2fa:	b29b      	uxth	r3, r3
 800a2fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a300:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a304:	f845 3b04 	str.w	r3, [r5], #4
 800a308:	e7e9      	b.n	800a2de <__mdiff+0x8a>
 800a30a:	3e01      	subs	r6, #1
 800a30c:	e7e9      	b.n	800a2e2 <__mdiff+0x8e>
	...

0800a310 <__ulp>:
 800a310:	4b12      	ldr	r3, [pc, #72]	; (800a35c <__ulp+0x4c>)
 800a312:	ee10 2a90 	vmov	r2, s1
 800a316:	401a      	ands	r2, r3
 800a318:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	dd04      	ble.n	800a32a <__ulp+0x1a>
 800a320:	2000      	movs	r0, #0
 800a322:	4619      	mov	r1, r3
 800a324:	ec41 0b10 	vmov	d0, r0, r1
 800a328:	4770      	bx	lr
 800a32a:	425b      	negs	r3, r3
 800a32c:	151b      	asrs	r3, r3, #20
 800a32e:	2b13      	cmp	r3, #19
 800a330:	f04f 0000 	mov.w	r0, #0
 800a334:	f04f 0100 	mov.w	r1, #0
 800a338:	dc04      	bgt.n	800a344 <__ulp+0x34>
 800a33a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a33e:	fa42 f103 	asr.w	r1, r2, r3
 800a342:	e7ef      	b.n	800a324 <__ulp+0x14>
 800a344:	3b14      	subs	r3, #20
 800a346:	2b1e      	cmp	r3, #30
 800a348:	f04f 0201 	mov.w	r2, #1
 800a34c:	bfda      	itte	le
 800a34e:	f1c3 031f 	rsble	r3, r3, #31
 800a352:	fa02 f303 	lslle.w	r3, r2, r3
 800a356:	4613      	movgt	r3, r2
 800a358:	4618      	mov	r0, r3
 800a35a:	e7e3      	b.n	800a324 <__ulp+0x14>
 800a35c:	7ff00000 	.word	0x7ff00000

0800a360 <__b2d>:
 800a360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a362:	6905      	ldr	r5, [r0, #16]
 800a364:	f100 0714 	add.w	r7, r0, #20
 800a368:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a36c:	1f2e      	subs	r6, r5, #4
 800a36e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a372:	4620      	mov	r0, r4
 800a374:	f7ff fdc4 	bl	8009f00 <__hi0bits>
 800a378:	f1c0 0320 	rsb	r3, r0, #32
 800a37c:	280a      	cmp	r0, #10
 800a37e:	600b      	str	r3, [r1, #0]
 800a380:	f8df c074 	ldr.w	ip, [pc, #116]	; 800a3f8 <__b2d+0x98>
 800a384:	dc14      	bgt.n	800a3b0 <__b2d+0x50>
 800a386:	f1c0 0e0b 	rsb	lr, r0, #11
 800a38a:	fa24 f10e 	lsr.w	r1, r4, lr
 800a38e:	42b7      	cmp	r7, r6
 800a390:	ea41 030c 	orr.w	r3, r1, ip
 800a394:	bf34      	ite	cc
 800a396:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a39a:	2100      	movcs	r1, #0
 800a39c:	3015      	adds	r0, #21
 800a39e:	fa04 f000 	lsl.w	r0, r4, r0
 800a3a2:	fa21 f10e 	lsr.w	r1, r1, lr
 800a3a6:	ea40 0201 	orr.w	r2, r0, r1
 800a3aa:	ec43 2b10 	vmov	d0, r2, r3
 800a3ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3b0:	42b7      	cmp	r7, r6
 800a3b2:	bf3a      	itte	cc
 800a3b4:	f1a5 0608 	subcc.w	r6, r5, #8
 800a3b8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a3bc:	2100      	movcs	r1, #0
 800a3be:	380b      	subs	r0, #11
 800a3c0:	d015      	beq.n	800a3ee <__b2d+0x8e>
 800a3c2:	4084      	lsls	r4, r0
 800a3c4:	f1c0 0520 	rsb	r5, r0, #32
 800a3c8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800a3cc:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800a3d0:	42be      	cmp	r6, r7
 800a3d2:	fa21 fc05 	lsr.w	ip, r1, r5
 800a3d6:	ea44 030c 	orr.w	r3, r4, ip
 800a3da:	bf8c      	ite	hi
 800a3dc:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a3e0:	2400      	movls	r4, #0
 800a3e2:	fa01 f000 	lsl.w	r0, r1, r0
 800a3e6:	40ec      	lsrs	r4, r5
 800a3e8:	ea40 0204 	orr.w	r2, r0, r4
 800a3ec:	e7dd      	b.n	800a3aa <__b2d+0x4a>
 800a3ee:	ea44 030c 	orr.w	r3, r4, ip
 800a3f2:	460a      	mov	r2, r1
 800a3f4:	e7d9      	b.n	800a3aa <__b2d+0x4a>
 800a3f6:	bf00      	nop
 800a3f8:	3ff00000 	.word	0x3ff00000

0800a3fc <__d2b>:
 800a3fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a400:	460e      	mov	r6, r1
 800a402:	2101      	movs	r1, #1
 800a404:	ec59 8b10 	vmov	r8, r9, d0
 800a408:	4615      	mov	r5, r2
 800a40a:	f7ff fcb5 	bl	8009d78 <_Balloc>
 800a40e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a412:	4607      	mov	r7, r0
 800a414:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a418:	bb34      	cbnz	r4, 800a468 <__d2b+0x6c>
 800a41a:	9301      	str	r3, [sp, #4]
 800a41c:	f1b8 0300 	subs.w	r3, r8, #0
 800a420:	d027      	beq.n	800a472 <__d2b+0x76>
 800a422:	a802      	add	r0, sp, #8
 800a424:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a428:	f7ff fd89 	bl	8009f3e <__lo0bits>
 800a42c:	9900      	ldr	r1, [sp, #0]
 800a42e:	b1f0      	cbz	r0, 800a46e <__d2b+0x72>
 800a430:	9a01      	ldr	r2, [sp, #4]
 800a432:	f1c0 0320 	rsb	r3, r0, #32
 800a436:	fa02 f303 	lsl.w	r3, r2, r3
 800a43a:	430b      	orrs	r3, r1
 800a43c:	40c2      	lsrs	r2, r0
 800a43e:	617b      	str	r3, [r7, #20]
 800a440:	9201      	str	r2, [sp, #4]
 800a442:	9b01      	ldr	r3, [sp, #4]
 800a444:	61bb      	str	r3, [r7, #24]
 800a446:	2b00      	cmp	r3, #0
 800a448:	bf14      	ite	ne
 800a44a:	2102      	movne	r1, #2
 800a44c:	2101      	moveq	r1, #1
 800a44e:	6139      	str	r1, [r7, #16]
 800a450:	b1c4      	cbz	r4, 800a484 <__d2b+0x88>
 800a452:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a456:	4404      	add	r4, r0
 800a458:	6034      	str	r4, [r6, #0]
 800a45a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a45e:	6028      	str	r0, [r5, #0]
 800a460:	4638      	mov	r0, r7
 800a462:	b003      	add	sp, #12
 800a464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a468:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a46c:	e7d5      	b.n	800a41a <__d2b+0x1e>
 800a46e:	6179      	str	r1, [r7, #20]
 800a470:	e7e7      	b.n	800a442 <__d2b+0x46>
 800a472:	a801      	add	r0, sp, #4
 800a474:	f7ff fd63 	bl	8009f3e <__lo0bits>
 800a478:	9b01      	ldr	r3, [sp, #4]
 800a47a:	617b      	str	r3, [r7, #20]
 800a47c:	2101      	movs	r1, #1
 800a47e:	6139      	str	r1, [r7, #16]
 800a480:	3020      	adds	r0, #32
 800a482:	e7e5      	b.n	800a450 <__d2b+0x54>
 800a484:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a488:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a48c:	6030      	str	r0, [r6, #0]
 800a48e:	6918      	ldr	r0, [r3, #16]
 800a490:	f7ff fd36 	bl	8009f00 <__hi0bits>
 800a494:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a498:	e7e1      	b.n	800a45e <__d2b+0x62>

0800a49a <__ratio>:
 800a49a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a49e:	4688      	mov	r8, r1
 800a4a0:	4669      	mov	r1, sp
 800a4a2:	4681      	mov	r9, r0
 800a4a4:	f7ff ff5c 	bl	800a360 <__b2d>
 800a4a8:	a901      	add	r1, sp, #4
 800a4aa:	4640      	mov	r0, r8
 800a4ac:	ec57 6b10 	vmov	r6, r7, d0
 800a4b0:	f7ff ff56 	bl	800a360 <__b2d>
 800a4b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a4b8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a4bc:	eba3 0c02 	sub.w	ip, r3, r2
 800a4c0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a4c4:	1a9b      	subs	r3, r3, r2
 800a4c6:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a4ca:	ec5b ab10 	vmov	sl, fp, d0
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	bfce      	itee	gt
 800a4d2:	463a      	movgt	r2, r7
 800a4d4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a4d8:	465a      	movle	r2, fp
 800a4da:	4659      	mov	r1, fp
 800a4dc:	463d      	mov	r5, r7
 800a4de:	bfd4      	ite	le
 800a4e0:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800a4e4:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800a4e8:	4630      	mov	r0, r6
 800a4ea:	ee10 2a10 	vmov	r2, s0
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	4629      	mov	r1, r5
 800a4f2:	f7f6 f969 	bl	80007c8 <__aeabi_ddiv>
 800a4f6:	ec41 0b10 	vmov	d0, r0, r1
 800a4fa:	b003      	add	sp, #12
 800a4fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a500 <__copybits>:
 800a500:	3901      	subs	r1, #1
 800a502:	b510      	push	{r4, lr}
 800a504:	1149      	asrs	r1, r1, #5
 800a506:	6914      	ldr	r4, [r2, #16]
 800a508:	3101      	adds	r1, #1
 800a50a:	f102 0314 	add.w	r3, r2, #20
 800a50e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a512:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a516:	42a3      	cmp	r3, r4
 800a518:	4602      	mov	r2, r0
 800a51a:	d303      	bcc.n	800a524 <__copybits+0x24>
 800a51c:	2300      	movs	r3, #0
 800a51e:	428a      	cmp	r2, r1
 800a520:	d305      	bcc.n	800a52e <__copybits+0x2e>
 800a522:	bd10      	pop	{r4, pc}
 800a524:	f853 2b04 	ldr.w	r2, [r3], #4
 800a528:	f840 2b04 	str.w	r2, [r0], #4
 800a52c:	e7f3      	b.n	800a516 <__copybits+0x16>
 800a52e:	f842 3b04 	str.w	r3, [r2], #4
 800a532:	e7f4      	b.n	800a51e <__copybits+0x1e>

0800a534 <__any_on>:
 800a534:	f100 0214 	add.w	r2, r0, #20
 800a538:	6900      	ldr	r0, [r0, #16]
 800a53a:	114b      	asrs	r3, r1, #5
 800a53c:	4298      	cmp	r0, r3
 800a53e:	b510      	push	{r4, lr}
 800a540:	db11      	blt.n	800a566 <__any_on+0x32>
 800a542:	dd0a      	ble.n	800a55a <__any_on+0x26>
 800a544:	f011 011f 	ands.w	r1, r1, #31
 800a548:	d007      	beq.n	800a55a <__any_on+0x26>
 800a54a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a54e:	fa24 f001 	lsr.w	r0, r4, r1
 800a552:	fa00 f101 	lsl.w	r1, r0, r1
 800a556:	428c      	cmp	r4, r1
 800a558:	d10b      	bne.n	800a572 <__any_on+0x3e>
 800a55a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a55e:	4293      	cmp	r3, r2
 800a560:	d803      	bhi.n	800a56a <__any_on+0x36>
 800a562:	2000      	movs	r0, #0
 800a564:	bd10      	pop	{r4, pc}
 800a566:	4603      	mov	r3, r0
 800a568:	e7f7      	b.n	800a55a <__any_on+0x26>
 800a56a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a56e:	2900      	cmp	r1, #0
 800a570:	d0f5      	beq.n	800a55e <__any_on+0x2a>
 800a572:	2001      	movs	r0, #1
 800a574:	e7f6      	b.n	800a564 <__any_on+0x30>

0800a576 <_calloc_r>:
 800a576:	b538      	push	{r3, r4, r5, lr}
 800a578:	fb02 f401 	mul.w	r4, r2, r1
 800a57c:	4621      	mov	r1, r4
 800a57e:	f000 f809 	bl	800a594 <_malloc_r>
 800a582:	4605      	mov	r5, r0
 800a584:	b118      	cbz	r0, 800a58e <_calloc_r+0x18>
 800a586:	4622      	mov	r2, r4
 800a588:	2100      	movs	r1, #0
 800a58a:	f7fe f9a7 	bl	80088dc <memset>
 800a58e:	4628      	mov	r0, r5
 800a590:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a594 <_malloc_r>:
 800a594:	b570      	push	{r4, r5, r6, lr}
 800a596:	1ccd      	adds	r5, r1, #3
 800a598:	f025 0503 	bic.w	r5, r5, #3
 800a59c:	3508      	adds	r5, #8
 800a59e:	2d0c      	cmp	r5, #12
 800a5a0:	bf38      	it	cc
 800a5a2:	250c      	movcc	r5, #12
 800a5a4:	2d00      	cmp	r5, #0
 800a5a6:	4606      	mov	r6, r0
 800a5a8:	db01      	blt.n	800a5ae <_malloc_r+0x1a>
 800a5aa:	42a9      	cmp	r1, r5
 800a5ac:	d903      	bls.n	800a5b6 <_malloc_r+0x22>
 800a5ae:	230c      	movs	r3, #12
 800a5b0:	6033      	str	r3, [r6, #0]
 800a5b2:	2000      	movs	r0, #0
 800a5b4:	bd70      	pop	{r4, r5, r6, pc}
 800a5b6:	f000 f87f 	bl	800a6b8 <__malloc_lock>
 800a5ba:	4a21      	ldr	r2, [pc, #132]	; (800a640 <_malloc_r+0xac>)
 800a5bc:	6814      	ldr	r4, [r2, #0]
 800a5be:	4621      	mov	r1, r4
 800a5c0:	b991      	cbnz	r1, 800a5e8 <_malloc_r+0x54>
 800a5c2:	4c20      	ldr	r4, [pc, #128]	; (800a644 <_malloc_r+0xb0>)
 800a5c4:	6823      	ldr	r3, [r4, #0]
 800a5c6:	b91b      	cbnz	r3, 800a5d0 <_malloc_r+0x3c>
 800a5c8:	4630      	mov	r0, r6
 800a5ca:	f000 f83d 	bl	800a648 <_sbrk_r>
 800a5ce:	6020      	str	r0, [r4, #0]
 800a5d0:	4629      	mov	r1, r5
 800a5d2:	4630      	mov	r0, r6
 800a5d4:	f000 f838 	bl	800a648 <_sbrk_r>
 800a5d8:	1c43      	adds	r3, r0, #1
 800a5da:	d124      	bne.n	800a626 <_malloc_r+0x92>
 800a5dc:	230c      	movs	r3, #12
 800a5de:	6033      	str	r3, [r6, #0]
 800a5e0:	4630      	mov	r0, r6
 800a5e2:	f000 f86a 	bl	800a6ba <__malloc_unlock>
 800a5e6:	e7e4      	b.n	800a5b2 <_malloc_r+0x1e>
 800a5e8:	680b      	ldr	r3, [r1, #0]
 800a5ea:	1b5b      	subs	r3, r3, r5
 800a5ec:	d418      	bmi.n	800a620 <_malloc_r+0x8c>
 800a5ee:	2b0b      	cmp	r3, #11
 800a5f0:	d90f      	bls.n	800a612 <_malloc_r+0x7e>
 800a5f2:	600b      	str	r3, [r1, #0]
 800a5f4:	50cd      	str	r5, [r1, r3]
 800a5f6:	18cc      	adds	r4, r1, r3
 800a5f8:	4630      	mov	r0, r6
 800a5fa:	f000 f85e 	bl	800a6ba <__malloc_unlock>
 800a5fe:	f104 000b 	add.w	r0, r4, #11
 800a602:	1d23      	adds	r3, r4, #4
 800a604:	f020 0007 	bic.w	r0, r0, #7
 800a608:	1ac3      	subs	r3, r0, r3
 800a60a:	d0d3      	beq.n	800a5b4 <_malloc_r+0x20>
 800a60c:	425a      	negs	r2, r3
 800a60e:	50e2      	str	r2, [r4, r3]
 800a610:	e7d0      	b.n	800a5b4 <_malloc_r+0x20>
 800a612:	428c      	cmp	r4, r1
 800a614:	684b      	ldr	r3, [r1, #4]
 800a616:	bf16      	itet	ne
 800a618:	6063      	strne	r3, [r4, #4]
 800a61a:	6013      	streq	r3, [r2, #0]
 800a61c:	460c      	movne	r4, r1
 800a61e:	e7eb      	b.n	800a5f8 <_malloc_r+0x64>
 800a620:	460c      	mov	r4, r1
 800a622:	6849      	ldr	r1, [r1, #4]
 800a624:	e7cc      	b.n	800a5c0 <_malloc_r+0x2c>
 800a626:	1cc4      	adds	r4, r0, #3
 800a628:	f024 0403 	bic.w	r4, r4, #3
 800a62c:	42a0      	cmp	r0, r4
 800a62e:	d005      	beq.n	800a63c <_malloc_r+0xa8>
 800a630:	1a21      	subs	r1, r4, r0
 800a632:	4630      	mov	r0, r6
 800a634:	f000 f808 	bl	800a648 <_sbrk_r>
 800a638:	3001      	adds	r0, #1
 800a63a:	d0cf      	beq.n	800a5dc <_malloc_r+0x48>
 800a63c:	6025      	str	r5, [r4, #0]
 800a63e:	e7db      	b.n	800a5f8 <_malloc_r+0x64>
 800a640:	20000c2c 	.word	0x20000c2c
 800a644:	20000c30 	.word	0x20000c30

0800a648 <_sbrk_r>:
 800a648:	b538      	push	{r3, r4, r5, lr}
 800a64a:	4c06      	ldr	r4, [pc, #24]	; (800a664 <_sbrk_r+0x1c>)
 800a64c:	2300      	movs	r3, #0
 800a64e:	4605      	mov	r5, r0
 800a650:	4608      	mov	r0, r1
 800a652:	6023      	str	r3, [r4, #0]
 800a654:	f7f7 ff8c 	bl	8002570 <_sbrk>
 800a658:	1c43      	adds	r3, r0, #1
 800a65a:	d102      	bne.n	800a662 <_sbrk_r+0x1a>
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	b103      	cbz	r3, 800a662 <_sbrk_r+0x1a>
 800a660:	602b      	str	r3, [r5, #0]
 800a662:	bd38      	pop	{r3, r4, r5, pc}
 800a664:	2000d224 	.word	0x2000d224

0800a668 <strncmp>:
 800a668:	b510      	push	{r4, lr}
 800a66a:	b16a      	cbz	r2, 800a688 <strncmp+0x20>
 800a66c:	3901      	subs	r1, #1
 800a66e:	1884      	adds	r4, r0, r2
 800a670:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a674:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a678:	4293      	cmp	r3, r2
 800a67a:	d103      	bne.n	800a684 <strncmp+0x1c>
 800a67c:	42a0      	cmp	r0, r4
 800a67e:	d001      	beq.n	800a684 <strncmp+0x1c>
 800a680:	2b00      	cmp	r3, #0
 800a682:	d1f5      	bne.n	800a670 <strncmp+0x8>
 800a684:	1a98      	subs	r0, r3, r2
 800a686:	bd10      	pop	{r4, pc}
 800a688:	4610      	mov	r0, r2
 800a68a:	e7fc      	b.n	800a686 <strncmp+0x1e>

0800a68c <__ascii_wctomb>:
 800a68c:	b149      	cbz	r1, 800a6a2 <__ascii_wctomb+0x16>
 800a68e:	2aff      	cmp	r2, #255	; 0xff
 800a690:	bf85      	ittet	hi
 800a692:	238a      	movhi	r3, #138	; 0x8a
 800a694:	6003      	strhi	r3, [r0, #0]
 800a696:	700a      	strbls	r2, [r1, #0]
 800a698:	f04f 30ff 	movhi.w	r0, #4294967295
 800a69c:	bf98      	it	ls
 800a69e:	2001      	movls	r0, #1
 800a6a0:	4770      	bx	lr
 800a6a2:	4608      	mov	r0, r1
 800a6a4:	4770      	bx	lr
	...

0800a6a8 <malloc>:
 800a6a8:	4b02      	ldr	r3, [pc, #8]	; (800a6b4 <malloc+0xc>)
 800a6aa:	4601      	mov	r1, r0
 800a6ac:	6818      	ldr	r0, [r3, #0]
 800a6ae:	f7ff bf71 	b.w	800a594 <_malloc_r>
 800a6b2:	bf00      	nop
 800a6b4:	20000a24 	.word	0x20000a24

0800a6b8 <__malloc_lock>:
 800a6b8:	4770      	bx	lr

0800a6ba <__malloc_unlock>:
 800a6ba:	4770      	bx	lr

0800a6bc <_init>:
 800a6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6be:	bf00      	nop
 800a6c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6c2:	bc08      	pop	{r3}
 800a6c4:	469e      	mov	lr, r3
 800a6c6:	4770      	bx	lr

0800a6c8 <_fini>:
 800a6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ca:	bf00      	nop
 800a6cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ce:	bc08      	pop	{r3}
 800a6d0:	469e      	mov	lr, r3
 800a6d2:	4770      	bx	lr
