Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 15 20:22:23 2023
| Host         : DESKTOP-M3IS96G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             160 |           40 |
| Yes          | No                    | No                     |              33 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                Enable Signal               |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+--------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  GCLK_IBUF_BUFG | Timer_connections/clear                    |                                                                       |                1 |              1 |         1.00 |
|  my_clock_BUFG  |                                            |                                                                       |                2 |              8 |         4.00 |
|  GCLK_IBUF_BUFG |                                            |                                                                       |                8 |             14 |         1.75 |
|  GCLK_IBUF_BUFG |                                            | Timer_connections/clear                                               |                8 |             32 |         4.00 |
|  GCLK_IBUF_BUFG |                                            | LED_Driver_connections/clock_counter_PWM0_carry__2_n_1                |                8 |             32 |         4.00 |
|  GCLK_IBUF_BUFG |                                            | LED_Driver_connections/clock_counter_PWM0_inferred__1/i__carry__2_n_1 |                8 |             32 |         4.00 |
|  GCLK_IBUF_BUFG |                                            | LED_Driver_connections/clock_counter_PWM0_inferred__3/i__carry__2_n_1 |                8 |             32 |         4.00 |
|  my_clock_BUFG  |                                            | SW5_IBUF                                                              |                8 |             32 |         4.00 |
|  my_clock_BUFG  | LED_Driver_connections/state0_carry__2_n_4 |                                                                       |                7 |             32 |         4.57 |
+-----------------+--------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+


