{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553983625117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553983625119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 18:07:04 2019 " "Processing started: Sat Mar 30 18:07:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553983625119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983625119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983625119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553983625599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553983625599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 4 4 " "Found 4 design units, including 4 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983638367 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter16 " "Found entity 2: counter16" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983638367 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter40 " "Found entity 3: counter40" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983638367 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter30 " "Found entity 4: counter30" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983638367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983638367 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(24) " "Verilog HDL information at datapath.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553983638377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983638379 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter17 " "Found entity 2: counter17" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983638379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983638379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983638389 ""} { "Info" "ISGN_ENTITY_NAME" "2 try " "Found entity 2: try" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983638389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983638389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset30w control.v(253) " "Verilog HDL Implicit Net warning at control.v(253): created implicit net for \"reset30w\"" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983638389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553983639042 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553983639065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "part2.v" "VGA" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639066 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553983639084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639205 ""}  } { { "vga_adapter.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553983639205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553983639391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639479 ""}  } { { "vga_pll.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553983639479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639536 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553983639536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "part2.v" "d0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(35) " "Verilog HDL assignment warning at datapath.v(35): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639543 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 datapath.v(36) " "Verilog HDL assignment warning at datapath.v(36): truncated value with size 32 to match size of target (12)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639543 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(38) " "Verilog HDL assignment warning at datapath.v(38): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639543 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 datapath.v(40) " "Verilog HDL assignment warning at datapath.v(40): truncated value with size 32 to match size of target (3)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639543 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 datapath.v(69) " "Verilog HDL assignment warning at datapath.v(69): truncated value with size 5 to match size of target (4)" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639543 "|part2|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter17 datapath:d0\|counter17:c0 " "Elaborating entity \"counter17\" for hierarchy \"datapath:d0\|counter17:c0\"" {  } { { "datapath.v" "c0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "part2.v" "c0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /part2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_reg control.v(22) " "Verilog HDL or VHDL warning at control.v(22): object \"current_reg\" assigned a value but never read" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "preset_state control.v(59) " "Verilog HDL Always Construct warning at control.v(59): inferring latch(es) for variable \"preset_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(163) " "Verilog HDL assignment warning at control.v(163): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 control.v(166) " "Verilog HDL assignment warning at control.v(166): truncated value with size 5 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(170) " "Verilog HDL assignment warning at control.v(170): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(176) " "Verilog HDL assignment warning at control.v(176): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(177) " "Verilog HDL assignment warning at control.v(177): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(180) " "Verilog HDL assignment warning at control.v(180): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(184) " "Verilog HDL assignment warning at control.v(184): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(186) " "Verilog HDL assignment warning at control.v(186): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(191) " "Verilog HDL assignment warning at control.v(191): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(192) " "Verilog HDL assignment warning at control.v(192): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(194) " "Verilog HDL assignment warning at control.v(194): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(160) " "Verilog HDL Case Statement warning at control.v(160): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check_set control.v(76) " "Verilog HDL Always Construct warning at control.v(76): inferring latch(es) for variable \"check_set\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data control.v(76) " "Verilog HDL Always Construct warning at control.v(76): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_below control.v(76) " "Verilog HDL Always Construct warning at control.v(76): inferring latch(es) for variable \"reg_below\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register_logic control.v(76) " "Verilog HDL Always Construct warning at control.v(76): inferring latch(es) for variable \"register_logic\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_above control.v(76) " "Verilog HDL Always Construct warning at control.v(76): inferring latch(es) for variable \"reg_above\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(225) " "Verilog HDL assignment warning at control.v(225): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639553 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(234) " "Verilog HDL assignment warning at control.v(234): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(244) " "Verilog HDL assignment warning at control.v(244): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(253) " "Verilog HDL assignment warning at control.v(253): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[0\] control.v(76) " "Inferred latch for \"reg_above\[0\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[1\] control.v(76) " "Inferred latch for \"reg_above\[1\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[2\] control.v(76) " "Inferred latch for \"reg_above\[2\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[3\] control.v(76) " "Inferred latch for \"reg_above\[3\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[4\] control.v(76) " "Inferred latch for \"reg_above\[4\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[5\] control.v(76) " "Inferred latch for \"reg_above\[5\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[6\] control.v(76) " "Inferred latch for \"reg_above\[6\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[7\] control.v(76) " "Inferred latch for \"reg_above\[7\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[8\] control.v(76) " "Inferred latch for \"reg_above\[8\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[9\] control.v(76) " "Inferred latch for \"reg_above\[9\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[10\] control.v(76) " "Inferred latch for \"reg_above\[10\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[11\] control.v(76) " "Inferred latch for \"reg_above\[11\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[12\] control.v(76) " "Inferred latch for \"reg_above\[12\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[13\] control.v(76) " "Inferred latch for \"reg_above\[13\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[14\] control.v(76) " "Inferred latch for \"reg_above\[14\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[15\] control.v(76) " "Inferred latch for \"reg_above\[15\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[16\] control.v(76) " "Inferred latch for \"reg_above\[16\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[17\] control.v(76) " "Inferred latch for \"reg_above\[17\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[18\] control.v(76) " "Inferred latch for \"reg_above\[18\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[19\] control.v(76) " "Inferred latch for \"reg_above\[19\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[20\] control.v(76) " "Inferred latch for \"reg_above\[20\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[21\] control.v(76) " "Inferred latch for \"reg_above\[21\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[22\] control.v(76) " "Inferred latch for \"reg_above\[22\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[23\] control.v(76) " "Inferred latch for \"reg_above\[23\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[24\] control.v(76) " "Inferred latch for \"reg_above\[24\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[25\] control.v(76) " "Inferred latch for \"reg_above\[25\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[26\] control.v(76) " "Inferred latch for \"reg_above\[26\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[27\] control.v(76) " "Inferred latch for \"reg_above\[27\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[28\] control.v(76) " "Inferred latch for \"reg_above\[28\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[29\] control.v(76) " "Inferred latch for \"reg_above\[29\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[30\] control.v(76) " "Inferred latch for \"reg_above\[30\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[31\] control.v(76) " "Inferred latch for \"reg_above\[31\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[32\] control.v(76) " "Inferred latch for \"reg_above\[32\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[33\] control.v(76) " "Inferred latch for \"reg_above\[33\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[34\] control.v(76) " "Inferred latch for \"reg_above\[34\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[35\] control.v(76) " "Inferred latch for \"reg_above\[35\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[36\] control.v(76) " "Inferred latch for \"reg_above\[36\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[37\] control.v(76) " "Inferred latch for \"reg_above\[37\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[38\] control.v(76) " "Inferred latch for \"reg_above\[38\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_above\[39\] control.v(76) " "Inferred latch for \"reg_above\[39\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[0\] control.v(76) " "Inferred latch for \"register_logic\[0\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[1\] control.v(76) " "Inferred latch for \"register_logic\[1\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[2\] control.v(76) " "Inferred latch for \"register_logic\[2\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_logic\[3\] control.v(76) " "Inferred latch for \"register_logic\[3\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[0\] control.v(76) " "Inferred latch for \"reg_below\[0\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[1\] control.v(76) " "Inferred latch for \"reg_below\[1\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[2\] control.v(76) " "Inferred latch for \"reg_below\[2\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[3\] control.v(76) " "Inferred latch for \"reg_below\[3\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[4\] control.v(76) " "Inferred latch for \"reg_below\[4\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[5\] control.v(76) " "Inferred latch for \"reg_below\[5\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[6\] control.v(76) " "Inferred latch for \"reg_below\[6\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[7\] control.v(76) " "Inferred latch for \"reg_below\[7\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[8\] control.v(76) " "Inferred latch for \"reg_below\[8\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639554 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[9\] control.v(76) " "Inferred latch for \"reg_below\[9\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[10\] control.v(76) " "Inferred latch for \"reg_below\[10\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[11\] control.v(76) " "Inferred latch for \"reg_below\[11\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[12\] control.v(76) " "Inferred latch for \"reg_below\[12\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[13\] control.v(76) " "Inferred latch for \"reg_below\[13\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[14\] control.v(76) " "Inferred latch for \"reg_below\[14\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[15\] control.v(76) " "Inferred latch for \"reg_below\[15\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[16\] control.v(76) " "Inferred latch for \"reg_below\[16\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[17\] control.v(76) " "Inferred latch for \"reg_below\[17\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[18\] control.v(76) " "Inferred latch for \"reg_below\[18\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[19\] control.v(76) " "Inferred latch for \"reg_below\[19\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[20\] control.v(76) " "Inferred latch for \"reg_below\[20\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[21\] control.v(76) " "Inferred latch for \"reg_below\[21\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[22\] control.v(76) " "Inferred latch for \"reg_below\[22\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[23\] control.v(76) " "Inferred latch for \"reg_below\[23\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[24\] control.v(76) " "Inferred latch for \"reg_below\[24\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[25\] control.v(76) " "Inferred latch for \"reg_below\[25\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[26\] control.v(76) " "Inferred latch for \"reg_below\[26\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[27\] control.v(76) " "Inferred latch for \"reg_below\[27\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[28\] control.v(76) " "Inferred latch for \"reg_below\[28\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[29\] control.v(76) " "Inferred latch for \"reg_below\[29\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[30\] control.v(76) " "Inferred latch for \"reg_below\[30\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[31\] control.v(76) " "Inferred latch for \"reg_below\[31\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[32\] control.v(76) " "Inferred latch for \"reg_below\[32\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[33\] control.v(76) " "Inferred latch for \"reg_below\[33\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[34\] control.v(76) " "Inferred latch for \"reg_below\[34\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[35\] control.v(76) " "Inferred latch for \"reg_below\[35\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[36\] control.v(76) " "Inferred latch for \"reg_below\[36\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[37\] control.v(76) " "Inferred latch for \"reg_below\[37\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[38\] control.v(76) " "Inferred latch for \"reg_below\[38\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_below\[39\] control.v(76) " "Inferred latch for \"reg_below\[39\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] control.v(76) " "Inferred latch for \"data\[0\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] control.v(76) " "Inferred latch for \"data\[1\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] control.v(76) " "Inferred latch for \"data\[2\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] control.v(76) " "Inferred latch for \"data\[3\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] control.v(76) " "Inferred latch for \"data\[4\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] control.v(76) " "Inferred latch for \"data\[5\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] control.v(76) " "Inferred latch for \"data\[6\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] control.v(76) " "Inferred latch for \"data\[7\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] control.v(76) " "Inferred latch for \"data\[8\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] control.v(76) " "Inferred latch for \"data\[9\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] control.v(76) " "Inferred latch for \"data\[10\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] control.v(76) " "Inferred latch for \"data\[11\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] control.v(76) " "Inferred latch for \"data\[12\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] control.v(76) " "Inferred latch for \"data\[13\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] control.v(76) " "Inferred latch for \"data\[14\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] control.v(76) " "Inferred latch for \"data\[15\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] control.v(76) " "Inferred latch for \"data\[16\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] control.v(76) " "Inferred latch for \"data\[17\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] control.v(76) " "Inferred latch for \"data\[18\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] control.v(76) " "Inferred latch for \"data\[19\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] control.v(76) " "Inferred latch for \"data\[20\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] control.v(76) " "Inferred latch for \"data\[21\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] control.v(76) " "Inferred latch for \"data\[22\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] control.v(76) " "Inferred latch for \"data\[23\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] control.v(76) " "Inferred latch for \"data\[24\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] control.v(76) " "Inferred latch for \"data\[25\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639555 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] control.v(76) " "Inferred latch for \"data\[26\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] control.v(76) " "Inferred latch for \"data\[27\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] control.v(76) " "Inferred latch for \"data\[28\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] control.v(76) " "Inferred latch for \"data\[29\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] control.v(76) " "Inferred latch for \"data\[30\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] control.v(76) " "Inferred latch for \"data\[31\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[32\] control.v(76) " "Inferred latch for \"data\[32\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[33\] control.v(76) " "Inferred latch for \"data\[33\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[34\] control.v(76) " "Inferred latch for \"data\[34\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[35\] control.v(76) " "Inferred latch for \"data\[35\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[36\] control.v(76) " "Inferred latch for \"data\[36\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[37\] control.v(76) " "Inferred latch for \"data\[37\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[38\] control.v(76) " "Inferred latch for \"data\[38\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[39\] control.v(76) " "Inferred latch for \"data\[39\]\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check_set control.v(76) " "Inferred latch for \"check_set\" at control.v(76)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_CLEAR control.v(61) " "Inferred latch for \"preset_state.P_CLEAR\" at control.v(61)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_GUN control.v(61) " "Inferred latch for \"preset_state.P_GUN\" at control.v(61)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_SPACE control.v(61) " "Inferred latch for \"preset_state.P_SPACE\" at control.v(61)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_TUMBLE control.v(61) " "Inferred latch for \"preset_state.P_TUMBLE\" at control.v(61)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_EXPLODE control.v(61) " "Inferred latch for \"preset_state.P_EXPLODE\" at control.v(61)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_GLIDE control.v(61) " "Inferred latch for \"preset_state.P_GLIDE\" at control.v(61)" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639556 "|part2|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16 control:c0\|counter16:logic_1 " "Elaborating entity \"counter16\" for hierarchy \"control:c0\|counter16:logic_1\"" {  } { { "control.v" "logic_1" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter40 control:c0\|counter40:c2 " "Elaborating entity \"counter40\" for hierarchy \"control:c0\|counter40:c2\"" {  } { { "control.v" "c2" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter30 control:c0\|counter30:c1 " "Elaborating entity \"counter30\" for hierarchy \"control:c0\|counter30:c1\"" {  } { { "control.v" "c1" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639568 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram40x32.v 1 1 " "Using design file ram40x32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram40x32 " "Found entity 1: ram40x32" {  } { { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553983639591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram40x32 control:c0\|ram40x32:r0 " "Elaborating entity \"ram40x32\" for hierarchy \"control:c0\|ram40x32:r0\"" {  } { { "control.v" "r0" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\"" {  } { { "ram40x32.v" "altsyncram_component" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\"" {  } { { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./258/proj/lab7_part2/lab7_part2/white.mif " "Parameter \"init_file\" = \"./258/proj/lab7_part2/lab7_part2/white.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553983639615 ""}  } { { "ram40x32.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553983639615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0r1 " "Found entity 1: altsyncram_m0r1" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /db/altsyncram_m0r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553983639661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983639661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0r1 control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated " "Elaborating entity \"altsyncram_m0r1\" for hierarchy \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553983639662 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[39\] control:c0\|Mux3 " "Net \"control:c0\|data\[39\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[39\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[39\]\"" {  } { { "ram40x32.v" "q\[39\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[39\]\$latch " "Net is fed by \"control:c0\|data\[39\]\$latch\"" {  } { { "control.v" "data\[39\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""}  } { { "control.v" "data\[39\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640088 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[38\] control:c0\|Mux3 " "Net \"control:c0\|data\[38\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[38\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[38\]\"" {  } { { "ram40x32.v" "q\[38\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[38\]\$latch " "Net is fed by \"control:c0\|data\[38\]\$latch\"" {  } { { "control.v" "data\[38\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""}  } { { "control.v" "data\[38\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640088 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[37\] control:c0\|Mux3 " "Net \"control:c0\|data\[37\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[37\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[37\]\"" {  } { { "ram40x32.v" "q\[37\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[37\]\$latch " "Net is fed by \"control:c0\|data\[37\]\$latch\"" {  } { { "control.v" "data\[37\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""}  } { { "control.v" "data\[37\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640088 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[36\] control:c0\|Mux3 " "Net \"control:c0\|data\[36\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[36\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[36\]\"" {  } { { "ram40x32.v" "q\[36\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[36\]\$latch " "Net is fed by \"control:c0\|data\[36\]\$latch\"" {  } { { "control.v" "data\[36\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""}  } { { "control.v" "data\[36\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640088 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[35\] control:c0\|Mux3 " "Net \"control:c0\|data\[35\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[35\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[35\]\"" {  } { { "ram40x32.v" "q\[35\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[35\]\$latch " "Net is fed by \"control:c0\|data\[35\]\$latch\"" {  } { { "control.v" "data\[35\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""}  } { { "control.v" "data\[35\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640088 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[34\] control:c0\|Mux3 " "Net \"control:c0\|data\[34\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[34\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[34\]\"" {  } { { "ram40x32.v" "q\[34\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[34\]\$latch " "Net is fed by \"control:c0\|data\[34\]\$latch\"" {  } { { "control.v" "data\[34\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""}  } { { "control.v" "data\[34\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640088 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[33\] control:c0\|Mux3 " "Net \"control:c0\|data\[33\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[33\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[33\]\"" {  } { { "ram40x32.v" "q\[33\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[33\]\$latch " "Net is fed by \"control:c0\|data\[33\]\$latch\"" {  } { { "control.v" "data\[33\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""}  } { { "control.v" "data\[33\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640088 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[32\] control:c0\|Mux3 " "Net \"control:c0\|data\[32\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[32\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[32\]\"" {  } { { "ram40x32.v" "q\[32\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[32\]\$latch " "Net is fed by \"control:c0\|data\[32\]\$latch\"" {  } { { "control.v" "data\[32\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640088 ""}  } { { "control.v" "data\[32\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640088 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[31\] control:c0\|Mux3 " "Net \"control:c0\|data\[31\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[31\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[31\]\"" {  } { { "ram40x32.v" "q\[31\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[31\]\$latch " "Net is fed by \"control:c0\|data\[31\]\$latch\"" {  } { { "control.v" "data\[31\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[31\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[30\] control:c0\|Mux3 " "Net \"control:c0\|data\[30\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[30\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[30\]\"" {  } { { "ram40x32.v" "q\[30\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[30\]\$latch " "Net is fed by \"control:c0\|data\[30\]\$latch\"" {  } { { "control.v" "data\[30\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[30\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[29\] control:c0\|Mux3 " "Net \"control:c0\|data\[29\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[29\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[29\]\"" {  } { { "ram40x32.v" "q\[29\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[29\]\$latch " "Net is fed by \"control:c0\|data\[29\]\$latch\"" {  } { { "control.v" "data\[29\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[29\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[28\] control:c0\|Mux3 " "Net \"control:c0\|data\[28\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[28\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[28\]\"" {  } { { "ram40x32.v" "q\[28\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[28\]\$latch " "Net is fed by \"control:c0\|data\[28\]\$latch\"" {  } { { "control.v" "data\[28\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[28\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[27\] control:c0\|Mux3 " "Net \"control:c0\|data\[27\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[27\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[27\]\"" {  } { { "ram40x32.v" "q\[27\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[27\]\$latch " "Net is fed by \"control:c0\|data\[27\]\$latch\"" {  } { { "control.v" "data\[27\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[27\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[26\] control:c0\|Mux3 " "Net \"control:c0\|data\[26\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[26\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[26\]\"" {  } { { "ram40x32.v" "q\[26\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[26\]\$latch " "Net is fed by \"control:c0\|data\[26\]\$latch\"" {  } { { "control.v" "data\[26\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[26\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[25\] control:c0\|Mux3 " "Net \"control:c0\|data\[25\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[25\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[25\]\"" {  } { { "ram40x32.v" "q\[25\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[25\]\$latch " "Net is fed by \"control:c0\|data\[25\]\$latch\"" {  } { { "control.v" "data\[25\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[25\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[24\] control:c0\|Mux3 " "Net \"control:c0\|data\[24\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[24\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[24\]\"" {  } { { "ram40x32.v" "q\[24\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[24\]\$latch " "Net is fed by \"control:c0\|data\[24\]\$latch\"" {  } { { "control.v" "data\[24\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[24\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[23\] control:c0\|Mux3 " "Net \"control:c0\|data\[23\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[23\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[23\]\"" {  } { { "ram40x32.v" "q\[23\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[23\]\$latch " "Net is fed by \"control:c0\|data\[23\]\$latch\"" {  } { { "control.v" "data\[23\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[23\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[22\] control:c0\|Mux3 " "Net \"control:c0\|data\[22\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[22\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[22\]\"" {  } { { "ram40x32.v" "q\[22\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[22\]\$latch " "Net is fed by \"control:c0\|data\[22\]\$latch\"" {  } { { "control.v" "data\[22\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[22\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[21\] control:c0\|Mux3 " "Net \"control:c0\|data\[21\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[21\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[21\]\"" {  } { { "ram40x32.v" "q\[21\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[21\]\$latch " "Net is fed by \"control:c0\|data\[21\]\$latch\"" {  } { { "control.v" "data\[21\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[21\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[20\] control:c0\|Mux3 " "Net \"control:c0\|data\[20\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[20\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[20\]\"" {  } { { "ram40x32.v" "q\[20\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[20\]\$latch " "Net is fed by \"control:c0\|data\[20\]\$latch\"" {  } { { "control.v" "data\[20\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[20\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[19\] control:c0\|Mux3 " "Net \"control:c0\|data\[19\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[19\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[19\]\"" {  } { { "ram40x32.v" "q\[19\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[19\]\$latch " "Net is fed by \"control:c0\|data\[19\]\$latch\"" {  } { { "control.v" "data\[19\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[19\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[18\] control:c0\|Mux3 " "Net \"control:c0\|data\[18\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[18\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[18\]\"" {  } { { "ram40x32.v" "q\[18\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[18\]\$latch " "Net is fed by \"control:c0\|data\[18\]\$latch\"" {  } { { "control.v" "data\[18\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[18\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[17\] control:c0\|Mux3 " "Net \"control:c0\|data\[17\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[17\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[17\]\"" {  } { { "ram40x32.v" "q\[17\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[17\]\$latch " "Net is fed by \"control:c0\|data\[17\]\$latch\"" {  } { { "control.v" "data\[17\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[17\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[16\] control:c0\|Mux3 " "Net \"control:c0\|data\[16\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[16\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[16\]\"" {  } { { "ram40x32.v" "q\[16\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[16\]\$latch " "Net is fed by \"control:c0\|data\[16\]\$latch\"" {  } { { "control.v" "data\[16\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[16\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[15\] control:c0\|Mux3 " "Net \"control:c0\|data\[15\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[15\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[15\]\"" {  } { { "ram40x32.v" "q\[15\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[15\]\$latch " "Net is fed by \"control:c0\|data\[15\]\$latch\"" {  } { { "control.v" "data\[15\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[15\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[14\] control:c0\|Mux3 " "Net \"control:c0\|data\[14\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[14\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[14\]\"" {  } { { "ram40x32.v" "q\[14\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[14\]\$latch " "Net is fed by \"control:c0\|data\[14\]\$latch\"" {  } { { "control.v" "data\[14\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640089 ""}  } { { "control.v" "data\[14\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640089 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[13\] control:c0\|Mux3 " "Net \"control:c0\|data\[13\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[13\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[13\]\"" {  } { { "ram40x32.v" "q\[13\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[13\]\$latch " "Net is fed by \"control:c0\|data\[13\]\$latch\"" {  } { { "control.v" "data\[13\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[13\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[12\] control:c0\|Mux3 " "Net \"control:c0\|data\[12\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[12\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[12\]\"" {  } { { "ram40x32.v" "q\[12\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[12\]\$latch " "Net is fed by \"control:c0\|data\[12\]\$latch\"" {  } { { "control.v" "data\[12\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[12\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[11\] control:c0\|Mux3 " "Net \"control:c0\|data\[11\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[11\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[11\]\"" {  } { { "ram40x32.v" "q\[11\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[11\]\$latch " "Net is fed by \"control:c0\|data\[11\]\$latch\"" {  } { { "control.v" "data\[11\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[11\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[10\] control:c0\|Mux3 " "Net \"control:c0\|data\[10\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[10\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[10\]\"" {  } { { "ram40x32.v" "q\[10\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[10\]\$latch " "Net is fed by \"control:c0\|data\[10\]\$latch\"" {  } { { "control.v" "data\[10\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[10\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[9\] control:c0\|Mux3 " "Net \"control:c0\|data\[9\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[9\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[9\]\"" {  } { { "ram40x32.v" "q\[9\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[9\]\$latch " "Net is fed by \"control:c0\|data\[9\]\$latch\"" {  } { { "control.v" "data\[9\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[9\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[8\] control:c0\|Mux3 " "Net \"control:c0\|data\[8\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[8\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[8\]\"" {  } { { "ram40x32.v" "q\[8\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[8\]\$latch " "Net is fed by \"control:c0\|data\[8\]\$latch\"" {  } { { "control.v" "data\[8\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[8\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[7\] control:c0\|Mux3 " "Net \"control:c0\|data\[7\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[7\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[7\]\"" {  } { { "ram40x32.v" "q\[7\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[7\]\$latch " "Net is fed by \"control:c0\|data\[7\]\$latch\"" {  } { { "control.v" "data\[7\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[7\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[6\] control:c0\|Mux3 " "Net \"control:c0\|data\[6\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[6\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[6\]\"" {  } { { "ram40x32.v" "q\[6\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[6\]\$latch " "Net is fed by \"control:c0\|data\[6\]\$latch\"" {  } { { "control.v" "data\[6\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[6\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[5\] control:c0\|Mux3 " "Net \"control:c0\|data\[5\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[5\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[5\]\"" {  } { { "ram40x32.v" "q\[5\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[5\]\$latch " "Net is fed by \"control:c0\|data\[5\]\$latch\"" {  } { { "control.v" "data\[5\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[5\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[4\] control:c0\|Mux3 " "Net \"control:c0\|data\[4\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[4\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[4\]\"" {  } { { "ram40x32.v" "q\[4\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[4\]\$latch " "Net is fed by \"control:c0\|data\[4\]\$latch\"" {  } { { "control.v" "data\[4\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[4\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[3\] control:c0\|Mux3 " "Net \"control:c0\|data\[3\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[3\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[3\]\"" {  } { { "ram40x32.v" "q\[3\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[3\]\$latch " "Net is fed by \"control:c0\|data\[3\]\$latch\"" {  } { { "control.v" "data\[3\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[3\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[2\] control:c0\|Mux3 " "Net \"control:c0\|data\[2\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[2\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[2\]\"" {  } { { "ram40x32.v" "q\[2\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[2\]\$latch " "Net is fed by \"control:c0\|data\[2\]\$latch\"" {  } { { "control.v" "data\[2\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[2\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[1\] control:c0\|Mux3 " "Net \"control:c0\|data\[1\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[1\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[1\]\"" {  } { { "ram40x32.v" "q\[1\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[1\]\$latch " "Net is fed by \"control:c0\|data\[1\]\$latch\"" {  } { { "control.v" "data\[1\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[1\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "control:c0\|data\[0\] control:c0\|Mux3 " "Net \"control:c0\|data\[0\]\", which fans out to \"control:c0\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|ram40x32:r0\|q\[0\] " "Net is fed by \"control:c0\|ram40x32:r0\|q\[0\]\"" {  } { { "ram40x32.v" "q\[0\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /ram40x32.v" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:c0\|data\[0\]\$latch " "Net is fed by \"control:c0\|data\[0\]\$latch\"" {  } { { "control.v" "data\[0\]\$latch" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1553983640090 ""}  } { { "control.v" "data\[0\]" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 76 -1 0 } } { "control.v" "Mux3" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /control.v" 184 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1553983640090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /output_files/part2.map.smsg " "Generated suppressed messages file /h/u13/c7/00/bansal19/Desktop/CSC258/Project/Logic /output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983640187 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 120 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 120 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553983640426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 30 18:07:20 2019 " "Processing ended: Sat Mar 30 18:07:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553983640426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553983640426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553983640426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553983640426 ""}
