<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/adc_top_0_adc_dout[15]"/>
        <net name="design_1_i/adc_top_0_adc_dout[14]"/>
        <net name="design_1_i/adc_top_0_adc_dout[13]"/>
        <net name="design_1_i/adc_top_0_adc_dout[12]"/>
        <net name="design_1_i/adc_top_0_adc_dout[11]"/>
        <net name="design_1_i/adc_top_0_adc_dout[10]"/>
        <net name="design_1_i/adc_top_0_adc_dout[9]"/>
        <net name="design_1_i/adc_top_0_adc_dout[8]"/>
        <net name="design_1_i/adc_top_0_adc_dout[7]"/>
        <net name="design_1_i/adc_top_0_adc_dout[6]"/>
        <net name="design_1_i/adc_top_0_adc_dout[5]"/>
        <net name="design_1_i/adc_top_0_adc_dout[4]"/>
        <net name="design_1_i/adc_top_0_adc_dout[3]"/>
        <net name="design_1_i/adc_top_0_adc_dout[2]"/>
        <net name="design_1_i/adc_top_0_adc_dout[1]"/>
        <net name="design_1_i/adc_top_0_adc_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/sensor_0_rx_data_out_i[15]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[14]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[13]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[12]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[11]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[10]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[9]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[8]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[7]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[6]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[5]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[4]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[3]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[2]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[1]"/>
        <net name="design_1_i/sensor_0_rx_data_out_i[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>