// Seed: 3342007987
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri0 id_2,
    output wor  id_3
    , id_6,
    input  tri0 id_4
);
  bit id_7;
  generate
    for (id_8 = id_0; 1; id_7 = id_4) begin : LABEL_0
      for (id_9 = id_6 == 1; "" - 1'b0; id_6 = 1) begin : LABEL_1
        logic id_10;
        ;
      end
    end
  endgenerate
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    output wand id_2
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
