
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    GCALLSEN
Date:        Sat Sep 02 14:12:51 2017
Version:     L-2016.09M-2

Arguments:   -product synplify_pro m2s010_som_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
TCL script complete: "m2s010_som_syn.tcl"
New HDL Analyst: enabled
Note: Opening integrated instrumentor
@N: Check out instrumentor license 'identinstrumentor_actel'
Running: identify_ui_flow in background

Running: identify_ui_flow
# Sat Sep 02 14:13:01 2017

Running: identify_db_generator (Identify Database Generator)
# Sat Sep 02 14:13:01 2017
Copied C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synlog\m2s010_som_identify_db_generator.srr to C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\identify.srr

identify_db_generator completed
# Sat Sep 02 14:13:02 2017

Return Code: 0
Run Time:00h:00m:01s
Complete: identify_ui_flow
Instrumentor
*** Integrated Instrumentor ***
Added instrumentation 'rev_7' to the project
"design_flow" is unrecognized option for current device
Added instrumentation 'rev_debug1' to the project
"design_flow" is unrecognized option for current device
Added instrumentation 'rev_debug1_1' to the project
"design_flow" is unrecognized option for current device
Added instrumentation 'rev_debug1_2' to the project
"design_flow" is unrecognized option for current device
Warning: CommsFPGA_top.vhd(266): Process `bit_clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: CommsFPGA_top.vhd(280): Process `clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: uP_if.vhd(299): Process `ready_delay_proc' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: coreresetp.vhd(1368): Process `process_1368' is sensitive to a clock edge, but contains multiple top-level conditional statements
Warning: No breakpoints will be detected in this process
Current design is m2s010_som
Loading instrumentation 'rev_debug1_2'
Source IDC file C:/Users/gcallsen/Documents/Projects/FPGA/v1_6-082417-DebugCol/synthesis/rev_debug1/identify.idc
Setting IICE sampler (sampledepth) to 4096 for IICE named 'IICE'(previous value: 128)
Setting IICE sampler (set IICE clock) to '/rtl/CommsFPGA_top_0/behavioral/PROCESSOR_INTERFACE_INST/clk16x' for IICE named 'IICE' (previous value: '')
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_ENCODER_INST/behavioral/p2s_data added for sampling and triggering to iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 252
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 252
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_DECODER_INST/v1/MANCHESTER_DECODER_ADAPTER_INST/v1/manchester_in_d added for sampling and triggering to iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 254
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 254
Instrumenting design `m2s010_som' in directory C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2
The target device family is 'SmartFusion2' (and considered a ProAsic3-based family; hence we do care about UJTAG / UJTAG_WRAPPER instances).
The design does not contain a UJTAG_WRAPPER instance.
OK, the design does not contain a UJTAG instance.
Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 254
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 254

log file: "C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som.srr"
Running: rev_debug1_2 in foreground

Running m2s010_som_syn|rev_debug1_2

Running: compile (Compile) on m2s010_som_syn|rev_debug1_2
# Sat Sep 02 14:14:42 2017

Running: compile_flow (Compile Process) on m2s010_som_syn|rev_debug1_2
# Sat Sep 02 14:14:42 2017

Running: identify_db_generator (Identify Database Generator) on m2s010_som_syn|rev_debug1_2
# Sat Sep 02 14:14:42 2017
Copied C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synlog\m2s010_som_identify_db_generator.srr to C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\identify.srr

identify_db_generator completed
# Sat Sep 02 14:14:43 2017

Return Code: 0
Run Time:00h:00m:01s

Running: identify_compile (Identify Compile) on m2s010_som_syn|rev_debug1_2
# Sat Sep 02 14:14:43 2017

identify_compile completed
# Sat Sep 02 14:14:45 2017

Return Code: 0
Run Time:00h:00m:02s

Running: compiler (Compile Input) on m2s010_som_syn|rev_debug1_2
# Sat Sep 02 14:14:45 2017
Copied C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synwork\m2s010_som_comp.srs to C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som.srs

compiler completed
# Sat Sep 02 14:14:48 2017

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on m2s010_som_syn|rev_debug1_2
# Sat Sep 02 14:14:48 2017

multi_srs_gen completed
# Sat Sep 02 14:14:49 2017

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synwork\m2s010_som_mult.srs to C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som.srs
Complete: Compile Process on m2s010_som_syn|rev_debug1_2

Running: premap (Pre-mapping) on m2s010_som_syn|rev_debug1_2
# Sat Sep 02 14:14:49 2017

premap completed with warnings
# Sat Sep 02 14:14:54 2017

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on m2s010_som_syn|rev_debug1_2

Running: map (Map) on m2s010_som_syn|rev_debug1_2
# Sat Sep 02 14:14:54 2017

Running: fpga_mapper (Map & Optimize) on m2s010_som_syn|rev_debug1_2
# Sat Sep 02 14:14:54 2017
Copied C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\synwork\m2s010_som_m.srm to C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\synthesis\rev_debug1_2\m2s010_som.srm

fpga_mapper completed with warnings
# Sat Sep 02 14:15:16 2017

Return Code: 1
Run Time:00h:00m:22s
Complete: Map on m2s010_som_syn|rev_debug1_2
Complete: Logic Synthesis on m2s010_som_syn|rev_debug1_2
License checkin: identinstrumentor_actel
@N: Check in instrumentor license 'identinstrumentor_actel'
Unloading current instrumentation 'rev_debug1_2'
exit status=0
License checkin: synplifypro_actel
