{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543232922515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543232922517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 12:48:42 2018 " "Processing started: Mon Nov 26 12:48:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543232922517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543232922517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_ia -c bus_ia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543232922517 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543232922814 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \")\", or \",\" serpentinprog.vhd(67) " "VHDL syntax error at serpentinprog.vhd(67) near text \"THEN\";  expecting \")\", or \",\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"then\" serpentinprog.vhd(83) " "VHDL syntax error at serpentinprog.vhd(83) near text \"begin\";  expecting \"then\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" serpentinprog.vhd(101) " "VHDL syntax error at serpentinprog.vhd(101) near text \"PROCESS\";  expecting \"if\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" serpentinprog.vhd(105) " "VHDL syntax error at serpentinprog.vhd(105) near text \"when\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(111) " "VHDL syntax error at serpentinprog.vhd(111) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(112) " "VHDL syntax error at serpentinprog.vhd(112) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(113) " "VHDL syntax error at serpentinprog.vhd(113) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(114) " "VHDL syntax error at serpentinprog.vhd(114) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 114 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(115) " "VHDL syntax error at serpentinprog.vhd(115) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(116) " "VHDL syntax error at serpentinprog.vhd(116) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(117) " "VHDL syntax error at serpentinprog.vhd(117) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 117 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(118) " "VHDL syntax error at serpentinprog.vhd(118) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 118 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(119) " "VHDL syntax error at serpentinprog.vhd(119) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(120) " "VHDL syntax error at serpentinprog.vhd(120) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(121) " "VHDL syntax error at serpentinprog.vhd(121) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(122) " "VHDL syntax error at serpentinprog.vhd(122) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 122 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(123) " "VHDL syntax error at serpentinprog.vhd(123) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(124) " "VHDL syntax error at serpentinprog.vhd(124) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 124 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" serpentinprog.vhd(125) " "VHDL syntax error at serpentinprog.vhd(125) near text \"WHEN\";  expecting \";\"" {  } { { "serpentinprog.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinprog.vhd" 125 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1543232923475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serpentinprog.vhd 0 0 " "Found 0 design units, including 0 entities, in source file serpentinprog.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serpentinclignonant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serpentinclignonant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serpentinclignotant-montage " "Found design unit 1: serpentinclignotant-montage" {  } { { "serpentinclignonant.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinclignonant.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923540 ""} { "Info" "ISGN_ENTITY_NAME" "1 serpentinclignotant " "Found entity 1: serpentinclignotant" {  } { { "serpentinclignonant.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/serpentinclignonant.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduler-montage " "Found design unit 1: moduler-montage" {  } { { "moduler.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/moduler.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923548 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduler " "Found entity 1: moduler" {  } { { "moduler.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/moduler.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-montage " "Found design unit 1: wrapper-montage" {  } { { "wrapper.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923556 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/wrapper.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h100-montage " "Found design unit 1: h100-montage" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923564 ""} { "Info" "ISGN_ENTITY_NAME" "1 h100 " "Found entity 1: h100" {  } { { "h100.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h100.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h10-montage " "Found design unit 1: h10-montage" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923571 ""} { "Info" "ISGN_ENTITY_NAME" "1 h10 " "Found entity 1: h10" {  } { { "h10.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/h10.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateur-montage " "Found design unit 1: terminateur-montage" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923578 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateur " "Found entity 1: terminateur" {  } { { "terminateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateur.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initiateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initiateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initiateur-Montage " "Found design unit 1: initiateur-Montage" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923585 ""} { "Info" "ISGN_ENTITY_NAME" "1 initiateur " "Found entity 1: initiateur" {  } { { "initiateur.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/initiateur.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terminateurSplit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terminateurSplit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 terminateurSplit-Montage " "Found design unit 1: terminateurSplit-Montage" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923592 ""} { "Info" "ISGN_ENTITY_NAME" "1 terminateurSplit " "Found entity 1: terminateurSplit" {  } { { "terminateurSplit.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/terminateurSplit.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232in-montage " "Found design unit 1: rs232in-montage" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923599 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232in " "Found entity 1: rs232in" {  } { { "rs232in.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232in.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plus12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus12-Montage " "Found design unit 1: plus12-Montage" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923606 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus12 " "Found entity 1: plus12" {  } { { "plus12.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/plus12.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232out-montage " "Found design unit 1: rs232out-montage" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923612 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs232out " "Found entity 1: rs232out" {  } { { "rs232out.vhd" "" { Text "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/rs232out.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_ia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bus_ia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_ia " "Found entity 1: bus_ia" {  } { { "bus_ia.bdf" "" { Schematic "/home/romain.pereira/ENSIIE/UE/S3/microarchi/bus_ia/bus_ia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543232923617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543232923617 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543232923748 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 26 12:48:43 2018 " "Processing ended: Mon Nov 26 12:48:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543232923748 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543232923748 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543232923748 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543232923748 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus II Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543232923867 ""}
