// Seed: 2299186829
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9 = 1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    input wire id_7
    , id_12,
    output tri0 id_8,
    input tri0 id_9,
    input tri0 id_10
);
  assign id_0 = ~(id_6);
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
endmodule
