

================================================================
== Vitis HLS Report for 'resizeTry'
================================================================
* Date:           Mon Nov 16 16:18:50 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        resizeTry
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.817 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                               |                                              |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                    Instance                   |                    Module                    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-----------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0  |resizeNNBilinear_9_1080_1920_1_640_640_2_2_s  |  2090405|  2090405| 20.904 ms | 20.904 ms |  2090405|  2090405|   none  |
        |Loop_loop_height_proc12_U0                     |Loop_loop_height_proc12                       |        ?|        ?|          ?|          ?|        ?|        ?|   none  |
        |Loop_loop_height_proc1113_U0                   |Loop_loop_height_proc1113                     |   412161|   412161|  4.122 ms |  4.122 ms |   412161|   412161|   none  |
        +-----------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        6|     -|     326|     126|    -|
|Instance         |        9|    20|    1294|    3162|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       15|    20|    1620|    3288|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |    ~0   |  ~0  |   ~0   |       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Loop_loop_height_proc1113_U0                   |Loop_loop_height_proc1113                     |        0|   0|    43|   201|    0|
    |Loop_loop_height_proc12_U0                     |Loop_loop_height_proc12                       |        0|   0|   126|   350|    0|
    |resizeNNBilinear_9_1080_1920_1_640_640_2_2_U0  |resizeNNBilinear_9_1080_1920_1_640_640_2_2_s  |        9|  20|  1125|  2611|    0|
    +-----------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                              |        9|  20|  1294|  3162|    0|
    +-----------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+-----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |img_dst_data_U  |        3|  163|   0|    -|  1920|   24|    46080|
    |img_src_data_U  |        3|  163|   0|    -|  1920|   24|    46080|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |Total           |        6|  326|   0|    0|  3840|   48|    92160|
    +----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|src_TDATA   |  in |   24|     axis     | src_V_data_V |    pointer   |
|src_TKEEP   |  in |    3|     axis     | src_V_keep_V |    pointer   |
|src_TSTRB   |  in |    3|     axis     | src_V_strb_V |    pointer   |
|src_TUSER   |  in |    1|     axis     | src_V_user_V |    pointer   |
|src_TLAST   |  in |    1|     axis     | src_V_last_V |    pointer   |
|src_TID     |  in |    1|     axis     |  src_V_id_V  |    pointer   |
|src_TDEST   |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TVALID  |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TREADY  | out |    1|     axis     | src_V_dest_V |    pointer   |
|dst_TDATA   | out |   24|     axis     | dst_V_data_V |    pointer   |
|dst_TKEEP   | out |    3|     axis     | dst_V_keep_V |    pointer   |
|dst_TSTRB   | out |    3|     axis     | dst_V_strb_V |    pointer   |
|dst_TUSER   | out |    1|     axis     | dst_V_user_V |    pointer   |
|dst_TLAST   | out |    1|     axis     | dst_V_last_V |    pointer   |
|dst_TID     | out |    1|     axis     |  dst_V_id_V  |    pointer   |
|dst_TDEST   | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TVALID  | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TREADY  |  in |    1|     axis     | dst_V_dest_V |    pointer   |
|ap_clk      |  in |    1| ap_ctrl_none |   resizeTry  | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none |   resizeTry  | return value |
+------------+-----+-----+--------------+--------------+--------------+

