[MAIN]
Title=Generic RAM IP Core for SBA
Description=RAM core, allow to infer internal RAM Blocks for most of FPGA families
Version=1.0
Date=2019/07/29
Author=Miguel A. Risco-Castillo
RepositoryURL=https://github.com/mriscoc/SBA-Library/tree/master/RAM
DataSheet=readme.md
Image=image.png
Categories=MEMORY
SBAversion=1.2

[CONFIG]
ACK=1
ADRLINES=8
DATILINES=8
DATOLINES=8

[ADDRESS]
RAMBASE=0,255

[GENERIC]
width=8
depth=8

[INTERFACE]


[EXTERNAL]


[SIGNALS]


[REQUIREMENTS]
