#-----------------------------------------------------------
# xsim v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Aug 11 10:32:42 2022
# Process ID: 29852
# Current directory: C:/Engineering/Triple_Demod/BS1000-FPGA/branches/LDPC_Decoder/HLS_modules/LDPC_Decoder3U/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/HLSLdpcLogDecScaledMin/xsim_script.tcl}
# Log file: C:/Engineering/Triple_Demod/BS1000-FPGA/branches/LDPC_Decoder/HLS_modules/LDPC_Decoder3U/solution1/sim/verilog/xsim.log
# Journal file: C:/Engineering/Triple_Demod/BS1000-FPGA/branches/LDPC_Decoder/HLS_modules/LDPC_Decoder3U/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/HLSLdpcLogDecScaledMin/xsim_script.tcl
# xsim {HLSLdpcLogDecScaledMin} -autoloadwcfg -tclbatch {HLSLdpcLogDecScaledMin.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source HLSLdpcLogDecScaledMin.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "9381795000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9381835 ns : File "C:/Engineering/Triple_Demod/BS1000-FPGA/branches/LDPC_Decoder/HLS_modules/LDPC_Decoder3U/solution1/sim/verilog/HLSLdpcLogDecScaledMin.autotb.v" Line 1465
run: Time (s): cpu = 00:00:00 ; elapsed = 00:08:48 . Memory (MB): peak = 210.340 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Aug 11 10:41:34 2022...
