# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
cd /home/jarceo/CprE381/Proj1
vlib work
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:01:49 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(26): Illegal concurrent statement.
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(27): near ">": syntax error
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(29): near "<": syntax error
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(34): VHDL Compiler exiting
# End time: 13:01:49 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:03:38 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(26): Illegal concurrent statement.
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(27): (vcom-1136) Unknown identifier "shift_right".
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(29): (vcom-1136) Unknown identifier "shift_left".
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(34): VHDL Compiler exiting
# End time: 13:03:38 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:03:40 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(26): Illegal concurrent statement.
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(27): (vcom-1136) Unknown identifier "shift_right".
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(29): (vcom-1136) Unknown identifier "shift_left".
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(34): VHDL Compiler exiting
# End time: 13:03:40 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:04:55 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(27): Illegal concurrent statement.
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(28): (vcom-1600) No feasible entries for subprogram "SHIFT_RIGHT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1216)
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1234)
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(30): (vcom-1600) No feasible entries for subprogram "SHIFT_LEFT".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1207)
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1225)
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(35): VHDL Compiler exiting
# End time: 13:04:55 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:06:13 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(29): Illegal concurrent statement.
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(30): (vcom-1604) No feasible entries for subprogram "SHIFT_RIGHT" with expected return type "STD_LOGIC_VECTOR".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1216)
#       (explicit) NUMERIC_STD.SHIFT_RIGHT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1234)
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(32): (vcom-1604) No feasible entries for subprogram "SHIFT_LEFT" with expected return type "STD_LOGIC_VECTOR".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1207)
#       (explicit) NUMERIC_STD.SHIFT_LEFT[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at vhdl_src/ieee/mti_numeric_std.vhd(1225)
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(37): VHDL Compiler exiting
# End time: 13:06:13 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:07:19 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(26): near "process": (vcom-1576) expecting BEGIN.
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd(26): VHDL Compiler exiting
# End time: 13:07:19 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:07:33 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# End time: 13:07:33 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:10:59 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(1): near ":": (vcom-1576) expecting ';'.
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(1): VHDL Compiler exiting
# End time: 13:10:59 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:11:10 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(20): near "s_AMT": (vcom-1576) expecting BEGIN.
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(20): VHDL Compiler exiting
# End time: 13:11:10 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:11:24 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(33): near "s_D": syntax error
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(55): VHDL Compiler exiting
# End time: 13:11:24 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:11:36 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# End time: 13:11:36 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:11:48 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# End time: 13:11:48 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:11:48 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# End time: 13:11:48 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_shifter -voptargs=+acc
# vsim work.tb_shifter -voptargs="+acc" 
# Start time: 13:11:58 on Oct 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_shifter(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.shifter(dataflow)#1
add wave -position insertpoint  \
sim:/tb_shifter/s_Q \
sim:/tb_shifter/s_DIR \
sim:/tb_shifter/s_D \
sim:/tb_shifter/s_AMT
run 50
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_shifter/DUT0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:15:47 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# End time: 13:15:47 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:15:48 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(41): Illegal target for signal assignment.
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(41): (vcom-1136) Unknown identifier "s_CLK".
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(43): Illegal target for signal assignment.
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(43): (vcom-1136) Unknown identifier "s_CLK".
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(36): (vcom-1035) Formal port "i_CLK" has OPEN or no actual associated with it.
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(71): VHDL Compiler exiting
# End time: 13:15:48 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:16:13 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# ** Error: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(39): (vcom-1035) Formal port "i_CLK" has OPEN or no actual associated with it.
# ** Note: /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd(74): VHDL Compiler exiting
# End time: 13:16:13 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:16:29 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# End time: 13:16:30 on Oct 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_shifter(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.shifter(dataflow)#1
add wave -position insertpoint  \
sim:/tb_shifter/s_CLk
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:17:20 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# End time: 13:17:20 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:17:20 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# End time: 13:17:20 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_shifter(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.shifter(dataflow)#1
run 100
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:19:07 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# End time: 13:19:07 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:19:08 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# End time: 13:19:08 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 13:19:13 on Oct 09,2024, Elapsed time: 0:07:15
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:19:16 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# End time: 13:19:16 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:19:16 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# End time: 13:19:16 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_shifter
# vsim -voptargs="+acc" work.tb_shifter 
# Start time: 13:19:23 on Oct 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_shifter(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.shifter(dataflow)#1
add wave -position insertpoint  \
sim:/tb_shifter/s_Q \
sim:/tb_shifter/s_DIR \
sim:/tb_shifter/s_D \
sim:/tb_shifter/s_CLk \
sim:/tb_shifter/s_AMT
add wave -position insertpoint  \
sim:/tb_shifter/DUT0/s_Q \
sim:/tb_shifter/DUT0/s_D \
sim:/tb_shifter/DUT0/o_Q \
sim:/tb_shifter/DUT0/i_DIR \
sim:/tb_shifter/DUT0/i_D \
sim:/tb_shifter/DUT0/i_CLK \
sim:/tb_shifter/DUT0/i_AMT
# Can't move the Now cursor.
run 100
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:21:27 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture dataflow of shifter
# End time: 13:21:27 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:21:27 on Oct 09,2024
# vcom -reportprogress 300 -work work /home/jarceo/CprE381/Proj1/Barrel_Shifter/tb_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_shifter
# -- Compiling architecture behavior of tb_shifter
# End time: 13:21:27 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_shifter(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.shifter(dataflow)#1
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_shifter/DUT0/s_D'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_shifter/DUT0/s_Q'. 
run 100
# End time: 13:24:31 on Oct 09,2024, Elapsed time: 0:05:08
# Errors: 0, Warnings: 1
