Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4.2 (lin64) Build 1494164 Fri Feb 26 04:18:54 MST 2016
| Date             : Tue May 26 14:45:07 2020
| Host             : giuseppezynq-OptiPlex-9010 running 64-bit Ubuntu 14.04.6 LTS
| Command          : 
| Design           : OpenSSD2
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.157 |
| Dynamic (W)              | 3.844 |
| Device Static (W)        | 0.313 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 77.6  |
| Junction Temperature (C) | 32.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.243 |       15 |       --- |             --- |
| Slice Logic              |     0.050 |    38828 |       --- |             --- |
|   LUT as Logic           |     0.043 |    12762 |    218600 |            5.84 |
|   Register               |     0.004 |    18756 |    437200 |            4.29 |
|   CARRY4                 |     0.002 |      461 |     54650 |            0.84 |
|   LUT as Shift Register  |     0.001 |     1004 |     70400 |            1.43 |
|   LUT as Distributed RAM |    <0.001 |       34 |     70400 |            0.05 |
|   F7/F8 Muxes            |    <0.001 |      794 |    218600 |            0.36 |
|   Others                 |     0.000 |     2442 |       --- |             --- |
| Signals                  |     0.175 |    32897 |       --- |             --- |
| Block RAM                |     0.181 |    468.5 |       545 |           85.96 |
| MMCM                     |     0.108 |        1 |         8 |           12.50 |
| I/O                      |     0.000 |        1 |       362 |            0.28 |
| GTX                      |     1.268 |        4 |        16 |           25.00 |
| PS7                      |     1.761 |        1 |       --- |             --- |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.313 |          |           |                 |
| Total                    |     4.157 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.923 |       0.843 |      0.079 |
| Vccaux    |       1.800 |     0.114 |       0.059 |      0.055 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.032 |       0.010 |      0.022 |
| MGTAVcc   |       1.000 |     0.615 |       0.605 |      0.010 |
| MGTAVtt   |       1.200 |     0.442 |       0.432 |      0.010 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.931 |       0.910 |      0.020 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                 | Domain                                                                                                                             | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| PCIe_RefClock_100MHz                                                                                                                                  | pcie_ref_clk_p                                                                                                                     |            10.0 |
| clk_125mhz_mux_x0y0                                                                                                                                   | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK             |             4.0 |
| clk_125mhz_x0y0                                                                                                                                       | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz      |             8.0 |
| clk_250mhz_mux_x0y0                                                                                                                                   | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK             |             4.0 |
| clk_250mhz_x0y0                                                                                                                                       | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz      |             4.0 |
| clk_fpga_2                                                                                                                                            | PS/inst/FCLK_CLK_unbuffered[2]                                                                                                     |             5.0 |
| clk_fpga_3                                                                                                                                            | PS/inst/FCLK_CLK_unbuffered[3]                                                                                                     |             4.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                                     | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                                           |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                                                   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                                         |            60.0 |
| mmcm_fb                                                                                                                                               | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb         |            10.0 |
| userclk1                                                                                                                                              | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1        |             4.0 |
| userclk2                                                                                                                                              | NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2        |             8.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| OpenSSD2                                                                           |     3.844 |
|   GPIC1                                                                            |     0.011 |
|     s00_couplers                                                                   |     0.011 |
|       auto_pc                                                                      |     0.011 |
|         inst                                                                       |     0.011 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                                     |     0.011 |
|             RD.ar_channel_0                                                        |     0.001 |
|               ar_cmd_fsm_0                                                         |    <0.001 |
|               cmd_translator_0                                                     |     0.001 |
|                 incr_cmd_0                                                         |    <0.001 |
|                 wrap_cmd_0                                                         |    <0.001 |
|             RD.r_channel_0                                                         |     0.002 |
|               rd_data_fifo_0                                                       |     0.001 |
|               transaction_fifo_0                                                   |    <0.001 |
|             SI_REG                                                                 |     0.004 |
|               ar_pipe                                                              |    <0.001 |
|               aw_pipe                                                              |     0.001 |
|               b_pipe                                                               |    <0.001 |
|               r_pipe                                                               |     0.001 |
|             WR.aw_channel_0                                                        |     0.002 |
|               aw_cmd_fsm_0                                                         |    <0.001 |
|               cmd_translator_0                                                     |     0.001 |
|                 incr_cmd_0                                                         |    <0.001 |
|                 wrap_cmd_0                                                         |    <0.001 |
|             WR.b_channel_0                                                         |    <0.001 |
|               bid_fifo_0                                                           |    <0.001 |
|               bresp_fifo_0                                                         |    <0.001 |
|   HPIC3                                                                            |     0.010 |
|     s00_couplers                                                                   |     0.010 |
|       auto_pc                                                                      |     0.010 |
|         inst                                                                       |     0.010 |
|           gen_axi4_axi3.axi3_conv_inst                                             |     0.010 |
|             USE_READ.USE_SPLIT_R.read_addr_inst                                    |     0.004 |
|               USE_R_CHANNEL.cmd_queue                                              |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   fifo_gen_inst                                                    |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_31_0_0                                     |    <0.001 |
|                           rstblk                                                   |    <0.001 |
|             USE_WRITE.USE_SPLIT_W.write_resp_inst                                  |    <0.001 |
|             USE_WRITE.write_addr_inst                                              |     0.006 |
|               USE_BURSTS.cmd_queue                                                 |     0.001 |
|                 inst                                                               |     0.001 |
|                   fifo_gen_inst                                                    |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_31_0_4                                     |    <0.001 |
|                           rstblk                                                   |    <0.001 |
|               USE_B_CHANNEL.cmd_b_queue                                            |     0.001 |
|                 inst                                                               |     0.001 |
|                   fifo_gen_inst                                                    |     0.001 |
|                     inst_fifo_gen                                                  |     0.001 |
|                       gconvfifo.rf                                                 |     0.001 |
|                         grf.rf                                                     |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_31_0_4                                     |    <0.001 |
|                           rstblk                                                   |    <0.001 |
|             USE_WRITE.write_data_inst                                              |    <0.001 |
|   NVMeHostController4L_0                                                           |     1.722 |
|     inst                                                                           |     1.722 |
|       pcie_7x_0_core_top_inst0                                                     |     1.534 |
|         inst                                                                       |     1.534 |
|           inst                                                                     |     1.534 |
|             gt_top_i                                                               |     1.417 |
|               gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               pipe_wrapper_i                                                       |     1.414 |
|                 pipe_clock_int.pipe_clock_i                                        |     0.110 |
|                 pipe_lane[0].gt_wrapper_i                                          |     0.318 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[0].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.002 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|                   qpll_drp_i                                                       |     0.001 |
|                   qpll_wrapper_i                                                   |    <0.001 |
|                 pipe_lane[0].pipe_rate.pipe_rate_i                                 |     0.003 |
|                 pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[0].pipe_user_i                                           |     0.001 |
|                 pipe_lane[1].gt_wrapper_i                                          |     0.317 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[1].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[1].pipe_eq.pipe_eq_i                                     |     0.002 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[1].pipe_rate.pipe_rate_i                                 |     0.003 |
|                 pipe_lane[1].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[1].pipe_user_i                                           |     0.001 |
|                 pipe_lane[2].gt_wrapper_i                                          |     0.317 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[2].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[2].pipe_eq.pipe_eq_i                                     |     0.002 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[2].pipe_rate.pipe_rate_i                                 |     0.003 |
|                 pipe_lane[2].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[2].pipe_user_i                                           |     0.001 |
|                 pipe_lane[3].gt_wrapper_i                                          |     0.317 |
|                   cpllPDInst                                                       |    <0.001 |
|                 pipe_lane[3].pipe_drp.pipe_drp_i                                   |     0.002 |
|                 pipe_lane[3].pipe_eq.pipe_eq_i                                     |     0.002 |
|                   rxeq_scan_i                                                      |    <0.001 |
|                 pipe_lane[3].pipe_rate.pipe_rate_i                                 |     0.003 |
|                 pipe_lane[3].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[3].pipe_user_i                                           |     0.001 |
|                 pipe_reset.pipe_reset_i                                            |     0.001 |
|                 qpll_reset.qpll_reset_i                                            |    <0.001 |
|             pcie_top_i                                                             |     0.117 |
|               axi_basic_top                                                        |     0.007 |
|                 rx_inst                                                            |     0.005 |
|                   rx_null_gen_inst                                                 |    <0.001 |
|                   rx_pipeline_inst                                                 |     0.004 |
|                 tx_inst                                                            |     0.002 |
|                   thrtl_ctl_enabled.tx_thrl_ctl_inst                               |    <0.001 |
|                   tx_pipeline_inst                                                 |     0.002 |
|               pcie_7x_i                                                            |     0.105 |
|                 pcie_bram_top                                                      |     0.043 |
|                   pcie_brams_rx                                                    |     0.022 |
|                     brams[0].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[1].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[2].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[3].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                   pcie_brams_tx                                                    |     0.022 |
|                     brams[0].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[1].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[2].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[3].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|               pcie_pipe_pipeline_i                                                 |     0.004 |
|                 pipe_2_lane.pipe_lane_1_i                                          |     0.001 |
|                 pipe_4_lane.pipe_lane_2_i                                          |     0.001 |
|                 pipe_4_lane.pipe_lane_3_i                                          |    <0.001 |
|                 pipe_lane_0_i                                                      |     0.001 |
|                 pipe_misc_i                                                        |    <0.001 |
|       user_top_inst0                                                               |     0.188 |
|         nvme_pcie_inst0                                                            |     0.136 |
|           dma_if_inst0                                                             |     0.066 |
|             dma_cmd_inst0                                                          |     0.032 |
|               dma_cmd_fifo_inst0                                                   |     0.009 |
|                 ramb36sdp_0                                                        |     0.006 |
|               dma_cmd_gen_inst0                                                    |     0.003 |
|               dma_done_fifo_inst0                                                  |     0.004 |
|                 ramb18sdp_0                                                        |     0.003 |
|               dma_done_inst0                                                       |     0.001 |
|               pcie_dma_cmd_fifo_inst0                                              |     0.003 |
|                 ramb18sdp_0                                                        |     0.003 |
|               pcie_dma_cmd_gen_inst0                                               |     0.002 |
|               pcie_prp_rx_fifo_inst0                                               |     0.009 |
|                 ramb36sdp_0                                                        |     0.004 |
|                 ramb36sdp_1                                                        |     0.004 |
|               pcie_prp_rx_tag_inst0                                                |     0.002 |
|             pcie_rx_dma_inst0                                                      |     0.024 |
|               pcie_rx_cmd_fifo_inst0                                               |     0.003 |
|                 ramb18sdp_0                                                        |     0.003 |
|               pcie_rx_fifo_inst0                                                   |     0.016 |
|                 ramb36sdp_0                                                        |     0.008 |
|                 ramb36sdp_1                                                        |     0.008 |
|               pcie_rx_req_inst0                                                    |     0.001 |
|               pcie_rx_tag_inst0                                                    |     0.003 |
|             pcie_tx_dma_inst0                                                      |     0.009 |
|               pcie_tx_cmd_fifo_inst0                                               |     0.003 |
|                 ramb18sdp_0                                                        |     0.003 |
|               pcie_tx_fifo_inst0                                                   |     0.005 |
|                 ramb36sdp_0                                                        |     0.002 |
|                 ramb36sdp_1                                                        |    <0.001 |
|               pcie_tx_req_inst0                                                    |     0.002 |
|           nvme_irq_inst0                                                           |     0.004 |
|             nvme_irq_handler_inst0                                                 |     0.004 |
|               nvme_cq_check_inst0                                                  |    <0.001 |
|               nvme_cq_check_inst1                                                  |    <0.001 |
|               nvme_cq_check_inst2                                                  |    <0.001 |
|               nvme_cq_check_inst3                                                  |    <0.001 |
|               nvme_cq_check_inst4                                                  |    <0.001 |
|               nvme_cq_check_inst5                                                  |    <0.001 |
|               nvme_cq_check_inst6                                                  |    <0.001 |
|               nvme_cq_check_inst7                                                  |    <0.001 |
|               nvme_cq_check_inst8                                                  |    <0.001 |
|             pcie_irq_gen_inst0                                                     |    <0.001 |
|           pcie_cntl_slave_inst0                                                    |     0.013 |
|             pcie_cntl_reg_inst0                                                    |     0.004 |
|             pcie_cntl_rx_fifo_inst0                                                |     0.009 |
|               ramb36sdp_0                                                          |     0.004 |
|               ramb36sdp_1                                                          |     0.004 |
|           pcie_hcmd_inst0                                                          |     0.043 |
|             pcie_hcmd_cq_inst0                                                     |     0.007 |
|               pcie_hcmd_cq_fifo_inst0                                              |     0.005 |
|                 ramb18sdp_0                                                        |     0.003 |
|               pcie_hcmd_cq_req_inst0                                               |     0.002 |
|             pcie_hcmd_nlb_inst0                                                    |     0.003 |
|               ramb18sdp_0                                                          |     0.002 |
|             pcie_hcmd_slot_mgt_inst0                                               |     0.007 |
|             pcie_hcmd_sq_inst0                                                     |     0.021 |
|               pcie_hcmd_sq_arb_inst0                                               |     0.002 |
|               pcie_hcmd_sq_fifo_inst0                                              |    <0.001 |
|                 ramb18sdp_0                                                        |    <0.001 |
|               pcie_hcmd_sq_recv_inst0                                              |     0.005 |
|               pcie_hcmd_sq_req_inst0                                               |    <0.001 |
|               pcie_sq_cmd_fifo_inst0                                               |     0.002 |
|                 ramb18sdp_0                                                        |     0.001 |
|               pcie_sq_rx_fifo_inst0                                                |     0.010 |
|                 ramb36sdp_0                                                        |     0.005 |
|                 ramb36sdp_1                                                        |     0.005 |
|               pcie_sq_rx_tag_inst0                                                 |     0.002 |
|             pcie_hcmd_table_cid_isnt0                                              |    <0.001 |
|               ramb18sdp_0                                                          |    <0.001 |
|             pcie_hcmd_table_inst0                                                  |    <0.001 |
|               ramb36sdp_0                                                          |    <0.001 |
|               ramb36sdp_1                                                          |    <0.001 |
|             pcie_hcmd_table_prp_isnt0                                              |     0.006 |
|               ramb36sdp_0                                                          |     0.006 |
|           pcie_tans_if_inst0                                                       |     0.011 |
|             pcie_fc_cntl_inst0                                                     |    <0.001 |
|             pcie_rx_inst0                                                          |     0.006 |
|               pcie_rx_cpld_sel_inst0                                               |     0.003 |
|               pcie_rx_recv_inst0                                                   |     0.002 |
|             pcie_tx_inst0                                                          |     0.004 |
|               pcie_tx_arb_inst0                                                    |    <0.001 |
|               pcie_tx_tran_inst0                                                   |     0.004 |
|         reg_cpu_pcie_sync_isnt0                                                    |     0.008 |
|         s_axi_top_inst0                                                            |     0.043 |
|           m_axi_dma_inst0                                                          |     0.026 |
|             dev_rx_cmd_fifo_inst0                                                  |     0.006 |
|               ramb18sdp_0                                                          |     0.005 |
|             dev_tx_cmd_fifo_inst0                                                  |     0.005 |
|               ramb18sdp_0                                                          |     0.004 |
|             m_axi_read_inst0                                                       |     0.005 |
|             m_axi_write_inst0                                                      |     0.010 |
|           s_axi_reg_inst0                                                          |     0.017 |
|         sys_rst_inst0                                                              |     0.001 |
|   PS                                                                               |     1.764 |
|     inst                                                                           |     1.764 |
|       xlnx_axi_wrshim_unwrap_inst_gp0                                              |     0.000 |
|       xlnx_axi_wrshim_unwrap_inst_gp1                                              |     0.000 |
|   axi_bram_ctrl_0                                                                  |     0.006 |
|     U0                                                                             |     0.006 |
|       gext_inst.abcv4_0_ext_inst                                                   |     0.006 |
|         GEN_AXI4.I_FULL_AXI                                                        |     0.006 |
|           GEN_ARB.I_SNG_PORT                                                       |    <0.001 |
|           I_RD_CHNL                                                                |     0.004 |
|             I_WRAP_BRST                                                            |    <0.001 |
|           I_WR_CHNL                                                                |     0.002 |
|             BID_FIFO                                                               |    <0.001 |
|             I_WRAP_BRST                                                            |    <0.001 |
|   axi_bram_ctrl_0_bram                                                             |     0.006 |
|     U0                                                                             |     0.006 |
|       inst_blk_mem_gen                                                             |     0.006 |
|         gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |     0.006 |
|           valid.cstr                                                               |     0.006 |
|             ramloop[0].ram.r                                                       |     0.003 |
|               prim_noinit.ram                                                      |     0.003 |
|             ramloop[1].ram.r                                                       |     0.003 |
|               prim_noinit.ram                                                      |     0.003 |
|   axi_mem_intercon                                                                 |     0.000 |
|     s00_couplers                                                                   |     0.000 |
|       auto_pc                                                                      |     0.000 |
|   dbg_hub                                                                          |     0.008 |
|     inst                                                                           |     0.008 |
|       CORE_XSDB.UUT_MASTER                                                         |     0.007 |
|         U_ICON_INTERFACE                                                           |     0.004 |
|           U_CMD1                                                                   |    <0.001 |
|           U_CMD2                                                                   |    <0.001 |
|           U_CMD3                                                                   |    <0.001 |
|           U_CMD4                                                                   |    <0.001 |
|           U_CMD5                                                                   |    <0.001 |
|           U_CMD6_RD                                                                |     0.002 |
|             U_RD_FIFO                                                              |     0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst                                |     0.001 |
|                 inst_fifo_gen                                                      |     0.001 |
|                   gconvfifo.rf                                                     |     0.001 |
|                     grf.rf                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                         gr1.rfwft                                                  |    <0.001 |
|                         gras.rsts                                                  |    <0.001 |
|                         rpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                         gwas.wsts                                                  |    <0.001 |
|                         wpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                        |    <0.001 |
|                         gdm.dm                                                     |    <0.001 |
|                           RAM_reg_0_15_0_5                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                        |    <0.001 |
|                       rstblk                                                       |    <0.001 |
|           U_CMD6_WR                                                                |     0.001 |
|             U_WR_FIFO                                                              |     0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst                                |     0.001 |
|                 inst_fifo_gen                                                      |     0.001 |
|                   gconvfifo.rf                                                     |     0.001 |
|                     grf.rf                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                         gras.rsts                                                  |    <0.001 |
|                         rpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                         gwas.wsts                                                  |    <0.001 |
|                         wpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                        |    <0.001 |
|                         gdm.dm                                                     |    <0.001 |
|                           RAM_reg_0_15_0_5                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                        |    <0.001 |
|                       rstblk                                                       |    <0.001 |
|           U_CMD7_CTL                                                               |    <0.001 |
|           U_CMD7_STAT                                                              |    <0.001 |
|           U_STATIC_STATUS                                                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                      |     0.002 |
|           U_RD_ABORT_FLAG                                                          |    <0.001 |
|           U_RD_REQ_FLAG                                                            |    <0.001 |
|           U_TIMER                                                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                              |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                         |    <0.001 |
|       CORE_XSDB.U_ICON                                                             |    <0.001 |
|         U_CMD                                                                      |    <0.001 |
|         U_STAT                                                                     |    <0.001 |
|         U_SYNC                                                                     |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                       |    <0.001 |
|   proc_sys_reset_2                                                                 |    <0.001 |
|     U0                                                                             |    <0.001 |
|       EXT_LPF                                                                      |    <0.001 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |    <0.001 |
|       SEQ                                                                          |    <0.001 |
|         SEQ_COUNTER                                                                |    <0.001 |
|   proc_sys_reset_3                                                                 |    <0.001 |
|     U0                                                                             |    <0.001 |
|       EXT_LPF                                                                      |    <0.001 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |    <0.001 |
|       SEQ                                                                          |    <0.001 |
|         SEQ_COUNTER                                                                |    <0.001 |
|   u_ila_0                                                                          |     0.112 |
|     inst                                                                           |     0.112 |
|       ila_core_inst                                                                |     0.112 |
|         ila_trace_memory_inst                                                      |     0.028 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.028 |
|             inst_blk_mem_gen                                                       |     0.028 |
|               gnativebmg.native_blk_mem_gen                                        |     0.028 |
|                 valid.cstr                                                         |     0.028 |
|                   has_mux_b.B                                                      |    <0.001 |
|                   ramloop[0].ram.r                                                 |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[100].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[101].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[102].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[103].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[104].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[105].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[10].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[11].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[12].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[13].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[14].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[15].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[16].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[17].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[18].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[19].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[1].ram.r                                                 |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[20].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[21].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[22].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[23].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[24].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[25].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[26].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[27].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[28].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[29].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[2].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[30].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[31].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[32].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[33].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[34].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[35].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[36].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[37].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[38].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[39].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[3].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[40].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[41].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[42].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[43].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[44].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[45].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[46].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[47].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[48].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[49].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[4].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[50].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[51].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[52].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[53].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[54].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[55].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[56].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[57].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[58].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[59].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[5].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[60].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[61].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[62].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[63].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[64].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[65].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[66].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[67].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[68].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[69].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[6].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[70].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[71].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[72].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[73].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[74].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[75].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[76].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[77].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[78].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[79].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[7].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[80].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[81].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[82].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[83].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[84].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[85].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[86].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[87].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[88].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[89].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[8].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[90].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[91].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[92].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[93].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[94].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[95].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[96].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[97].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[98].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[99].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[9].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|         u_ila_cap_ctrl                                                             |     0.010 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |     0.009 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |     0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.027 |
|           MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                     |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |     0.005 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |     0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |     0.010 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |     0.010 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.002 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |     0.005 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.005 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |     0.011 |
|   u_ila_1                                                                          |     0.105 |
|     inst                                                                           |     0.105 |
|       ila_core_inst                                                                |     0.105 |
|         ila_trace_memory_inst                                                      |     0.024 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.024 |
|             inst_blk_mem_gen                                                       |     0.024 |
|               gnativebmg.native_blk_mem_gen                                        |     0.024 |
|                 valid.cstr                                                         |     0.024 |
|                   bindec_a.bindec_inst_a                                           |    <0.001 |
|                   has_mux_b.B                                                      |    <0.001 |
|                   ramloop[0].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[100].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[101].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[102].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[103].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[104].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[105].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[106].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[107].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[108].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[109].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[10].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[110].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[111].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[112].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[113].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[114].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[115].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[116].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[117].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[118].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[119].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[11].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[120].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[121].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[122].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[123].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[124].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[125].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[126].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[127].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[128].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[129].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[12].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[130].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[131].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[132].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[133].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[134].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[135].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[136].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[137].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[138].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[139].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[13].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[140].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[14].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[15].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[16].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[17].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[18].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[19].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[1].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[20].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[21].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[22].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[23].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[24].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[25].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[26].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[27].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[28].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[29].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[2].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[30].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[31].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[32].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[33].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[34].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[35].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[36].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[37].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[38].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[39].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[3].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[40].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[41].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[42].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[43].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[44].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[45].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[46].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[47].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[48].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[49].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[4].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[50].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[51].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[52].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[53].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[54].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[55].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[56].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[57].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[58].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[59].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[5].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[60].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[61].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[62].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[63].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[64].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[65].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[66].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[67].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[68].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[69].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[6].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[70].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[71].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[72].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[73].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[74].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[75].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[76].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[77].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[78].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[79].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[7].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[80].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[81].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[82].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[83].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[84].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[85].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[86].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[87].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[88].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[89].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[8].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[90].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[91].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[92].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[93].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[94].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[95].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[96].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[97].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[98].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[99].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[9].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|         u_ila_cap_ctrl                                                             |     0.007 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |     0.007 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |     0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.036 |
|           MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                     |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |     0.007 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |     0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |     0.010 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |     0.010 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |     0.016 |
|   u_ila_2                                                                          |     0.099 |
|     inst                                                                           |     0.099 |
|       ila_core_inst                                                                |     0.099 |
|         ila_trace_memory_inst                                                      |     0.018 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.018 |
|             inst_blk_mem_gen                                                       |     0.018 |
|               gnativebmg.native_blk_mem_gen                                        |     0.018 |
|                 valid.cstr                                                         |     0.018 |
|                   bindec_a.bindec_inst_a                                           |    <0.001 |
|                   has_mux_b.B                                                      |    <0.001 |
|                   ramloop[0].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[100].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[101].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[102].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[103].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[104].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[105].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[106].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[107].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[108].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[109].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[10].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[110].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[111].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[112].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[113].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[114].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[115].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[116].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[117].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[118].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[119].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[11].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[120].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[121].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[122].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[123].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[124].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[125].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[126].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[127].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[128].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[129].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[12].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[130].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[131].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[132].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[133].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[134].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[135].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[136].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[137].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[138].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[139].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[13].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[140].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[141].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[142].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[143].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[144].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[145].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[146].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[147].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[148].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[149].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[14].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[150].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[151].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[152].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[153].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[154].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[155].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[156].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[157].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[158].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[159].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[15].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[160].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[161].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[162].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[163].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[164].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[165].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[166].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[167].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[168].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[169].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[16].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[170].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[171].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[172].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[173].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[174].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[175].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[176].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[177].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[178].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[179].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[17].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[180].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[181].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[182].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[183].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[184].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[185].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[186].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[187].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[188].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[189].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[18].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[190].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[191].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[19].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[1].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[20].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[21].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[22].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[23].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[24].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[25].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[26].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[27].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[28].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[29].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[2].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[30].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[31].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[32].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[33].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[34].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[35].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[36].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[37].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[38].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[39].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[3].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[40].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[41].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[42].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[43].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[44].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[45].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[46].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[47].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[48].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[49].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[4].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[50].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[51].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[52].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[53].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[54].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[55].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[56].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[57].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[58].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[59].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[5].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[60].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[61].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[62].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[63].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[64].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[65].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[66].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[67].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[68].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[69].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[6].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[70].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[71].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[72].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[73].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[74].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[75].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[76].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[77].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[78].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[79].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[7].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[80].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[81].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[82].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[83].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[84].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[85].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[86].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[87].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[88].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[89].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[8].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[90].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[91].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[92].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[93].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[94].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[95].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[96].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[97].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[98].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[99].ram.r                                                |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[9].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|         u_ila_cap_ctrl                                                             |     0.004 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |     0.004 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |    <0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.033 |
|           MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                    |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                     |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |     0.007 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |     0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |     0.010 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |     0.009 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |     0.004 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.004 |
|                 DUT                                                                |     0.002 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                    |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                    |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                    |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                    |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                    |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                    |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |     0.023 |
+------------------------------------------------------------------------------------+-----------+


