#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 12 08:33:18 2023
# Process ID: 12920
# Current directory: C:/Users/86183/Desktop/f_adder/myff_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6972 C:\Users\86183\Desktop\f_adder\myff_adder\myff_adder.xpr
# Log file: C:/Users/86183/Desktop/f_adder/myff_adder/vivado.log
# Journal file: C:/Users/86183/Desktop/f_adder/myff_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 899.031 ; gain = 215.668
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/constrs_1/new/my_pin.xdc]
Finished Parsing XDC File [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/constrs_1/new/my_pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.605 ; gain = 438.574
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.355 ; gain = 167.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/sources_1/new/ff_adder.v:19]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/sources_1/new/ff_adder.v:10]
INFO: [Synth 8-6157] synthesizing module 'h_adder' [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/sources_1/new/ff_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'h_adder' (1#1) [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/sources_1/new/ff_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/sources_1/new/ff_adder.v:10]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/sources_1/new/ff_adder.v:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2047.570 ; gain = 198.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.633 ; gain = 206.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2055.633 ; gain = 206.066
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/constrs_1/new/my_pin.xdc]
Finished Parsing XDC File [C:/Users/86183/Desktop/f_adder/myff_adder/myff_adder.srcs/constrs_1/new/my_pin.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.246 ; gain = 302.680
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.246 ; gain = 302.680
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 09:44:09 2023...
