  module testcase79:
  input SL1, SL2;
  output SO1, SO2, SL3;


signal O1 in 
signal O2 in 


(present O1 then emit O1 else nothing end present)
    
     ||
(present O1 then
  present O2 then nothing else emit O2
  end present 
  
   else nothing
end present) 

end signal
end signal
  

  end module

