use std::collections::HashSet;

use bitvec::prelude::*;
use prjcombine_interconnect::grid::DieId;
use prjcombine_re_collector::{
    Diff, FeatureId, OcdMode, concat_bitvec, extract_bitvec_val, extract_bitvec_val_part, xlat_bit,
    xlat_bit_wide, xlat_bitvec, xlat_bool, xlat_bool_default, xlat_enum, xlat_enum_ocd,
    xlat_item_tile,
};
use prjcombine_re_hammer::Session;
use prjcombine_re_xilinx_geom::{ExpandedBond, ExpandedDevice, ExpandedNamedDevice};
use prjcombine_types::tiledb::{TileBit, TileItem, TileItemKind};
use prjcombine_virtex2::{grid::GridKind, grid::IoDiffKind, iob::IobKind};
use prjcombine_xilinx_bitstream::{BitTile, Reg};
use unnamed_entity::EntityId;

use crate::{
    backend::{IseBackend, Key},
    diff::CollectorCtx,
    fgen::{ExtraFeature, ExtraFeatureKind, TileBits, TileFuzzKV, TileFuzzerGen, TileKV},
    fuzz::FuzzCtx,
    fuzz_enum, fuzz_inv, fuzz_multi, fuzz_one, fuzz_one_extras,
    io::{
        iostd::{DciKind, DiffKind},
        virtex2::get_iostds,
    },
};

pub fn add_fuzzers<'a>(
    session: &mut Session<IseBackend<'a>>,
    backend: &IseBackend<'a>,
    skip_io: bool,
    devdata_only: bool,
) {
    let ExpandedDevice::Virtex2(edev) = backend.edev else {
        unreachable!()
    };
    let ExpandedNamedDevice::Virtex2(endev) = backend.endev else {
        unreachable!()
    };

    let (ll, ul, lr, ur) = match edev.grid.kind {
        prjcombine_virtex2::grid::GridKind::Virtex2 => ("LL.V2", "UL.V2", "LR.V2", "UR.V2"),
        prjcombine_virtex2::grid::GridKind::Virtex2P
        | prjcombine_virtex2::grid::GridKind::Virtex2PX => ("LL.V2P", "UL.V2P", "LR.V2P", "UR.V2P"),
        prjcombine_virtex2::grid::GridKind::Spartan3 => ("LL.S3", "UL.S3", "LR.S3", "UR.S3"),
        prjcombine_virtex2::grid::GridKind::FpgaCore => ("LL.FC", "UL.FC", "LR.FC", "UR.FC"),
        prjcombine_virtex2::grid::GridKind::Spartan3E => ("LL.S3E", "UL.S3E", "LR.S3E", "UR.S3E"),
        prjcombine_virtex2::grid::GridKind::Spartan3A
        | prjcombine_virtex2::grid::GridKind::Spartan3ADsp => {
            ("LL.S3A", "UL.S3A", "LR.S3A", "UR.S3A")
        }
    };

    if devdata_only {
        let mut ctx = FuzzCtx::new_fake_bel(session, backend, ll, "MISC", TileBits::Cfg);
        if !edev.grid.kind.is_virtex2() {
            if edev.grid.kind.is_spartan3a() {
                ctx.bits = TileBits::CfgReg(Reg::Cor1);
            }
            fuzz_global(&mut ctx, "SEND_VGG0", &["1", "0"]);
            fuzz_global(&mut ctx, "SEND_VGG1", &["1", "0"]);
            fuzz_global(&mut ctx, "SEND_VGG2", &["1", "0"]);
            fuzz_global(&mut ctx, "SEND_VGG3", &["1", "0"]);
            fuzz_global(&mut ctx, "VGG_SENDMAX", &["YES", "NO"]);
        }
        if edev.grid.kind.is_virtex2() {
            let ctx = FuzzCtx::new_fake_bel(session, backend, ll, "MISC", TileBits::FreezeDci);
            fuzz_one!(ctx, "FREEZE_DCI", "1", [
                (global_mutex "DCI", "FREEZE"),
                (no_global_opt "ENCRYPT")
            ], [
                (global_opt "FREEZEDCI", "YES")
            ]);
        }

        return;
    }

    let reg_cor = if edev.grid.kind.is_virtex2() {
        "REG.COR"
    } else if edev.grid.kind == GridKind::Spartan3 {
        "REG.COR.S3"
    } else if edev.grid.kind == GridKind::FpgaCore {
        "REG.COR.FC"
    } else {
        "REG.COR.S3E"
    };

    fn fuzz_global(ctx: &mut FuzzCtx, name: &'static str, vals: &'static [&'static str]) {
        for &val in vals {
            fuzz_one!(ctx, name, val, [], [(global_opt name, val)]);
        }
    }
    fn fuzz_pull(ctx: &mut FuzzCtx, name: &'static str) {
        fuzz_global(ctx, name, &["PULLNONE", "PULLDOWN", "PULLUP"]);
    }

    if edev.grid.kind == GridKind::Spartan3 {
        for tile in [ll, ul, lr, ur] {
            for bel in ["DCIRESET0", "DCIRESET1"] {
                let ctx = FuzzCtx::new(session, backend, tile, bel, TileBits::Cfg);
                fuzz_one!(ctx, "PRESENT", "1", [], [(mode "DCIRESET")]);
            }
        }
    }

    // LL
    let mut ctx = FuzzCtx::new_fake_bel(session, backend, ll, "MISC", TileBits::Cfg);
    if edev.grid.kind.is_virtex2() {
        fuzz_global(&mut ctx, "DISABLEBANDGAP", &["YES", "NO"]);
        fuzz_global(&mut ctx, "RAISEVGG", &["YES", "NO"]);
        fuzz_global(&mut ctx, "IBCLK_N2", &["1", "0"]);
        fuzz_global(&mut ctx, "IBCLK_N4", &["1", "0"]);
        fuzz_global(&mut ctx, "IBCLK_N8", &["1", "0"]);
        fuzz_global(&mut ctx, "IBCLK_N16", &["1", "0"]);
        fuzz_global(&mut ctx, "IBCLK_N32", &["1", "0"]);
        for attr in ["ZCLK_N2", "ZCLK_N4", "ZCLK_N8", "ZCLK_N16", "ZCLK_N32"] {
            for val in ["1", "0"] {
                fuzz_one!(ctx, attr, val, [(global_mutex "DCI", "NO")], [(global_opt attr, val)]);
            }
        }
        if edev.grid.kind.is_virtex2p() {
            fuzz_global(&mut ctx, "DISABLEVGGGENERATION", &["YES", "NO"]);
        }
    } else {
        if edev.grid.kind.is_spartan3a() {
            ctx.bits = TileBits::CfgReg(Reg::Cor1);
        }
        fuzz_global(&mut ctx, "SEND_VGG0", &["1", "0"]);
        fuzz_global(&mut ctx, "SEND_VGG1", &["1", "0"]);
        fuzz_global(&mut ctx, "SEND_VGG2", &["1", "0"]);
        fuzz_global(&mut ctx, "SEND_VGG3", &["1", "0"]);
        fuzz_global(&mut ctx, "VGG_SENDMAX", &["YES", "NO"]);
        fuzz_global(&mut ctx, "VGG_ENABLE_OFFCHIP", &["YES", "NO"]);
        ctx.bits = TileBits::Cfg;
    }
    if edev.grid.kind == GridKind::Spartan3 {
        fuzz_global(&mut ctx, "GATE_GHIGH", &["YES", "NO"]);
        fuzz_global(&mut ctx, "IDCI_OSC_SEL0", &["1", "0"]);
        fuzz_global(&mut ctx, "IDCI_OSC_SEL1", &["1", "0"]);
        fuzz_global(&mut ctx, "IDCI_OSC_SEL2", &["1", "0"]);
    }
    if edev.grid.kind.is_spartan3ea() {
        fuzz_global(
            &mut ctx,
            "TEMPSENSOR",
            &["NONE", "PGATE", "CGATE", "BG", "THERM"],
        );
    }
    if edev.grid.kind.is_spartan3a() {
        fuzz_pull(&mut ctx, "CCLK2PIN");
        fuzz_pull(&mut ctx, "MOSI2PIN");
    } else if edev.grid.kind != GridKind::Spartan3E && edev.grid.kind != GridKind::FpgaCore {
        fuzz_pull(&mut ctx, "M0PIN");
        fuzz_pull(&mut ctx, "M1PIN");
        fuzz_pull(&mut ctx, "M2PIN");
    }
    if edev.grid.kind.is_virtex2() {
        let ctx = FuzzCtx::new_fake_bel(session, backend, ll, "MISC", TileBits::FreezeDci);
        fuzz_one!(ctx, "FREEZE_DCI", "1", [
            (global_mutex "DCI", "FREEZE"),
            (no_global_opt "ENCRYPT")
        ], [
            (global_opt "FREEZEDCI", "YES")
        ]);
    }

    // UL
    let mut ctx = FuzzCtx::new_fake_bel(session, backend, ul, "MISC", TileBits::Cfg);
    if edev.grid.kind != GridKind::FpgaCore {
        fuzz_global(&mut ctx, "PROGPIN", &["PULLUP", "PULLNONE"]);
        fuzz_pull(&mut ctx, "TDIPIN");
    }
    if edev.grid.kind.is_spartan3a() {
        fuzz_pull(&mut ctx, "TMSPIN");
    }
    if !edev.grid.kind.is_spartan3ea() && edev.grid.kind != GridKind::FpgaCore {
        fuzz_pull(&mut ctx, "HSWAPENPIN");
    }
    if edev.grid.kind.is_virtex2() {
        ctx.bits = TileBits::TestLL;
    }
    for val in ["NO", "YES"] {
        fuzz_one!(ctx, "TEST_LL", val, [], [(global_opt "TESTLL", val)]);
    }
    ctx.bits = TileBits::Cfg;

    let ctx = FuzzCtx::new(session, backend, ul, "PMV", TileBits::Cfg);
    fuzz_one!(ctx, "PRESENT", "1", [], [(mode "PMV")]);
    if edev.grid.kind.is_spartan3a() {
        let ctx = FuzzCtx::new(session, backend, ul, "DNA_PORT", TileBits::Cfg);
        fuzz_one!(ctx, "PRESENT", "1", [], [(mode "DNA_PORT")]);
    }

    // LR
    let mut ctx = FuzzCtx::new_fake_bel(session, backend, lr, "MISC", TileBits::Cfg);
    if edev.grid.kind != GridKind::FpgaCore {
        fuzz_global(&mut ctx, "DONEPIN", &["PULLUP", "PULLNONE"]);
    }
    if !edev.grid.kind.is_spartan3a() && edev.grid.kind != GridKind::FpgaCore {
        fuzz_global(&mut ctx, "CCLKPIN", &["PULLUP", "PULLNONE"]);
    }
    if edev.grid.kind.is_virtex2() {
        fuzz_global(&mut ctx, "POWERDOWNPIN", &["PULLUP", "PULLNONE"]);
    }
    if edev.grid.kind == GridKind::FpgaCore {
        for attr in ["ABUFF0", "ABUFF1", "ABUFF2", "ABUFF3"] {
            for val in ["0", "1"] {
                fuzz_one!(ctx, attr, val, [], [(global_opt attr, val)]);
            }
        }
    }
    let mut ctx = FuzzCtx::new(session, backend, lr, "STARTUP", TileBits::Cfg);
    fuzz_one!(ctx, "PRESENT", "1", [], [(mode "STARTUP")]);
    fuzz_inv!(ctx, "CLK", [(mode "STARTUP"), (global_opt "STARTUPCLK", "JTAGCLK")]);
    fuzz_inv!(ctx, "GTS", [(mode "STARTUP"), (nopin "GSR")]);
    fuzz_inv!(ctx, "GSR", [(mode "STARTUP"), (nopin "GTS")]);
    for attr in ["GTS_SYNC", "GSR_SYNC", "GWE_SYNC"] {
        if !edev.grid.kind.is_virtex2() && attr == "GWE_SYNC" {
            continue;
        }
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, attr, val, [(mode "STARTUP")], [(global_opt attr, val)]);
        }
    }
    if edev.grid.kind.is_spartan3a() {
        ctx.bits = TileBits::Reg(Reg::Cor1);
        ctx.tile_name = "REG.COR1.S3A".to_string();
    } else {
        ctx.bits = TileBits::Reg(Reg::Cor0);
        ctx.tile_name = reg_cor.to_string();
    }
    if edev.grid.kind == GridKind::Spartan3E {
        fuzz_one!(ctx, "MULTIBOOT_ENABLE", "1", [(mode "STARTUP")], [(pin "MBT")]);
    }
    for val in ["CCLK", "USERCLK", "JTAGCLK"] {
        fuzz_one!(ctx, "STARTUPCLK", val, [(mode "STARTUP"), (pin "CLK")], [(global_opt "STARTUPCLK", val)]);
    }
    let mut ctx = FuzzCtx::new(session, backend, lr, "CAPTURE", TileBits::Cfg);
    fuzz_one!(ctx, "PRESENT", "1", [], [(mode "CAPTURE")]);
    fuzz_inv!(ctx, "CLK", [(mode "CAPTURE")]);
    fuzz_inv!(ctx, "CAP", [(mode "CAPTURE")]);
    if edev.grid.kind.is_spartan3a() {
        ctx.bits = TileBits::Reg(Reg::Cor2);
        ctx.tile_name = "REG.COR2.S3A".to_string();
        fuzz_enum!(ctx, "ONESHOT", ["FALSE", "TRUE"], [(mode "CAPTURE")]);
    } else {
        ctx.bits = TileBits::Reg(Reg::Cor0);
        ctx.tile_name = reg_cor.to_string();
        fuzz_enum!(ctx, "ONESHOT_ATTR", ["ONE_SHOT"], [(mode "CAPTURE")]);
    }
    let ctx = FuzzCtx::new(
        session,
        backend,
        lr,
        "ICAP",
        if edev.grid.kind.is_spartan3a() {
            TileBits::CfgReg(Reg::Ctl0)
        } else {
            TileBits::Cfg
        },
    );
    fuzz_one!(ctx, "PRESENT", "1", [], [(mode "ICAP")]);
    fuzz_inv!(ctx, "CLK", [(mode "ICAP")]);
    fuzz_inv!(ctx, "CE", [(mode "ICAP")]);
    fuzz_inv!(ctx, "WRITE", [(mode "ICAP")]);
    if edev.grid.kind.is_spartan3a() {
        let ctx = FuzzCtx::new(session, backend, lr, "SPI_ACCESS", TileBits::Cfg);
        fuzz_one!(ctx, "PRESENT", "1", [], [(mode "SPI_ACCESS")]);
    }

    // UR
    let mut ctx = FuzzCtx::new_fake_bel(session, backend, ur, "MISC", TileBits::Cfg);
    if edev.grid.kind != GridKind::FpgaCore {
        fuzz_pull(&mut ctx, "TCKPIN");
        fuzz_pull(&mut ctx, "TDOPIN");
        if !edev.grid.kind.is_spartan3a() {
            fuzz_pull(&mut ctx, "TMSPIN");
        } else {
            fuzz_pull(&mut ctx, "MISO2PIN");
            fuzz_pull(&mut ctx, "CSO2PIN");
        }
    }
    let ctx = FuzzCtx::new(session, backend, ur, "BSCAN", TileBits::Cfg);
    fuzz_one!(ctx, "PRESENT", "1", [], [(mode "BSCAN")]);
    fuzz_multi!(ctx, "USERID", "", 32, [], (global_hex_prefix "USERID"));
    fuzz_one!(ctx, "TDO1", "1", [(mode "BSCAN"), (nopin "TDO2")], [(pin_full "TDO1")]);
    fuzz_one!(ctx, "TDO2", "1", [(mode "BSCAN"), (nopin "TDO1")], [(pin_full "TDO2")]);
    if edev.grid.kind.is_virtex2p() {
        let ctx = FuzzCtx::new(session, backend, ur, "JTAGPPC", TileBits::Cfg);
        fuzz_one!(ctx, "PRESENT", "1", [], [(mode "JTAGPPC")]);
    }

    if edev.grid.kind == GridKind::FpgaCore {
        let ctx = FuzzCtx::new_fake_tile(session, backend, "NULL", "NULL", TileBits::Null);
        for val in ["NO", "YES"] {
            let extras = vec![
                ExtraFeature::new(
                    ExtraFeatureKind::Corner(edev.grid.col_left(), edev.grid.row_bot()),
                    "LL.FC",
                    "MISC",
                    "MISR_RESET",
                    val,
                ),
                ExtraFeature::new(
                    ExtraFeatureKind::Corner(edev.grid.col_left(), edev.grid.row_top()),
                    "UL.FC",
                    "MISC",
                    "MISR_RESET",
                    val,
                ),
                ExtraFeature::new(
                    ExtraFeatureKind::Corner(edev.grid.col_right(), edev.grid.row_bot()),
                    "LR.FC",
                    "MISC",
                    "MISR_RESET",
                    val,
                ),
                ExtraFeature::new(
                    ExtraFeatureKind::Corner(edev.grid.col_right(), edev.grid.row_top()),
                    "UR.FC",
                    "MISC",
                    "MISR_RESET",
                    val,
                ),
            ];
            fuzz_one_extras!(ctx, "MISR_RESET", val, [], [
                (global_opt "MISRRESET", val)
            ], extras);
        }
        let extras = vec![
            ExtraFeature::new(
                ExtraFeatureKind::Corner(edev.grid.col_left(), edev.grid.row_bot()),
                "LL.FC",
                "MISC",
                "MISR_CLOCK",
                "GCLK0",
            ),
            ExtraFeature::new(
                ExtraFeatureKind::Corner(edev.grid.col_left(), edev.grid.row_top()),
                "UL.FC",
                "MISC",
                "MISR_CLOCK",
                "GCLK0",
            ),
            ExtraFeature::new(
                ExtraFeatureKind::Corner(edev.grid.col_right(), edev.grid.row_bot()),
                "LR.FC",
                "MISC",
                "MISR_CLOCK",
                "GCLK0",
            ),
            ExtraFeature::new(
                ExtraFeatureKind::Corner(edev.grid.col_right(), edev.grid.row_top()),
                "UR.FC",
                "MISC",
                "MISR_CLOCK",
                "GCLK0",
            ),
            ExtraFeature::new(
                ExtraFeatureKind::MainFixed(edev.grid.col_left(), edev.grid.row_bot()),
                "CNR",
                "MISC",
                "MISR_CLOCK",
                "GCLK0",
            ),
            ExtraFeature::new(
                ExtraFeatureKind::MainFixed(edev.grid.col_left(), edev.grid.row_top()),
                "CNR",
                "MISC",
                "MISR_CLOCK",
                "GCLK0",
            ),
            ExtraFeature::new(
                ExtraFeatureKind::MainFixed(edev.grid.col_right(), edev.grid.row_bot()),
                "CNR",
                "MISC",
                "MISR_CLOCK",
                "GCLK0",
            ),
            ExtraFeature::new(
                ExtraFeatureKind::MainFixed(edev.grid.col_right(), edev.grid.row_top()),
                "CNR",
                "MISC",
                "MISR_CLOCK",
                "GCLK0",
            ),
            ExtraFeature::new(
                ExtraFeatureKind::AllGclkvm,
                "GCLKVM.S3",
                "GCLKVM",
                "MISR_CLOCK",
                "GCLK0",
            ),
            ExtraFeature::new(
                ExtraFeatureKind::AllHclk,
                "GCLKH",
                "GCLKH",
                "MISR_CLOCK",
                "GCLK0",
            ),
        ];
        fuzz_one_extras!(ctx, "MISR_CLOCK", "GCLK0", [
            (global_mutex "MISR_CLOCK", "YUP")
        ], [
            (global_opt "MISRCLOCK", "GCLK0")
        ], extras);
    }

    // I/O bank misc control
    if !skip_io && edev.grid.kind != GridKind::FpgaCore {
        let package = backend
            .device
            .bonds
            .values()
            .max_by_key(|bond| {
                let bdata = &backend.db.bonds[bond.bond];
                let prjcombine_re_xilinx_geom::Bond::Virtex2(bdata) = bdata else {
                    unreachable!();
                };
                bdata.pins.len()
            })
            .unwrap();
        let ExpandedBond::Virtex2(ref ebond) = backend.ebonds[&package.name] else {
            unreachable!()
        };
        if !edev.grid.kind.is_spartan3ea() {
            for (tile_name, bel, bank) in [
                (ul, 0, 7),
                (ul, 1, 0),
                (ur, 1, 1),
                (ur, 0, 2),
                (lr, 0, 3),
                (lr, 1, 4),
                (ll, 1, 5),
                (ll, 0, 6),
            ] {
                let bel_name = ["DCI0", "DCI1"][bel];
                let node_kind = backend.egrid.db.get_node(tile_name);
                let col = if tile_name == ul || tile_name == ll {
                    edev.grid.col_left()
                } else {
                    edev.grid.col_right()
                };
                let row = if tile_name == ll || tile_name == lr {
                    edev.grid.row_bot()
                } else {
                    edev.grid.row_top()
                };
                let mut btiles = vec![edev.btile_lrterm(col, row)];
                if edev.grid.kind.is_virtex2() {
                    btiles.push(edev.btile_btterm(col, row));
                }
                let mut site = None;
                let mut site_other = None;
                let mut coords = HashSet::new();
                let other_bank = if bank == 4 { 5 } else { 4 };
                let mut io_vr = None;
                if let Some(&(vrp, vrn)) = edev.grid.dci_io.get(&bank) {
                    if ebond.ios.contains_key(&vrp) && ebond.ios.contains_key(&vrn) {
                        io_vr = Some((vrp, vrn));
                    }
                }
                if io_vr.is_none() {
                    io_vr = Some(edev.grid.dci_io_alt[&bank]);
                }
                let (io_vrp, io_vrn) = io_vr.unwrap();
                let site_vrp = endev.get_io_name(io_vrp);
                let site_vrn = endev.get_io_name(io_vrn);
                for io in edev.grid.get_bonded_ios().into_iter().rev() {
                    let ioinfo = edev.grid.get_io_info(io);
                    let (io_col, io_row, _) = edev.grid.get_io_loc(io);
                    if ioinfo.bank == bank && coords.insert((io_col, io_row)) {
                        btiles.push(edev.btile_main(io_col, io_row));
                        if io_col == edev.grid.col_left() || io_col == edev.grid.col_right() {
                            btiles.push(edev.btile_lrterm(io_col, io_row));
                        } else {
                            btiles.push(edev.btile_btterm(io_col, io_row));
                        }
                    }
                    if ebond.ios.contains_key(&io)
                        && matches!(ioinfo.diff, IoDiffKind::P(_))
                        && ioinfo.pad_kind == Some(IobKind::Iob)
                        && io != io_vrp
                        && io != io_vrn
                    {
                        if ioinfo.bank == bank && site.is_none() {
                            site = Some(endev.get_io_name(io));
                        }
                        if ioinfo.bank == other_bank && site_other.is_none() {
                            site_other = Some(endev.get_io_name(io));
                        }
                    }
                }
                let bits = TileBits::Raw(btiles);
                let site = site.unwrap();
                let site_other = site_other.unwrap();
                for std in get_iostds(edev, false) {
                    if std.diff == DiffKind::True {
                        session.add_fuzzer(Box::new(TileFuzzerGen {
                            node: node_kind,
                            bits: bits.clone(),
                            feature: FeatureId {
                                tile: tile_name.to_string(),
                                bel: bel_name.to_string(),
                                attr: "LVDSBIAS".into(),
                                val: std.name.into(),
                            },
                            base: vec![
                                TileKV::Package(package.name.clone()),
                                TileKV::GlobalMutex("DIFF".into(), "BANK".into()),
                                TileKV::GlobalMutex("VREF".into(), "NO".into()),
                                TileKV::GlobalMutex("DCI".into(), "YES".into()),
                            ],
                            fuzz: vec![
                                TileFuzzKV::Raw(Key::SiteMode(site), None.into(), "DIFFM".into()),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site, "OMUX".into()),
                                    None.into(),
                                    "O1".into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site, "O1INV".into()),
                                    None.into(),
                                    "O1".into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site, "IOATTRBOX".into()),
                                    None.into(),
                                    std.name.into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SitePin(site, "O1".into()),
                                    None.into(),
                                    true.into(),
                                ),
                            ],
                            extras: vec![],
                        }));
                    }
                    if matches!(
                        std.dci,
                        DciKind::InputSplit | DciKind::BiSplit | DciKind::InputVcc | DciKind::BiVcc
                    ) && std.diff == DiffKind::None
                    {
                        session.add_fuzzer(Box::new(TileFuzzerGen {
                            node: node_kind,
                            bits: bits.clone(),
                            feature: FeatureId {
                                tile: tile_name.into(),
                                bel: bel_name.into(),
                                attr: "DCI_TERM".into(),
                                val: std.name.into(),
                            },
                            base: vec![
                                TileKV::Package(package.name.clone()),
                                TileKV::GlobalMutex("VREF".into(), "NO".into()),
                                TileKV::GlobalMutex("DCI".into(), "BANK_TERM".into()),
                                TileKV::Raw(Key::SiteMode(site_other), "IOB".into()),
                                TileKV::Raw(Key::SiteAttr(site_other, "OMUX".into()), "O1".into()),
                                TileKV::Raw(Key::SiteAttr(site_other, "O1INV".into()), "O1".into()),
                                TileKV::Raw(
                                    Key::SiteAttr(site_other, "IOATTRBOX".into()),
                                    "LVDCI_33".into(),
                                ),
                                TileKV::Raw(Key::SitePin(site_other, "O1".into()), true.into()),
                                TileKV::Raw(Key::SiteMode(site_vrp), None.into()),
                                TileKV::Raw(Key::SiteMode(site_vrn), None.into()),
                                TileKV::Raw(Key::SiteAttr(site, "IMUX".into()), "1".into()),
                                TileKV::Raw(Key::SitePin(site, "I".into()), true.into()),
                            ],
                            fuzz: vec![
                                TileFuzzKV::Raw(Key::SiteMode(site), "IOB".into(), "IOB".into()),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site, "IOATTRBOX".into()),
                                    "GTL".into(),
                                    std.name.into(),
                                ),
                            ],
                            extras: vec![],
                        }));
                    }
                }
                if edev.grid.kind == GridKind::Spartan3 {
                    for val in ["ASREQUIRED", "CONTINUOUS", "QUIET"] {
                        session.add_fuzzer(Box::new(TileFuzzerGen {
                            node: node_kind,
                            bits: bits.clone(),
                            feature: FeatureId {
                                tile: tile_name.to_string(),
                                bel: bel_name.to_string(),
                                attr: "DCI_OUT".into(),
                                val: val.into(),
                            },
                            base: vec![
                                TileKV::Package(package.name.clone()),
                                TileKV::GlobalMutex("VREF".into(), "NO".into()),
                                TileKV::GlobalMutex("DCI".into(), "BANK".into()),
                                TileKV::Raw(Key::SiteMode(site_other), "IOB".into()),
                                TileKV::Raw(Key::SiteAttr(site_other, "OMUX".into()), "O1".into()),
                                TileKV::Raw(Key::SiteAttr(site_other, "O1INV".into()), "O1".into()),
                                TileKV::Raw(
                                    Key::SiteAttr(site_other, "IOATTRBOX".into()),
                                    "LVDCI_33".into(),
                                ),
                                TileKV::Raw(Key::SitePin(site_other, "O1".into()), true.into()),
                                TileKV::Raw(Key::SiteMode(site_vrp), None.into()),
                                TileKV::Raw(Key::SiteMode(site_vrn), None.into()),
                                TileKV::GlobalOpt("DCIUPDATEMODE".into(), val.into()),
                            ],
                            fuzz: vec![
                                TileFuzzKV::Raw(Key::SiteMode(site), None.into(), "IOB".into()),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site, "OMUX".into()),
                                    None.into(),
                                    "O1".into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site, "O1INV".into()),
                                    None.into(),
                                    "O1".into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site, "IOATTRBOX".into()),
                                    None.into(),
                                    "LVDCI_33".into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SitePin(site, "O1".into()),
                                    None.into(),
                                    true.into(),
                                ),
                            ],
                            extras: vec![],
                        }));
                    }
                } else {
                    session.add_fuzzer(Box::new(TileFuzzerGen {
                        node: node_kind,
                        bits: bits.clone(),
                        feature: FeatureId {
                            tile: tile_name.to_string(),
                            bel: bel_name.to_string(),
                            attr: "DCI_OUT".into(),
                            val: "1".into(),
                        },
                        base: vec![
                            TileKV::Package(package.name.clone()),
                            TileKV::GlobalMutex("VREF".into(), "NO".into()),
                            TileKV::GlobalMutex("DCI".into(), "BANK".into()),
                            TileKV::Raw(Key::SiteMode(site_other), "IOB".into()),
                            TileKV::Raw(Key::SiteAttr(site_other, "OMUX".into()), "O1".into()),
                            TileKV::Raw(Key::SiteAttr(site_other, "O1INV".into()), "O1".into()),
                            TileKV::Raw(
                                Key::SiteAttr(site_other, "IOATTRBOX".into()),
                                "LVDCI_33".into(),
                            ),
                            TileKV::Raw(Key::SitePin(site_other, "O1".into()), true.into()),
                            TileKV::Raw(Key::SiteMode(site_vrp), None.into()),
                            TileKV::Raw(Key::SiteMode(site_vrn), None.into()),
                        ],
                        fuzz: vec![
                            TileFuzzKV::Raw(Key::SiteMode(site), None.into(), "IOB".into()),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site, "OMUX".into()),
                                None.into(),
                                "O1".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site, "O1INV".into()),
                                None.into(),
                                "O1".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site, "IOATTRBOX".into()),
                                None.into(),
                                "LVDCI_33".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SitePin(site, "O1".into()),
                                None.into(),
                                true.into(),
                            ),
                        ],
                        extras: vec![],
                    }));
                }
                if bank == 6 {
                    session.add_fuzzer(Box::new(TileFuzzerGen {
                        node: node_kind,
                        bits: bits.clone(),
                        feature: FeatureId {
                            tile: tile_name.to_string(),
                            bel: bel_name.to_string(),
                            attr: "DCI_OUT_ALONE".into(),
                            val: "1".into(),
                        },
                        base: vec![
                            TileKV::Package(package.name.clone()),
                            TileKV::GlobalMutex("VREF".into(), "NO".into()),
                            TileKV::GlobalMutex("DCI".into(), "GLOBAL".into()),
                            TileKV::GlobalOpt("MATCH_CYCLE".into(), "NOWAIT".into()),
                            if edev.grid.kind == GridKind::Spartan3 {
                                TileKV::Nop
                            } else {
                                TileKV::GlobalOpt("FREEZEDCI".into(), "NO".into())
                            },
                            TileKV::Raw(Key::SiteMode(site_vrp), None.into()),
                            TileKV::Raw(Key::SiteMode(site_vrn), None.into()),
                        ],
                        fuzz: vec![
                            TileFuzzKV::Raw(Key::SiteMode(site), None.into(), "IOB".into()),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site, "OMUX".into()),
                                None.into(),
                                "O1".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site, "O1INV".into()),
                                None.into(),
                                "O1".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site, "IOATTRBOX".into()),
                                None.into(),
                                "LVDCI_33".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SitePin(site, "O1".into()),
                                None.into(),
                                true.into(),
                            ),
                        ],
                        extras: vec![],
                    }));
                } else if bank == 5 && edev.grid.dci_io_alt.contains_key(&5) {
                    let (io_alt_vrp, io_alt_vrn) = edev.grid.dci_io_alt[&5];
                    let site_alt_vrp = endev.get_io_name(io_alt_vrp);
                    let site_alt_vrn = endev.get_io_name(io_alt_vrn);
                    session.add_fuzzer(Box::new(TileFuzzerGen {
                        node: node_kind,
                        bits: bits.clone(),
                        feature: FeatureId {
                            tile: tile_name.to_string(),
                            bel: bel_name.to_string(),
                            attr: "DCI_OUT_ALONE".into(),
                            val: "1".into(),
                        },
                        base: vec![
                            TileKV::Package(package.name.clone()),
                            TileKV::AltVr(true),
                            TileKV::GlobalMutex("VREF".into(), "NO".into()),
                            TileKV::GlobalMutex("DCI".into(), "GLOBAL_ALT".into()),
                            TileKV::GlobalOpt("MATCH_CYCLE".into(), "NOWAIT".into()),
                            if site == site_alt_vrp {
                                TileKV::Nop
                            } else {
                                TileKV::Raw(Key::SiteMode(site_alt_vrp), None.into())
                            },
                            if site == site_alt_vrn {
                                TileKV::Nop
                            } else {
                                TileKV::Raw(Key::SiteMode(site_alt_vrn), None.into())
                            },
                        ],
                        fuzz: vec![
                            TileFuzzKV::Raw(Key::SiteMode(site), None.into(), "IOB".into()),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site, "OMUX".into()),
                                None.into(),
                                "O1".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site, "O1INV".into()),
                                None.into(),
                                "O1".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site, "IOATTRBOX".into()),
                                None.into(),
                                "LVDCI_33".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SitePin(site, "O1".into()),
                                None.into(),
                                true.into(),
                            ),
                        ],
                        extras: vec![],
                    }));
                }
                let ctx = FuzzCtx::new(session, backend, tile_name, bel_name, TileBits::Cfg);
                if edev.grid.kind == GridKind::Spartan3 {
                    fuzz_one!(ctx, "PRESENT", "1", [
                        (global_mutex "DCI", "PRESENT")
                    ], [
                        (mode "DCI")
                    ]);
                    fuzz_one!(ctx, "SELECT", "1", [
                        (global_mutex "DCI", "PRESENT"),
                        (global_mutex "DCI_SELECT", bel_name),
                        (mode "DCI")
                    ], [
                        (pip (pin "DATA"), (pin_far "DATA"))
                    ]);
                    for i in 0..13 {
                        let name = format!("LVDSBIAS_OPT{i}");
                        let gname = format!("LVDSBIAS_OPT{i}_{bank}");
                        fuzz_one!(ctx, name, "1", [
                            (global_mutex "DIFF", "MANUAL")
                        ], [
                            (global_opt_diff gname, "0", "1")
                        ]);
                    }
                } else {
                    fuzz_one!(ctx, "PRESENT", "1", [
                        (global_mutex "DCI", "PRESENT")
                    ], [
                        (mode "DCI")
                    ]);
                    fuzz_one!(ctx, "PRESENT", "TEST", [
                        (global_mutex "DCI", "PRESENT_TEST"),
                        (global_opt "TESTDCI", "YES")
                    ], [
                        (mode "DCI")
                    ]);
                }
                // ???
                fuzz_one!(ctx, "FORCE_DONE_HIGH", "#OFF", [
                    (global_mutex "DCI", "PRESENT"),
                    (mode "DCI")
                ], [
                    (attr "FORCE_DONE_HIGH", "#OFF")
                ]);
            }
            let mut ctx = FuzzCtx::new_fake_bel(session, backend, ll, "MISC", TileBits::Cfg);

            if edev.grid.kind.is_virtex2p()
                && !backend.device.name.ends_with("2vp4")
                && !backend.device.name.ends_with("2vp7")
            {
                ctx.bits = TileBits::Raw(vec![
                    edev.btile_btterm(edev.grid.col_left(), edev.grid.row_top()),
                    edev.btile_btterm(edev.grid.col_right(), edev.grid.row_top()),
                    edev.btile_lrterm(edev.grid.col_right(), edev.grid.row_top()),
                    edev.btile_lrterm(edev.grid.col_right(), edev.grid.row_bot()),
                    edev.btile_btterm(edev.grid.col_right(), edev.grid.row_bot()),
                    edev.btile_btterm(edev.grid.col_left(), edev.grid.row_bot()),
                    edev.btile_lrterm(edev.grid.col_left(), edev.grid.row_bot()),
                    edev.btile_lrterm(edev.grid.col_left(), edev.grid.row_top()),
                ]);
                for val in ["ASREQUIRED", "CONTINUOUS", "QUIET"] {
                    fuzz_one!(ctx, "DCIUPDATEMODE", val, [
                        (global_mutex "DCI", "GLOBAL_MODE")
                    ], [
                        (global_opt "DCIUPDATEMODE", val)
                    ]);
                }
            }
        } else {
            let banks = if edev.grid.kind == GridKind::Spartan3E {
                &[
                    (
                        ul,
                        edev.btile_lrterm(edev.grid.col_left(), edev.grid.row_top()),
                        0,
                    ),
                    (
                        ur,
                        edev.btile_lrterm(edev.grid.col_right(), edev.grid.row_top()),
                        1,
                    ),
                    (
                        lr,
                        edev.btile_lrterm(edev.grid.col_right(), edev.grid.row_bot()),
                        2,
                    ),
                    (
                        ll,
                        edev.btile_lrterm(edev.grid.col_left(), edev.grid.row_bot()),
                        3,
                    ),
                ][..]
            } else {
                &[
                    (
                        ul,
                        edev.btile_lrterm(edev.grid.col_left(), edev.grid.row_top()),
                        0,
                    ),
                    (
                        ll,
                        edev.btile_lrterm(edev.grid.col_left(), edev.grid.row_bot()),
                        2,
                    ),
                ][..]
            };
            for &(tile_name, btile, bank) in banks {
                let node_kind = backend.egrid.db.get_node(tile_name);
                let mut btiles = vec![btile];
                match bank {
                    0 => {
                        let row = edev.grid.row_top();
                        for col in edev.grid.columns.ids() {
                            if col != edev.grid.col_left() && col != edev.grid.col_right() {
                                btiles.push(edev.btile_main(col, row));
                                btiles.push(edev.btile_btterm(col, row));
                            }
                        }
                    }
                    1 => {
                        let col = edev.grid.col_right();
                        for row in edev.grid.rows.ids() {
                            if row != edev.grid.row_bot() && row != edev.grid.row_top() {
                                btiles.push(edev.btile_main(col, row));
                                btiles.push(edev.btile_lrterm(col, row));
                            }
                        }
                    }
                    2 => {
                        let row = edev.grid.row_bot();
                        for col in edev.grid.columns.ids() {
                            if col != edev.grid.col_left() && col != edev.grid.col_right() {
                                btiles.push(edev.btile_main(col, row));
                                btiles.push(edev.btile_btterm(col, row));
                            }
                        }
                    }
                    3 => {
                        let col = edev.grid.col_left();
                        for row in edev.grid.rows.ids() {
                            if row != edev.grid.row_bot() && row != edev.grid.row_top() {
                                btiles.push(edev.btile_main(col, row));
                                btiles.push(edev.btile_lrterm(col, row));
                            }
                        }
                    }
                    _ => unreachable!(),
                }
                let bits = TileBits::Raw(btiles);
                let mut ios = vec![];
                for io in edev.grid.get_bonded_ios().into_iter().rev() {
                    let ioinfo = edev.grid.get_io_info(io);
                    if ebond.ios.contains_key(&io)
                        && matches!(ioinfo.diff, IoDiffKind::P(_))
                        && ioinfo.pad_kind == Some(IobKind::Iob)
                        && ioinfo.bank == bank
                    {
                        ios.push(io)
                    }
                }
                assert!(ios.len() >= 2);
                if edev.grid.kind == GridKind::Spartan3ADsp {
                    ios.reverse();
                }
                let site_a = endev.get_io_name(ios[0]);
                let site_b = endev.get_io_name(ios[1]);
                let diffm = if edev.grid.kind == GridKind::Spartan3E {
                    "DIFFM"
                } else {
                    "DIFFMTB"
                };
                for std in get_iostds(edev, false) {
                    if std.diff != DiffKind::True {
                        continue;
                    }
                    if std.name != "LVDS_25" || edev.grid.kind.is_spartan3a() {
                        session.add_fuzzer(Box::new(TileFuzzerGen {
                            node: node_kind,
                            bits: bits.clone(),
                            feature: FeatureId {
                                tile: tile_name.into(),
                                bel: "BANK".into(),
                                attr: "LVDSBIAS_0".into(),
                                val: std.name.to_string(),
                            },
                            base: vec![
                                TileKV::Package(package.name.clone()),
                                TileKV::GlobalMutex("DIFF".into(), "BANK".into()),
                                TileKV::GlobalMutex("VREF".into(), "NO".into()),
                            ],
                            fuzz: vec![
                                TileFuzzKV::Raw(Key::SiteMode(site_a), None.into(), diffm.into()),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site_a, "OMUX".into()),
                                    None.into(),
                                    "O1".into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site_a, "O1INV".into()),
                                    None.into(),
                                    "O1".into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site_a, "IOATTRBOX".into()),
                                    None.into(),
                                    std.name.into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SiteAttr(site_a, "SUSPEND".into()),
                                    None.into(),
                                    if edev.grid.kind.is_spartan3a() {
                                        "3STATE"
                                    } else {
                                        ""
                                    }
                                    .into(),
                                ),
                                TileFuzzKV::Raw(
                                    Key::SitePin(site_a, "O1".into()),
                                    None.into(),
                                    true.into(),
                                ),
                            ],
                            extras: vec![],
                        }));
                    }
                    let alt_std = if std.name == "RSDS_25" {
                        "MINI_LVDS_25"
                    } else {
                        "RSDS_25"
                    };
                    session.add_fuzzer(Box::new(TileFuzzerGen {
                        node: node_kind,
                        bits: bits.clone(),
                        feature: FeatureId {
                            tile: tile_name.into(),
                            bel: "BANK".into(),
                            attr: "LVDSBIAS_1".into(),
                            val: std.name.into(),
                        },
                        base: vec![
                            TileKV::Package(package.name.clone()),
                            TileKV::GlobalMutex("DIFF".into(), "BANK".into()),
                            TileKV::Raw(Key::SiteMode(site_a), diffm.into()),
                            TileKV::Raw(Key::SiteAttr(site_a, "OMUX".into()), "O1".into()),
                            TileKV::Raw(Key::SiteAttr(site_a, "O1INV".into()), "O1".into()),
                            TileKV::Raw(Key::SiteAttr(site_a, "IOATTRBOX".into()), alt_std.into()),
                            TileKV::Raw(
                                Key::SiteAttr(site_a, "SUSPEND".into()),
                                if edev.grid.kind.is_spartan3a() {
                                    "3STATE"
                                } else {
                                    ""
                                }
                                .into(),
                            ),
                            TileKV::Raw(Key::SitePin(site_a, "O1".into()), true.into()),
                        ],
                        fuzz: vec![
                            TileFuzzKV::Raw(Key::SiteMode(site_b), None.into(), diffm.into()),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site_b, "OMUX".into()),
                                None.into(),
                                "O1".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site_b, "O1INV".into()),
                                None.into(),
                                "O1".into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site_b, "IOATTRBOX".into()),
                                None.into(),
                                std.name.into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SiteAttr(site_b, "SUSPEND".into()),
                                None.into(),
                                if edev.grid.kind.is_spartan3a() {
                                    "3STATE"
                                } else {
                                    ""
                                }
                                .into(),
                            ),
                            TileFuzzKV::Raw(
                                Key::SitePin(site_b, "O1".into()),
                                None.into(),
                                true.into(),
                            ),
                        ],
                        extras: vec![],
                    }));
                }
            }
        }
    }

    // config regs
    if !edev.grid.kind.is_spartan3a() {
        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            reg_cor,
            "STARTUP",
            TileBits::Reg(Reg::Cor0),
        );
        for val in ["1", "2", "3", "4", "5", "6", "DONE", "KEEP"] {
            fuzz_one!(ctx, "GWE_CYCLE", val, [], [(global_opt "GWE_CYCLE", val)]);
            fuzz_one!(ctx, "GTS_CYCLE", val, [], [(global_opt "GTS_CYCLE", val)]);
        }
        for val in ["1", "2", "3", "4", "5", "6", "KEEP"] {
            fuzz_one!(ctx, "DONE_CYCLE", val, [], [(global_opt "DONE_CYCLE", val)]);
        }
        for val in ["0", "1", "2", "3", "4", "5", "6", "NOWAIT"] {
            if edev.grid.kind != GridKind::FpgaCore {
                fuzz_one!(ctx, "LCK_CYCLE", val, [], [(global_opt "LCK_CYCLE", val)]);
            }
            if edev.grid.kind != GridKind::Spartan3E && edev.grid.kind != GridKind::FpgaCore {
                // option is accepted on S3E, but doesn't do anything
                fuzz_one!(ctx, "MATCH_CYCLE", val, [(global_mutex "DCI", "NO")], [(global_opt "MATCH_CYCLE", val)]);
            }
        }
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "DRIVE_DONE", val, [], [(global_opt "DRIVEDONE", val)]);
            fuzz_one!(ctx, "DONE_PIPE", val, [], [(global_opt "DONEPIPE", val)]);
        }
        for val in ["ENABLE", "DISABLE"] {
            if edev.grid.kind != GridKind::FpgaCore {
                fuzz_one!(ctx, "DCM_SHUTDOWN", val, [], [(global_opt "DCMSHUTDOWN", val)]);
            }
            if edev.grid.kind.is_virtex2() {
                fuzz_one!(ctx, "DCI_SHUTDOWN", val, [], [(global_opt "DCISHUTDOWN", val)]);
                fuzz_one!(ctx, "POWERDOWN_STATUS", val, [], [(global_opt "POWERDOWNSTATUS", val)]);
            }
        }
        let vals = if edev.grid.kind.is_virtex2() {
            &[
                "4", "5", "7", "8", "9", "10", "13", "15", "20", "26", "30", "34", "41", "51",
                "55", "60", "130",
            ][..]
        } else if !edev.grid.kind.is_spartan3ea() {
            &["6", "12", "25", "50", "3", "100"][..]
        } else {
            &["1", "3", "6", "12", "25", "50"][..]
        };
        for &val in vals {
            fuzz_one!(ctx, "CONFIG_RATE", val, [], [(global_opt "CONFIGRATE", val)]);
        }
        for val in ["DISABLE", "ENABLE"] {
            fuzz_one!(ctx, "CRC", val, [], [(global_opt "CRC", val)]);
        }
        if !edev.grid.kind.is_virtex2() {
            for val in ["100", "25", "50", "200"] {
                fuzz_one!(ctx, "BUSCLK_FREQ", val, [], [(global_opt "BUSCLKFREQ", val)]);
            }
            let vals = if !edev.grid.kind.is_spartan3ea() {
                &["80", "90", "95", "100"]
            } else {
                &["70", "75", "80", "90"]
            };
            for &val in vals {
                fuzz_one!(ctx, "VRDSEL", val, [], [(global_opt "VRDSEL", val)]);
            }
        }

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            if edev.grid.kind.is_virtex2() {
                "REG.CTL"
            } else {
                "REG.CTL.S3"
            },
            "MISC",
            TileBits::Reg(Reg::Ctl0),
        );
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "GTS_USR_B", val, [], [(global_opt "GTS_USR_B", val)]);
            fuzz_one!(ctx, "VGG_TEST", val, [], [(global_opt "VGG_TEST", val)]);
            fuzz_one!(ctx, "BCLK_TEST", val, [], [(global_opt "BCLK_TEST", val)]);
        }
        // persist not fuzzed — too much effort
        for val in ["NONE", "LEVEL1", "LEVEL2"] {
            // disables FreezeDCI?
            if edev.grid.kind == GridKind::Virtex2 {
                fuzz_one!(ctx, "SECURITY", val, [
                    (global_mutex "DCI", "NO"),
                    (global_opt "EARLYGHIGH", "YES")
                ], [
                    (global_opt "SECURITY", val)
                ]);
            } else {
                fuzz_one!(ctx, "SECURITY", val, [(global_mutex "DCI", "NO")], [(global_opt "SECURITY", val)]);
            }
        }

        if edev.grid.kind.is_virtex2() {
            let ctx = FuzzCtx::new_fake_tile(session, backend, "NULL", "NULL", TileBits::Null);
            fuzz_one!(ctx, "ENCRYPT", "YES", [
                (global_mutex "DCI", "NO")
            ], [
                (global_opt "ENCRYPT", "YES")
            ]);
        }
    } else {
        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.COR1.S3A",
            "STARTUP",
            TileBits::Reg(Reg::Cor1),
        );
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "DRIVE_DONE", val, [], [(global_opt "DRIVEDONE", val)]);
            fuzz_one!(ctx, "DONE_PIPE", val, [], [(global_opt "DONEPIPE", val)]);
            fuzz_one!(ctx, "DRIVE_AWAKE", val, [], [(global_opt "DRIVE_AWAKE", val)]);
        }
        for val in ["DISABLE", "ENABLE"] {
            fuzz_one!(ctx, "CRC", val, [], [(global_opt "CRC", val)]);
        }
        fuzz_multi!(ctx, "VRDSEL", "", 3, [], (global_bin "VRDSEL"));

        let mut ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.COR2.S3A",
            "STARTUP",
            TileBits::Reg(Reg::Cor2),
        );
        for val in ["1", "2", "3", "4", "5", "6", "DONE", "KEEP"] {
            fuzz_one!(ctx, "GWE_CYCLE", val, [], [(global_opt "GWE_CYCLE", val)]);
            fuzz_one!(ctx, "GTS_CYCLE", val, [], [(global_opt "GTS_CYCLE", val)]);
        }
        for val in ["1", "2", "3", "4", "5", "6"] {
            fuzz_one!(ctx, "DONE_CYCLE", val, [], [(global_opt "DONE_CYCLE", val)]);
        }
        for val in ["1", "2", "3", "4", "5", "6", "NOWAIT"] {
            fuzz_one!(ctx, "LCK_CYCLE", val, [], [(global_opt "LCK_CYCLE", val)]);
        }
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "BPI_DIV8", val, [], [(global_opt "BPI_DIV8", val)]);
            fuzz_one!(ctx, "RESET_ON_ERR", val, [], [(global_opt "RESET_ON_ERR", val)]);
        }
        ctx.bel_name = "ICAP".into();
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "BYPASS", val, [], [(global_opt "ICAP_BYPASS", val)]);
        }

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.CTL.S3A",
            "MISC",
            TileBits::Reg(Reg::Ctl0),
        );
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "GTS_USR_B", val, [], [(global_opt "GTS_USR_B", val)]);
            fuzz_one!(ctx, "VGG_TEST", val, [], [(global_opt "VGG_TEST", val)]);
            fuzz_one!(ctx, "MULTIBOOT_ENABLE", val, [], [(global_opt "MULTIBOOTMODE", val)]);
        }
        // persist not fuzzed — too much effort
        for val in ["NONE", "LEVEL1", "LEVEL2", "LEVEL3"] {
            fuzz_one!(ctx, "SECURITY", val, [], [(global_opt "SECURITY", val)]);
        }

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.CCLK_FREQ",
            "STARTUP",
            TileBits::Reg(Reg::CclkFrequency),
        );
        for val in [
            "6", "1", "3", "7", "8", "10", "12", "13", "17", "22", "25", "27", "33", "44", "50",
            "100",
        ] {
            fuzz_one!(ctx, "CONFIG_RATE", val, [], [(global_opt "CONFIGRATE", val)]);
        }
        for val in ["0", "1", "2", "3"] {
            fuzz_one!(ctx, "CCLK_DLY", val, [], [(global_opt "CCLK_DLY", val)]);
            fuzz_one!(ctx, "CCLK_SEP", val, [], [(global_opt "CCLK_SEP", val)]);
            fuzz_one!(ctx, "CLK_SWITCH_OPT", val, [], [(global_opt "CLK_SWITCH_OPT", val)]);
        }

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.HC_OPT",
            "MISC",
            TileBits::Reg(Reg::HcOpt),
        );
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "BRAM_SKIP", val, [], [(global_opt "BRAM_SKIP", val)]);
            fuzz_one!(ctx, "TWO_ROUND", val, [], [(global_opt "TWO_ROUND", val)]);
        }
        for i in 1..16 {
            let val = format!("{i}");
            fuzz_one!(ctx, "HC_CYCLE", &val, [], [(global_opt "HC_CYCLE", &val)]);
        }

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.POWERDOWN",
            "MISC",
            TileBits::Reg(Reg::Powerdown),
        );
        for val in ["STARTUPCLK", "INTERNALCLK"] {
            fuzz_one!(ctx, "SW_CLK", val, [], [(global_opt "SW_CLK", val)]);
        }
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "EN_SUSPEND", val, [], [(global_opt "EN_SUSPEND", val)]);
            fuzz_one!(ctx, "EN_PORB", val, [], [(global_opt "EN_PORB", val)]);
            fuzz_one!(ctx, "SUSPEND_FILTER", val, [], [(global_opt "SUSPEND_FILTER", val)]);
            fuzz_one!(ctx, "EN_SW_GSR", val, [], [(global_opt "EN_SW_GSR", val)]);
        }
        for i in 1..8 {
            let val = format!("{i}");
            fuzz_one!(ctx, "WAKE_DELAY1", &val, [], [(global_opt "WAKE_DELAY1", val)]);
        }
        for i in 1..32 {
            let val = format!("{i}");
            fuzz_one!(ctx, "WAKE_DELAY2", &val, [], [(global_opt "WAKE_DELAY2", val)]);
        }

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.PU_GWE",
            "MISC",
            TileBits::Reg(Reg::PuGwe),
        );
        fuzz_multi!(ctx, "SW_GWE_CYCLE", "", 10, [], (global_dec "SW_GWE_CYCLE"));

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.PU_GTS",
            "MISC",
            TileBits::Reg(Reg::PuGts),
        );
        fuzz_multi!(ctx, "SW_GTS_CYCLE", "", 10, [], (global_dec "SW_GTS_CYCLE"));

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.MODE",
            "MISC",
            TileBits::Reg(Reg::Mode),
        );
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "TESTMODE_EN", val, [], [(global_opt "TESTMODE_EN", val)]);
            fuzz_one!(ctx, "NEXT_CONFIG_NEW_MODE", val, [], [(global_opt "NEXT_CONFIG_NEW_MODE", val)]);
        }
        fuzz_multi!(ctx, "NEXT_CONFIG_BOOT_MODE", "", 3, [], (global_bin "NEXT_CONFIG_BOOT_MODE"));
        fuzz_multi!(ctx, "BOOTVSEL", "", 3, [], (global_bin "BOOTVSEL"));

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.GENERAL",
            "MISC",
            TileBits::Raw(vec![
                BitTile::Reg(DieId::from_idx(0), Reg::General1),
                BitTile::Reg(DieId::from_idx(0), Reg::General2),
            ]),
        );
        fuzz_multi!(ctx, "NEXT_CONFIG_ADDR", "", 32, [], (global_hex_prefix "NEXT_CONFIG_ADDR"));

        let ctx = FuzzCtx::new_fake_tile(
            session,
            backend,
            "REG.SEU_OPT",
            "MISC",
            TileBits::Reg(Reg::SeuOpt),
        );
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "GLUTMASK", val, [], [(global_opt "GLUTMASK", val)]);
            fuzz_one!(ctx, "POST_CRC_KEEP", val, [], [(global_opt "POST_CRC_KEEP", val)]);
        }
        for val in [
            "6", "1", "3", "7", "8", "10", "12", "13", "17", "22", "25", "27", "33", "44", "50",
            "100",
        ] {
            fuzz_one!(ctx, "POST_CRC_FREQ", val, [], [(global_opt "POST_CRC_FREQ", val)]);
        }

        let ctx = FuzzCtx::new_fake_tile(session, backend, "NULL", "NULL", TileBits::Null);
        for val in ["NO", "YES"] {
            fuzz_one!(ctx, "SPI2_EN", val, [], [(global_opt "SPI2_EN", val)]);
            fuzz_one!(ctx, "BRAMMASK", val, [], [(global_opt "BRAMMASK", val)]);
        }

        // TODO
    }
}

pub fn collect_fuzzers(ctx: &mut CollectorCtx, skip_io: bool, devdata_only: bool) {
    let ExpandedDevice::Virtex2(edev) = ctx.edev else {
        unreachable!()
    };
    let (int_tiles, cnr_tidx, int_tidx, reg_tidx) = if edev.grid.kind.is_virtex2() {
        (&["INT.CNR"], &[0, 1][..], 2, 3)
    } else {
        (&["INT.CLB"], &[0][..], 1, 2)
    };
    let int_tidx = &[int_tidx][..];
    let reg_tidx = &[reg_tidx][..];

    let (ll, ul, lr, ur) = match edev.grid.kind {
        prjcombine_virtex2::grid::GridKind::Virtex2 => ("LL.V2", "UL.V2", "LR.V2", "UR.V2"),
        prjcombine_virtex2::grid::GridKind::Virtex2P
        | prjcombine_virtex2::grid::GridKind::Virtex2PX => ("LL.V2P", "UL.V2P", "LR.V2P", "UR.V2P"),
        prjcombine_virtex2::grid::GridKind::Spartan3 => ("LL.S3", "UL.S3", "LR.S3", "UR.S3"),
        prjcombine_virtex2::grid::GridKind::FpgaCore => ("LL.FC", "UL.FC", "LR.FC", "UR.FC"),
        prjcombine_virtex2::grid::GridKind::Spartan3E => ("LL.S3E", "UL.S3E", "LR.S3E", "UR.S3E"),
        prjcombine_virtex2::grid::GridKind::Spartan3A
        | prjcombine_virtex2::grid::GridKind::Spartan3ADsp => {
            ("LL.S3A", "UL.S3A", "LR.S3A", "UR.S3A")
        }
    };

    let get_split_diff = |ctx: &mut CollectorCtx, tile, bel, attr, val| {
        let diff = ctx.state.get_diff(tile, bel, attr, val);
        let mut diffs = diff.split_tiles(&[cnr_tidx, reg_tidx]);
        let diff_reg = diffs.pop().unwrap();
        let diff_cnr = diffs.pop().unwrap();
        (diff_cnr, diff_reg)
    };
    let get_split_bool = |ctx: &mut CollectorCtx, tile, bel, attr, val0, val1| {
        let (d0_cnr, d0_reg) = get_split_diff(ctx, tile, bel, attr, val0);
        let (d1_cnr, d1_reg) = get_split_diff(ctx, tile, bel, attr, val1);
        let (item_cnr, def_cnr) = xlat_bool_default(d0_cnr, d1_cnr);
        let (item_reg, def_reg) = xlat_bool_default(d0_reg, d1_reg);
        assert_eq!(def_cnr, def_reg);
        (item_cnr, item_reg, def_cnr)
    };

    if devdata_only {
        let tile = ll;
        let bel = "MISC";
        if !edev.grid.kind.is_virtex2() {
            if !edev.grid.kind.is_spartan3a() {
                let sendmax = ctx.collect_enum_bool_default(tile, bel, "VGG_SENDMAX", "NO", "YES");
                ctx.insert_device_data("MISC:VGG_SENDMAX_DEFAULT", [sendmax]);
                let (_, vgg0) = ctx.extract_enum_bool_default(tile, bel, "SEND_VGG0", "0", "1");
                let (_, vgg1) = ctx.extract_enum_bool_default(tile, bel, "SEND_VGG1", "0", "1");
                let (_, vgg2) = ctx.extract_enum_bool_default(tile, bel, "SEND_VGG2", "0", "1");
                let (_, vgg3) = ctx.extract_enum_bool_default(tile, bel, "SEND_VGG3", "0", "1");
                ctx.insert_device_data("MISC:SEND_VGG_DEFAULT", [vgg0, vgg1, vgg2, vgg3]);
            } else {
                let (_, _, def) = get_split_bool(ctx, tile, bel, "VGG_SENDMAX", "NO", "YES");
                ctx.insert_device_data("MISC:VGG_SENDMAX_DEFAULT", [def]);
                let (_, _, vgg0) = get_split_bool(ctx, tile, bel, "SEND_VGG0", "0", "1");
                let (_, _, vgg1) = get_split_bool(ctx, tile, bel, "SEND_VGG1", "0", "1");
                let (_, _, vgg2) = get_split_bool(ctx, tile, bel, "SEND_VGG2", "0", "1");
                let (_, _, vgg3) = get_split_bool(ctx, tile, bel, "SEND_VGG3", "0", "1");
                ctx.insert_device_data("MISC:SEND_VGG_DEFAULT", [vgg0, vgg1, vgg2, vgg3]);
            }
        }
        if edev.grid.kind.is_virtex2() {
            let diff = ctx.state.get_diff(tile, bel, "FREEZE_DCI", "1");
            let diff = diff.filter_tiles(&[4]);
            let mut freeze_dci_nops = 0;
            for (bit, val) in diff.bits {
                assert!(val);
                freeze_dci_nops |= 1 << bit.bit;
            }
            ctx.insert_device_data("FREEZE_DCI_NOPS", freeze_dci_nops);

            let is_double_grestore =
                ctx.empty_bs.die[DieId::from_idx(0)].regs[Reg::FakeDoubleGrestore] == Some(1);
            ctx.insert_device_data("DOUBLE_GRESTORE", BitVec::repeat(is_double_grestore, 1));
        }

        return;
    }

    if edev.grid.kind == GridKind::Spartan3 {
        for tile in [ll, ul, lr, ur] {
            for bel in ["DCIRESET0", "DCIRESET1"] {
                let diff = ctx.state.get_diff(tile, bel, "PRESENT", "1");
                ctx.tiledb.insert(tile, bel, "ENABLE", xlat_bit(diff));
            }
        }
    }

    // LL
    let tile = ll;
    let bel = "MISC";
    if edev.grid.kind.is_virtex2() {
        ctx.collect_enum_bool(tile, bel, "DISABLEBANDGAP", "NO", "YES");
        ctx.collect_enum_bool_wide(tile, bel, "RAISEVGG", "NO", "YES");
        let item = xlat_bitvec(vec![
            ctx.state.get_diff(tile, bel, "ZCLK_N2", "1"),
            ctx.state.get_diff(tile, bel, "ZCLK_N4", "1"),
            ctx.state.get_diff(tile, bel, "ZCLK_N8", "1"),
            ctx.state.get_diff(tile, bel, "ZCLK_N16", "1"),
            ctx.state.get_diff(tile, bel, "ZCLK_N32", "1"),
        ]);
        ctx.tiledb.insert(tile, bel, "ZCLK_DIV2", item);
        let item = xlat_bitvec(vec![
            ctx.state.get_diff(tile, bel, "IBCLK_N2", "1"),
            ctx.state.get_diff(tile, bel, "IBCLK_N4", "1"),
            ctx.state.get_diff(tile, bel, "IBCLK_N8", "1"),
            ctx.state.get_diff(tile, bel, "IBCLK_N16", "1"),
            ctx.state.get_diff(tile, bel, "IBCLK_N32", "1"),
        ]);
        ctx.tiledb.insert(tile, bel, "BCLK_DIV2", item);
        for attr in [
            "ZCLK_N2",
            "ZCLK_N4",
            "ZCLK_N8",
            "ZCLK_N16",
            "ZCLK_N32",
            "IBCLK_N2",
            "IBCLK_N4",
            "IBCLK_N8",
            "IBCLK_N16",
            "IBCLK_N32",
        ] {
            ctx.state.get_diff(tile, bel, attr, "0").assert_empty();
        }
        if edev.grid.kind.is_virtex2p() {
            ctx.collect_enum_bool(tile, bel, "DISABLEVGGGENERATION", "NO", "YES");
        }
    } else {
        if !edev.grid.kind.is_spartan3a() {
            let sendmax = ctx.collect_enum_bool_default(tile, bel, "VGG_SENDMAX", "NO", "YES");
            ctx.insert_device_data("MISC:VGG_SENDMAX_DEFAULT", [sendmax]);
            assert!(!ctx.collect_enum_bool_default(tile, bel, "VGG_ENABLE_OFFCHIP", "NO", "YES"));
            let (item0, vgg0) = ctx.extract_enum_bool_default(tile, bel, "SEND_VGG0", "0", "1");
            let (item1, vgg1) = ctx.extract_enum_bool_default(tile, bel, "SEND_VGG1", "0", "1");
            let (item2, vgg2) = ctx.extract_enum_bool_default(tile, bel, "SEND_VGG2", "0", "1");
            let (item3, vgg3) = ctx.extract_enum_bool_default(tile, bel, "SEND_VGG3", "0", "1");
            ctx.insert_device_data("MISC:SEND_VGG_DEFAULT", [vgg0, vgg1, vgg2, vgg3]);
            let item = concat_bitvec([item0, item1, item2, item3]);
            ctx.tiledb.insert(tile, bel, "SEND_VGG", item);
        } else {
            ctx.state
                .get_diff(tile, bel, "VGG_ENABLE_OFFCHIP", "NO")
                .assert_empty();
            let (diff_cnr, diff_reg) = get_split_diff(ctx, tile, bel, "VGG_ENABLE_OFFCHIP", "YES");
            ctx.tiledb
                .insert(tile, bel, "VGG_ENABLE_OFFCHIP", xlat_bit(diff_cnr));
            ctx.tiledb.insert(
                "REG.COR1.S3A",
                bel,
                "VGG_ENABLE_OFFCHIP",
                xlat_bit(diff_reg),
            );

            let (item_cnr, item_reg, def) =
                get_split_bool(ctx, tile, bel, "VGG_SENDMAX", "NO", "YES");
            ctx.tiledb.insert(tile, bel, "VGG_SENDMAX", item_cnr);
            ctx.tiledb
                .insert("REG.COR1.S3A", bel, "VGG_SENDMAX", item_reg);
            ctx.insert_device_data("MISC:VGG_SENDMAX_DEFAULT", [def]);
            let (i0_cnr, i0_reg, vgg0) = get_split_bool(ctx, tile, bel, "SEND_VGG0", "0", "1");
            let (i1_cnr, i1_reg, vgg1) = get_split_bool(ctx, tile, bel, "SEND_VGG1", "0", "1");
            let (i2_cnr, i2_reg, vgg2) = get_split_bool(ctx, tile, bel, "SEND_VGG2", "0", "1");
            let (i3_cnr, i3_reg, vgg3) = get_split_bool(ctx, tile, bel, "SEND_VGG3", "0", "1");
            ctx.insert_device_data("MISC:SEND_VGG_DEFAULT", [vgg0, vgg1, vgg2, vgg3]);
            let item = concat_bitvec([i0_cnr, i1_cnr, i2_cnr, i3_cnr]);
            ctx.tiledb.insert(tile, bel, "SEND_VGG", item);
            let item = concat_bitvec([i0_reg, i1_reg, i2_reg, i3_reg]);
            ctx.tiledb.insert("REG.COR1.S3A", bel, "SEND_VGG", item);
        }
    }
    if edev.grid.kind == GridKind::Spartan3 {
        let item = xlat_bitvec(vec![
            ctx.state.get_diff(tile, bel, "IDCI_OSC_SEL0", "1"),
            ctx.state.get_diff(tile, bel, "IDCI_OSC_SEL1", "1"),
            ctx.state.get_diff(tile, bel, "IDCI_OSC_SEL2", "1"),
        ]);
        ctx.tiledb.insert(tile, bel, "DCI_OSC_SEL", item);
        for attr in ["IDCI_OSC_SEL0", "IDCI_OSC_SEL1", "IDCI_OSC_SEL2"] {
            ctx.state.get_diff(tile, bel, attr, "0").assert_empty();
        }
        ctx.collect_enum_bool(tile, bel, "GATE_GHIGH", "NO", "YES");
    }
    if edev.grid.kind.is_spartan3ea() {
        ctx.collect_enum(
            tile,
            bel,
            "TEMPSENSOR",
            &["NONE", "PGATE", "CGATE", "BG", "THERM"],
        );
    }
    if edev.grid.kind.is_spartan3a() {
        ctx.collect_enum(tile, bel, "CCLK2PIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
        ctx.collect_enum(tile, bel, "MOSI2PIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
    } else if edev.grid.kind != GridKind::Spartan3E && edev.grid.kind != GridKind::FpgaCore {
        ctx.collect_enum(tile, bel, "M0PIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
        ctx.collect_enum(tile, bel, "M1PIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
        ctx.collect_enum(tile, bel, "M2PIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
    }
    if edev.grid.kind.is_virtex2() {
        let diff = ctx.state.get_diff(tile, bel, "FREEZE_DCI", "1");
        let diff = diff.filter_tiles(&[4]);
        let mut freeze_dci_nops = 0;
        for (bit, val) in diff.bits {
            assert!(val);
            freeze_dci_nops |= 1 << bit.bit;
        }
        ctx.insert_device_data("FREEZE_DCI_NOPS", freeze_dci_nops);
    }

    // UL
    let tile = ul;
    let bel = "MISC";
    if edev.grid.kind != GridKind::FpgaCore {
        ctx.collect_enum(tile, bel, "PROGPIN", &["PULLUP", "PULLNONE"]);
        ctx.collect_enum(tile, bel, "TDIPIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
    }
    if edev.grid.kind.is_spartan3a() {
        ctx.collect_enum(tile, bel, "TMSPIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
    }
    if !edev.grid.kind.is_spartan3ea() && edev.grid.kind != GridKind::FpgaCore {
        ctx.collect_enum(tile, bel, "HSWAPENPIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
    }
    if !edev.grid.kind.is_virtex2() {
        ctx.collect_enum_bool(tile, bel, "TEST_LL", "NO", "YES");
    } else {
        ctx.state
            .get_diff(tile, bel, "TEST_LL", "NO")
            .assert_empty();
        let diff = ctx.state.get_diff(tile, bel, "TEST_LL", "YES");
        let mut diffs = diff.split_tiles(&[&[0, 1], &[2, 3]]);
        let diff_ur = diffs.pop().unwrap();
        let diff_ul = diffs.pop().unwrap();
        ctx.tiledb.insert(tile, bel, "TEST_LL", xlat_bit(diff_ul));
        ctx.tiledb.insert(ur, bel, "TEST_LL", xlat_bit(diff_ur));
    }

    ctx.state
        .get_diff(tile, "PMV", "PRESENT", "1")
        .assert_empty();
    if edev.grid.kind.is_spartan3a() {
        ctx.state
            .get_diff(tile, "DNA_PORT", "PRESENT", "1")
            .assert_empty();
    }

    // LR
    let tile = lr;
    let bel = "MISC";
    if edev.grid.kind != GridKind::FpgaCore {
        ctx.collect_enum(tile, bel, "DONEPIN", &["PULLUP", "PULLNONE"]);
    }
    if !edev.grid.kind.is_spartan3a() && edev.grid.kind != GridKind::FpgaCore {
        ctx.collect_enum(tile, bel, "CCLKPIN", &["PULLUP", "PULLNONE"]);
    }
    if edev.grid.kind.is_virtex2() {
        ctx.collect_enum(tile, bel, "POWERDOWNPIN", &["PULLUP", "PULLNONE"]);
    }
    if edev.grid.kind == GridKind::FpgaCore {
        let mut bits = vec![];
        let mut inverts = bitvec![];
        for attr in ["ABUFF0", "ABUFF1", "ABUFF2", "ABUFF3"] {
            let item = ctx.extract_enum_bool(tile, bel, attr, "0", "1");
            bits.extend(item.bits);
            let TileItemKind::BitVec { invert } = item.kind else {
                unreachable!()
            };
            inverts.extend(invert);
        }
        ctx.tiledb.insert(
            tile,
            bel,
            "ABUFF",
            TileItem {
                bits,
                kind: TileItemKind::BitVec { invert: inverts },
            },
        );
    }
    let bel = "STARTUP";
    ctx.state.get_diff(tile, bel, "PRESENT", "1").assert_empty();
    let item = ctx.extract_enum_bool(tile, bel, "CLKINV", "CLK", "CLK_B");
    ctx.insert_int_inv(int_tiles, tile, bel, "CLK", xlat_item_tile(item, int_tidx));
    let d0 = ctx.state.get_diff(tile, bel, "GTSINV", "GTS");
    let d1 = ctx.state.get_diff(tile, bel, "GTSINV", "GTS_B");
    let (d0, d1, dc_gts) = Diff::split(d0, d1);
    let item = if edev.grid.kind.is_virtex2() {
        // caution: invert
        xlat_bool(d1, d0)
    } else {
        xlat_bool(d0, d1)
    };
    ctx.insert_int_inv(int_tiles, tile, bel, "GTS", xlat_item_tile(item, int_tidx));
    let d0 = ctx.state.get_diff(tile, bel, "GSRINV", "GSR");
    let d1 = ctx.state.get_diff(tile, bel, "GSRINV", "GSR_B");
    let (d0, d1, dc_gsr) = Diff::split(d0, d1);
    let item = if edev.grid.kind.is_virtex2() {
        // caution: invert
        xlat_bool(d1, d0)
    } else {
        xlat_bool(d0, d1)
    };
    ctx.insert_int_inv(int_tiles, tile, bel, "GSR", xlat_item_tile(item, int_tidx));
    assert_eq!(dc_gts, dc_gsr);
    ctx.tiledb
        .insert(tile, bel, "GTS_GSR_ENABLE", xlat_bit(dc_gts));
    ctx.collect_enum_bool(tile, bel, "GTS_SYNC", "NO", "YES");
    ctx.collect_enum_bool(tile, bel, "GSR_SYNC", "NO", "YES");
    if edev.grid.kind.is_virtex2() {
        ctx.collect_enum_bool(tile, bel, "GWE_SYNC", "NO", "YES");
    }
    let bel = "CAPTURE";
    ctx.state.get_diff(tile, bel, "PRESENT", "1").assert_empty();
    let item = ctx.extract_enum_bool(tile, bel, "CLKINV", "CLK", "CLK_B");
    ctx.insert_int_inv(int_tiles, tile, bel, "CLK", xlat_item_tile(item, int_tidx));
    let item = if edev.grid.kind.is_virtex2() {
        // caution: inverted
        ctx.extract_enum_bool(tile, bel, "CAPINV", "CAP_B", "CAP")
    } else {
        ctx.extract_enum_bool(tile, bel, "CAPINV", "CAP", "CAP_B")
    };
    ctx.insert_int_inv(int_tiles, tile, bel, "CAP", xlat_item_tile(item, int_tidx));
    let bel = "ICAP";
    if edev.grid.kind != GridKind::Spartan3E {
        let item = ctx.extract_enum_bool(tile, bel, "CLKINV", "CLK", "CLK_B");
        ctx.insert_int_inv(int_tiles, tile, bel, "CLK", xlat_item_tile(item, int_tidx));
        let item = if edev.grid.kind.is_virtex2() {
            ctx.extract_enum_bool(tile, bel, "CEINV", "CE", "CE_B")
        } else {
            // caution: inverted
            ctx.extract_enum_bool(tile, bel, "CEINV", "CE_B", "CE")
        };
        ctx.insert_int_inv(int_tiles, tile, bel, "CE", xlat_item_tile(item, int_tidx));
        let item = if edev.grid.kind.is_virtex2() {
            ctx.extract_enum_bool(tile, bel, "WRITEINV", "WRITE", "WRITE_B")
        } else {
            // caution: inverted
            ctx.extract_enum_bool(tile, bel, "WRITEINV", "WRITE_B", "WRITE")
        };
        ctx.insert_int_inv(
            int_tiles,
            tile,
            bel,
            "WRITE",
            xlat_item_tile(item, int_tidx),
        );
        let diff = ctx.state.get_diff(tile, bel, "PRESENT", "1");
        let item = xlat_bit(diff);
        if edev.grid.kind.is_spartan3a() {
            let item = xlat_item_tile(item, reg_tidx);
            ctx.tiledb.insert("REG.CTL.S3A", "ICAP", "ENABLE", item);
        } else {
            ctx.tiledb.insert(tile, bel, "ENABLE", item);
        }
    } else {
        ctx.state
            .get_diff(tile, bel, "CLKINV", "CLK")
            .assert_empty();
        ctx.state
            .get_diff(tile, bel, "CLKINV", "CLK_B")
            .assert_empty();
        ctx.state.get_diff(tile, bel, "CEINV", "CE").assert_empty();
        ctx.state
            .get_diff(tile, bel, "CEINV", "CE_B")
            .assert_empty();
        ctx.state
            .get_diff(tile, bel, "WRITEINV", "WRITE")
            .assert_empty();
        ctx.state
            .get_diff(tile, bel, "WRITEINV", "WRITE_B")
            .assert_empty();
        ctx.state.get_diff(tile, bel, "PRESENT", "1").assert_empty();
    }
    if edev.grid.kind.is_spartan3a() {
        let bel = "SPI_ACCESS";
        let mut diffs = ctx
            .state
            .get_diff(tile, bel, "PRESENT", "1")
            .split_tiles(&[cnr_tidx, int_tidx]);
        let mut diff_int = diffs.pop().unwrap();
        let diff_cnr = diffs.pop().unwrap();
        diff_int.discard_bits(&ctx.item_int_inv(int_tiles, tile, bel, "MOSI"));
        diff_int.assert_empty();
        ctx.tiledb.insert(tile, bel, "ENABLE", xlat_bit(diff_cnr));
    }

    // UR
    let tile = ur;
    let bel = "MISC";
    if edev.grid.kind != GridKind::FpgaCore {
        ctx.collect_enum(tile, bel, "TCKPIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
        ctx.collect_enum(tile, bel, "TDOPIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
        if !edev.grid.kind.is_spartan3a() {
            ctx.collect_enum(tile, bel, "TMSPIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
        } else {
            ctx.collect_enum(tile, bel, "MISO2PIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
            ctx.collect_enum(tile, bel, "CSO2PIN", &["PULLDOWN", "PULLUP", "PULLNONE"]);
        }
    }
    let bel = "BSCAN";
    ctx.state.get_diff(tile, bel, "PRESENT", "1").assert_empty();
    ctx.collect_bitvec(tile, bel, "USERID", "");
    let diff = ctx.state.get_diff(tile, bel, "TDO1", "1");
    assert_eq!(diff, ctx.state.get_diff(tile, bel, "TDO2", "1"));
    let mut bits: Vec<_> = diff.bits.into_iter().collect();
    bits.sort();
    ctx.tiledb.insert(
        tile,
        bel,
        "TDO_ENABLE",
        xlat_bitvec(
            bits.into_iter()
                .map(|(k, v)| Diff {
                    bits: [(k, v)].into_iter().collect(),
                })
                .collect(),
        ),
    );

    if edev.grid.kind.is_virtex2p() {
        let bel = "JTAGPPC";
        let diff = ctx.state.get_diff(tile, bel, "PRESENT", "1");
        ctx.tiledb.insert(tile, bel, "ENABLE", xlat_bit(diff));
    }

    if edev.grid.kind == GridKind::FpgaCore {
        for tile in ["LL.FC", "UL.FC", "LR.FC", "UR.FC"] {
            let bel = "MISC";
            ctx.collect_bit(tile, bel, "MISR_CLOCK", "GCLK0");
            ctx.collect_enum_bool(tile, bel, "MISR_RESET", "NO", "YES");
        }
        // could be verified, but meh; they just route given GCLK to CLK3 of every corner tile.
        ctx.state.get_diff("CNR", "MISC", "MISR_CLOCK", "GCLK0");
        ctx.state.get_diff("GCLKH", "GCLKH", "MISR_CLOCK", "GCLK0");
        ctx.state
            .get_diff("GCLKVM.S3", "GCLKVM", "MISR_CLOCK", "GCLK0");
    }

    // I/O bank misc control
    if !skip_io && edev.grid.kind != GridKind::FpgaCore {
        if !edev.grid.kind.is_spartan3ea() {
            for (tile, bel) in [
                (ul, "DCI0"),
                (ul, "DCI1"),
                (ur, "DCI1"),
                (ur, "DCI0"),
                (lr, "DCI0"),
                (lr, "DCI1"),
                (ll, "DCI1"),
                (ll, "DCI0"),
            ] {
                // LVDS
                let mut vals = vec![];
                for std in get_iostds(edev, false) {
                    if std.diff != DiffKind::True {
                        continue;
                    }
                    let diff = ctx.state.get_diff(tile, bel, "LVDSBIAS", std.name);
                    vals.push((
                        std.name,
                        diff.filter_tiles(if edev.grid.kind.is_virtex2() {
                            &[0, 1][..]
                        } else {
                            &[0][..]
                        }),
                    ));
                }
                vals.push(("OFF", Diff::default()));
                let prefix = match edev.grid.kind {
                    GridKind::Virtex2 => "IOSTD:V2:LVDSBIAS",
                    GridKind::Virtex2P | GridKind::Virtex2PX => "IOSTD:V2P:LVDSBIAS",
                    GridKind::Spartan3 => "IOSTD:S3:LVDSBIAS",
                    _ => unreachable!(),
                };

                let item = if edev.grid.kind == GridKind::Spartan3 {
                    xlat_bitvec(
                        (0..13)
                            .rev()
                            .map(|i| {
                                ctx.state
                                    .get_diff(tile, bel, format!("LVDSBIAS_OPT{i}"), "1")
                            })
                            .collect(),
                    )
                } else {
                    TileItem::from_bitvec(
                        match bel {
                            "DCI0" => vec![
                                TileBit::new(0, 3, 48),
                                TileBit::new(0, 2, 48),
                                TileBit::new(0, 3, 47),
                                TileBit::new(0, 2, 47),
                                TileBit::new(0, 3, 46),
                                TileBit::new(0, 2, 46),
                                TileBit::new(0, 3, 45),
                                TileBit::new(0, 2, 45),
                                TileBit::new(0, 3, 44),
                            ],
                            "DCI1" => vec![
                                TileBit::new(1, 12, 8),
                                TileBit::new(1, 12, 6),
                                TileBit::new(1, 12, 7),
                                TileBit::new(1, 12, 10),
                                TileBit::new(1, 12, 11),
                                TileBit::new(1, 12, 9),
                                TileBit::new(1, 13, 9),
                                TileBit::new(1, 13, 11),
                                TileBit::new(1, 13, 7),
                            ],
                            _ => unreachable!(),
                        },
                        false,
                    )
                };
                let base = BitVec::repeat(false, item.bits.len());
                for (name, diff) in vals {
                    let val = extract_bitvec_val(&item, &base, diff);
                    ctx.tiledb.insert_misc_data(format!("{prefix}:{name}"), val)
                }
                ctx.tiledb.insert(tile, bel, "LVDSBIAS", item);

                // DCI
                let diff_fdh = !ctx.state.get_diff(tile, bel, "FORCE_DONE_HIGH", "#OFF");
                if edev.grid.kind.is_virtex2() {
                    let diff = ctx
                        .state
                        .get_diff(tile, bel, "DCI_OUT", "1")
                        .filter_tiles(&[0, 1]);
                    let diff_p = ctx.state.get_diff(tile, bel, "PRESENT", "1");
                    let diff_t = ctx.state.get_diff(tile, bel, "PRESENT", "TEST");
                    assert_eq!(diff_p, diff.combine(&diff_fdh));
                    ctx.tiledb.insert(tile, bel, "ENABLE", xlat_bit(diff));
                    let diff_t = diff_t.combine(&!diff_p);
                    ctx.tiledb
                        .insert(tile, bel, "TEST_ENABLE", xlat_bit(diff_t));
                } else {
                    let diff_ar = ctx
                        .state
                        .get_diff(tile, bel, "DCI_OUT", "ASREQUIRED")
                        .filter_tiles(&[0]);
                    let diff_c = ctx
                        .state
                        .get_diff(tile, bel, "DCI_OUT", "CONTINUOUS")
                        .filter_tiles(&[0]);
                    let diff_q = ctx
                        .state
                        .get_diff(tile, bel, "DCI_OUT", "QUIET")
                        .filter_tiles(&[0]);
                    let diff_p = ctx.state.get_diff(tile, bel, "PRESENT", "1");
                    assert_eq!(diff_c, diff_ar);
                    let diff_q = diff_q.combine(&!&diff_c);
                    let diff_p = diff_p.combine(&!&diff_c).combine(&!&diff_fdh);
                    ctx.tiledb.insert(tile, bel, "ENABLE", xlat_bit(diff_c));
                    ctx.tiledb.insert(tile, bel, "QUIET", xlat_bit(diff_q));
                    ctx.tiledb
                        .insert(tile, bel, "TEST_ENABLE", xlat_bit(diff_p));
                }
                ctx.tiledb
                    .insert(tile, bel, "FORCE_DONE_HIGH", xlat_bit(diff_fdh));

                // DCI TERM stuff
                let (pmask_term_vcc, pmask_term_split, nmask_term_split) =
                    if edev.grid.kind == GridKind::Spartan3 {
                        let frame = if tile == ll {
                            match bel {
                                "DCI0" => 1,
                                "DCI1" => 0,
                                _ => unreachable!(),
                            }
                        } else {
                            match bel {
                                "DCI0" => 0,
                                "DCI1" => 1,
                                _ => unreachable!(),
                            }
                        };
                        (
                            TileItem::from_bitvec(
                                vec![
                                    TileBit::new(0, frame, 51),
                                    TileBit::new(0, frame, 52),
                                    TileBit::new(0, frame, 53),
                                    TileBit::new(0, frame, 54),
                                ],
                                false,
                            ),
                            TileItem::from_bitvec(
                                vec![
                                    TileBit::new(0, frame, 56),
                                    TileBit::new(0, frame, 57),
                                    TileBit::new(0, frame, 58),
                                    TileBit::new(0, frame, 59),
                                ],
                                false,
                            ),
                            TileItem::from_bitvec(
                                vec![
                                    TileBit::new(0, frame, 46),
                                    TileBit::new(0, frame, 47),
                                    TileBit::new(0, frame, 48),
                                    TileBit::new(0, frame, 49),
                                ],
                                false,
                            ),
                        )
                    } else {
                        (
                            TileItem::from_bitvec(
                                match bel {
                                    "DCI0" => vec![
                                        TileBit::new(0, 3, 36),
                                        TileBit::new(0, 2, 36),
                                        TileBit::new(0, 3, 35),
                                        TileBit::new(0, 2, 35),
                                        TileBit::new(0, 3, 34),
                                    ],
                                    "DCI1" => vec![
                                        TileBit::new(1, 8, 8),
                                        TileBit::new(1, 8, 6),
                                        TileBit::new(1, 8, 7),
                                        TileBit::new(1, 8, 11),
                                        TileBit::new(1, 8, 10),
                                    ],
                                    _ => unreachable!(),
                                },
                                false,
                            ),
                            TileItem::from_bitvec(
                                match bel {
                                    "DCI0" => vec![
                                        TileBit::new(0, 2, 34),
                                        TileBit::new(0, 3, 33),
                                        TileBit::new(0, 2, 33),
                                        TileBit::new(0, 3, 32),
                                        TileBit::new(0, 2, 32),
                                    ],
                                    "DCI1" => vec![
                                        TileBit::new(1, 8, 9),
                                        TileBit::new(1, 9, 9),
                                        TileBit::new(1, 9, 11),
                                        TileBit::new(1, 9, 7),
                                        TileBit::new(1, 9, 10),
                                    ],
                                    _ => unreachable!(),
                                },
                                false,
                            ),
                            TileItem::from_bitvec(
                                match bel {
                                    "DCI0" => vec![
                                        TileBit::new(0, 2, 39),
                                        TileBit::new(0, 3, 38),
                                        TileBit::new(0, 2, 38),
                                        TileBit::new(0, 3, 37),
                                        TileBit::new(0, 2, 37),
                                    ],
                                    "DCI1" => vec![
                                        TileBit::new(1, 11, 11),
                                        TileBit::new(1, 11, 7),
                                        TileBit::new(1, 11, 10),
                                        TileBit::new(1, 11, 8),
                                        TileBit::new(1, 11, 6),
                                    ],
                                    _ => unreachable!(),
                                },
                                false,
                            ),
                        )
                    };
                let item_en = ctx.tiledb.item(tile, bel, "ENABLE").clone();
                let prefix = match edev.grid.kind {
                    GridKind::Virtex2 => "IOSTD:V2",
                    GridKind::Virtex2P | GridKind::Virtex2PX => "IOSTD:V2P",
                    GridKind::Spartan3 => "IOSTD:S3",
                    _ => unreachable!(),
                };
                for std in get_iostds(edev, false) {
                    if std.name.starts_with("DIFF_") {
                        continue;
                    }
                    match std.dci {
                        DciKind::None | DciKind::Output | DciKind::OutputHalf => (),
                        DciKind::InputVcc | DciKind::BiVcc => {
                            let mut diff = ctx
                                .state
                                .get_diff(tile, bel, "DCI_TERM", std.name)
                                .filter_tiles(if edev.grid.kind.is_virtex2() {
                                    &[0, 1][..]
                                } else {
                                    &[0][..]
                                });
                            diff.apply_bit_diff(&item_en, true, false);
                            let val = extract_bitvec_val_part(
                                &pmask_term_vcc,
                                &BitVec::repeat(false, pmask_term_vcc.bits.len()),
                                &mut diff,
                            );
                            ctx.tiledb.insert_misc_data(
                                format!("{prefix}:PMASK_TERM_VCC:{stdname}", stdname = std.name),
                                val,
                            );
                            diff.assert_empty();
                        }
                        DciKind::InputSplit | DciKind::BiSplit => {
                            if std.diff == DiffKind::True {
                                ctx.tiledb.insert_misc_data(
                                    format!(
                                        "{prefix}:PMASK_TERM_SPLIT:{stdname}",
                                        stdname = std.name
                                    ),
                                    BitVec::repeat(false, pmask_term_split.bits.len()),
                                );
                                ctx.tiledb.insert_misc_data(
                                    format!(
                                        "{prefix}:NMASK_TERM_SPLIT:{stdname}",
                                        stdname = std.name
                                    ),
                                    BitVec::repeat(false, nmask_term_split.bits.len()),
                                );
                            } else {
                                let mut diff = ctx
                                    .state
                                    .get_diff(tile, bel, "DCI_TERM", std.name)
                                    .filter_tiles(if edev.grid.kind.is_virtex2() {
                                        &[0, 1][..]
                                    } else {
                                        &[0][..]
                                    });
                                diff.apply_bit_diff(&item_en, true, false);
                                let val = extract_bitvec_val_part(
                                    &pmask_term_split,
                                    &BitVec::repeat(false, pmask_term_split.bits.len()),
                                    &mut diff,
                                );
                                ctx.tiledb.insert_misc_data(
                                    format!(
                                        "{prefix}:PMASK_TERM_SPLIT:{stdname}",
                                        stdname = std.name
                                    ),
                                    val,
                                );
                                let val = extract_bitvec_val_part(
                                    &nmask_term_split,
                                    &BitVec::repeat(false, nmask_term_split.bits.len()),
                                    &mut diff,
                                );
                                ctx.tiledb.insert_misc_data(
                                    format!(
                                        "{prefix}:NMASK_TERM_SPLIT:{stdname}",
                                        stdname = std.name
                                    ),
                                    val,
                                );
                                diff.assert_empty();
                            }
                        }
                        _ => unreachable!(),
                    }
                }
                ctx.tiledb.insert_misc_data(
                    format!("{prefix}:PMASK_TERM_VCC:OFF"),
                    BitVec::repeat(false, pmask_term_vcc.bits.len()),
                );
                ctx.tiledb.insert_misc_data(
                    format!("{prefix}:PMASK_TERM_SPLIT:OFF"),
                    BitVec::repeat(false, pmask_term_split.bits.len()),
                );
                ctx.tiledb.insert_misc_data(
                    format!("{prefix}:NMASK_TERM_SPLIT:OFF"),
                    BitVec::repeat(false, nmask_term_split.bits.len()),
                );

                ctx.tiledb
                    .insert(tile, bel, "PMASK_TERM_VCC", pmask_term_vcc);
                ctx.tiledb
                    .insert(tile, bel, "PMASK_TERM_SPLIT", pmask_term_split);
                ctx.tiledb
                    .insert(tile, bel, "NMASK_TERM_SPLIT", nmask_term_split);
            }

            if edev.grid.kind == GridKind::Spartan3 {
                for tile in [ll, ul, lr, ur] {
                    let item = xlat_enum(vec![
                        ("DCI0", ctx.state.get_diff(tile, "DCI0", "SELECT", "1")),
                        ("DCI1", ctx.state.get_diff(tile, "DCI1", "SELECT", "1")),
                    ]);
                    ctx.tiledb.insert(tile, "MISC", "DCI_TEST_MUX", item);
                }
            }
            if edev.grid.kind.is_virtex2p()
                && !ctx.device.name.ends_with("2vp4")
                && !ctx.device.name.ends_with("2vp7")
            {
                ctx.state
                    .get_diff(ll, "MISC", "DCIUPDATEMODE", "ASREQUIRED")
                    .assert_empty();
                ctx.state
                    .get_diff(ll, "MISC", "DCIUPDATEMODE", "CONTINUOUS")
                    .assert_empty();
                let diff = ctx.state.get_diff(ll, "MISC", "DCIUPDATEMODE", "QUIET");
                let diff0 = diff.filter_tiles(&[8, 0]);
                let diff1 = diff.filter_tiles(&[8, 1]);
                let diff2 = diff.filter_tiles(&[2]);
                let diff3 = diff.filter_tiles(&[3]);
                let diff4 = diff.filter_tiles(&[8, 4]);
                let diff5 = diff.filter_tiles(&[8, 5]);
                let diff6 = diff.filter_tiles(&[6]);
                let diff7 = diff.filter_tiles(&[7]);
                ctx.tiledb.insert(ul, "DCI1", "QUIET", xlat_bit(diff0));
                ctx.tiledb.insert(ur, "DCI1", "QUIET", xlat_bit(diff1));
                ctx.tiledb.insert(ur, "DCI0", "QUIET", xlat_bit(diff2));
                ctx.tiledb.insert(lr, "DCI0", "QUIET", xlat_bit(diff3));
                ctx.tiledb.insert(lr, "DCI1", "QUIET", xlat_bit(diff4));
                ctx.tiledb.insert(ll, "DCI1", "QUIET", xlat_bit(diff5));
                ctx.tiledb.insert(ll, "DCI0", "QUIET", xlat_bit(diff6));
                ctx.tiledb.insert(ul, "DCI0", "QUIET", xlat_bit(diff7));
            }

            let tile = ll;
            let bel = "DCI0";
            let mut diff = ctx
                .state
                .get_diff(tile, bel, "DCI_OUT_ALONE", "1")
                .filter_tiles(if edev.grid.kind.is_virtex2() {
                    &[0, 1][..]
                } else {
                    &[0][..]
                });
            diff.apply_bit_diff(ctx.tiledb.item(tile, bel, "ENABLE"), true, false);
            if edev.grid.dci_io_alt.contains_key(&5) {
                let bel = "DCI1";
                let mut alt_diff = ctx
                    .state
                    .get_diff(tile, bel, "DCI_OUT_ALONE", "1")
                    .filter_tiles(if edev.grid.kind.is_virtex2() {
                        &[0, 1][..]
                    } else {
                        &[0][..]
                    });
                alt_diff.apply_bit_diff(ctx.tiledb.item(tile, bel, "ENABLE"), true, false);
                alt_diff = alt_diff.combine(&!&diff);
                ctx.tiledb
                    .insert(tile, "MISC", "DCI_ALTVR", xlat_bit(alt_diff));
            }
            if edev.grid.kind.is_virtex2() {
                diff.apply_bitvec_diff(
                    ctx.tiledb.item(tile, "MISC", "ZCLK_DIV2"),
                    &bitvec![0, 0, 0, 1, 0],
                    &BitVec::repeat(false, 5),
                );
            }
            ctx.tiledb
                .insert(tile, "MISC", "DCI_CLK_ENABLE", xlat_bit(diff));
        } else {
            let banks = if edev.grid.kind == GridKind::Spartan3E {
                vec![
                    (
                        ul,
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 0, 44),
                                TileBit::new(0, 0, 39),
                                TileBit::new(0, 0, 38),
                                TileBit::new(0, 0, 37),
                                TileBit::new(0, 0, 36),
                                TileBit::new(0, 0, 27),
                                TileBit::new(0, 0, 26),
                                TileBit::new(0, 0, 25),
                                TileBit::new(0, 0, 24),
                                TileBit::new(0, 0, 23),
                                TileBit::new(0, 0, 22),
                            ],
                            false,
                        ),
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 0, 45),
                                TileBit::new(0, 0, 43),
                                TileBit::new(0, 0, 42),
                                TileBit::new(0, 0, 41),
                                TileBit::new(0, 0, 40),
                                TileBit::new(0, 0, 35),
                                TileBit::new(0, 0, 34),
                                TileBit::new(0, 0, 33),
                                TileBit::new(0, 0, 32),
                                TileBit::new(0, 0, 29),
                                TileBit::new(0, 0, 28),
                            ],
                            false,
                        ),
                    ),
                    (
                        ur,
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 10),
                                TileBit::new(0, 1, 48),
                                TileBit::new(0, 1, 47),
                                TileBit::new(0, 1, 46),
                                TileBit::new(0, 1, 45),
                                TileBit::new(0, 1, 38),
                                TileBit::new(0, 1, 37),
                                TileBit::new(0, 1, 36),
                                TileBit::new(0, 1, 35),
                                TileBit::new(0, 1, 34),
                                TileBit::new(0, 1, 33),
                            ],
                            false,
                        ),
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 11),
                                TileBit::new(0, 1, 9),
                                TileBit::new(0, 1, 51),
                                TileBit::new(0, 1, 50),
                                TileBit::new(0, 1, 49),
                                TileBit::new(0, 1, 44),
                                TileBit::new(0, 1, 43),
                                TileBit::new(0, 1, 42),
                                TileBit::new(0, 1, 41),
                                TileBit::new(0, 1, 40),
                                TileBit::new(0, 1, 39),
                            ],
                            false,
                        ),
                    ),
                    (
                        lr,
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 12),
                                TileBit::new(0, 1, 7),
                                TileBit::new(0, 1, 36),
                                TileBit::new(0, 1, 35),
                                TileBit::new(0, 1, 34),
                                TileBit::new(0, 1, 27),
                                TileBit::new(0, 1, 26),
                                TileBit::new(0, 1, 25),
                                TileBit::new(0, 1, 24),
                                TileBit::new(0, 1, 23),
                                TileBit::new(0, 1, 22),
                            ],
                            false,
                        ),
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 13),
                                TileBit::new(0, 1, 11),
                                TileBit::new(0, 1, 10),
                                TileBit::new(0, 1, 9),
                                TileBit::new(0, 1, 8),
                                TileBit::new(0, 1, 33),
                                TileBit::new(0, 1, 32),
                                TileBit::new(0, 1, 31),
                                TileBit::new(0, 1, 30),
                                TileBit::new(0, 1, 29),
                                TileBit::new(0, 1, 28),
                            ],
                            false,
                        ),
                    ),
                    (
                        ll,
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 31),
                                TileBit::new(0, 1, 26),
                                TileBit::new(0, 1, 25),
                                TileBit::new(0, 1, 24),
                                TileBit::new(0, 1, 23),
                                TileBit::new(0, 1, 38),
                                TileBit::new(0, 1, 37),
                                TileBit::new(0, 1, 36),
                                TileBit::new(0, 1, 35),
                                TileBit::new(0, 1, 34),
                                TileBit::new(0, 1, 33),
                            ],
                            false,
                        ),
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 32),
                                TileBit::new(0, 1, 30),
                                TileBit::new(0, 1, 29),
                                TileBit::new(0, 1, 28),
                                TileBit::new(0, 1, 27),
                                TileBit::new(0, 1, 22),
                                TileBit::new(0, 1, 43),
                                TileBit::new(0, 1, 42),
                                TileBit::new(0, 1, 41),
                                TileBit::new(0, 1, 40),
                                TileBit::new(0, 1, 39),
                            ],
                            false,
                        ),
                    ),
                ]
            } else {
                vec![
                    (
                        ul,
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 62),
                                TileBit::new(0, 1, 60),
                                TileBit::new(0, 1, 55),
                                TileBit::new(0, 1, 54),
                                TileBit::new(0, 1, 53),
                                TileBit::new(0, 1, 52),
                                TileBit::new(0, 1, 45),
                                TileBit::new(0, 1, 44),
                                TileBit::new(0, 1, 43),
                                TileBit::new(0, 1, 42),
                                TileBit::new(0, 1, 41),
                                TileBit::new(0, 1, 40),
                            ],
                            false,
                        ),
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 63),
                                TileBit::new(0, 1, 61),
                                TileBit::new(0, 1, 59),
                                TileBit::new(0, 1, 58),
                                TileBit::new(0, 1, 57),
                                TileBit::new(0, 1, 56),
                                TileBit::new(0, 1, 51),
                                TileBit::new(0, 1, 50),
                                TileBit::new(0, 1, 49),
                                TileBit::new(0, 1, 48),
                                TileBit::new(0, 1, 47),
                                TileBit::new(0, 1, 46),
                            ],
                            false,
                        ),
                    ),
                    (
                        ll,
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 32),
                                TileBit::new(0, 0, 27),
                                TileBit::new(0, 0, 31),
                                TileBit::new(0, 1, 30),
                                TileBit::new(0, 1, 36),
                                TileBit::new(0, 1, 28),
                                TileBit::new(0, 0, 10),
                                TileBit::new(0, 1, 11),
                                TileBit::new(0, 1, 34),
                                TileBit::new(0, 1, 33),
                                TileBit::new(0, 1, 10),
                                TileBit::new(0, 0, 9),
                            ],
                            false,
                        ),
                        TileItem::from_bitvec(
                            vec![
                                TileBit::new(0, 1, 27),
                                TileBit::new(0, 0, 28),
                                TileBit::new(0, 0, 26),
                                TileBit::new(0, 1, 26),
                                TileBit::new(0, 1, 62),
                                TileBit::new(0, 1, 63),
                                TileBit::new(0, 0, 30),
                                TileBit::new(0, 1, 9),
                                TileBit::new(0, 1, 35),
                                TileBit::new(0, 0, 29),
                                TileBit::new(0, 0, 62),
                                TileBit::new(0, 0, 6),
                            ],
                            false,
                        ),
                    ),
                ]
            };
            for (tile, lvdsbias_0, lvdsbias_1) in banks {
                let bel = "BANK";
                let prefix = if edev.grid.kind == GridKind::Spartan3E {
                    "IOSTD:S3E:LVDSBIAS"
                } else {
                    "IOSTD:S3A.TB:LVDSBIAS"
                };
                let kind = edev.egrid.db.get_node(tile);
                let (_, col, row, _) = edev.egrid.node_index[kind][0];
                let btile = edev.btile_lrterm(col, row);
                let base: BitVec = lvdsbias_0
                    .bits
                    .iter()
                    .map(|bit| {
                        ctx.empty_bs
                            .get_bit(btile.xlat_pos_fwd((bit.frame, bit.bit)))
                    })
                    .collect();

                for std in get_iostds(edev, false) {
                    if std.diff != DiffKind::True {
                        continue;
                    }
                    if std.name != "LVDS_25" || edev.grid.kind.is_spartan3a() {
                        let diff_0 = ctx
                            .state
                            .get_diff(tile, bel, "LVDSBIAS_0", std.name)
                            .filter_tiles(&[0]);
                        let val_0 = extract_bitvec_val(&lvdsbias_0, &base, diff_0);
                        ctx.tiledb
                            .insert_misc_data(format!("{prefix}:{sn}", sn = std.name), val_0)
                    }
                    let diff_1 = ctx
                        .state
                        .get_diff(tile, bel, "LVDSBIAS_1", std.name)
                        .filter_tiles(&[0]);
                    let val_1 = extract_bitvec_val(&lvdsbias_1, &base, diff_1);
                    ctx.tiledb
                        .insert_misc_data(format!("{prefix}:{sn}", sn = std.name), val_1)
                }
                ctx.tiledb.insert_misc_data(format!("{prefix}:OFF"), base);
                ctx.tiledb.insert(tile, bel, "LVDSBIAS_0", lvdsbias_0);
                ctx.tiledb.insert(tile, bel, "LVDSBIAS_1", lvdsbias_1);
            }
        }

        if edev.grid.kind.is_spartan3ea() {
            for (tile, btile) in [
                (
                    ll,
                    edev.btile_lrterm(edev.grid.col_left(), edev.grid.row_bot()),
                ),
                (
                    ul,
                    edev.btile_lrterm(edev.grid.col_left(), edev.grid.row_top()),
                ),
                (
                    lr,
                    edev.btile_lrterm(edev.grid.col_right(), edev.grid.row_bot()),
                ),
                (
                    ur,
                    edev.btile_lrterm(edev.grid.col_right(), edev.grid.row_top()),
                ),
            ] {
                let bel = "MISC";
                let mut diff = Diff::default();
                let BitTile::Main(_, _, width, _, height, _) = btile else {
                    unreachable!()
                };
                for tframe in 0..width {
                    for tbit in 0..height {
                        let bit = btile.xlat_pos_fwd((tframe, tbit));
                        if ctx.empty_bs.get_bit(bit) {
                            diff.bits.insert(
                                TileBit {
                                    tile: 0,
                                    frame: tframe,
                                    bit: tbit,
                                },
                                true,
                            );
                        }
                    }
                }
                if tile == ll {
                    for attr in ["SEND_VGG", "VGG_SENDMAX"] {
                        diff.discard_bits(ctx.tiledb.item(tile, bel, attr));
                    }
                }
                if edev.grid.kind == GridKind::Spartan3E {
                    for attr in ["LVDSBIAS_0", "LVDSBIAS_1"] {
                        diff.discard_bits(ctx.tiledb.item(tile, "BANK", attr));
                    }
                }
                if !diff.bits.is_empty() {
                    ctx.tiledb
                        .insert(tile, bel, "UNK_ALWAYS_SET", xlat_bit_wide(diff));
                }
            }
        }
    }

    // config regs
    if !edev.grid.kind.is_spartan3a() {
        let tile = if edev.grid.kind.is_virtex2() {
            "REG.COR"
        } else if edev.grid.kind == GridKind::Spartan3 {
            "REG.COR.S3"
        } else if edev.grid.kind == GridKind::FpgaCore {
            "REG.COR.FC"
        } else {
            "REG.COR.S3E"
        };
        let bel = "STARTUP";
        ctx.collect_enum(
            tile,
            bel,
            "GWE_CYCLE",
            &["1", "2", "3", "4", "5", "6", "DONE", "KEEP"],
        );
        ctx.collect_enum(
            tile,
            bel,
            "GTS_CYCLE",
            &["1", "2", "3", "4", "5", "6", "DONE", "KEEP"],
        );
        ctx.collect_enum(
            tile,
            bel,
            "DONE_CYCLE",
            &["1", "2", "3", "4", "5", "6", "KEEP"],
        );
        if edev.grid.kind != GridKind::FpgaCore {
            ctx.collect_enum(
                tile,
                bel,
                "LCK_CYCLE",
                &["0", "1", "2", "3", "4", "5", "6", "NOWAIT"],
            );
        }
        if edev.grid.kind != GridKind::Spartan3E && edev.grid.kind != GridKind::FpgaCore {
            ctx.collect_enum(
                tile,
                bel,
                "MATCH_CYCLE",
                &["0", "1", "2", "3", "4", "5", "6", "NOWAIT"],
            );
        }
        ctx.collect_enum(tile, bel, "STARTUPCLK", &["CCLK", "USERCLK", "JTAGCLK"]);
        if edev.grid.kind == GridKind::Spartan3E {
            ctx.collect_bit(tile, bel, "MULTIBOOT_ENABLE", "1");
        }
        let vals = if edev.grid.kind.is_virtex2() {
            &[
                "4", "5", "7", "8", "9", "10", "13", "15", "20", "26", "30", "34", "41", "51",
                "55", "60", "130",
            ][..]
        } else if !edev.grid.kind.is_spartan3ea() {
            &["3", "6", "12", "25", "50", "100"][..]
        } else {
            &["1", "3", "6", "12", "25", "50"][..]
        };
        ctx.collect_enum_ocd(tile, bel, "CONFIG_RATE", vals, OcdMode::BitOrder);
        if !edev.grid.kind.is_virtex2() {
            ctx.collect_enum(tile, bel, "BUSCLK_FREQ", &["25", "50", "100", "200"]);
        }
        ctx.collect_enum_bool(tile, bel, "DRIVE_DONE", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "DONE_PIPE", "NO", "YES");
        if edev.grid.kind != GridKind::FpgaCore {
            ctx.collect_enum_bool(tile, bel, "DCM_SHUTDOWN", "DISABLE", "ENABLE");
        }
        if edev.grid.kind.is_virtex2() {
            ctx.collect_enum_bool(tile, bel, "POWERDOWN_STATUS", "DISABLE", "ENABLE");
            ctx.state
                .get_diff(tile, bel, "DCI_SHUTDOWN", "ENABLE")
                .assert_empty();
            ctx.state
                .get_diff(tile, bel, "DCI_SHUTDOWN", "DISABLE")
                .assert_empty();
        }
        ctx.collect_enum_bool(tile, bel, "CRC", "DISABLE", "ENABLE");
        if matches!(edev.grid.kind, GridKind::Spartan3 | GridKind::FpgaCore) {
            ctx.collect_enum(tile, bel, "VRDSEL", &["100", "95", "90", "80"]);
        } else if edev.grid.kind == GridKind::Spartan3E {
            // ??? 70 == 75?
            let d70 = ctx.state.get_diff(tile, bel, "VRDSEL", "70");
            let d75 = ctx.state.get_diff(tile, bel, "VRDSEL", "75");
            let d80 = ctx.state.get_diff(tile, bel, "VRDSEL", "80");
            let d90 = ctx.state.get_diff(tile, bel, "VRDSEL", "90");
            assert_eq!(d70, d75);
            ctx.tiledb.insert(
                tile,
                bel,
                "VRDSEL",
                xlat_enum_ocd(
                    vec![("70_75", d70), ("80", d80), ("90", d90)],
                    OcdMode::BitOrder,
                ),
            );
        }

        let bel = "CAPTURE";
        let item = ctx.extract_bit(tile, bel, "ONESHOT_ATTR", "ONE_SHOT");
        ctx.tiledb.insert(tile, bel, "ONESHOT", item);

        let tile = if edev.grid.kind.is_virtex2() {
            "REG.CTL"
        } else {
            "REG.CTL.S3"
        };
        let bel = "MISC";
        ctx.collect_enum_bool(tile, bel, "GTS_USR_B", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "VGG_TEST", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "BCLK_TEST", "NO", "YES");
        ctx.collect_enum(tile, bel, "SECURITY", &["NONE", "LEVEL1", "LEVEL2"]);
        // these are too much trouble to deal with the normal way.
        ctx.tiledb.insert(
            tile,
            bel,
            "PERSIST",
            TileItem::from_bit(TileBit::new(0, 0, 3), false),
        );
    } else {
        let tile = "REG.COR1.S3A";
        let bel = "STARTUP";
        ctx.collect_enum(tile, bel, "STARTUPCLK", &["CCLK", "USERCLK", "JTAGCLK"]);
        ctx.collect_enum_bool(tile, bel, "DRIVE_DONE", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "DONE_PIPE", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "DRIVE_AWAKE", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "CRC", "DISABLE", "ENABLE");
        ctx.collect_bitvec(tile, bel, "VRDSEL", "");

        let tile = "REG.COR2.S3A";
        ctx.collect_enum(
            tile,
            bel,
            "GWE_CYCLE",
            &["1", "2", "3", "4", "5", "6", "DONE", "KEEP"],
        );
        ctx.collect_enum(
            tile,
            bel,
            "GTS_CYCLE",
            &["1", "2", "3", "4", "5", "6", "DONE", "KEEP"],
        );
        ctx.collect_enum(tile, bel, "DONE_CYCLE", &["1", "2", "3", "4", "5", "6"]);
        ctx.collect_enum(
            tile,
            bel,
            "LCK_CYCLE",
            &["1", "2", "3", "4", "5", "6", "NOWAIT"],
        );
        ctx.collect_enum_bool(tile, "CAPTURE", "ONESHOT", "FALSE", "TRUE");
        ctx.collect_enum_bool(tile, bel, "BPI_DIV8", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "RESET_ON_ERR", "NO", "YES");
        ctx.collect_enum_bool(tile, "ICAP", "BYPASS", "NO", "YES");

        let tile = "REG.CTL.S3A";
        let bel = "MISC";
        ctx.collect_enum_bool(tile, bel, "GTS_USR_B", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "VGG_TEST", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "MULTIBOOT_ENABLE", "NO", "YES");
        ctx.collect_enum(
            tile,
            bel,
            "SECURITY",
            &["NONE", "LEVEL1", "LEVEL2", "LEVEL3"],
        );
        // too much trouble to deal with in normal ways.
        ctx.tiledb.insert(
            tile,
            bel,
            "PERSIST",
            TileItem::from_bit(TileBit::new(0, 0, 3), false),
        );

        let tile = "REG.CCLK_FREQ";
        let bel = "STARTUP";
        let mut item = ctx.extract_enum_ocd(
            tile,
            bel,
            "CONFIG_RATE",
            &[
                "6", "1", "3", "7", "8", "10", "12", "13", "17", "22", "25", "27", "33", "44",
                "50", "100",
            ],
            OcdMode::BitOrder,
        );
        // a little fixup.
        assert_eq!(item.bits.len(), 9);
        assert_eq!(item.bits[8], TileBit::new(0, 0, 8));
        item.bits.push(TileBit::new(0, 0, 9));
        let TileItemKind::Enum { ref mut values } = item.kind else {
            unreachable!()
        };
        for val in values.values_mut() {
            val.push(false);
        }
        ctx.tiledb.insert(tile, bel, "CONFIG_RATE", item);
        ctx.collect_enum_int(tile, bel, "CCLK_DLY", 0..4, 0);
        ctx.collect_enum_int(tile, bel, "CCLK_SEP", 0..4, 0);
        ctx.collect_enum_int(tile, bel, "CLK_SWITCH_OPT", 0..4, 0);

        let tile = "REG.HC_OPT";
        let bel = "MISC";
        ctx.collect_enum_bool(tile, bel, "BRAM_SKIP", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "TWO_ROUND", "NO", "YES");
        ctx.collect_enum_int(tile, bel, "HC_CYCLE", 1..16, 0);

        let tile = "REG.POWERDOWN";
        let bel = "MISC";
        ctx.collect_enum(tile, bel, "SW_CLK", &["STARTUPCLK", "INTERNALCLK"]);
        ctx.collect_enum_bool(tile, bel, "EN_SUSPEND", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "EN_PORB", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "EN_SW_GSR", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "SUSPEND_FILTER", "NO", "YES");
        ctx.collect_enum_int(tile, bel, "WAKE_DELAY1", 1..8, 0);
        ctx.collect_enum_int(tile, bel, "WAKE_DELAY2", 1..32, 0);

        let tile = "REG.PU_GWE";
        ctx.collect_bitvec(tile, bel, "SW_GWE_CYCLE", "");

        let tile = "REG.PU_GTS";
        ctx.collect_bitvec(tile, bel, "SW_GTS_CYCLE", "");

        let tile = "REG.MODE";
        let bel = "MISC";
        ctx.collect_bitvec(tile, bel, "BOOTVSEL", "");
        ctx.collect_bitvec(tile, bel, "NEXT_CONFIG_BOOT_MODE", "");
        ctx.collect_enum_bool(tile, bel, "NEXT_CONFIG_NEW_MODE", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "TESTMODE_EN", "NO", "YES");

        let tile = "REG.GENERAL";
        ctx.collect_bitvec(tile, bel, "NEXT_CONFIG_ADDR", "");

        let tile = "REG.SEU_OPT";
        let bel = "MISC";
        ctx.collect_enum_bool(tile, bel, "GLUTMASK", "NO", "YES");
        ctx.collect_enum_bool(tile, bel, "POST_CRC_KEEP", "NO", "YES");

        // too much effort to include in the automatic fuzzer
        ctx.tiledb.insert(
            tile,
            bel,
            "POST_CRC_EN",
            TileItem::from_bit(TileBit::new(0, 0, 0), false),
        );

        let mut item = ctx.extract_enum_ocd(
            tile,
            bel,
            "POST_CRC_FREQ",
            &[
                "6", "1", "3", "7", "8", "10", "12", "13", "17", "22", "25", "27", "33", "44",
                "50", "100",
            ],
            OcdMode::BitOrder,
        );
        // a little fixup.
        assert_eq!(item.bits.len(), 9);
        assert_eq!(item.bits[8], TileBit::new(0, 0, 12));
        item.bits.push(TileBit::new(0, 0, 13));
        let TileItemKind::Enum { ref mut values } = item.kind else {
            unreachable!()
        };
        for val in values.values_mut() {
            val.push(false);
        }
        ctx.tiledb.insert(tile, bel, "POST_CRC_FREQ", item);

        // TODO
    }

    if edev.grid.kind.is_virtex2() {
        let is_double_grestore =
            ctx.empty_bs.die[DieId::from_idx(0)].regs[Reg::FakeDoubleGrestore] == Some(1);
        ctx.insert_device_data("DOUBLE_GRESTORE", BitVec::repeat(is_double_grestore, 1));
    }
}
