// Seed: 3575090716
module module_0;
  integer id_1, id_2;
  assign id_1 = 1;
  assign id_1 = 1'b0 - 1;
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input logic id_2,
    input supply1 id_3,
    input logic id_4,
    input supply0 id_5
    , id_7
);
  assign id_0 = 1;
  always_ff
    if (1)
      if (1'b0)
        if (id_2) id_7 = id_7.id_4;
        else #1;
      else if (id_7)
        assert (id_2) begin
          id_7 <= 1;
          id_7 <= id_2;
        end
  if (1'b0 - id_3) module_0();
  assign id_0 = ~1;
endmodule : id_8
