{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715340350862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715340350862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 13:25:50 2024 " "Processing started: Fri May 10 13:25:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715340350862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715340350862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715340350862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1715340351073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidad/dd2/bloque_final/hito-3/hdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /universidad/dd2/bloque_final/hito-3/hdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-estructural " "Found design unit 1: top-estructural" {  } { { "../HDL/top.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359266 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../HDL/top.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715340359266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidad/dd2/bloque_final/hito-3/hdl/procesador_posicion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /universidad/dd2/bloque_final/hito-3/hdl/procesador_posicion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesador_posicion-rtl " "Found design unit 1: procesador_posicion-rtl" {  } { { "../HDL/procesador_posicion.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/procesador_posicion.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359267 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesador_posicion " "Found entity 1: procesador_posicion" {  } { { "../HDL/procesador_posicion.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/procesador_posicion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715340359267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidad/dd2/bloque_final/hito-3/hdl/offset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /universidad/dd2/bloque_final/hito-3/hdl/offset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 offset-rtl " "Found design unit 1: offset-rtl" {  } { { "../HDL/offset.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/offset.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359268 ""} { "Info" "ISGN_ENTITY_NAME" "1 offset " "Found entity 1: offset" {  } { { "../HDL/offset.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/offset.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715340359268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidad/dd2/bloque_final/hito-3/hdl/master_spi_4_hilos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /universidad/dd2/bloque_final/hito-3/hdl/master_spi_4_hilos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_spi_4_hilos-rtl " "Found design unit 1: master_spi_4_hilos-rtl" {  } { { "../HDL/master_spi_4_hilos.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/master_spi_4_hilos.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359269 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_spi_4_hilos " "Found entity 1: master_spi_4_hilos" {  } { { "../HDL/master_spi_4_hilos.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/master_spi_4_hilos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715340359269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidad/dd2/bloque_final/hito-3/hdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /universidad/dd2/bloque_final/hito-3/hdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-rtl " "Found design unit 1: leds-rtl" {  } { { "../HDL/leds.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/leds.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359270 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "../HDL/leds.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/leds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715340359270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidad/dd2/bloque_final/hito-3/hdl/controlador_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /universidad/dd2/bloque_final/hito-3/hdl/controlador_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_spi-rtl " "Found design unit 1: controlador_spi-rtl" {  } { { "../HDL/controlador_spi.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/controlador_spi.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359271 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_spi " "Found entity 1: controlador_spi" {  } { { "../HDL/controlador_spi.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/controlador_spi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715340359271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715340359271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715340359297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "master_spi_4_hilos master_spi_4_hilos:U0 A:rtl " "Elaborating entity \"master_spi_4_hilos\" using architecture \"A:rtl\" for hierarchy \"master_spi_4_hilos:U0\"" {  } { { "../HDL/top.vhd" "U0" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/top.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715340359298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlador_spi controlador_spi:U1 A:rtl " "Elaborating entity \"controlador_spi\" using architecture \"A:rtl\" for hierarchy \"controlador_spi:U1\"" {  } { { "../HDL/top.vhd" "U1" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/top.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715340359299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "offset offset:U2 A:rtl " "Elaborating entity \"offset\" using architecture \"A:rtl\" for hierarchy \"offset:U2\"" {  } { { "../HDL/top.vhd" "U2" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/top.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715340359300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "procesador_posicion procesador_posicion:U3 A:rtl " "Elaborating entity \"procesador_posicion\" using architecture \"A:rtl\" for hierarchy \"procesador_posicion:U3\"" {  } { { "../HDL/top.vhd" "U3" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/top.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715340359301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "primera_medida procesador_posicion.vhd(31) " "Verilog HDL or VHDL warning at procesador_posicion.vhd(31): object \"primera_medida\" assigned a value but never read" {  } { { "../HDL/procesador_posicion.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/procesador_posicion.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715340359302 "|top|procesador_posicion:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "leds leds:U4 A:rtl " "Elaborating entity \"leds\" using architecture \"A:rtl\" for hierarchy \"leds:U4\"" {  } { { "../HDL/top.vhd" "U4" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/top.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715340359302 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../HDL/master_spi_4_hilos.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/master_spi_4_hilos.vhd" 17 -1 0 } } { "../HDL/master_spi_4_hilos.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/master_spi_4_hilos.vhd" 18 -1 0 } } { "../HDL/master_spi_4_hilos.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/master_spi_4_hilos.vhd" 67 -1 0 } } { "../HDL/controlador_spi.vhd" "" { Text "D:/Universidad/DD2/Bloque_Final/Hito-3/HDL/controlador_spi.vhd" 130 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715340359781 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715340359781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715340359883 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715340360141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715340360289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715340360289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "425 " "Implemented 425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715340360373 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715340360373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "411 " "Implemented 411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715340360373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715340360373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715340360420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 13:26:00 2024 " "Processing ended: Fri May 10 13:26:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715340360420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715340360420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715340360420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715340360420 ""}
