// Seed: 2688219154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1._id_3 = 0;
  inout wire id_2;
  inout wire id_1;
  logic id_14 = 1, id_15;
endmodule
module module_1 #(
    parameter id_11 = 32'd93,
    parameter id_3  = 32'd56,
    parameter id_4  = 32'd11,
    parameter id_6  = 32'd42
) (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    output wor _id_3,
    input supply1 _id_4,
    input supply0 id_5,
    output supply1 _id_6,
    output tri0 id_7,
    input tri0 id_8
);
  wire id_10;
  logic [id_6 : id_4] _id_11, id_12;
  logic [id_3 : id_3] id_13;
  logic id_14;
  logic [id_11 : id_4] id_15;
  ;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_12,
      id_12,
      id_14,
      id_12,
      id_10,
      id_12,
      id_13,
      id_10,
      id_10,
      id_15,
      id_14
  );
  parameter id_16 = 1 == 1;
  wire id_17, id_18, id_19;
endmodule
