
---------- Begin Simulation Statistics ----------
final_tick                                 1160006400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190818                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   330833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.20                       # Real time elapsed on the host
host_tick_rate                               95084284                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2327920                       # Number of instructions simulated
sim_ops                                       4036076                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001160                       # Number of seconds simulated
sim_ticks                                  1160006400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               456020                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22963                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            478452                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             262360                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          456020                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           193660                       # Number of indirect misses.
system.cpu.branchPred.lookups                  515946                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16994                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10862                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2539528                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2195358                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23023                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     379049                       # Number of branches committed
system.cpu.commit.bw_lim_events                669534                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          855834                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2327920                       # Number of instructions committed
system.cpu.commit.committedOps                4036076                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2517179                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.603412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.718031                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1167280     46.37%     46.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       240609      9.56%     55.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       201937      8.02%     63.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       237819      9.45%     73.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       669534     26.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2517179                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15220                       # Number of function calls committed.
system.cpu.commit.int_insts                   3981901                       # Number of committed integer instructions.
system.cpu.commit.loads                        528100                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20174      0.50%      0.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3206735     79.45%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9467      0.23%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      0.94%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.07%     81.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.15%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.28%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.30%     81.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.16%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          509062     12.61%     94.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         180797      4.48%     99.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.47%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4036076                       # Class of committed instruction
system.cpu.commit.refs                         720966                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2327920                       # Number of Instructions Simulated
system.cpu.committedOps                       4036076                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.245755                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.245755                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8155                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34374                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50302                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4678                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1061033                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5095004                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   325800                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1240087                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23092                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                100376                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      608175                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1778                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      212188                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.fetch.Branches                      515946                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    281308                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2359195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4255                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3066585                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           479                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   46184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.177911                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             367526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             279354                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.057437                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2750388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.948759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.924203                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1288329     46.84%     46.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    85405      3.11%     49.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    70941      2.58%     52.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    90295      3.28%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1215418     44.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2750388                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117761                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64640                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    241298800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    241298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    241298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    241298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    241298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    241298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     10239600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     10239200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       547600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       547600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       547200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       547200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4370000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4477200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4327200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     83491200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     83448000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     83409200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     83478800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1821892000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26934                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   407467                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.568209                       # Inst execution rate
system.cpu.iew.exec_refs                       822197                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     212177                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  681307                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                639102                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                921                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               577                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               222339                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4891859                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                610020                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32489                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4547834                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3329                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7793                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23092                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13953                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            45405                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       111000                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29472                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        18925                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8009                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6439295                       # num instructions consuming a value
system.cpu.iew.wb_count                       4526652                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563705                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3629866                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.560905                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4533051                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7074897                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3927179                       # number of integer regfile writes
system.cpu.ipc                               0.802726                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.802726                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25593      0.56%      0.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3619478     79.02%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9496      0.21%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41701      0.91%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4234      0.09%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1240      0.03%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6748      0.15%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14640      0.32%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13603      0.30%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7009      0.15%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2014      0.04%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               595222     13.00%     94.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              201331      4.40%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24598      0.54%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13419      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4580326                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88479                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              178191                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85270                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127776                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4466254                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11749332                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4441382                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5619935                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4890764                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4580326                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1095                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          855772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16486                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            363                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1286365                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2750388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.665338                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.652677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1172828     42.64%     42.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              220758      8.03%     50.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              341964     12.43%     63.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              383712     13.95%     77.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              631126     22.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2750388                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.579413                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      281386                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           316                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             18882                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10363                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               639102                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              222339                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1683137                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2900017                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  837100                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5586243                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              144                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  63788                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   381977                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18210                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4518                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12996982                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5024580                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6933895                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1274826                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  91290                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23092                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                214094                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1347629                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151273                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7994527                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19299                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                870                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    248007                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            919                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6739555                       # The number of ROB reads
system.cpu.rob.rob_writes                    10017932                       # The number of ROB writes
system.cpu.timesIdled                            1485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38386                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              435                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          925                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            925                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              123                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23270                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12179                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1353                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8223                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1515                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12179                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       963008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       963008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  963008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13694                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11517599                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29717901                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17577                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4200                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24007                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1259                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2256                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2256                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17577                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7599                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50618                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58217                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1283904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1451392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10915                       # Total snoops (count)
system.l2bus.snoopTraffic                       86720                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30746                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014441                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119301                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30302     98.56%     98.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      444      1.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30746                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20657199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19096213                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3142800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1160006400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       278012                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           278012                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       278012                       # number of overall hits
system.cpu.icache.overall_hits::total          278012                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3295                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3295                       # number of overall misses
system.cpu.icache.overall_misses::total          3295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165556800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165556800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165556800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165556800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       281307                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       281307                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       281307                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       281307                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011713                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011713                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011713                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011713                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50244.855842                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50244.855842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50244.855842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50244.855842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          676                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          676                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          676                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          676                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2619                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2619                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2619                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2619                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132813600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132813600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132813600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132813600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009310                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009310                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009310                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009310                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50711.569301                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50711.569301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50711.569301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50711.569301                       # average overall mshr miss latency
system.cpu.icache.replacements                   2363                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       278012                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          278012                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3295                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165556800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165556800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       281307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       281307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011713                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011713                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50244.855842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50244.855842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          676                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          676                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2619                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2619                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132813600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132813600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50711.569301                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50711.569301                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.627550                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              221618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2363                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             93.786712                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.627550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            565233                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           565233                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       719657                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           719657                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       719657                       # number of overall hits
system.cpu.dcache.overall_hits::total          719657                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35115                       # number of overall misses
system.cpu.dcache.overall_misses::total         35115                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1703293997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1703293997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1703293997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1703293997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       754772                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       754772                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       754772                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       754772                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046524                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046524                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046524                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046524                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48506.165371                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48506.165371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48506.165371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48506.165371                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29830                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               782                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.145780                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1794                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2847                       # number of writebacks
system.cpu.dcache.writebacks::total              2847                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22398                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22398                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17214                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    589817997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    589817997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    589817997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247934462                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    837752459                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022807                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46380.278132                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46380.278132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46380.278132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55133.302646                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48666.925700                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16190                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       529073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          529073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1585839200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1585839200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       561900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       561900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48308.989551                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48308.989551                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22366                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22366                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10461                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475207200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475207200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45426.555779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45426.555779                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       190584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         190584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    117454797                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    117454797                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       192872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       192872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011863                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011863                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51335.138549                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51335.138549                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114610797                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114610797                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50802.658245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50802.658245                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4497                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4497                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247934462                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247934462                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55133.302646                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55133.302646                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.824999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              639275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.485794                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   741.077866                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   237.747133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.723709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.232175                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          301                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          723                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.293945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.706055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1526758                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1526758                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             803                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4947                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1085                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6835                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            803                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4947                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1085                       # number of overall hits
system.l2cache.overall_hits::total               6835                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1814                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7770                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3412                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12996                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1814                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7770                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3412                       # number of overall misses
system.l2cache.overall_misses::total            12996                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122900800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    532685200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    236218923                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    891804923                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122900800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    532685200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    236218923                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    891804923                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2617                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12717                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4497                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19831                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2617                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12717                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4497                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19831                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.693160                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610993                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.758728                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655338                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.693160                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610993                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.758728                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655338                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67751.267916                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68556.653797                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69231.806272                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68621.492998                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67751.267916                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68556.653797                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69231.806272                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68621.492998                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1353                       # number of writebacks
system.l2cache.writebacks::total                 1353                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           44                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             53                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           44                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            53                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1814                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7761                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3368                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12943                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1814                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7761                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3368                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          751                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13694                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108388800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    470332800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    207481767                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786203367                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108388800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    470332800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    207481767                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     44214055                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    830417422                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.693160                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.610285                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.748944                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.652665                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.693160                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.610285                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.748944                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.690535                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59751.267916                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60602.087360                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61603.850059                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60743.519045                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59751.267916                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60602.087360                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61603.850059                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58873.575233                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60640.968453                       # average overall mshr miss latency
system.l2cache.replacements                      9654                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2847                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2847                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2847                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2847                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          358                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          358                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          751                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          751                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     44214055                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     44214055                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58873.575233                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58873.575233                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          738                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              738                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1518                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1518                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    105612400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    105612400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2256                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2256                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.672872                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.672872                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69573.386034                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69573.386034                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1515                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1515                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     93434400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     93434400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.671543                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.671543                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61672.871287                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61672.871287                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          803                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4209                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1085                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6097                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1814                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6252                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11478                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122900800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    427072800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    236218923                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    786192523                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2617                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10461                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4497                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17575                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.693160                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.597648                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.758728                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.653087                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67751.267916                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68309.788868                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69231.806272                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68495.602283                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           50                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1814                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6246                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3368                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11428                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108388800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376898400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    207481767                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    692768967                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.693160                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597075                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.748944                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.650242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59751.267916                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60342.363112                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61603.850059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60620.315628                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3729.194059                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26675                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9654                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.763103                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.906541                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   327.099391                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2337.940820                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   894.745334                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   155.501974                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003395                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.079858                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.570786                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218444                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037964                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910448                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1242                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2854                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          200                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1026                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2498                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.303223                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.696777                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320758                       # Number of tag accesses
system.l2cache.tags.data_accesses              320758                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1160006400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          496704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       215552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        48064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              876416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86592                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86592                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1814                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7761                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3368                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          751                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13694                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1353                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1353                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          100082206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          428190741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    185819664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     41434254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              755526866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     100082206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         100082206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74647864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74647864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74647864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         100082206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         428190741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    185819664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     41434254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             830174730                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1339979600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1370129                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                  2345740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.95                       # Real time elapsed on the host
host_tick_rate                               92159251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2675556                       # Number of instructions simulated
sim_ops                                       4580846                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000180                       # Number of seconds simulated
sim_ticks                                   179973200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                88018                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14911                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            180612                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              51091                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           88018                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            36927                       # Number of indirect misses.
system.cpu.branchPred.lookups                  182121                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     634                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1547                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    607103                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   245608                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             14911                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      92677                       # Number of branches committed
system.cpu.commit.bw_lim_events                 92531                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          296230                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               347636                       # Number of instructions committed
system.cpu.commit.committedOps                 544770                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       368014                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.480297                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.632190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       158104     42.96%     42.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        68686     18.66%     61.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        40119     10.90%     72.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8574      2.33%     74.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        92531     25.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       368014                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       9608                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                    544573                       # Number of committed integer instructions.
system.cpu.commit.loads                         72711                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           58      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           458022     84.08%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.01%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.01%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           72595     13.33%     97.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4438      0.81%     98.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.02%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         9288      1.70%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            544770                       # Class of committed instruction
system.cpu.commit.refs                          86437                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      347636                       # Number of Instructions Simulated
system.cpu.committedOps                        544770                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.294265                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.294265                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          156                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          156                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            48                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                116086                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 990089                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    62049                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    231020                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14913                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 23975                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       74067                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       14519                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      182121                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     64001                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        363866                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2865                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         711847                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   29826                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.404774                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              69264                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              51725                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.582118                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             448043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.452811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.841217                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   152831     34.11%     34.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1314      0.29%     34.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28179      6.29%     40.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    21583      4.82%     45.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   244136     54.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               448043                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      9885                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      392                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     41812000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     41812400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     41812400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     41812400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     41812400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     41812400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      9296000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      9292800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      9290400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      9294000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      288187200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18400                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   111655                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.562382                       # Inst execution rate
system.cpu.iew.exec_refs                        88583                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      14519                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   66266                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                114495                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               645                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                17605                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              841000                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 74064                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18703                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                702967                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 14054                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14913                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14142                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               70                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        41784                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3880                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12259                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6141                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    883812                       # num instructions consuming a value
system.cpu.iew.wb_count                        702288                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.545931                       # average fanout of values written-back
system.cpu.iew.wb_producers                    482500                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.560872                       # insts written-back per cycle
system.cpu.iew.wb_sent                         702502                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   838089                       # number of integer regfile reads
system.cpu.int_regfile_writes                  575066                       # number of integer regfile writes
system.cpu.ipc                               0.772639                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.772639                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1202      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                627186     86.91%     87.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     87.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    52      0.01%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  26      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     87.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     87.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   78      0.01%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   73      0.01%     87.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 27      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                77257     10.71%     97.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                6199      0.86%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             178      0.02%     98.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           9298      1.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 721670                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    9774                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               19559                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         9746                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              10174                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 710694                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1880648                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       692542                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1127058                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     840979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    721670                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          296230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              8824                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       450961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        448043                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.610716                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.650839                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              193717     43.24%     43.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               50033     11.17%     54.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               41732      9.31%     63.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               62071     13.85%     77.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              100490     22.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          448043                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.603950                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       64001                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                42                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                7                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               114495                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17605                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  332103                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           449933                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   80387                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                644872                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    239                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    76569                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               2511729                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 937802                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1116818                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    233472                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  34284                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14913                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 42358                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   471945                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             10215                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1196467                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     38430                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1116483                       # The number of ROB reads
system.cpu.rob.rob_writes                     1762150                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           27                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            888                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               27                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          156                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            156                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               48                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           28                       # Transaction distribution
system.membus.trans_dist::CleanEvict              358                       # Transaction distribution
system.membus.trans_dist::ReadExReq               208                       # Transaction distribution
system.membus.trans_dist::ReadExResp              208                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           192                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               400                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     400    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 400                       # Request fanout histogram
system.membus.reqLayer2.occupancy              369973                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             856827                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 227                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           262                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               587                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                208                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                217                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               217                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            227                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1242                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1332                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        41472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    43392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               613                       # Total snoops (count)
system.l2bus.snoopTraffic                        1792                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1057                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.025544                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.157845                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1030     97.45%     97.45% # Request fanout histogram
system.l2bus.snoop_fanout::1                       27      2.55%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1057                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              496800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               592275                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       179973200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        63957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            63957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        63957                       # number of overall hits
system.cpu.icache.overall_hits::total           63957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           44                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           44                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2118400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2118400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2118400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2118400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        64001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        64001                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        64001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        64001                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48145.454545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48145.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48145.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48145.454545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1576000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1576000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000469                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000469                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000469                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000469                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52533.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52533.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52533.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52533.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        63957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           63957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           44                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2118400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2118400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        64001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        64001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48145.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48145.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52533.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52533.333333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 809                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.966667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            128032                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           128032                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        87432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            87432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        87432                       # number of overall hits
system.cpu.dcache.overall_hits::total           87432                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          288                       # number of overall misses
system.cpu.dcache.overall_misses::total           288                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     17365200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17365200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     17365200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17365200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        87720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        87720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        87720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        87720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003283                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003283                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60295.833333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60295.833333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60295.833333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60295.833333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          234                       # number of writebacks
system.cpu.dcache.writebacks::total               234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           30                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          258                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          414                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15925600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15925600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15925600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4323475                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20249075                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002941                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004720                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61727.131783                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61727.131783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61727.131783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 27714.583333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48910.809179                       # average overall mshr miss latency
system.cpu.dcache.replacements                    414                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        73923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           73923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           71                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            71                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2508800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2508800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35335.211268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35335.211268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1242800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1242800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30312.195122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30312.195122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14856400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14856400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68462.672811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68462.672811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          217                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          217                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14682800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14682800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67662.672811                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67662.672811                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          156                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          156                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4323475                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4323475                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 27714.583333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 27714.583333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20148                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               414                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.666667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   684.149040                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   339.850960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.668114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.331886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          343                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          681                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          676                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.334961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            175854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           175854                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              35                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          100                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 144                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             35                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          100                       # number of overall hits
system.l2cache.overall_hits::total                144                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            21                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           223                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               300                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           21                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          223                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           56                       # number of overall misses
system.l2cache.overall_misses::total              300                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1464400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     15307200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3341175                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     20112775                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1464400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     15307200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3341175                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     20112775                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          258                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          156                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             444                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          258                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          156                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            444                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.700000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.864341                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.358974                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.675676                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.700000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.864341                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.358974                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.675676                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69733.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68642.152466                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 59663.839286                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67042.583333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69733.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68642.152466                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 59663.839286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67042.583333                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             28                       # number of writebacks
system.l2cache.writebacks::total                   28                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           25                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           25                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           21                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          223                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           21                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          223                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          125                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1296400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     13523200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1883199                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     16702799                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1296400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     13523200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1883199                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      7298275                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24001074                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.700000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.864341                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.198718                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.619369                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.700000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.864341                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.198718                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.900901                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61733.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60642.152466                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60748.354839                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60737.450909                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61733.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60642.152466                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60748.354839                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58386.200000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60002.685000                       # average overall mshr miss latency
system.l2cache.replacements                       405                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          234                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          234                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          234                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          234                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          125                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          125                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      7298275                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      7298275                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58386.200000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58386.200000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          208                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            208                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     14332000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     14332000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          217                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          217                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.958525                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.958525                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68903.846154                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68903.846154                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          208                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          208                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     12668000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     12668000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.958525                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.958525                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60903.846154                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60903.846154                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          100                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          135                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           92                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1464400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       975200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3341175                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      5780775                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          156                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          227                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.700000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.365854                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.358974                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.405286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69733.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65013.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 59663.839286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62834.510870                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           67                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1296400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       855200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1883199                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      4034799                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.700000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.365854                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.198718                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.295154                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61733.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57013.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60748.354839                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60220.880597                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1321                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  405                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.261728                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.842023                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   846.594528                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1957.254369                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   839.362803                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   411.946276                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009971                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.206688                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.477845                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.204923                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.100573                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1256                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2840                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1231                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2677                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.306641                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 7509                       # Number of tag accesses
system.l2cache.tags.data_accesses                7509                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    179973200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           14272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         7936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1792                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               21                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              223                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          124                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  400                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            28                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  28                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            7467779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           79300696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     11379472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     44095454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              142243401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       7467779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           7467779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         9957038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9957038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         9957038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           7467779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          79300696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     11379472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     44095454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             152200439                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2827272800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 264294                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                   495763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.24                       # Real time elapsed on the host
host_tick_rate                               58933999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6669863                       # Number of instructions simulated
sim_ops                                      12511350                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001487                       # Number of seconds simulated
sim_ticks                                  1487293200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               788179                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16611                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            770244                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             391888                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          788179                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           396291                       # Number of indirect misses.
system.cpu.branchPred.lookups                  898508                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64979                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10239                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4560608                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2445166                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             16682                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     824305                       # Number of branches committed
system.cpu.commit.bw_lim_events               1235935                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          368214                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3994307                       # Number of instructions committed
system.cpu.commit.committedOps                7930504                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3567316                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.223101                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.586819                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       772135     21.64%     21.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       629744     17.65%     39.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       431486     12.10%     51.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       498016     13.96%     65.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1235935     34.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3567316                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     311020                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                61805                       # Number of function calls committed.
system.cpu.commit.int_insts                   7677055                       # Number of committed integer instructions.
system.cpu.commit.loads                       1028139                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        31148      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5935814     74.85%     75.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           30202      0.38%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              363      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12495      0.16%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.00%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.00%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           49417      0.62%     76.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           49536      0.62%     77.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         110869      1.40%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          990081     12.48%     90.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         668783      8.43%     99.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        38058      0.48%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13106      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7930504                       # Class of committed instruction
system.cpu.commit.refs                        1710028                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3994307                       # Number of Instructions Simulated
system.cpu.committedOps                       7930504                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.930883                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.930883                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          328                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          211                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          618                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            34                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                120634                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                8415685                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1163638                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2347753                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  16737                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 19968                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1063891                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           149                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      692747                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             7                       # TLB misses on write requests
system.cpu.fetch.Branches                      898508                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    688124                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2532759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3638                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4266951                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           434                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   33474                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.241649                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1118720                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             456867                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.147575                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3668730                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.307766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.857246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1274258     34.73%     34.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   238376      6.50%     41.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   115530      3.15%     44.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   165131      4.50%     48.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1875435     51.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3668730                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    522459                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   274020                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    407514800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    407514800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    407514800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    407514800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    407514800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    407514400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      6126000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      6126000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1301200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1301200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1301200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1301200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     21505200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     20959600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     20414000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     21499200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    176787200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    177026000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    176804000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    177020800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3254561200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           49503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20826                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   843514                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.189527                       # Inst execution rate
system.cpu.iew.exec_refs                      1755827                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     691969                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   95266                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1088771                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                353                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               288                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               709520                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             8298707                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1063858                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             31917                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8141173                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     84                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   181                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  16737                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   311                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            71854                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        60634                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        27631                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             60                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17137                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3689                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9149336                       # num instructions consuming a value
system.cpu.iew.wb_count                       8130348                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622898                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5699099                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.186616                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8134209                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12175532                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6330959                       # number of integer regfile writes
system.cpu.ipc                               1.074249                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.074249                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             36687      0.45%      0.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6112719     74.79%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                30206      0.37%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   424      0.01%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               12644      0.15%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 368      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  248      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                49765      0.61%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                49745      0.61%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              110951      1.36%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                236      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1035275     12.67%     91.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              681342      8.34%     99.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           38759      0.47%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13718      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8173087                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  313357                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              626790                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       312787                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             317666                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                7823043                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           19397308                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      7817561                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           8349313                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    8298110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8173087                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 597                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          368213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              9191                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            398                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       505417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3668730                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.227770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.501005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              775462     21.14%     21.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              448118     12.21%     33.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              646182     17.61%     50.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              763267     20.80%     71.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1035701     28.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3668730                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.198111                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      688198                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           123                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             37380                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            23671                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1088771                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              709520                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3492701                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                          3718233                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     10                       # Number of system calls
system.cpu.rename.BlockCycles                   99968                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               8849139                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   6419                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1176606                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    643                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   217                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21462906                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8383877                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9319308                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2353136                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5437                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  16737                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 18330                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   470193                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            525911                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         12580749                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3953                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                231                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     23938                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            254                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     10630099                       # The number of ROB reads
system.cpu.rob.rob_writes                    16699447                       # The number of ROB writes
system.cpu.timesIdled                            6708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           51                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38992                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               51                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           36                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             36                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                4                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1647                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                747                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           53                       # Transaction distribution
system.membus.trans_dist::CleanEvict              766                       # Transaction distribution
system.membus.trans_dist::ReadExReq                81                       # Transaction distribution
system.membus.trans_dist::ReadExResp               81                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           747                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        56384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        56384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 828                       # Request fanout histogram
system.membus.reqLayer2.occupancy              746455                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1779145                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               19324                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           715                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             19625                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 46                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                171                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               171                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          19325                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        55535                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2951                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58486                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1184640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       105280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1289920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               893                       # Total snoops (count)
system.l2bus.snoopTraffic                        3520                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              20388                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002698                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.051870                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    20333     99.73%     99.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                       55      0.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                20388                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1181197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             16170670                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            22214799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1487293200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       669428                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           669428                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       669428                       # number of overall hits
system.cpu.icache.overall_hits::total          669428                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        18696                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18696                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        18696                       # number of overall misses
system.cpu.icache.overall_misses::total         18696                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    225402400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    225402400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    225402400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    225402400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       688124                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       688124                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       688124                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       688124                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.027170                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.027170                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.027170                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.027170                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 12056.183141                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12056.183141                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 12056.183141                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12056.183141                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          183                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          183                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          183                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          183                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        18513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        18513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        18513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        18513                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    202862800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    202862800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    202862800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    202862800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.026904                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026904                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.026904                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026904                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 10957.856641                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10957.856641                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 10957.856641                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10957.856641                       # average overall mshr miss latency
system.cpu.icache.replacements                  18512                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       669428                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          669428                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        18696                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18696                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    225402400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    225402400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       688124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       688124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.027170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.027170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 12056.183141                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12056.183141                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          183                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          183                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        18513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        18513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    202862800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    202862800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.026904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 10957.856641                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10957.856641                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              810131                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             18768                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             43.165548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1394760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1394760                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1673358                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1673358                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1673358                       # number of overall hits
system.cpu.dcache.overall_hits::total         1673358                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1219                       # number of overall misses
system.cpu.dcache.overall_misses::total          1219                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42851200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42851200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42851200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42851200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1674577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1674577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1674577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1674577                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000728                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000728                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000728                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35152.748154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35152.748154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35152.748154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35152.748154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          162                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                31                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          662                       # number of writebacks
system.cpu.dcache.writebacks::total               662                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          401                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          401                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          984                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25244000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      6233853                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31477853                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000488                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000588                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30860.635697                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30860.635697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30860.635697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 37553.331325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31989.688008                       # average overall mshr miss latency
system.cpu.dcache.replacements                    983                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       990864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          990864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36203200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36203200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       991910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       991910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34611.089866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34611.089866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18742400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18742400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29013.003096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29013.003096                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       682494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         682494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          173                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6648000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6648000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       682667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       682667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38427.745665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38427.745665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6501600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6501600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        37800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        37800                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          166                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          166                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      6233853                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      6233853                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 37553.331325                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 37553.331325                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1839636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2007                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            916.609865                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   734.290066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   289.709934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.717080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.282920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          773                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          532                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.245117                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.754883                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3350137                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3350137                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           18081                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             524                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           86                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               18691                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          18081                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            524                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           86                       # number of overall hits
system.l2cache.overall_hits::total              18691                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           430                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           293                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           80                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               803                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          430                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          293                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           80                       # number of overall misses
system.l2cache.overall_misses::total              803                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     28753200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     19806400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      5388337                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     53947937                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     28753200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     19806400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      5388337                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     53947937                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        18511                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          817                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          166                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19494                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        18511                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          817                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          166                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19494                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.023229                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.358629                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.481928                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.041192                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.023229                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.358629                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.481928                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.041192                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66867.906977                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67598.634812                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67354.212500                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67182.985056                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66867.906977                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67598.634812                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67354.212500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67182.985056                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             53                       # number of writebacks
system.l2cache.writebacks::total                   53                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          430                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          292                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           80                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          802                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          430                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          292                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           80                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           27                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          829                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     25321200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     17414000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4748337                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     47483537                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     25321200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     17414000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4748337                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      1644366                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     49127903                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.023229                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.357405                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.481928                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.041141                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.023229                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.357405                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.481928                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.042526                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58886.511628                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59636.986301                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59354.212500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59206.405237                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58886.511628                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59636.986301                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59354.212500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60902.444444                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59261.644150                       # average overall mshr miss latency
system.l2cache.replacements                       845                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          662                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          662                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          662                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          662                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           25                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           27                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           27                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      1644366                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      1644366                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60902.444444                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60902.444444                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           90                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               90                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           81                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             81                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      5521600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      5521600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          171                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.473684                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.473684                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68167.901235                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68167.901235                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           81                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           81                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      4873600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      4873600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.473684                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.473684                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60167.901235                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60167.901235                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        18081                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          434                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           86                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        18601                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          430                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          212                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           80                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          722                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     28753200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     14284800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      5388337                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     48426337                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        18511                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          646                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          166                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        19323                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.023229                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.328173                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.481928                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.037365                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66867.906977                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67381.132075                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67354.212500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67072.488920                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          430                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          211                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           80                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          721                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     25321200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     12540400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4748337                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     42609937                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.023229                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.326625                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.481928                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.037313                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58886.511628                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59433.175355                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59354.212500                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59098.386963                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  50689                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4941                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                10.258854                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.207116                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   986.227412                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1897.606223                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   752.602095                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   415.357155                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010793                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.240778                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.463283                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.183741                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.101406                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1093                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3003                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1075                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2765                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.266846                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.733154                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               312733                       # Number of tag accesses
system.l2cache.tags.data_accesses              312733                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1487293200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           18688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         5120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         1728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               52992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3392                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3392                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              429                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              292                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           80                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           27                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  828                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            53                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  53                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           18460382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           12565108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      3442495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1161842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               35629827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      18460382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          18460382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2280653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2280653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2280653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          18460382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          12565108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      3442495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1161842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              37910481                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
