<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF300TFCG1152-1 (Microchip)

Click here to go to specific block report:
<a href="rpt_Top_areasrr.htm#Top"><h5 align="center">Top</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Data_Block"><h5 align="center">Data_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Event_Info_RAM_Block"><h5 align="center">Event_Info_RAM_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7_2"><h5 align="center">PF_DPSRAM_C7_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7"><h5 align="center">PF_DPSRAM_C7</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7_0"><h5 align="center">PF_DPSRAM_C7_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status"><h5 align="center">PF_DPSRAM_C8_Event_Status</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Input_Data_Part_1"><h5 align="center">Input_Data_Part_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_3_0"><h5 align="center">COREFIFO_C4_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4"><h5 align="center">COREFIFO_C4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_0"><h5 align="center">COREFIFO_C4_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_1"><h5 align="center">COREFIFO_C4_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Input_Data_Part_0"><h5 align="center">Input_Data_Part_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_2"><h5 align="center">COREFIFO_C4_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_3"><h5 align="center">COREFIFO_C4_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_4"><h5 align="center">COREFIFO_C4_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_5"><h5 align="center">COREFIFO_C4_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Sample_RAM_Block"><h5 align="center">Sample_RAM_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5"><h5 align="center">PF_DPSRAM_C5</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_0"><h5 align="center">PF_DPSRAM_C5_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_1"><h5 align="center">PF_DPSRAM_C5_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_2"><h5 align="center">PF_DPSRAM_C5_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.Sample_RAM_Block_MUX"><h5 align="center">Sample_RAM_Block_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.Sample_RAM_Block_Decoder"><h5 align="center">Sample_RAM_Block_Decoder</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Trigger_Top_Part"><h5 align="center">Trigger_Top_Part</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.COREFIFO_C5"><h5 align="center">COREFIFO_C5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.Trigger_Main"><h5 align="center">Trigger_Main</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.Trigger_Control"><h5 align="center">Trigger_Control</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Test_Generator"><h5 align="center">Test_Generator</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.FIFOs_Reader"><h5 align="center">FIFOs_Reader</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Communication_Builder"><h5 align="center">Communication_Builder</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Controler"><h5 align="center">Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.COREFIFO_C1"><h5 align="center">COREFIFO_C1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.COREFIFO_C3"><h5 align="center">COREFIFO_C3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.SPI_LMX_Controler"><h5 align="center">SPI_LMX_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1"><h5 align="center">work_spi_master_behavioural_24_5_1_data_lengthdivider_1</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width"><h5 align="center">work_spi_interface_rtl_7_16_1_addr_widthdata_width</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.SPI_LMX_Controler_0"><h5 align="center">SPI_LMX_Controler_0</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0"><h5 align="center">work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0"><h5 align="center">work_spi_interface_rtl_7_16_1_addr_widthdata_width_0</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.System_Controler"><h5 align="center">System_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.REGISTERS"><h5 align="center">REGISTERS</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Communication_CMD_MUX"><h5 align="center">Communication_CMD_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Communication_ANW_MUX"><h5 align="center">Communication_ANW_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Command_Decoder"><h5 align="center">Command_Decoder</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Answer_Encoder"><h5 align="center">Answer_Encoder</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.ADI_SPI_Controler"><h5 align="center">ADI_SPI_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.ADI_SPI_Controler_0"><h5 align="center">ADI_SPI_Controler_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.UART_Protocol_1"><h5 align="center">UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.COREFIFO_C0_1_0"><h5 align="center">COREFIFO_C0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.COREFIFO_C0_0"><h5 align="center">COREFIFO_C0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.COREFIFO_C6"><h5 align="center">COREFIFO_C6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.COREUART_C0"><h5 align="center">COREUART_C0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top"><h5 align="center">COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top"><h5 align="center">COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top"><h5 align="center">COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top"><h5 align="center">COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.UART_TX_Protocol_Top"><h5 align="center">UART_TX_Protocol_Top</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.UART_RX_Protocol_0"><h5 align="center">UART_RX_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.Communication_TX_Arbiter_0"><h5 align="center">Communication_TX_Arbiter_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_Top"><h5 align="center">work_mko_rtl_330000_1_Time_Period_Top</h5></a><br><a href="rpt_Top_areasrr.htm#Top.UART_Protocol_0"><h5 align="center">UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.COREFIFO_C0_1_2"><h5 align="center">COREFIFO_C0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.COREFIFO_C0_1_1"><h5 align="center">COREFIFO_C0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_5"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_6"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.COREFIFO_C6_0"><h5 align="center">COREFIFO_C6_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.COREUART_C0_0"><h5 align="center">COREUART_C0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0"><h5 align="center">COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.UART_TX_Protocol_Top_0"><h5 align="center">UART_TX_Protocol_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.UART_RX_Protocol_1"><h5 align="center">UART_RX_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.Communication_TX_Arbiter_1"><h5 align="center">Communication_TX_Arbiter_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_Top_0"><h5 align="center">work_mko_rtl_330000_1_Time_Period_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Clock_Reset"><h5 align="center">Clock_Reset</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.CORERESET_PF_C0"><h5 align="center">CORERESET_PF_C0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF"><h5 align="center">CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CCC_C0"><h5 align="center">PF_CCC_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC"><h5 align="center">PF_CCC_C0_PF_CCC_C0_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_INIT_MONITOR_C0"><h5 align="center">PF_INIT_MONITOR_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR"><h5 align="center">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_OSC_C0"><h5 align="center">PF_OSC_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC"><h5 align="center">PF_OSC_C0_PF_OSC_C0_0_PF_OSC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.Synchronizer"><h5 align="center">Synchronizer</h5></a><br><a name=Top>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   Top   ########
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4687               100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Top:	4687 (40.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3008               100 %                
ARI1          2244               100 %                
BLACK BOX     219                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block Top:	5471 (47.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     885                100 %                
====================================================
Total MEMORY ELEMENTS in the block Top:	885 (7.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     5                  100 %                
===================================================
Total GLOBAL BUFFERS in the block Top:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       18                 100 %                
=================================================
Total IO PADS in the block Top:	18 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Clock_Reset>
-----------------------------------------------------------------
########   Utilization report for  cell:   Clock_Reset   ########
Instance path:   Top.Clock_Reset                                 
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.4050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Clock_Reset:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.03320 %            
BLACK BOX     3                  1.37 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.Clock_Reset:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     5                  100 %                
===================================================
Total GLOBAL BUFFERS in the block Top.Clock_Reset:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.CORERESET_PF_C0>
---------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0   ########
Instance path:   Clock_Reset.CORERESET_PF_C0                         
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.3630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.CORERESET_PF_C0:	17 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.CORERESET_PF_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.CORERESET_PF_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF   ########
Instance path:   CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF                     
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.3630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	17 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CCC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0   ########
Instance path:   Clock_Reset.PF_CCC_C0                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4570 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CCC_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  40 %                 
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CCC_C0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0_PF_CCC_C0_0_PF_CCC   ########
Instance path:   PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4570 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  40 %                 
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_INIT_MONITOR_C0>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_INIT_MONITOR_C0   ########
Instance path:   Clock_Reset.PF_INIT_MONITOR_C0                         
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4570 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_INIT_MONITOR_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR   ########
Instance path:   PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR                  
=============================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4570 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_OSC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_OSC_C0   ########
Instance path:   Clock_Reset.PF_OSC_C0                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4570 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_OSC_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_OSC_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_OSC_C0_PF_OSC_C0_0_PF_OSC   ########
Instance path:   PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4570 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.Synchronizer>
------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer   ########
Instance path:   Clock_Reset.Synchronizer                         
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.Synchronizer:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.Synchronizer:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Controler>
---------------------------------------------------------------
########   Utilization report for  cell:   Controler   ########
Instance path:   Top.Controler                                 
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      591                12.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Controler:	591 (5.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      537                17.9 %               
ARI1     265                11.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top.Controler:	802 (7.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.5650 %             
====================================================
Total MEMORY ELEMENTS in the block Top.Controler:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.ADI_SPI_Controler>
-----------------------------------------------------------------------
########   Utilization report for  cell:   ADI_SPI_Controler   ########
Instance path:   Controler.ADI_SPI_Controler                           
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      124                2.65 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.ADI_SPI_Controler:	124 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 2.56 %               
ARI1     75                 3.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.ADI_SPI_Controler:	152 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.ADI_SPI_Controler_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   ADI_SPI_Controler_0   ########
Instance path:   Controler.ADI_SPI_Controler_0                           
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      124                2.65 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.ADI_SPI_Controler_0:	124 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 2.56 %               
ARI1     75                 3.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.ADI_SPI_Controler_0:	152 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Answer_Encoder>
--------------------------------------------------------------------
########   Utilization report for  cell:   Answer_Encoder   ########
Instance path:   Controler.Answer_Encoder                           
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.960 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Answer_Encoder:	45 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      91                 3.03 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Answer_Encoder:	91 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.COREFIFO_C1>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1   ########
Instance path:   Controler.COREFIFO_C1                           
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.COREFIFO_C1:	77 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 1.89 %               
ARI1     34                 1.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.COREFIFO_C1:	91 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block Controler.COREFIFO_C1:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0   ########
Instance path:   COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	77 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 1.89 %               
ARI1     34                 1.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	91 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0   ########        
Instance path:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.7040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0:	33 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.4650 %             
ARI1     34                 1.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0:	48 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.COREFIFO_C3>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3   ########
Instance path:   Controler.COREFIFO_C3                           
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.COREFIFO_C3:	77 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 1.93 %               
ARI1     35                 1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.COREFIFO_C3:	93 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block Controler.COREFIFO_C3:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0   ########
Instance path:   COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	77 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 1.93 %               
ARI1     35                 1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	93 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0   ########        
Instance path:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.7040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0:	33 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.4990 %             
ARI1     35                 1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0:	50 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Command_Decoder>
---------------------------------------------------------------------
########   Utilization report for  cell:   Command_Decoder   ########
Instance path:   Controler.Command_Decoder                           
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      93                 1.98 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Command_Decoder:	93 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 2.23 %               
ARI1     32                 1.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Command_Decoder:	99 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Communication_ANW_MUX>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_ANW_MUX   ########
Instance path:   Controler.Communication_ANW_MUX                           
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.08530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Communication_ANW_MUX:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.2660 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Communication_ANW_MUX:	8 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Communication_CMD_MUX>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_CMD_MUX   ########
Instance path:   Controler.Communication_CMD_MUX                           
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Communication_CMD_MUX:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Communication_CMD_MUX:	47 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.REGISTERS>
---------------------------------------------------------------
########   Utilization report for  cell:   REGISTERS   ########
Instance path:   Controler.REGISTERS                           
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.REGISTERS:	6 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.2330 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.REGISTERS:	7 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block Controler.REGISTERS:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.SPI_LMX_Controler>
-----------------------------------------------------------------------
########   Utilization report for  cell:   SPI_LMX_Controler   ########
Instance path:   Controler.SPI_LMX_Controler                           
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.2990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.SPI_LMX_Controler:	14 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.4650 %             
ARI1     7                  0.3120 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.SPI_LMX_Controler:	21 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_interface_rtl_7_16_1_addr_widthdata_width   ########
Instance path:   SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width                   
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_master_behavioural_24_5_1_data_lengthdivider_1   ########
Instance path:   SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1                   
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.2560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.4650 %             
ARI1     7                  0.3120 %             
=================================================
Total COMBINATIONAL LOGIC in the block SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1:	21 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.SPI_LMX_Controler_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   SPI_LMX_Controler_0   ########
Instance path:   Controler.SPI_LMX_Controler_0                           
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.2990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.SPI_LMX_Controler_0:	14 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.4650 %             
ARI1     7                  0.3120 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.SPI_LMX_Controler_0:	21 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_interface_rtl_7_16_1_addr_widthdata_width_0   ########
Instance path:   SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0                 
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.04270 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0   ########
Instance path:   SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0                 
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.2560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.4650 %             
ARI1     7                  0.3120 %             
=================================================
Total COMBINATIONAL LOGIC in the block SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0:	21 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.System_Controler>
----------------------------------------------------------------------
########   Utilization report for  cell:   System_Controler   ########
Instance path:   Controler.System_Controler                           
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.1710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.System_Controler:	8 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.6320 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.System_Controler:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Data_Block>
----------------------------------------------------------------
########   Utilization report for  cell:   Data_Block   ########
Instance path:   Top.Data_Block                                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1866               39.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Data_Block:	1866 (16.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1042               34.6 %               
ARI1          1365               60.8 %               
BLACK BOX     208                95 %                 
======================================================
Total COMBINATIONAL LOGIC in the block Top.Data_Block:	2615 (22.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     870                98.3 %               
====================================================
Total MEMORY ELEMENTS in the block Top.Data_Block:	870 (7.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Communication_Builder>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_Builder   ########
Instance path:   Data_Block.Communication_Builder                          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      278                5.93 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Communication_Builder:	278 (2.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      156                5.19 %               
ARI1     137                6.11 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Communication_Builder:	293 (2.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Event_Info_RAM_Block>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Event_Info_RAM_Block   ########
Instance path:   Data_Block.Event_Info_RAM_Block                          
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  0.4520 %             
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Event_Info_RAM_Block:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7>
------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7                
==================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM                        
===========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_0   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7_0                
====================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1   ########
Instance path:   PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1                      
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_2   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7_2                
====================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0   ########
Instance path:   PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0                      
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C8_Event_Status   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status                
===============================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM           
=====================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.FIFOs_Reader>
------------------------------------------------------------------
########   Utilization report for  cell:   FIFOs_Reader   ########
Instance path:   Data_Block.FIFOs_Reader                          
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 1.66 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.FIFOs_Reader:	78 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      176                5.85 %               
ARI1     68                 3.03 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.FIFOs_Reader:	244 (2.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Input_Data_Part_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Input_Data_Part_0   ########
Instance path:   Data_Block.Input_Data_Part_0                          
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      541                11.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Input_Data_Part_0:	541 (4.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      228                7.58 %               
ARI1     356                15.9 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Input_Data_Part_0:	584 (5.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     48                 5.42 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Input_Data_Part_0:	48 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_2>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_2   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_2                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                2.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_2:	105 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_2:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_2:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2   ########
Instance path:   COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                2.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2:	105 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.5980 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3:	18 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3:	62 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.7980 %             
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_3:	101 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_3   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_3                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                2.22 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_3:	104 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_3:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_3:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3   ########
Instance path:   COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                2.22 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3:	104 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.6320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_4:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4:	62 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.7650 %             
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_4:	100 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_4>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_4   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_4                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                2.22 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_4:	104 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_4:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_4:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4   ########
Instance path:   COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                2.22 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4:	104 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.6320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_5:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5:	62 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.7650 %             
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_5:	100 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_5>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_5   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_5                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                2.22 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_5:	104 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_5:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_5:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5   ########
Instance path:   COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                2.22 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5:	104 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.6320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_6:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6:	62 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.7650 %             
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_6:	100 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.6610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1:	31 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
ARI1     12                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1:	13 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.6610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2:	31 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
ARI1     12                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2:	13 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.6610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3:	31 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
ARI1     12                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3:	13 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.6610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4:	31 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
ARI1     12                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4:	13 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Input_Data_Part_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Input_Data_Part_1   ########
Instance path:   Data_Block.Input_Data_Part_1                          
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      585                12.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Input_Data_Part_1:	585 (5.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      228                7.58 %               
ARI1     356                15.9 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Input_Data_Part_1:	584 (5.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     48                 5.42 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Input_Data_Part_1:	48 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4                   
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                2.47 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4:	116 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0   ########
Instance path:   COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                2.47 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0:	116 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0   ########        
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.6320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0   ########        
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0:	62 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.7650 %             
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_0:	100 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_0   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_0                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                2.47 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_0:	116 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_0:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0   ########
Instance path:   COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                2.47 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0:	116 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.6320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1:	62 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.7650 %             
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_1:	100 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_1   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_1                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                2.47 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_1:	116 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_1:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_1:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1   ########
Instance path:   COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                2.47 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1:	116 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.6320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2:	62 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.7650 %             
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block_2:	100 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_3_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_3_0   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_3_0                   
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                2.47 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_3_0:	116 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_3_0:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_3_0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0   ########
Instance path:   COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0                     
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                2.47 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0:	116 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0:	133 (1.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0   ########            
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.6320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block   ########            
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block:	62 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.7650 %             
ARI1     77                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_Data_Block:	100 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0   ########            
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0   ########                                  
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.36 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0:	12 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
ARI1     12                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0:	13 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.6610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1:	31 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
ARI1     12                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1:	13 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.6610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2:	31 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
ARI1     12                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2:	13 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.6610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0:	31 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.03320 %            
ARI1     12                 0.5350 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0:	13 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Sample_RAM_Block>
----------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block   ########
Instance path:   Data_Block.Sample_RAM_Block                          
======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4                  0.1330 %             
ARI1          96                 4.28 %               
BLACK BOX     208                95 %                 
======================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Sample_RAM_Block:	308 (2.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     768                86.8 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Sample_RAM_Block:	768 (6.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5>
------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5                    
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 23.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5:	52 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                21.7 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM                        
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 23.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM:	52 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                21.7 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_0   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_0                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 23.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_0:	52 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                21.7 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_0:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0   ########
Instance path:   PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 23.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0:	52 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                21.7 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_1   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_1                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 23.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_1:	52 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                21.7 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_1:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1   ########
Instance path:   PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 23.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1:	52 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                21.7 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_2   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_2                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 23.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_2:	52 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                21.7 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_2:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2   ########
Instance path:   PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 23.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2:	52 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                21.7 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.Sample_RAM_Block_Decoder>
------------------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block_Decoder   ########
Instance path:   Sample_RAM_Block.Sample_RAM_Block_Decoder                    
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.1330 %             
=================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.Sample_RAM_Block_Decoder:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.Sample_RAM_Block_MUX>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block_MUX   ########
Instance path:   Sample_RAM_Block.Sample_RAM_Block_MUX                    
==========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     24                 1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.Sample_RAM_Block_MUX:	24 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Test_Generator>
--------------------------------------------------------------------
########   Utilization report for  cell:   Test_Generator   ########
Instance path:   Data_Block.Test_Generator                          
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Test_Generator:	79 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.06650 %            
ARI1     72                 3.21 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Test_Generator:	74 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Trigger_Top_Part>
----------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Top_Part   ########
Instance path:   Data_Block.Trigger_Top_Part                          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      305                6.51 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Trigger_Top_Part:	305 (2.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      248                8.24 %               
ARI1     280                12.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Trigger_Top_Part:	528 (4.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Trigger_Top_Part:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.COREFIFO_C5>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5   ########
Instance path:   Trigger_Top_Part.COREFIFO_C5                    
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 1.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.COREFIFO_C5:	76 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 1.43 %               
ARI1     79                 3.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.COREFIFO_C5:	122 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block Trigger_Top_Part.COREFIFO_C5:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0   ########
Instance path:   COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 1.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0:	76 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 1.43 %               
ARI1     79                 3.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0:	122 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0   ########        
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.1710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0:	8 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.2660 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0:	8 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0   ########        
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      63                 1.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0:	63 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.9640 %             
ARI1     79                 3.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0:	108 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.Trigger_Control>
---------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Control   ########
Instance path:   Trigger_Top_Part.Trigger_Control                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      201                4.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.Trigger_Control:	201 (1.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      143                4.75 %               
ARI1     164                7.31 %               
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.Trigger_Control:	307 (2.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.Trigger_Main>
------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Main   ########
Instance path:   Trigger_Top_Part.Trigger_Main                    
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.5970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.Trigger_Main:	28 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      62                 2.06 %               
ARI1     37                 1.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.Trigger_Main:	99 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.UART_Protocol_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   UART_Protocol_0   ########
Instance path:   Top.UART_Protocol_0                                 
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1108               23.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.UART_Protocol_0:	1108 (9.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           735                24.4 %               
ARI1          307                13.7 %               
BLACK BOX     4                  1.83 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.UART_Protocol_0:	1046 (9.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.5650 %             
====================================================
Total MEMORY ELEMENTS in the block Top.UART_Protocol_0:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.COREFIFO_C0_1_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_1   ########
Instance path:   UART_Protocol_0.COREFIFO_C0_1_1                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                6.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.COREFIFO_C0_1_1:	311 (2.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                6.12 %               
ARI1     92                 4.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.COREFIFO_C0_1_1:	276 (2.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_0.COREFIFO_C0_1_1:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2   ########
Instance path:   COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2                     
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                6.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2:	311 (2.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                6.12 %               
ARI1     92                 4.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2:	276 (2.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                3.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0:	144 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     92                 4.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0:	148 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4   ########                 
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.4690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4:	22 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4   ########                 
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.4690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4:	22 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_5>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_5   ########                 
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_5
==================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_5:	10 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_6>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_6   ########                 
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_6
==================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_6:	10 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1:	84 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 1.53 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1:	46 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0
=======================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2   ########                                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2
=============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.COREFIFO_C0_1_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_2   ########
Instance path:   UART_Protocol_0.COREFIFO_C0_1_2                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                5.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.COREFIFO_C0_1_2:	280 (2.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      132                4.39 %               
ARI1     91                 4.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.COREFIFO_C0_1_2:	223 (1.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_0.COREFIFO_C0_1_2:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0   ########
Instance path:   COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0                     
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                5.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0:	280 (2.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      132                4.39 %               
ARI1     91                 4.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0:	223 (1.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2   ########           
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                3.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2:	145 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 1.99 %               
ARI1     91                 4.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2:	151 (1.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.4690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0:	22 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.4690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0:	22 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_3>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_3   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_3
====================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_3:	10 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_4>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_4   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_4
====================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_4:	10 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0   ########           
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 1.45 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0:	68 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 1.26 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0_0:	38 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1   ########           
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0   ########                                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.COREFIFO_C6_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_0   ########
Instance path:   UART_Protocol_0.COREFIFO_C6_0                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                4.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.COREFIFO_C6_0:	205 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      105                3.49 %               
ARI1     47                 2.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.COREFIFO_C6_0:	152 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_0.COREFIFO_C6_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0   ########
Instance path:   COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0                       
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                4.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0:	205 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      105                3.49 %               
ARI1     47                 2.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0:	152 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0_0   ########           
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0_0:	84 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 1.53 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0_0:	46 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top_0   ########           
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.8110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top_0:	38 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.5650 %             
ARI1     47                 2.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top_0:	64 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0   ########           
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0
===================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0   ########                              
Instance path:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0
=========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.COREUART_C0_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_0   ########
Instance path:   UART_Protocol_0.COREUART_C0_0                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.COREUART_C0_0:	79 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 2.26 %               
ARI1     19                 0.8470 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.COREUART_C0_0:	87 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0   ########
Instance path:   COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0                       
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0:	79 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 2.26 %               
ARI1     19                 0.8470 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0:	87 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0   ########                      
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.4050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
ARI1     14                 0.6240 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top_0:	24 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0   ########                      
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.6830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0:	32 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 1.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top_0:	42 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0   ########                      
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.4050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.4990 %             
ARI1     5                  0.2230 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top_0:	20 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.Communication_TX_Arbiter_1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter_1   ########
Instance path:   UART_Protocol_0.Communication_TX_Arbiter_1                     
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.9810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.Communication_TX_Arbiter_1:	46 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      82                 2.73 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.Communication_TX_Arbiter_1:	82 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.UART_RX_Protocol_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   UART_RX_Protocol_1   ########
Instance path:   UART_Protocol_0.UART_RX_Protocol_1                     
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                2.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.UART_RX_Protocol_1:	100 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     32                 1.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.UART_RX_Protocol_1:	88 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.UART_TX_Protocol_Top_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   UART_TX_Protocol_Top_0   ########
Instance path:   UART_Protocol_0.UART_TX_Protocol_Top_0                     
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 1.28 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.UART_TX_Protocol_Top_0:	60 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 3.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.UART_TX_Protocol_Top_0:	95 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_Top_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_mko_rtl_330000_1_Time_Period_Top_0   ########
Instance path:   UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_Top_0                     
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.5760 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_Top_0:	27 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.3990 %             
ARI1     26                 1.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_Top_0:	38 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.UART_Protocol_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   UART_Protocol_1   ########
Instance path:   Top.UART_Protocol_1                                 
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1103               23.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.UART_Protocol_1:	1103 (9.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           693                23 %                 
ARI1          307                13.7 %               
BLACK BOX     4                  1.83 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.UART_Protocol_1:	1004 (8.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.5650 %             
====================================================
Total MEMORY ELEMENTS in the block Top.UART_Protocol_1:	5 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.COREFIFO_C0_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_0   ########
Instance path:   UART_Protocol_1.COREFIFO_C0_0                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                6.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.COREFIFO_C0_0:	311 (2.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                6.12 %               
ARI1     92                 4.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.COREFIFO_C0_0:	276 (2.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_1.COREFIFO_C0_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1   ########
Instance path:   COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1                       
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                6.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1:	311 (2.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                6.12 %               
ARI1     92                 4.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1:	276 (2.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                3.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1:	144 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     92                 4.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1:	148 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.4690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3:	22 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.4690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3:	22 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_1>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_1   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_1
====================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_1:	10 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_2   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_2
====================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_2:	10 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0:	84 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 1.53 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0:	46 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1
=========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1   ########                                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.COREFIFO_C0_1_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_0   ########
Instance path:   UART_Protocol_1.COREFIFO_C0_1_0                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                5.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.COREFIFO_C0_1_0:	280 (2.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      132                4.39 %               
ARI1     91                 4.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.COREFIFO_C0_1_0:	223 (1.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_1.COREFIFO_C0_1_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0   ########
Instance path:   COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0                     
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                5.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0:	280 (2.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      132                4.39 %               
ARI1     91                 4.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0:	223 (1.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                3.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0:	145 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 1.99 %               
ARI1     91                 4.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0:	151 (1.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.4690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2:	22 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.4690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2:	22 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0
==================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0:	10 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_0   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_0
====================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_Top_0_0:	10 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 1.45 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0:	68 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 1.26 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0:	38 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2260 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top:	2 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.COREFIFO_C6>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6   ########
Instance path:   UART_Protocol_1.COREFIFO_C6                     
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                4.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.COREFIFO_C6:	205 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      145                4.82 %               
ARI1     47                 2.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.COREFIFO_C6:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_1.COREFIFO_C6:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0   ########
Instance path:   COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                4.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0:	205 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      145                4.82 %               
ARI1     47                 2.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0:	192 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0   ########         
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0:	84 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z16_layer0:	47 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top   ########         
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.8110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top:	38 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.5320 %             
ARI1     47                 2.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z15_layer0_Top:	63 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z14_layer0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_LSRAM_top   ########                            
Instance path:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top
=====================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1130 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.COREUART_C0>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0   ########
Instance path:   UART_Protocol_1.COREUART_C0                     
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.COREUART_C0:	79 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 2.26 %               
ARI1     19                 0.8470 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.COREUART_C0:	87 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top   ########
Instance path:   COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top                         
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top:	79 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 2.26 %               
ARI1     19                 0.8470 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top:	87 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top   ########                    
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.4050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.3320 %             
ARI1     14                 0.6240 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top:	24 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top   ########                    
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.6830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top:	32 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 1.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top:	42 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top   ########                    
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.4050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top:	19 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.4990 %             
ARI1     5                  0.2230 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_Top.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top:	20 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.Communication_TX_Arbiter_0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter_0   ########
Instance path:   UART_Protocol_1.Communication_TX_Arbiter_0                     
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.8750 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.Communication_TX_Arbiter_0:	41 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.UART_RX_Protocol_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   UART_RX_Protocol_0   ########
Instance path:   UART_Protocol_1.UART_RX_Protocol_0                     
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                2.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.UART_RX_Protocol_0:	100 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.86 %               
ARI1     32                 1.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.UART_RX_Protocol_0:	88 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.UART_TX_Protocol_Top>
--------------------------------------------------------------------------
########   Utilization report for  cell:   UART_TX_Protocol_Top   ########
Instance path:   UART_Protocol_1.UART_TX_Protocol_Top                     
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 1.28 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.UART_TX_Protocol_Top:	60 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 3.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.UART_TX_Protocol_Top:	95 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_Top>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_mko_rtl_330000_1_Time_Period_Top   ########
Instance path:   UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_Top                     
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.5760 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_Top:	27 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.3990 %             
ARI1     26                 1.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_Top:	38 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
