

================================================================
== Vivado HLS Report for 'axi_stream_pass_alt'
================================================================
* Date:           Tue Oct 15 01:33:03 2019

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        example
* Solution:       ku060_solution
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      0.00|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      18|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     317|
|Register         |        -|      -|     631|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     631|     335|
+-----------------+---------+-------+--------+--------+
|Available        |     2160|   2760|  663360|  331680|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Out_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |Out_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |Out_V_id_V_1_load_A            |    and   |      0|  0|   1|           1|           1|
    |Out_V_id_V_1_load_B            |    and   |      0|  0|   1|           1|           1|
    |Out_V_keep_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |Out_V_keep_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |Out_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |Out_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |Out_V_user_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |Out_V_user_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |tmp_nbreadreq_fu_38_p7         |    and   |      0|  0|   1|           1|           0|
    |Out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |Out_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |Out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |Out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |Out_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_condition_346               |    or    |      0|  0|   1|           1|           1|
    |ap_condition_391               |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  18|          23|          17|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |Out_V_data_V_1_data_out  |  256|          2|  256|        512|
    |Out_V_data_V_1_state     |    2|          3|    2|          6|
    |Out_V_id_V_1_data_out    |    3|          2|    3|          6|
    |Out_V_id_V_1_state       |    2|          3|    2|          6|
    |Out_V_keep_V_1_data_out  |   32|          2|   32|         64|
    |Out_V_keep_V_1_state     |    2|          3|    2|          6|
    |Out_V_last_V_1_data_out  |    1|          2|    1|          2|
    |Out_V_last_V_1_state     |    2|          3|    2|          6|
    |Out_V_user_V_1_data_out  |   12|          2|   12|         24|
    |Out_V_user_V_1_state     |    2|          3|    2|          6|
    |ap_NS_fsm                |    1|          3|    1|          3|
    |mlx2sbu_TDATA_blk_n      |    1|          2|    1|          2|
    |sbu2mlx_TDATA_blk_n      |    1|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  317|         32|  317|        645|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |Out_V_data_V_1_payload_A  |  256|   0|  256|          0|
    |Out_V_data_V_1_payload_B  |  256|   0|  256|          0|
    |Out_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |Out_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |Out_V_data_V_1_state      |    2|   0|    2|          0|
    |Out_V_id_V_1_payload_A    |    3|   0|    3|          0|
    |Out_V_id_V_1_payload_B    |    3|   0|    3|          0|
    |Out_V_id_V_1_sel_rd       |    1|   0|    1|          0|
    |Out_V_id_V_1_sel_wr       |    1|   0|    1|          0|
    |Out_V_id_V_1_state        |    2|   0|    2|          0|
    |Out_V_keep_V_1_payload_A  |   32|   0|   32|          0|
    |Out_V_keep_V_1_payload_B  |   32|   0|   32|          0|
    |Out_V_keep_V_1_sel_rd     |    1|   0|    1|          0|
    |Out_V_keep_V_1_sel_wr     |    1|   0|    1|          0|
    |Out_V_keep_V_1_state      |    2|   0|    2|          0|
    |Out_V_last_V_1_payload_A  |    1|   0|    1|          0|
    |Out_V_last_V_1_payload_B  |    1|   0|    1|          0|
    |Out_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |Out_V_last_V_1_sel_wr     |    1|   0|    1|          0|
    |Out_V_last_V_1_state      |    2|   0|    2|          0|
    |Out_V_user_V_1_payload_A  |   12|   0|   12|          0|
    |Out_V_user_V_1_payload_B  |   12|   0|   12|          0|
    |Out_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |Out_V_user_V_1_sel_wr     |    1|   0|    1|          0|
    |Out_V_user_V_1_state      |    2|   0|    2|          0|
    |ap_CS_fsm                 |    2|   0|    2|          0|
    |tmp_reg_112               |    1|   0|    1|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  631|   0|  631|          0|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | axi_stream_pass_alt | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | axi_stream_pass_alt | return value |
|ap_start        |  in |    1| ap_ctrl_hs | axi_stream_pass_alt | return value |
|ap_done         | out |    1| ap_ctrl_hs | axi_stream_pass_alt | return value |
|ap_idle         | out |    1| ap_ctrl_hs | axi_stream_pass_alt | return value |
|ap_ready        | out |    1| ap_ctrl_hs | axi_stream_pass_alt | return value |
|mlx2sbu_TDATA   |  in |  256|    axis    |     In_V_data_V     |    pointer   |
|mlx2sbu_TVALID  |  in |    1|    axis    |     In_V_user_V     |    pointer   |
|mlx2sbu_TREADY  | out |    1|    axis    |     In_V_user_V     |    pointer   |
|mlx2sbu_TUSER   |  in |   12|    axis    |     In_V_user_V     |    pointer   |
|mlx2sbu_TKEEP   |  in |   32|    axis    |     In_V_keep_V     |    pointer   |
|mlx2sbu_TLAST   |  in |    1|    axis    |     In_V_last_V     |    pointer   |
|mlx2sbu_TID     |  in |    3|    axis    |      In_V_id_V      |    pointer   |
|sbu2mlx_TDATA   | out |  256|    axis    |     Out_V_data_V    |    pointer   |
|sbu2mlx_TVALID  | out |    1|    axis    |     Out_V_user_V    |    pointer   |
|sbu2mlx_TREADY  |  in |    1|    axis    |     Out_V_user_V    |    pointer   |
|sbu2mlx_TUSER   | out |   12|    axis    |     Out_V_user_V    |    pointer   |
|sbu2mlx_TKEEP   | out |   32|    axis    |     Out_V_keep_V    |    pointer   |
|sbu2mlx_TLAST   | out |    1|    axis    |     Out_V_last_V    |    pointer   |
|sbu2mlx_TID     | out |    3|    axis    |      Out_V_id_V     |    pointer   |
+----------------+-----+-----+------------+---------------------+--------------+

