#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000122c5f0 .scope module, "caminho_tb" "caminho_tb" 2 4;
 .timescale 0 0;
v000000000128f910_0 .var "clk_tb", 0 0;
v0000000001290310_0 .net "reg0", 31 0, v00000000012873e0_0;  1 drivers
v000000000128e650_0 .net "reg1", 31 0, v00000000012881a0_0;  1 drivers
v000000000128fa50_0 .net "reg10", 31 0, v0000000001287520_0;  1 drivers
v000000000128f2d0_0 .net "reg11", 31 0, v00000000012882e0_0;  1 drivers
v000000000128f230_0 .net "reg12", 31 0, v0000000001288c40_0;  1 drivers
v000000000128fb90_0 .net "reg13", 31 0, v0000000001287c00_0;  1 drivers
v000000000128eab0_0 .net "reg14", 31 0, v00000000012887e0_0;  1 drivers
v00000000012903b0_0 .net "reg15", 31 0, v0000000001288240_0;  1 drivers
v000000000128ee70_0 .net "reg16", 31 0, v0000000001288a60_0;  1 drivers
v000000000128eb50_0 .net "reg17", 31 0, v0000000001287ca0_0;  1 drivers
v000000000128fc30_0 .net "reg18", 31 0, v0000000001287660_0;  1 drivers
v000000000128fcd0_0 .net "reg19", 31 0, v0000000001287700_0;  1 drivers
v000000000128f550_0 .net "reg2", 31 0, v0000000001287d40_0;  1 drivers
v000000000128fd70_0 .net "reg20", 31 0, v0000000001288ba0_0;  1 drivers
v000000000128e830_0 .net "reg21", 31 0, v0000000001288420_0;  1 drivers
v000000000128f370_0 .net "reg22", 31 0, v00000000012884c0_0;  1 drivers
v000000000128ef10_0 .net "reg23", 31 0, v0000000001287f20_0;  1 drivers
v000000000128f410_0 .net "reg24", 31 0, v00000000012886a0_0;  1 drivers
v000000000128ec90_0 .net "reg25", 31 0, v0000000001288740_0;  1 drivers
v000000000128f050_0 .net "reg26", 31 0, v0000000001288ce0_0;  1 drivers
v000000000128feb0_0 .net "reg27", 31 0, v0000000001287fc0_0;  1 drivers
v000000000128e8d0_0 .net "reg28", 31 0, v0000000001288880_0;  1 drivers
v000000000128e970_0 .net "reg29", 31 0, v0000000001288920_0;  1 drivers
v000000000128ea10_0 .net "reg3", 31 0, v00000000012877a0_0;  1 drivers
v000000000128f0f0_0 .net "reg30", 31 0, v0000000001288b00_0;  1 drivers
v000000000128edd0_0 .net "reg31", 31 0, v0000000001288e20_0;  1 drivers
v000000000128ff50_0 .net "reg4", 31 0, v00000000012878e0_0;  1 drivers
v0000000001290090_0 .net "reg5", 31 0, v0000000001288ec0_0;  1 drivers
v00000000012901d0_0 .net "reg6", 31 0, v0000000001287980_0;  1 drivers
v0000000001290130_0 .net "reg7", 31 0, v0000000001288f60_0;  1 drivers
v0000000001290270_0 .net "reg8", 31 0, v0000000001289000_0;  1 drivers
v0000000001290450_0 .net "reg9", 31 0, v00000000012890a0_0;  1 drivers
v00000000012904f0_0 .var "rst_tb", 0 0;
S_000000000122c950 .scope module, "main" "main" 2 8, 3 12 0, S_000000000122c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "reg0";
    .port_info 3 /OUTPUT 32 "reg1";
    .port_info 4 /OUTPUT 32 "reg2";
    .port_info 5 /OUTPUT 32 "reg3";
    .port_info 6 /OUTPUT 32 "reg4";
    .port_info 7 /OUTPUT 32 "reg5";
    .port_info 8 /OUTPUT 32 "reg6";
    .port_info 9 /OUTPUT 32 "reg7";
    .port_info 10 /OUTPUT 32 "reg8";
    .port_info 11 /OUTPUT 32 "reg9";
    .port_info 12 /OUTPUT 32 "reg10";
    .port_info 13 /OUTPUT 32 "reg11";
    .port_info 14 /OUTPUT 32 "reg12";
    .port_info 15 /OUTPUT 32 "reg13";
    .port_info 16 /OUTPUT 32 "reg14";
    .port_info 17 /OUTPUT 32 "reg15";
    .port_info 18 /OUTPUT 32 "reg16";
    .port_info 19 /OUTPUT 32 "reg17";
    .port_info 20 /OUTPUT 32 "reg18";
    .port_info 21 /OUTPUT 32 "reg19";
    .port_info 22 /OUTPUT 32 "reg20";
    .port_info 23 /OUTPUT 32 "reg21";
    .port_info 24 /OUTPUT 32 "reg22";
    .port_info 25 /OUTPUT 32 "reg23";
    .port_info 26 /OUTPUT 32 "reg24";
    .port_info 27 /OUTPUT 32 "reg25";
    .port_info 28 /OUTPUT 32 "reg26";
    .port_info 29 /OUTPUT 32 "reg27";
    .port_info 30 /OUTPUT 32 "reg28";
    .port_info 31 /OUTPUT 32 "reg29";
    .port_info 32 /OUTPUT 32 "reg30";
    .port_info 33 /OUTPUT 32 "reg31";
P_0000000001172190 .param/l "AUX1" 0 3 68, C4<0101>;
P_00000000011721c8 .param/l "AUX2" 0 3 69, C4<1111>;
P_0000000001172200 .param/l "AUX3" 0 3 72, C4<0110>;
P_0000000001172238 .param/l "AUX4" 0 3 73, C4<0111>;
P_0000000001172270 .param/l "EX" 0 3 67, C4<0010>;
P_00000000011722a8 .param/l "FIM" 0 3 75, C4<1001>;
P_00000000011722e0 .param/l "ID" 0 3 66, C4<0001>;
P_0000000001172318 .param/l "IF" 0 3 65, C4<0000>;
P_0000000001172350 .param/l "MEM" 0 3 70, C4<0011>;
P_0000000001172388 .param/l "SUMPC" 0 3 74, C4<1000>;
P_00000000011723c0 .param/l "WB" 0 3 71, C4<0100>;
v000000000128b300_0 .net "PC", 31 0, v000000000128bd00_0;  1 drivers
v000000000128b4e0_0 .net "alucontrol", 3 0, v000000000128b080_0;  1 drivers
v000000000128a400_0 .net "aluresult1", 0 0, v0000000001204e00_0;  1 drivers
v000000000128b120_0 .net "aluresult2", 31 0, v0000000001204c20_0;  1 drivers
v000000000128a4a0_0 .net "alusrc", 0 0, v000000000128b580_0;  1 drivers
v000000000128b800_0 .net "branch", 0 0, v000000000128b620_0;  1 drivers
v000000000128a860_0 .net "clk", 0 0, v000000000128f910_0;  1 drivers
v000000000128bb20_0 .var "estado", 3 0;
v000000000128b8a0_0 .net "funct3", 2 0, v0000000001204fe0_0;  1 drivers
v000000000128b940_0 .net "funct7", 6 0, v0000000001204540_0;  1 drivers
v000000000128afe0_0 .net "immediate", 11 0, v00000000012040e0_0;  1 drivers
v000000000128ba80_0 .net "instrucao", 31 0, v000000000127d780_0;  1 drivers
v000000000128a900_0 .net "mem0", 31 0, v000000000127e540_0;  1 drivers
v000000000128a540_0 .net "mem1", 31 0, v000000000127db40_0;  1 drivers
v000000000128a5e0_0 .net "mem10", 31 0, v000000000127dc80_0;  1 drivers
v000000000128acc0_0 .net "mem11", 31 0, v000000000127d1e0_0;  1 drivers
v000000000128bda0_0 .net "mem12", 31 0, v000000000127da00_0;  1 drivers
v000000000128be40_0 .net "mem13", 31 0, v000000000127d280_0;  1 drivers
v000000000128bee0_0 .net "mem14", 31 0, v000000000127e680_0;  1 drivers
v000000000128a9a0_0 .net "mem15", 31 0, v000000000127e040_0;  1 drivers
v000000000128bf80_0 .net "mem16", 31 0, v000000000127e900_0;  1 drivers
v000000000128a720_0 .net "mem17", 31 0, v000000000127dbe0_0;  1 drivers
v000000000128aa40_0 .net "mem18", 31 0, v000000000127daa0_0;  1 drivers
v000000000128ab80_0 .net "mem19", 31 0, v000000000127f080_0;  1 drivers
v000000000128ad60_0 .net "mem2", 31 0, v000000000127e860_0;  1 drivers
v000000000128ae00_0 .net "mem20", 31 0, v000000000127e0e0_0;  1 drivers
v000000000128aea0_0 .net "mem21", 31 0, v000000000127d460_0;  1 drivers
v000000000128c410_0 .net "mem22", 31 0, v000000000127ea40_0;  1 drivers
v000000000128c370_0 .net "mem23", 31 0, v000000000127dd20_0;  1 drivers
v000000000128c4b0_0 .net "mem24", 31 0, v000000000127ddc0_0;  1 drivers
v000000000128c9b0_0 .net "mem25", 31 0, v000000000127efe0_0;  1 drivers
v000000000128c690_0 .net "mem26", 31 0, v000000000127e220_0;  1 drivers
v000000000128d590_0 .net "mem27", 31 0, v000000000127d3c0_0;  1 drivers
v000000000128d090_0 .net "mem28", 31 0, v000000000127d500_0;  1 drivers
v000000000128dd10_0 .net "mem29", 31 0, v000000000127de60_0;  1 drivers
v000000000128c2d0_0 .net "mem3", 31 0, v000000000127e180_0;  1 drivers
v000000000128ccd0_0 .net "mem30", 31 0, v000000000127e9a0_0;  1 drivers
v000000000128d130_0 .net "mem31", 31 0, v000000000127eae0_0;  1 drivers
v000000000128cd70_0 .net "mem4", 31 0, v000000000127df00_0;  1 drivers
v000000000128c5f0_0 .net "mem5", 31 0, v000000000127e400_0;  1 drivers
v000000000128e0d0_0 .net "mem6", 31 0, v000000000127dfa0_0;  1 drivers
v000000000128ca50_0 .net "mem7", 31 0, v000000000127e720_0;  1 drivers
v000000000128dc70_0 .net "mem8", 31 0, v000000000127e7c0_0;  1 drivers
v000000000128da90_0 .net "mem9", 31 0, v000000000127eb80_0;  1 drivers
v000000000128cff0_0 .net "memread", 0 0, v000000000128b1c0_0;  1 drivers
v000000000128d6d0_0 .net "memtoreg", 0 0, v000000000128a7c0_0;  1 drivers
v000000000128de50_0 .net "memwrite", 0 0, v000000000128bbc0_0;  1 drivers
v000000000128d950_0 .net "negativo", 0 0, v000000000127e360_0;  1 drivers
v000000000128def0_0 .net "opcode", 6 0, v000000000127ecc0_0;  1 drivers
v000000000128ce10_0 .net "pcsrc", 0 0, L_00000000011c2610;  1 drivers
v000000000128d810_0 .net "rd", 4 0, v000000000127e2c0_0;  1 drivers
v000000000128d630_0 .net "readdata1R", 31 0, L_00000000011c1b20;  1 drivers
v000000000128c910_0 .net "readdata2R", 31 0, L_00000000011c23e0;  1 drivers
v000000000128caf0_0 .net "reddataM", 31 0, v0000000001287de0_0;  1 drivers
v000000000128c730_0 .net "reg0", 31 0, v00000000012873e0_0;  alias, 1 drivers
v000000000128d9f0_0 .net "reg1", 31 0, v00000000012881a0_0;  alias, 1 drivers
v000000000128d1d0_0 .net "reg10", 31 0, v0000000001287520_0;  alias, 1 drivers
v000000000128c550_0 .net "reg11", 31 0, v00000000012882e0_0;  alias, 1 drivers
v000000000128c7d0_0 .net "reg12", 31 0, v0000000001288c40_0;  alias, 1 drivers
v000000000128ceb0_0 .net "reg13", 31 0, v0000000001287c00_0;  alias, 1 drivers
v000000000128cb90_0 .net "reg14", 31 0, v00000000012887e0_0;  alias, 1 drivers
v000000000128cf50_0 .net "reg15", 31 0, v0000000001288240_0;  alias, 1 drivers
v000000000128ddb0_0 .net "reg16", 31 0, v0000000001288a60_0;  alias, 1 drivers
v000000000128d4f0_0 .net "reg17", 31 0, v0000000001287ca0_0;  alias, 1 drivers
v000000000128cc30_0 .net "reg18", 31 0, v0000000001287660_0;  alias, 1 drivers
v000000000128df90_0 .net "reg19", 31 0, v0000000001287700_0;  alias, 1 drivers
v000000000128d270_0 .net "reg2", 31 0, v0000000001287d40_0;  alias, 1 drivers
v000000000128c230_0 .net "reg20", 31 0, v0000000001288ba0_0;  alias, 1 drivers
v000000000128c870_0 .net "reg21", 31 0, v0000000001288420_0;  alias, 1 drivers
v000000000128d310_0 .net "reg22", 31 0, v00000000012884c0_0;  alias, 1 drivers
v000000000128d3b0_0 .net "reg23", 31 0, v0000000001287f20_0;  alias, 1 drivers
v000000000128e030_0 .net "reg24", 31 0, v00000000012886a0_0;  alias, 1 drivers
v000000000128d450_0 .net "reg25", 31 0, v0000000001288740_0;  alias, 1 drivers
v000000000128d770_0 .net "reg26", 31 0, v0000000001288ce0_0;  alias, 1 drivers
v000000000128d8b0_0 .net "reg27", 31 0, v0000000001287fc0_0;  alias, 1 drivers
v000000000128db30_0 .net "reg28", 31 0, v0000000001288880_0;  alias, 1 drivers
v000000000128dbd0_0 .net "reg29", 31 0, v0000000001288920_0;  alias, 1 drivers
v000000000128ed30_0 .net "reg3", 31 0, v00000000012877a0_0;  alias, 1 drivers
v000000000128fff0_0 .net "reg30", 31 0, v0000000001288b00_0;  alias, 1 drivers
v000000000128f5f0_0 .net "reg31", 31 0, v0000000001288e20_0;  alias, 1 drivers
v000000000128f9b0_0 .net "reg4", 31 0, v00000000012878e0_0;  alias, 1 drivers
v000000000128faf0_0 .net "reg5", 31 0, v0000000001288ec0_0;  alias, 1 drivers
v000000000128f690_0 .net "reg6", 31 0, v0000000001287980_0;  alias, 1 drivers
v000000000128ebf0_0 .net "reg7", 31 0, v0000000001288f60_0;  alias, 1 drivers
v000000000128e790_0 .net "reg8", 31 0, v0000000001289000_0;  alias, 1 drivers
v000000000128f870_0 .net "reg9", 31 0, v00000000012890a0_0;  alias, 1 drivers
v000000000128f730_0 .net "regiwrite", 0 0, v000000000128b9e0_0;  1 drivers
v000000000128f4b0_0 .net "rs1", 4 0, v000000000127d5a0_0;  1 drivers
v000000000128f7d0_0 .net "rs2", 4 0, v000000000127eea0_0;  1 drivers
v000000000128f190_0 .net "rst", 0 0, v00000000012904f0_0;  1 drivers
v000000000128efb0_0 .net "tipo", 2 0, v000000000127ef40_0;  1 drivers
v000000000128fe10_0 .net "writedataR", 31 0, v0000000001287a20_0;  1 drivers
E_0000000001218680 .event posedge, v000000000128f190_0, v0000000001204720_0;
S_0000000001152820 .scope module, "alu" "alu" 3 101, 4 1 0, S_000000000122c950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 1 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /INPUT 1 "negativo";
L_00000000011c2610 .functor AND 1, v0000000001204e00_0, v000000000128b620_0, C4<1>, C4<1>;
v0000000001204680_0 .net "alucontrol", 3 0, v000000000128b080_0;  alias, 1 drivers
v0000000001204e00_0 .var "aluresult1", 0 0;
v0000000001204c20_0 .var "aluresult2", 31 0;
v00000000012045e0_0 .net "alusrc", 0 0, v000000000128b580_0;  alias, 1 drivers
v00000000012049a0_0 .net "branch", 0 0, v000000000128b620_0;  alias, 1 drivers
v0000000001204720_0 .net "clk", 0 0, v000000000128f910_0;  alias, 1 drivers
v0000000001204400_0 .net "estado", 3 0, v000000000128bb20_0;  1 drivers
v00000000012047c0_0 .net "immediate", 11 0, v00000000012040e0_0;  alias, 1 drivers
v00000000012044a0_0 .net "negativo", 0 0, v000000000127e360_0;  alias, 1 drivers
v0000000001204ea0_0 .net "pcsrc", 0 0, L_00000000011c2610;  alias, 1 drivers
v0000000001204ae0_0 .net "readdata1R", 31 0, L_00000000011c1b20;  alias, 1 drivers
v0000000001204a40_0 .net "readdata2R", 31 0, L_00000000011c23e0;  alias, 1 drivers
E_0000000001218580 .event posedge, v0000000001204720_0;
S_00000000011529b0 .scope module, "decodificacao" "decodificacao" 3 95, 5 1 0, S_000000000122c950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /OUTPUT 1 "negativo";
v0000000001204860_0 .net "clk", 0 0, v000000000128f910_0;  alias, 1 drivers
v00000000012042c0_0 .net "estado", 3 0, v000000000128bb20_0;  alias, 1 drivers
v0000000001204fe0_0 .var "funct3", 2 0;
v0000000001204540_0 .var "funct7", 6 0;
v00000000012040e0_0 .var "immediate", 11 0;
v000000000127d6e0_0 .net "instrucao", 31 0, v000000000127d780_0;  alias, 1 drivers
v000000000127e360_0 .var "negativo", 0 0;
v000000000127ecc0_0 .var "opcode", 6 0;
v000000000127e2c0_0 .var "rd", 4 0;
v000000000127d5a0_0 .var "rs1", 4 0;
v000000000127eea0_0 .var "rs2", 4 0;
v000000000127ef40_0 .var "tipo", 2 0;
S_0000000001152b40 .scope module, "lerinstrucao" "lerinstrucao" 3 93, 6 1 0, S_000000000122c950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "estado";
v000000000127ee00_0 .net "PC", 31 0, v000000000128bd00_0;  alias, 1 drivers
v000000000127e5e0_0 .net "clk", 0 0, v000000000128f910_0;  alias, 1 drivers
v000000000127d640_0 .net "estado", 3 0, v000000000128bb20_0;  alias, 1 drivers
v000000000127d780_0 .var "instrucao", 31 0;
v000000000127d820 .array "instrucoes", 3 0, 31 0;
S_000000000117b710 .scope module, "memoria" "memoria" 3 103, 7 1 0, S_000000000122c950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
    .port_info 7 /OUTPUT 32 "mem0";
    .port_info 8 /OUTPUT 32 "mem1";
    .port_info 9 /OUTPUT 32 "mem2";
    .port_info 10 /OUTPUT 32 "mem3";
    .port_info 11 /OUTPUT 32 "mem4";
    .port_info 12 /OUTPUT 32 "mem5";
    .port_info 13 /OUTPUT 32 "mem6";
    .port_info 14 /OUTPUT 32 "mem7";
    .port_info 15 /OUTPUT 32 "mem8";
    .port_info 16 /OUTPUT 32 "mem9";
    .port_info 17 /OUTPUT 32 "mem10";
    .port_info 18 /OUTPUT 32 "mem11";
    .port_info 19 /OUTPUT 32 "mem12";
    .port_info 20 /OUTPUT 32 "mem13";
    .port_info 21 /OUTPUT 32 "mem14";
    .port_info 22 /OUTPUT 32 "mem15";
    .port_info 23 /OUTPUT 32 "mem16";
    .port_info 24 /OUTPUT 32 "mem17";
    .port_info 25 /OUTPUT 32 "mem18";
    .port_info 26 /OUTPUT 32 "mem19";
    .port_info 27 /OUTPUT 32 "mem20";
    .port_info 28 /OUTPUT 32 "mem21";
    .port_info 29 /OUTPUT 32 "mem22";
    .port_info 30 /OUTPUT 32 "mem23";
    .port_info 31 /OUTPUT 32 "mem24";
    .port_info 32 /OUTPUT 32 "mem25";
    .port_info 33 /OUTPUT 32 "mem26";
    .port_info 34 /OUTPUT 32 "mem27";
    .port_info 35 /OUTPUT 32 "mem28";
    .port_info 36 /OUTPUT 32 "mem29";
    .port_info 37 /OUTPUT 32 "mem30";
    .port_info 38 /OUTPUT 32 "mem31";
    .port_info 39 /INPUT 4 "estado";
    .port_info 40 /OUTPUT 32 "writedataR";
v000000000127d320_0 .net "aluresult2", 31 0, v0000000001204c20_0;  alias, 1 drivers
v000000000127e4a0_0 .net "clk", 0 0, v000000000128f910_0;  alias, 1 drivers
v000000000127d960_0 .net "estado", 3 0, v000000000128bb20_0;  alias, 1 drivers
v000000000127d8c0_0 .net "immediate", 11 0, v00000000012040e0_0;  alias, 1 drivers
v000000000127e540_0 .var "mem0", 31 0;
v000000000127db40_0 .var "mem1", 31 0;
v000000000127dc80_0 .var "mem10", 31 0;
v000000000127d1e0_0 .var "mem11", 31 0;
v000000000127da00_0 .var "mem12", 31 0;
v000000000127d280_0 .var "mem13", 31 0;
v000000000127e680_0 .var "mem14", 31 0;
v000000000127e040_0 .var "mem15", 31 0;
v000000000127e900_0 .var "mem16", 31 0;
v000000000127dbe0_0 .var "mem17", 31 0;
v000000000127daa0_0 .var "mem18", 31 0;
v000000000127f080_0 .var "mem19", 31 0;
v000000000127e860_0 .var "mem2", 31 0;
v000000000127e0e0_0 .var "mem20", 31 0;
v000000000127d460_0 .var "mem21", 31 0;
v000000000127ea40_0 .var "mem22", 31 0;
v000000000127dd20_0 .var "mem23", 31 0;
v000000000127ddc0_0 .var "mem24", 31 0;
v000000000127efe0_0 .var "mem25", 31 0;
v000000000127e220_0 .var "mem26", 31 0;
v000000000127d3c0_0 .var "mem27", 31 0;
v000000000127d500_0 .var "mem28", 31 0;
v000000000127de60_0 .var "mem29", 31 0;
v000000000127e180_0 .var "mem3", 31 0;
v000000000127e9a0_0 .var "mem30", 31 0;
v000000000127eae0_0 .var "mem31", 31 0;
v000000000127df00_0 .var "mem4", 31 0;
v000000000127e400_0 .var "mem5", 31 0;
v000000000127dfa0_0 .var "mem6", 31 0;
v000000000127e720_0 .var "mem7", 31 0;
v000000000127e7c0_0 .var "mem8", 31 0;
v000000000127eb80_0 .var "mem9", 31 0;
v000000000127ec20 .array "memoria", 31 0, 31 0;
v000000000127ed60_0 .net "memread", 0 0, v000000000128b1c0_0;  alias, 1 drivers
v0000000001288560_0 .net "memwrite", 0 0, v000000000128bbc0_0;  alias, 1 drivers
v0000000001287340_0 .net "readdata2R", 31 0, L_00000000011c23e0;  alias, 1 drivers
v0000000001287de0_0 .var "reddataM", 31 0;
v0000000001287a20_0 .var "writedataR", 31 0;
S_00000000011b2860 .scope module, "registradores" "registradores" 3 99, 8 1 0, S_000000000122c950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "writedataR";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
    .port_info 42 /INPUT 4 "estado";
L_00000000011c1b20 .functor BUFZ 32, L_000000000128e6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000011c23e0 .functor BUFZ 32, L_0000000001291420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001288060_0 .net *"_ivl_0", 31 0, L_000000000128e6f0;  1 drivers
v0000000001288100_0 .net *"_ivl_10", 6 0, L_0000000001292280;  1 drivers
L_0000000001292670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001287840_0 .net *"_ivl_13", 1 0, L_0000000001292670;  1 drivers
v0000000001287ac0_0 .net *"_ivl_2", 6 0, L_0000000001291240;  1 drivers
L_0000000001292628 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001287e80_0 .net *"_ivl_5", 1 0, L_0000000001292628;  1 drivers
v0000000001288380_0 .net *"_ivl_8", 31 0, L_0000000001291420;  1 drivers
v0000000001287200 .array "bancoregistradores", 31 0, 31 0;
v0000000001287b60_0 .net "clk", 0 0, v000000000128f910_0;  alias, 1 drivers
v0000000001288600_0 .net "estado", 3 0, v000000000128bb20_0;  alias, 1 drivers
v0000000001288d80_0 .net "memtoreg", 0 0, v000000000128a7c0_0;  alias, 1 drivers
v00000000012889c0_0 .net "rd", 4 0, v000000000127e2c0_0;  alias, 1 drivers
v0000000001287480_0 .net "readdata1R", 31 0, L_00000000011c1b20;  alias, 1 drivers
v00000000012875c0_0 .net "readdata2R", 31 0, L_00000000011c23e0;  alias, 1 drivers
v00000000012872a0_0 .net "reddataM", 31 0, v0000000001287de0_0;  alias, 1 drivers
v00000000012873e0_0 .var "reg0", 31 0;
v00000000012881a0_0 .var "reg1", 31 0;
v0000000001287520_0 .var "reg10", 31 0;
v00000000012882e0_0 .var "reg11", 31 0;
v0000000001288c40_0 .var "reg12", 31 0;
v0000000001287c00_0 .var "reg13", 31 0;
v00000000012887e0_0 .var "reg14", 31 0;
v0000000001288240_0 .var "reg15", 31 0;
v0000000001288a60_0 .var "reg16", 31 0;
v0000000001287ca0_0 .var "reg17", 31 0;
v0000000001287660_0 .var "reg18", 31 0;
v0000000001287700_0 .var "reg19", 31 0;
v0000000001287d40_0 .var "reg2", 31 0;
v0000000001288ba0_0 .var "reg20", 31 0;
v0000000001288420_0 .var "reg21", 31 0;
v00000000012884c0_0 .var "reg22", 31 0;
v0000000001287f20_0 .var "reg23", 31 0;
v00000000012886a0_0 .var "reg24", 31 0;
v0000000001288740_0 .var "reg25", 31 0;
v0000000001288ce0_0 .var "reg26", 31 0;
v0000000001287fc0_0 .var "reg27", 31 0;
v0000000001288880_0 .var "reg28", 31 0;
v0000000001288920_0 .var "reg29", 31 0;
v00000000012877a0_0 .var "reg3", 31 0;
v0000000001288b00_0 .var "reg30", 31 0;
v0000000001288e20_0 .var "reg31", 31 0;
v00000000012878e0_0 .var "reg4", 31 0;
v0000000001288ec0_0 .var "reg5", 31 0;
v0000000001287980_0 .var "reg6", 31 0;
v0000000001288f60_0 .var "reg7", 31 0;
v0000000001289000_0 .var "reg8", 31 0;
v00000000012890a0_0 .var "reg9", 31 0;
v000000000128a2c0_0 .net "regiwrite", 0 0, v000000000128b9e0_0;  alias, 1 drivers
v000000000128bc60_0 .net "rs1", 4 0, v000000000127d5a0_0;  alias, 1 drivers
v000000000128c020_0 .net "rs2", 4 0, v000000000127eea0_0;  alias, 1 drivers
v000000000128c0c0_0 .net "writedataR", 31 0, v0000000001287a20_0;  alias, 1 drivers
L_000000000128e6f0 .array/port v0000000001287200, L_0000000001291240;
L_0000000001291240 .concat [ 5 2 0 0], v000000000127d5a0_0, L_0000000001292628;
L_0000000001291420 .array/port v0000000001287200, L_0000000001292280;
L_0000000001292280 .concat [ 5 2 0 0], v000000000127eea0_0, L_0000000001292670;
S_0000000001191a40 .scope module, "sinaisdecontrole" "sinaisdecontrole" 3 97, 9 1 0, S_000000000122c950;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 4 "estado";
v000000000128b080_0 .var "alucontrol", 3 0;
v000000000128aae0_0 .var "aluop", 1 0;
v000000000128b580_0 .var "alusrc", 0 0;
v000000000128b620_0 .var "branch", 0 0;
v000000000128af40_0 .net "clk", 0 0, v000000000128f910_0;  alias, 1 drivers
v000000000128a360_0 .net "estado", 3 0, v000000000128bb20_0;  alias, 1 drivers
v000000000128b6c0_0 .net "funct3", 2 0, v0000000001204fe0_0;  alias, 1 drivers
v000000000128b760_0 .net "funct7", 6 0, v0000000001204540_0;  alias, 1 drivers
v000000000128b1c0_0 .var "memread", 0 0;
v000000000128a7c0_0 .var "memtoreg", 0 0;
v000000000128bbc0_0 .var "memwrite", 0 0;
v000000000128b9e0_0 .var "regiwrite", 0 0;
v000000000128b440_0 .net "tipo", 2 0, v000000000127ef40_0;  alias, 1 drivers
S_0000000001191bd0 .scope module, "somapc" "somapc" 3 91, 10 1 0, S_000000000122c950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
    .port_info 4 /INPUT 4 "estado";
    .port_info 5 /INPUT 1 "negativo";
v000000000128bd00_0 .var "PC", 31 0;
v000000000128b260_0 .net "clk", 0 0, v000000000128f910_0;  alias, 1 drivers
v000000000128b3a0_0 .net "estado", 3 0, v000000000128bb20_0;  alias, 1 drivers
v000000000128a220_0 .net "immediate", 11 0, v00000000012040e0_0;  alias, 1 drivers
v000000000128ac20_0 .net "negativo", 0 0, v000000000127e360_0;  alias, 1 drivers
v000000000128a680_0 .net "pcsrc", 0 0, L_00000000011c2610;  alias, 1 drivers
    .scope S_0000000001191bd0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000128bd00_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000001191bd0;
T_1 ;
    %wait E_0000000001218580;
    %load/vec4 v000000000128b3a0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000000000128a680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000000000128bd00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000128bd00_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000000000128ac20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.5, 4;
    %load/vec4 v000000000128bd00_0;
    %load/vec4 v000000000128a220_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v000000000128bd00_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000000000128bd00_0;
    %load/vec4 v000000000128a220_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v000000000128bd00_0, 0;
T_1.6 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001152b40;
T_2 ;
    %vpi_call 6 11 "$readmemb", "entrada/assembler.bin", v000000000127d820 {0 0 0};
    %ix/getv 4, v000000000127ee00_0;
    %load/vec4a v000000000127d820, 4;
    %assign/vec4 v000000000127d780_0, 0;
    %end;
    .thread T_2;
    .scope S_0000000001152b40;
T_3 ;
    %wait E_0000000001218580;
    %load/vec4 v000000000127d640_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %ix/getv 4, v000000000127ee00_0;
    %load/vec4a v000000000127d820, 4;
    %assign/vec4 v000000000127d780_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011529b0;
T_4 ;
    %wait E_0000000001218580;
    %load/vec4 v00000000012042c0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000000000127e2c0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000127d5a0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001204fe0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012040e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127e360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000127ef40_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000000000127e2c0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000127d5a0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001204fe0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 12, 20, 6;
    %inv;
    %addi 1, 0, 12;
    %assign/vec4 v00000000012040e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000127e360_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012040e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127e360_0, 0;
T_4.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000127ef40_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012040e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127e360_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000127d5a0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000000000127eea0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001204fe0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000127ef40_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0000000001204540_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000000000127eea0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000127d5a0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000000000127e2c0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001204fe0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000127ef40_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000127d6e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000127d6e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %addi 1, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000012040e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000127e360_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012040e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000127e360_0, 0;
T_4.11 ;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000127d5a0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000000000127eea0_0, 0;
    %load/vec4 v000000000127d6e0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001204fe0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000127ef40_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001191a40;
T_5 ;
    %wait E_0000000001218580;
    %load/vec4 v000000000128a360_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000000000128b440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v000000000128b6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.8 ;
    %load/vec4 v000000000128b760_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.0 ;
    %load/vec4 v000000000128a360_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v000000000128b440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %jmp T_5.24;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.24;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.24;
T_5.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.24;
T_5.22 ;
    %load/vec4 v000000000128b6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %jmp T_5.30;
T_5.25 ;
    %load/vec4 v000000000128b760_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %jmp T_5.33;
T_5.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.33;
T_5.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %jmp T_5.30;
T_5.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.30;
T_5.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v000000000128b6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %jmp T_5.36;
T_5.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128b1c0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000000000128b080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128b580_0, 0;
    %jmp T_5.36;
T_5.36 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
T_5.17 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011b2860;
T_6 ;
    %vpi_call 8 20 "$readmemb", "entrada/registradores.bin", v0000000001287200 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012873e0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012881a0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287d40_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012877a0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012878e0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288ec0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287980_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288f60_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001289000_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012890a0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287520_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012882e0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288c40_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287c00_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012887e0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288240_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288a60_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287ca0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287660_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287700_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288ba0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288420_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012884c0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287f20_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012886a0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288740_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288ce0_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287fc0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288880_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288920_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288b00_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288e20_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000011b2860;
T_7 ;
    %wait E_0000000001218580;
    %load/vec4 v0000000001288600_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000001288600_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000000000128a2c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000000001288d80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000000012872a0_0;
    %load/vec4 v00000000012889c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001287200, 0, 4;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000000000128c0c0_0;
    %load/vec4 v00000000012889c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001287200, 0, 4;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012873e0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012881a0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287d40_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012877a0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012878e0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288ec0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287980_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288f60_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001289000_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012890a0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287520_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012882e0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288c40_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287c00_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012887e0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288240_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288a60_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287ca0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287660_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287700_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288ba0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288420_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012884c0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287f20_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v00000000012886a0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288740_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288ce0_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001287fc0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288880_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288920_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288b00_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001287200, 4;
    %assign/vec4 v0000000001288e20_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001152820;
T_8 ;
    %wait E_0000000001218580;
    %load/vec4 v0000000001204400_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000001204400_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000000012045e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000000001204680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v0000000001204a40_0;
    %and;
    %assign/vec4 v0000000001204c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v0000000001204a40_0;
    %or;
    %assign/vec4 v0000000001204c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v0000000001204a40_0;
    %add;
    %assign/vec4 v0000000001204c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v0000000001204a40_0;
    %sub;
    %assign/vec4 v0000000001204c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v0000000001204a40_0;
    %xor;
    %assign/vec4 v0000000001204c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0000000001204ae0_0;
    %ix/getv 4, v0000000001204a40_0;
    %shiftr 4;
    %assign/vec4 v0000000001204c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0000000001204680_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v00000000012044a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.17, 4;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v00000000012047c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v0000000001204c20_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v00000000012047c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v0000000001204c20_0, 0;
T_8.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v00000000012044a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.19, 4;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v00000000012047c0_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v0000000001204c20_0, 0;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v00000000012047c0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0000000001204c20_0, 0;
T_8.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
    %jmp T_8.16;
T_8.14 ;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v0000000001204a40_0;
    %sub;
    %assign/vec4 v0000000001204c20_0, 0;
    %load/vec4 v0000000001204c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
T_8.21 ;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0000000001204ae0_0;
    %load/vec4 v0000000001204a40_0;
    %cmp/ne;
    %jmp/0xz  T_8.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001204e00_0, 0;
T_8.24 ;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000117b710;
T_9 ;
    %vpi_call 7 18 "$readmemb", "entrada/memoria.bin", v000000000127ec20 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e540_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127db40_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e860_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e180_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127df00_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e400_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127dfa0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e720_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e7c0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127eb80_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127dc80_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d1e0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127da00_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d280_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e680_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e040_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e900_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127dbe0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127daa0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127f080_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e0e0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d460_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127ea40_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127dd20_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127ddc0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127efe0_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e220_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d3c0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d500_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127de60_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e9a0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127eae0_0, 0;
    %end;
    .thread T_9;
    .scope S_000000000117b710;
T_10 ;
    %wait E_0000000001218580;
    %load/vec4 v000000000127d960_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v000000000127d960_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000127d960_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000000001288560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0000000001287340_0;
    %ix/getv 3, v000000000127d320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000127ec20, 0, 4;
T_10.2 ;
    %load/vec4 v000000000127ed60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.4, 4;
    %ix/getv 4, v000000000127d320_0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v0000000001287de0_0, 0;
T_10.4 ;
    %load/vec4 v000000000127d320_0;
    %assign/vec4 v0000000001287a20_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e540_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127db40_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e860_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e180_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127df00_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e400_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127dfa0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e720_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e7c0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127eb80_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127dc80_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d1e0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127da00_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d280_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e680_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e040_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e900_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127dbe0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127daa0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127f080_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e0e0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d460_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127ea40_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127dd20_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127ddc0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127efe0_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e220_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d3c0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127d500_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127de60_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127e9a0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000127ec20, 4;
    %assign/vec4 v000000000127eae0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000122c950;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %end;
    .thread T_11;
    .scope S_000000000122c950;
T_12 ;
    %wait E_0000000001218680;
    %load/vec4 v000000000128f190_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000128bb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %jmp T_12.13;
T_12.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.13;
T_12.3 ;
    %load/vec4 v000000000128ba80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
T_12.15 ;
    %jmp T_12.13;
T_12.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.13;
T_12.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.13;
T_12.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.13;
T_12.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.13;
T_12.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000128bb20_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call 3 148 "$finish" {0 0 0};
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000122c5f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012904f0_0, 0, 1;
    %vpi_call 2 12 "$dumpfile", "_wavefile.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000122c5f0 {0 0 0};
    %vpi_call 2 22 "$monitor", "Registrador [7] = %b", v0000000001290130_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 49 "$display", "Registrador [7] = %b", v0000000001290130_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000000000122c5f0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000128f910_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000000000122c5f0;
T_15 ;
    %delay 1, 0;
    %load/vec4 v000000000128f910_0;
    %inv;
    %store/vec4 v000000000128f910_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "caminho_tb.v";
    "./main.v";
    "./modulos/alu.v";
    "./modulos/decodificacao.v";
    "./modulos/lerinstrucao.v";
    "./modulos/memoria.v";
    "./modulos/registradores.v";
    "./modulos/sinaisdecontrole.v";
    "./modulos/somapc.v";
