#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 18 19:45:35 2021
# Process ID: 22148
# Current directory: C:/Users/liang/Desktop/OrgLab/lab1/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27248 C:\Users\liang\Desktop\OrgLab\lab1\ALU\ALU.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab1/ALU/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab1/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd}
set_property  ip_repo_paths  c:/users/liang/desktop/orglab [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/liang/Desktop/OrgLab/reference [current_project]
update_ip_catalog
launch_simulation -mode post-synthesis -type functional
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sim_1/new/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sim_1/new/tb.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
reset_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -sync -no_script -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -top
add_files -norecurse c:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v
update_compile_order -fileset sources_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MUX8T1_32:1.0 MUX8T1_32_1
endgroup
delete_bd_objs [get_bd_cells MUX8T1_32_1]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
set_property  ip_repo_paths  C:/Users/liang/Desktop/OrgLab/reference [current_project]
update_ip_catalog
update_ip_catalog -rebuild
update_ip_catalog -rebuild
generate_target Simulation [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd}
reset_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -sync -no_script -force -quiet
generate_target Simulation [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
reset_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -sync -no_script -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -reset -force -quiet
remove_files  C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.srcs/sources_1/bd/ALU/ALU.bd
