{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Users/Admin/Documents/TCS34725/src/CLK1500K.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/TCS34725/src/CLK500K.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/TCS34725/src/I2C_receive.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/TCS34725/src/I2C_send.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/TCS34725/src/LCD_InitOrControl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/TCS34725/src/LCD_Send_CmdOrChar.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/TCS34725/src/TCS34725.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Admin/Documents/TCS34725/src/main.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Admin/Documents/TCS34725/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}