--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\HanWei\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1031 paths analyzed, 336 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.938ns.
--------------------------------------------------------------------------------
Slack:                  15.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y2.D3        net (fanout=3)        1.260   avr/M_sck_reg_q_0
    SLICE_X7Y2.DMUX      Tilo                  0.337   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW1
    SLICE_X7Y2.B3        net (fanout=1)        0.552   avr/N32
    SLICE_X7Y2.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_0_rstpot
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (2.488ns logic, 1.812ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  15.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_rxd_q (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.286 - 0.889)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_rxd_q to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 1.778   avr/uart_rx/M_rxd_q
                                                       avr/uart_rx/M_rxd_q
    SLICE_X15Y9.B5       net (fanout=3)        0.936   avr/uart_rx/M_rxd_q
    SLICE_X15Y9.B        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.A1       net (fanout=1)        0.928   avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (2.410ns logic, 1.864ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  15.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y2.B2        net (fanout=3)        1.412   avr/M_sck_reg_q_0
    SLICE_X6Y2.BMUX      Tilo                  0.298   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X6Y2.A3        net (fanout=1)        0.374   avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X6Y2.CLK       Tas                   0.349   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (2.425ns logic, 1.786ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  15.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y2.D3        net (fanout=3)        1.260   avr/M_sck_reg_q_0
    SLICE_X7Y2.D         Tilo                  0.259   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW0
    SLICE_X7Y2.C4        net (fanout=1)        0.525   avr/N30
    SLICE_X7Y2.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_1_rstpot
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (2.410ns logic, 1.785ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack:                  15.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y2.B2        net (fanout=3)        1.412   avr/M_sck_reg_q_0
    SLICE_X6Y2.B         Tilo                  0.235   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/_n0081_inv1
    SLICE_X6Y2.C4        net (fanout=1)        0.371   avr/spi_slave/_n0081_inv
    SLICE_X6Y2.CLK       Tas                   0.349   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (2.362ns logic, 1.783ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  15.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X15Y9.B4       net (fanout=14)       1.091   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X15Y9.B        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.A1       net (fanout=1)        0.928   avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.321ns logic, 3.249ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_bitCtr_q_2 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.016ns (Levels of Logic = 2)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_bitCtr_q_2 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.BQ      Tcko                  0.476   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_bitCtr_q_2
    SLICE_X12Y10.D1      net (fanout=4)        1.101   avr/uart_tx/M_bitCtr_q[2]
    SLICE_X12Y10.D       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B1      net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.219   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (2.162ns logic, 2.854ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  15.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_2 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 2)
  Clock Path Skew:      0.483ns (0.785 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_2 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CMUX     Tshcko                0.576   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_2
    SLICE_X12Y10.D2      net (fanout=1)        0.986   avr/uart_tx/M_savedData_q[2]
    SLICE_X12Y10.D       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B1      net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.219   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (2.262ns logic, 2.739ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  15.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_3 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.353ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_3 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.BQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_3
    SLICE_X21Y9.C4       net (fanout=7)        1.013   avr/uart_rx/M_ctr_q[3]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X15Y9.B4       net (fanout=14)       1.091   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X15Y9.B        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.A1       net (fanout=1)        0.928   avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.353ns (1.321ns logic, 3.032ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_rxd_q (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.286 - 0.889)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_rxd_q to avr/uart_rx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 1.778   avr/uart_rx/M_rxd_q
                                                       avr/uart_rx/M_rxd_q
    SLICE_X15Y9.D5       net (fanout=3)        0.935   avr/uart_rx/M_rxd_q
    SLICE_X15Y9.D        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd2-In
    SLICE_X15Y9.C5       net (fanout=1)        0.406   avr/uart_rx/M_state_q_FSM_FFd2-In
    SLICE_X15Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (2.410ns logic, 1.341ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack:                  15.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_bitCtr_q_1 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 2)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_bitCtr_q_1 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.AQ      Tcko                  0.476   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_bitCtr_q_1
    SLICE_X12Y10.D3      net (fanout=5)        0.871   avr/uart_tx/M_bitCtr_q[1]
    SLICE_X12Y10.D       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B1      net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.219   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (2.162ns logic, 2.624ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  15.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_6 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_6 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.AQ       Tcko                  0.525   avr/uart_rx/M_ctr_q[4]
                                                       avr/uart_rx/M_ctr_q_6
    SLICE_X20Y9.D2       net (fanout=17)       0.809   avr/uart_rx/M_ctr_q[6]
    SLICE_X20Y9.D        Tilo                  0.254   avr/uart_rx/M_ctr_q[4]
                                                       avr/uart_rx/M_state_q_FSM_FFd1-In_SW0
    SLICE_X15Y9.B1       net (fanout=1)        1.092   avr/uart_rx/N12
    SLICE_X15Y9.B        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.A1       net (fanout=1)        0.928   avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.411ns logic, 2.829ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_bitCtr_q_1 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 2)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_bitCtr_q_1 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.AQ      Tcko                  0.476   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_bitCtr_q_1
    SLICE_X12Y10.C1      net (fanout=5)        1.050   avr/uart_tx/M_bitCtr_q[1]
    SLICE_X12Y10.C       Tilo                  0.255   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d2
    SLICE_X12Y10.B6      net (fanout=1)        0.269   avr/uart_tx/M_txReg_d2
    SLICE_X12Y10.B       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.219   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (2.163ns logic, 2.538ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  15.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.286 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.CQ      Tcko                  0.525   avr/uart_rx/M_ctr_q[1]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X21Y9.C1       net (fanout=10)       0.746   avr/uart_rx/M_ctr_q[1]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X15Y9.B4       net (fanout=14)       1.091   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X15Y9.B        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.A1       net (fanout=1)        0.928   avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.416ns logic, 2.765ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_savedData_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_savedData_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y9.D6       net (fanout=14)       0.570   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y9.D        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X13Y11.CE      net (fanout=2)        0.981   avr/uart_rx/_n0086_inv1
    SLICE_X13Y11.CLK     Tceck                 0.408   M_avr_rx_data[7]
                                                       avr/uart_rx/M_savedData_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (1.356ns logic, 2.781ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_savedData_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.119ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_savedData_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y9.D6       net (fanout=14)       0.570   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y9.D        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X13Y11.CE      net (fanout=2)        0.981   avr/uart_rx/_n0086_inv1
    SLICE_X13Y11.CLK     Tceck                 0.390   M_avr_rx_data[7]
                                                       avr/uart_rx/M_savedData_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (1.338ns logic, 2.781ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_savedData_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_savedData_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y9.D6       net (fanout=14)       0.570   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y9.D        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X13Y11.CE      net (fanout=2)        0.981   avr/uart_rx/_n0086_inv1
    SLICE_X13Y11.CLK     Tceck                 0.382   M_avr_rx_data[7]
                                                       avr/uart_rx/M_savedData_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (1.330ns logic, 2.781ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_savedData_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_savedData_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y9.D6       net (fanout=14)       0.570   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y9.D        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X13Y11.CE      net (fanout=2)        0.981   avr/uart_rx/_n0086_inv1
    SLICE_X13Y11.CLK     Tceck                 0.365   M_avr_rx_data[7]
                                                       avr/uart_rx/M_savedData_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.313ns logic, 2.781ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_1 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.585ns (Levels of Logic = 2)
  Clock Path Skew:      0.483ns (0.785 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_1 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.BQ       Tcko                  0.525   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_1
    SLICE_X12Y10.C2      net (fanout=1)        0.885   avr/uart_tx/M_savedData_q[1]
    SLICE_X12Y10.C       Tilo                  0.255   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d2
    SLICE_X12Y10.B6      net (fanout=1)        0.269   avr/uart_tx/M_txReg_d2
    SLICE_X12Y10.B       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.219   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.585ns (2.212ns logic, 2.373ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  15.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_savedData_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_savedData_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y9.D6       net (fanout=14)       0.570   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y9.D        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X12Y11.CE      net (fanout=2)        0.981   avr/uart_rx/_n0086_inv1
    SLICE_X12Y11.CLK     Tceck                 0.313   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.261ns logic, 2.781ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_bitCtr_q_2 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 2)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_bitCtr_q_2 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.BQ      Tcko                  0.476   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_bitCtr_q_2
    SLICE_X12Y10.C4      net (fanout=4)        0.833   avr/uart_tx/M_bitCtr_q[2]
    SLICE_X12Y10.C       Tilo                  0.255   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d2
    SLICE_X12Y10.B6      net (fanout=1)        0.269   avr/uart_tx/M_txReg_d2
    SLICE_X12Y10.B       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.219   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (2.163ns logic, 2.321ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  15.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_5 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 2)
  Clock Path Skew:      0.483ns (0.785 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_5 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.DQ       Tcko                  0.525   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_5
    SLICE_X12Y10.C3      net (fanout=1)        0.821   avr/uart_tx/M_savedData_q[5]
    SLICE_X12Y10.C       Tilo                  0.255   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d2
    SLICE_X12Y10.B6      net (fanout=1)        0.269   avr/uart_tx/M_txReg_d2
    SLICE_X12Y10.B       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.219   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (2.212ns logic, 2.309ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  15.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X15Y9.D6       net (fanout=14)       1.054   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X15Y9.D        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd2-In
    SLICE_X15Y9.C5       net (fanout=1)        0.406   avr/uart_rx/M_state_q_FSM_FFd2-In
    SLICE_X15Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (1.321ns logic, 2.690ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.331 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A6       net (fanout=2)        1.268   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X6Y2.D2        net (fanout=10)       1.287   avr/out1
    SLICE_X6Y2.D         Tilo                  0.235   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1_1
    SLICE_X6Y2.C6        net (fanout=1)        0.143   avr/M_cclk_detector_ready_inv1
    SLICE_X6Y2.CLK       Tas                   0.349   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.319ns logic, 2.698ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_5 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_5 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.AQ       Tcko                  0.525   avr/uart_rx/M_ctr_q[5]
                                                       avr/uart_rx/M_ctr_q_5
    SLICE_X21Y9.C3       net (fanout=4)        0.559   avr/uart_rx/M_ctr_q[5]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X15Y9.B4       net (fanout=14)       1.091   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X15Y9.B        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.A1       net (fanout=1)        0.928   avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X15Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.416ns logic, 2.578ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  15.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_savedData_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_savedData_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y9.D6       net (fanout=14)       0.570   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y9.D        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X12Y11.CE      net (fanout=2)        0.981   avr/uart_rx/_n0086_inv1
    SLICE_X12Y11.CLK     Tceck                 0.269   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (1.217ns logic, 2.781ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_savedData_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.995ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_savedData_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y9.D6       net (fanout=14)       0.570   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y9.D        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X12Y11.CE      net (fanout=2)        0.981   avr/uart_rx/_n0086_inv1
    SLICE_X12Y11.CLK     Tceck                 0.266   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (1.214ns logic, 2.781ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_savedData_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_2 to avr/uart_rx/M_savedData_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y10.AQ      Tcko                  0.430   avr/uart_rx/M_ctr_q[3]
                                                       avr/uart_rx/M_ctr_q_2
    SLICE_X21Y9.C2       net (fanout=8)        1.230   avr/uart_rx/M_ctr_q[2]
    SLICE_X21Y9.C        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>11
    SLICE_X21Y9.D6       net (fanout=14)       0.570   avr/uart_rx/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X21Y9.D        Tilo                  0.259   avr/uart_rx/_n0086_inv1
                                                       avr/uart_rx/_n0086_inv11
    SLICE_X12Y11.CE      net (fanout=2)        0.981   avr/uart_rx/_n0086_inv1
    SLICE_X12Y11.CLK     Tceck                 0.253   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.201ns logic, 2.781ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_6 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.462ns (Levels of Logic = 2)
  Clock Path Skew:      0.483ns (0.785 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_6 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.BMUX     Tshcko                0.576   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_6
    SLICE_X12Y10.D5      net (fanout=1)        0.447   avr/uart_tx/M_savedData_q[6]
    SLICE_X12Y10.D       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B1      net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.219   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.462ns (2.262ns logic, 2.200ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack:                  15.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_4 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 2)
  Clock Path Skew:      0.483ns (0.785 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_4 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.525   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_4
    SLICE_X12Y10.D4      net (fanout=1)        0.496   avr/uart_tx/M_savedData_q[4]
    SLICE_X12Y10.D       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B1      net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y10.B       Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.219   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (2.211ns logic, 2.249ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/M_sck_reg_q_0/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_miso_reg_q/CLK
  Logical resource: avr/spi_slave/M_sck_reg_q_1/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_miso_reg_q/CLK
  Logical resource: avr/spi_slave/M_miso_reg_q/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/M_busy_q/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/M_block_q_2/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/M_block_q_3/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_bitCtr_q[0]/CLK
  Logical resource: avr/uart_tx/M_bitCtr_q_0/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_ctr_q[3]/CLK
  Logical resource: avr/uart_tx/M_ctr_q_1/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_ctr_q[3]/CLK
  Logical resource: avr/uart_tx/M_ctr_q_0/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_ctr_q[3]/CLK
  Logical resource: avr/uart_tx/M_ctr_q_2/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_ctr_q[3]/CLK
  Logical resource: avr/uart_tx/M_ctr_q_3/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_0/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_6/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_1/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_2/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_4/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_3/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_5/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_rx_data[3]/CLK
  Logical resource: avr/uart_rx/M_savedData_q_0/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_rx_data[3]/CLK
  Logical resource: avr/uart_rx/M_savedData_q_1/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_rx_data[3]/CLK
  Logical resource: avr/uart_rx/M_savedData_q_2/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_rx_data[3]/CLK
  Logical resource: avr/uart_rx/M_savedData_q_3/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_rx/M_bitCtr_q[2]/CLK
  Logical resource: avr/uart_rx/M_bitCtr_q_1/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_rx/M_bitCtr_q[2]/CLK
  Logical resource: avr/uart_rx/M_bitCtr_q_2/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_rx/M_ctr_q[5]/CLK
  Logical resource: avr/uart_rx/M_ctr_q_5/CK
  Location pin: SLICE_X20Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.938|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1031 paths, 0 nets, and 521 connections

Design statistics:
   Minimum period:   4.938ns{1}   (Maximum frequency: 202.511MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 20 18:06:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



