###################################
# Enable VF and VF memory operations
wr hqm_pf_cfg_i.sriov_cap_control_status 0x9
wr hqm_vf_cfg_i[0].device_command 0x4
wr hqm_vf_cfg_i[1].device_command 0x4
wr hqm_vf_cfg_i[2].device_command 0x4
wr hqm_vf_cfg_i[3].device_command 0x4
wr hqm_vf_cfg_i[4].device_command 0x4
wr hqm_vf_cfg_i[5].device_command 0x4
wr hqm_vf_cfg_i[6].device_command 0x4
wr hqm_vf_cfg_i[7].device_command 0x4
wr hqm_vf_cfg_i[8].device_command 0x4
wr hqm_vf_cfg_i[9].device_command 0x4
wr hqm_vf_cfg_i[10].device_command 0x4
wr hqm_vf_cfg_i[11].device_command 0x4
wr hqm_vf_cfg_i[12].device_command 0x4
wr hqm_vf_cfg_i[13].device_command 0x4
wr hqm_vf_cfg_i[14].device_command 0x4
wr hqm_vf_cfg_i[15].device_command 0x4
rd hqm_pf_cfg_i.sriov_cap_control_status
###################################
# Setup MSI-X Table entries
#wr hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
#wr hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
#wr hqm_msix_mem.msg_data[0]    0xa11c0ded
#wr hqm_msix_mem.vector_ctrl[0] 0x00000000
#wr hqm_msix_mem.msg_addr_l[3]  0xdeadf11c
#wr hqm_msix_mem.msg_addr_u[3]  0xfeeddeaf
#wr hqm_msix_mem.msg_data[3]    0x1ce1cebb
#wr hqm_msix_mem.vector_ctrl[3] 0x00000000
#rd hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
#rd hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
#rd hqm_msix_mem.msg_data[0]    0xa11c0ded
#rd hqm_msix_mem.vector_ctrl[0] 0x00000000
#rd hqm_msix_mem.msg_addr_l[3]  0xdeadf11c
#rd hqm_msix_mem.msg_addr_u[3]  0xfeeddeaf
#rd hqm_msix_mem.msg_data[3]    0x1ce1cebb
#rd hqm_msix_mem.vector_ctrl[3] 0x00000000
###################################
# Enable MSIx
#wr hqm_pf_cfg_i.msix_cap_control 0x8000
#rd hqm_pf_cfg_i.msix_cap_control 0x8047
# Write MSI table
wr hqm_vf_cfg_i[0].msi_cap_addr_l        0x76543f00
wr hqm_vf_cfg_i[0].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[0].msi_cap_msg_data      0xf000
wr hqm_vf_cfg_i[0].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[0].msi_cap_msg_control   0x0001
wr hqm_vf_cfg_i[1].msi_cap_addr_l        0x76543f10
wr hqm_vf_cfg_i[1].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[1].msi_cap_msg_data      0xf100
wr hqm_vf_cfg_i[1].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[1].msi_cap_msg_control   0x0011
wr hqm_vf_cfg_i[2].msi_cap_addr_l        0x76543f20
wr hqm_vf_cfg_i[2].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[2].msi_cap_msg_data      0xf200
wr hqm_vf_cfg_i[2].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[2].msi_cap_msg_control   0x0021
wr hqm_vf_cfg_i[3].msi_cap_addr_l        0x76543f30
wr hqm_vf_cfg_i[3].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[3].msi_cap_msg_data      0xf300
wr hqm_vf_cfg_i[3].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[3].msi_cap_msg_control   0x0031
wr hqm_vf_cfg_i[4].msi_cap_addr_l        0x76543f40
wr hqm_vf_cfg_i[4].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[4].msi_cap_msg_data      0xf400
wr hqm_vf_cfg_i[4].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[4].msi_cap_msg_control   0x0041
wr hqm_vf_cfg_i[5].msi_cap_addr_l        0x76543f50
wr hqm_vf_cfg_i[5].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[5].msi_cap_msg_data      0xf500
wr hqm_vf_cfg_i[5].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[5].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[6].msi_cap_addr_l        0x76543f60
wr hqm_vf_cfg_i[6].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[6].msi_cap_msg_data      0xf600
wr hqm_vf_cfg_i[6].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[6].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[7].msi_cap_addr_l        0x76543f70
wr hqm_vf_cfg_i[7].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[7].msi_cap_msg_data      0xf700
wr hqm_vf_cfg_i[7].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[7].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[8].msi_cap_addr_l        0x76543f80
wr hqm_vf_cfg_i[8].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[8].msi_cap_msg_data      0xf800
wr hqm_vf_cfg_i[8].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[8].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[9].msi_cap_addr_l        0x76543f90
wr hqm_vf_cfg_i[9].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[9].msi_cap_msg_data      0xf900
wr hqm_vf_cfg_i[9].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[9].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[10].msi_cap_addr_l       0x76543fa0
wr hqm_vf_cfg_i[10].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[10].msi_cap_msg_data     0xfa00
wr hqm_vf_cfg_i[10].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[10].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[11].msi_cap_addr_l       0x76543fb0
wr hqm_vf_cfg_i[11].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[11].msi_cap_msg_data     0xfb00
wr hqm_vf_cfg_i[11].msi_cap_msg_mask     0x00000001
wr hqm_vf_cfg_i[11].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[12].msi_cap_addr_l       0x76543fc0
wr hqm_vf_cfg_i[12].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[12].msi_cap_msg_data     0xfc00
wr hqm_vf_cfg_i[12].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[12].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[13].msi_cap_addr_l       0x76543fd0
wr hqm_vf_cfg_i[13].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[13].msi_cap_msg_data     0xfd00
wr hqm_vf_cfg_i[13].msi_cap_msg_mask     0x00000001
wr hqm_vf_cfg_i[13].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[14].msi_cap_addr_l       0x76543fe0
wr hqm_vf_cfg_i[14].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[14].msi_cap_msg_data     0xfe00
wr hqm_vf_cfg_i[14].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[14].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[15].msi_cap_addr_l       0x76543ff0
wr hqm_vf_cfg_i[15].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[15].msi_cap_msg_data     0xff00
wr hqm_vf_cfg_i[15].msi_cap_msg_mask     0x00000001
wr hqm_vf_cfg_i[15].msi_cap_msg_control  0x0051

# Read
rd hqm_vf_cfg_i[0].msi_cap_addr_l        0x76543f00
rd hqm_vf_cfg_i[0].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[0].msi_cap_msg_data      0xf000
rd hqm_vf_cfg_i[0].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[0].msi_cap_msg_control   0x018b
rd hqm_vf_cfg_i[1].msi_cap_addr_l        0x76543f10
rd hqm_vf_cfg_i[1].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[1].msi_cap_msg_data      0xf100
rd hqm_vf_cfg_i[1].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[1].msi_cap_msg_control   0x019b
rd hqm_vf_cfg_i[2].msi_cap_addr_l        0x76543f20
rd hqm_vf_cfg_i[2].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[2].msi_cap_msg_data      0xf200
rd hqm_vf_cfg_i[2].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[2].msi_cap_msg_control   0x01ab
rd hqm_vf_cfg_i[3].msi_cap_addr_l        0x76543f30
rd hqm_vf_cfg_i[3].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[3].msi_cap_msg_data      0xf300
rd hqm_vf_cfg_i[3].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[3].msi_cap_msg_control   0x01bb
rd hqm_vf_cfg_i[4].msi_cap_addr_l        0x76543f40
rd hqm_vf_cfg_i[4].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[4].msi_cap_msg_data      0xf400
rd hqm_vf_cfg_i[4].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[4].msi_cap_msg_control   0x01cb
rd hqm_vf_cfg_i[5].msi_cap_addr_l        0x76543f50
rd hqm_vf_cfg_i[5].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[5].msi_cap_msg_data      0xf500
rd hqm_vf_cfg_i[5].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[5].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[6].msi_cap_addr_l        0x76543f60
rd hqm_vf_cfg_i[6].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[6].msi_cap_msg_data      0xf600
rd hqm_vf_cfg_i[6].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[6].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[7].msi_cap_addr_l        0x76543f70
rd hqm_vf_cfg_i[7].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[7].msi_cap_msg_data      0xf700
rd hqm_vf_cfg_i[7].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[7].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[8].msi_cap_addr_l        0x76543f80
rd hqm_vf_cfg_i[8].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[8].msi_cap_msg_data      0xf800
rd hqm_vf_cfg_i[8].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[8].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[9].msi_cap_addr_l        0x76543f90
rd hqm_vf_cfg_i[9].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[9].msi_cap_msg_data      0xf900
rd hqm_vf_cfg_i[9].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[9].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[10].msi_cap_addr_l       0x76543fa0
rd hqm_vf_cfg_i[10].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[10].msi_cap_msg_data     0xfa00
rd hqm_vf_cfg_i[10].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[10].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[11].msi_cap_addr_l       0x76543fb0
rd hqm_vf_cfg_i[11].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[11].msi_cap_msg_data     0xfb00
rd hqm_vf_cfg_i[11].msi_cap_msg_mask     0x00000001
rd hqm_vf_cfg_i[11].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[12].msi_cap_addr_l       0x76543fc0
rd hqm_vf_cfg_i[12].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[12].msi_cap_msg_data     0xfc00
rd hqm_vf_cfg_i[12].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[12].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[13].msi_cap_addr_l       0x76543fd0
rd hqm_vf_cfg_i[13].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[13].msi_cap_msg_data     0xfd00
rd hqm_vf_cfg_i[13].msi_cap_msg_mask     0x00000001
rd hqm_vf_cfg_i[13].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[14].msi_cap_addr_l       0x76543fe0
rd hqm_vf_cfg_i[14].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[14].msi_cap_msg_data     0xfe00
rd hqm_vf_cfg_i[14].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[14].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[15].msi_cap_addr_l       0x76543ff0
rd hqm_vf_cfg_i[15].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[15].msi_cap_msg_data     0xff00
rd hqm_vf_cfg_i[15].msi_cap_msg_mask     0x00000001
rd hqm_vf_cfg_i[15].msi_cap_msg_control  0x01db
###################################
###################################
###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x00000bff 0xffffffff 1000

#mem_update      # initialize memories to hqm_cfg defaults using backdoor access

cfg_begin

 #####################################################MSIX_config##################################################
  ldb qid LQ:*
  ldb qid 1
  ldb qid 2
  ldb qid 3
  ldb qid 4
  ldb qid 5
  ldb qid 6
  ldb qid 7

  vas VS:* ldb_qidv:LQ=1  credit_cnt=4096
  vas 0 ldb_qidv0=1 ldb_qidv1=1 ldb_qidv2=1 ldb_qidv3=1 ldb_qidv4=1 ldb_qidv5=1 ldb_qidv6=1 ldb_qidv7=1 credit_cnt=4096

  ldb pp PP:0  vas=VS 
  ldb cq PP   qidv0=1 qidix0=LQ cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  ldb pp 1  vas=0 
  ldb cq 1  gpa=sm qidv0=1 qidix0=0 qidv1=1 qidix1=1 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  ldb pp 2  vas=0 
  ldb cq 2  gpa=sm qidv0=1 qidix0=2 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  ldb pp 3  vas=0 
  ldb cq 3  gpa=sm qidv0=1 qidix0=3 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  ldb pp 4  vas=0 
  ldb cq 4  gpa=sm qidv0=1 qidix0=4 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  ldb pp 7  vas=0 
  ldb cq 7  gpa=sm qidv0=1 qidix0=7 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  ldb pp 5  vas=0 
  ldb cq 5  gpa=sm qidv0=1 qidix0=5 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  ldb pp 6  vas=0 
  ldb cq 6  gpa=sm qidv0=1 qidix0=6 cq_timer_intr_thresh=2 cq_timer_intr_ena=1 cq_depth_intr_thresh=1 cq_depth_intr_ena=1

  msix_cq 8  addr=0x023456780000000 data=0x55aacc30 is_ldb=1 cq=PP 
  msix_cq 9  addr=0x123456780000004 data=0x55aacc31 is_ldb=1 cq=1
  msix_cq 10 addr=0x223456780000008 data=0x55aacc32 is_ldb=1 cq=2
  msix_cq 11 addr=0x323456780000040 data=0x65aacc32 is_ldb=1 cq=3
  msix_cq 12 addr=0x423456780000080 data=0x65aacc32 is_ldb=1 cq=4
  msix_cq 13 addr=0x5234567800000c0 data=0x55aacc32 is_ldb=1 cq=5
  msix_cq 14 addr=0x623456780000400 data=0x65aacc32 is_ldb=1 cq=6
  msix_cq 15 addr=0x723456780000800 data=0x65aacc32 is_ldb=1 cq=7

  

################################################MSI config##################################
  dir qid  0
  dir qid  1
  dir qid  2
  dir qid  3
  dir qid  4
  dir qid  5
  dir qid  6
  dir qid  7
  dir qid  8
  dir qid  9 
  dir qid 10 
  dir qid 11 
  dir qid 12
  dir qid 13
  dir qid 14

  vas 0 dir_qidv0=1 dir_qidv1=1 dir_qidv2=1 dir_qidv3=1 dir_qidv4=1 dir_qidv5=1 dir_qidv6=1 dir_qidv7=1 dir_qidv8=1 dir_qidv9=1 dir_qidv10=1 dir_qidv11=1 dir_qidv12=1 dir_qidv13=1 dir_qidv14=1

 
  
  dir pp  0  vas=0 
  dir pp  1  vas=0 
  dir pp  2  vas=0 
  dir pp  3  vas=0 
  dir pp  4  vas=0 
  dir pp  5  vas=0 
  dir pp  6  vas=0 
  dir pp  7  vas=0 
  dir pp  8  vas=0 
  dir pp  9  vas=0 
  dir pp 10  vas=0 
  dir pp 11  vas=0 
  dir pp 12  vas=0 
  dir pp 13  vas=0 
  dir pp 14  vas=0 

  dir cq  0 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  1 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  2 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  3 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  4 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  5 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  6 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  7 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  8 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  9 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 10 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 11 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 12 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 13 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 14 gpa=sm cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1




  vf  0 dir_vpp0_pp=0  dir_vqid0_qid=0
  vf  1 dir_vpp0_pp=1  dir_vqid0_qid=1
  vf  2 dir_vpp0_pp=2  dir_vqid0_qid=2
  vf  3 dir_vpp0_pp=3  dir_vqid0_qid=3
  vf  4 dir_vpp0_pp=4  dir_vqid0_qid=4
  vf  5 dir_vpp0_pp=5  dir_vqid0_qid=5
  vf  6 dir_vpp0_pp=6  dir_vqid0_qid=6
  vf  7 dir_vpp0_pp=7  dir_vqid0_qid=7
  vf  8 dir_vpp0_pp=8  dir_vqid0_qid=8
  vf  9 dir_vpp0_pp=9  dir_vqid0_qid=9
  vf 10 dir_vpp0_pp=10 dir_vqid0_qid=10
  vf 11 dir_vpp0_pp=11 dir_vqid0_qid=11
  vf 12 dir_vpp0_pp=12 dir_vqid0_qid=12
  vf 13 dir_vpp0_pp=13 dir_vqid0_qid=13


 
###########################################################################################################  
cfg_end

#dir_cq_isr configured  for MSI
wr hqm_system_csr.dir_cq_isr[0]   0x400
wr hqm_system_csr.dir_cq_isr[1]   0x441
wr hqm_system_csr.dir_cq_isr[2]   0x482
wr hqm_system_csr.dir_cq_isr[3]   0x4C3
wr hqm_system_csr.dir_cq_isr[4]   0x504
wr hqm_system_csr.dir_cq_isr[5]   0x545
wr hqm_system_csr.dir_cq_isr[6]   0x586
wr hqm_system_csr.dir_cq_isr[7]   0x5C7
wr hqm_system_csr.dir_cq_isr[8]   0x608
wr hqm_system_csr.dir_cq_isr[9]   0x649
wr hqm_system_csr.dir_cq_isr[10]  0x68A

wr hqm_system_csr.ldb_cq_isr[0]   0x800



wr credit_hist_pipe.cfg_ldb_cq_intr_armed0 0x00000FFF
wr credit_hist_pipe.cfg_dir_cq_intr_armed0 0x00000FFF


###################################

# Enable ingress alarms
rd hqm_system_csr.ingress_alarm_enable 0x00000000
wr hqm_system_csr.ingress_alarm_enable 0xffffffff
rd hqm_system_csr.ingress_alarm_enable 0x0000003f
