
NHK2024_mbd_R1ArmWheelController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008678  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08008858  08008858  00018858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c64  08008c64  0002024c  2**0
                  CONTENTS
  4 .ARM          00000008  08008c64  08008c64  00018c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c6c  08008c6c  0002024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c6c  08008c6c  00018c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c70  08008c70  00018c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  08008c74  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000450  20000250  08008ec0  00020250  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200006a0  08008ec0  000206a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002027c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015967  00000000  00000000  000202bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028a6  00000000  00000000  00035c26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001368  00000000  00000000  000384d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f19  00000000  00000000  00039838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026ced  00000000  00000000  0003a751  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015032  00000000  00000000  0006143e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00103f20  00000000  00000000  00076470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006418  00000000  00000000  0017a390  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001807a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000250 	.word	0x20000250
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008840 	.word	0x08008840

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000254 	.word	0x20000254
 800021c:	08008840 	.word	0x08008840

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b970 	b.w	8000f90 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	460d      	mov	r5, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	460f      	mov	r7, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4694      	mov	ip, r2
 8000cdc:	d965      	bls.n	8000daa <__udivmoddi4+0xe2>
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	b143      	cbz	r3, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ce8:	f1c3 0220 	rsb	r2, r3, #32
 8000cec:	409f      	lsls	r7, r3
 8000cee:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf2:	4317      	orrs	r7, r2
 8000cf4:	409c      	lsls	r4, r3
 8000cf6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cfa:	fa1f f58c 	uxth.w	r5, ip
 8000cfe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d02:	0c22      	lsrs	r2, r4, #16
 8000d04:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d08:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d0c:	fb01 f005 	mul.w	r0, r1, r5
 8000d10:	4290      	cmp	r0, r2
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d14:	eb1c 0202 	adds.w	r2, ip, r2
 8000d18:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d1c:	f080 811c 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d20:	4290      	cmp	r0, r2
 8000d22:	f240 8119 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d26:	3902      	subs	r1, #2
 8000d28:	4462      	add	r2, ip
 8000d2a:	1a12      	subs	r2, r2, r0
 8000d2c:	b2a4      	uxth	r4, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3a:	fb00 f505 	mul.w	r5, r0, r5
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	d90a      	bls.n	8000d58 <__udivmoddi4+0x90>
 8000d42:	eb1c 0404 	adds.w	r4, ip, r4
 8000d46:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d4a:	f080 8107 	bcs.w	8000f5c <__udivmoddi4+0x294>
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	f240 8104 	bls.w	8000f5c <__udivmoddi4+0x294>
 8000d54:	4464      	add	r4, ip
 8000d56:	3802      	subs	r0, #2
 8000d58:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5c:	1b64      	subs	r4, r4, r5
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11e      	cbz	r6, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40dc      	lsrs	r4, r3
 8000d64:	2300      	movs	r3, #0
 8000d66:	e9c6 4300 	strd	r4, r3, [r6]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0xbc>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80ed 	beq.w	8000f52 <__udivmoddi4+0x28a>
 8000d78:	2100      	movs	r1, #0
 8000d7a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d84:	fab3 f183 	clz	r1, r3
 8000d88:	2900      	cmp	r1, #0
 8000d8a:	d149      	bne.n	8000e20 <__udivmoddi4+0x158>
 8000d8c:	42ab      	cmp	r3, r5
 8000d8e:	d302      	bcc.n	8000d96 <__udivmoddi4+0xce>
 8000d90:	4282      	cmp	r2, r0
 8000d92:	f200 80f8 	bhi.w	8000f86 <__udivmoddi4+0x2be>
 8000d96:	1a84      	subs	r4, r0, r2
 8000d98:	eb65 0203 	sbc.w	r2, r5, r3
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	d0e2      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	e9c6 4700 	strd	r4, r7, [r6]
 8000da8:	e7df      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000daa:	b902      	cbnz	r2, 8000dae <__udivmoddi4+0xe6>
 8000dac:	deff      	udf	#255	; 0xff
 8000dae:	fab2 f382 	clz	r3, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f040 8090 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000db8:	1a8a      	subs	r2, r1, r2
 8000dba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dbe:	fa1f fe8c 	uxth.w	lr, ip
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dc8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dcc:	0c22      	lsrs	r2, r4, #16
 8000dce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dd2:	fb0e f005 	mul.w	r0, lr, r5
 8000dd6:	4290      	cmp	r0, r2
 8000dd8:	d908      	bls.n	8000dec <__udivmoddi4+0x124>
 8000dda:	eb1c 0202 	adds.w	r2, ip, r2
 8000dde:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4290      	cmp	r0, r2
 8000de6:	f200 80cb 	bhi.w	8000f80 <__udivmoddi4+0x2b8>
 8000dea:	4645      	mov	r5, r8
 8000dec:	1a12      	subs	r2, r2, r0
 8000dee:	b2a4      	uxth	r4, r4
 8000df0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000df4:	fb07 2210 	mls	r2, r7, r0, r2
 8000df8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dfc:	fb0e fe00 	mul.w	lr, lr, r0
 8000e00:	45a6      	cmp	lr, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x14e>
 8000e04:	eb1c 0404 	adds.w	r4, ip, r4
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x14c>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f200 80bb 	bhi.w	8000f8a <__udivmoddi4+0x2c2>
 8000e14:	4610      	mov	r0, r2
 8000e16:	eba4 040e 	sub.w	r4, r4, lr
 8000e1a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e1e:	e79f      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e20:	f1c1 0720 	rsb	r7, r1, #32
 8000e24:	408b      	lsls	r3, r1
 8000e26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e2e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e32:	fa20 f307 	lsr.w	r3, r0, r7
 8000e36:	40fd      	lsrs	r5, r7
 8000e38:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	fb09 5518 	mls	r5, r9, r8, r5
 8000e4a:	0c1c      	lsrs	r4, r3, #16
 8000e4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e50:	fb08 f50e 	mul.w	r5, r8, lr
 8000e54:	42a5      	cmp	r5, r4
 8000e56:	fa02 f201 	lsl.w	r2, r2, r1
 8000e5a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e68:	f080 8088 	bcs.w	8000f7c <__udivmoddi4+0x2b4>
 8000e6c:	42a5      	cmp	r5, r4
 8000e6e:	f240 8085 	bls.w	8000f7c <__udivmoddi4+0x2b4>
 8000e72:	f1a8 0802 	sub.w	r8, r8, #2
 8000e76:	4464      	add	r4, ip
 8000e78:	1b64      	subs	r4, r4, r5
 8000e7a:	b29d      	uxth	r5, r3
 8000e7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e80:	fb09 4413 	mls	r4, r9, r3, r4
 8000e84:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e88:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e98:	d26c      	bcs.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	d96a      	bls.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9e:	3b02      	subs	r3, #2
 8000ea0:	4464      	add	r4, ip
 8000ea2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ea6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	42ac      	cmp	r4, r5
 8000eb0:	46c8      	mov	r8, r9
 8000eb2:	46ae      	mov	lr, r5
 8000eb4:	d356      	bcc.n	8000f64 <__udivmoddi4+0x29c>
 8000eb6:	d053      	beq.n	8000f60 <__udivmoddi4+0x298>
 8000eb8:	b156      	cbz	r6, 8000ed0 <__udivmoddi4+0x208>
 8000eba:	ebb0 0208 	subs.w	r2, r0, r8
 8000ebe:	eb64 040e 	sbc.w	r4, r4, lr
 8000ec2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ec6:	40ca      	lsrs	r2, r1
 8000ec8:	40cc      	lsrs	r4, r1
 8000eca:	4317      	orrs	r7, r2
 8000ecc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed8:	f1c3 0120 	rsb	r1, r3, #32
 8000edc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ee0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ee4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ee8:	409d      	lsls	r5, r3
 8000eea:	432a      	orrs	r2, r5
 8000eec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef0:	fa1f fe8c 	uxth.w	lr, ip
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1510 	mls	r5, r7, r0, r1
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f02:	fb00 f50e 	mul.w	r5, r0, lr
 8000f06:	428d      	cmp	r5, r1
 8000f08:	fa04 f403 	lsl.w	r4, r4, r3
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x258>
 8000f0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f12:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f16:	d22f      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f18:	428d      	cmp	r5, r1
 8000f1a:	d92d      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	4461      	add	r1, ip
 8000f20:	1b49      	subs	r1, r1, r5
 8000f22:	b292      	uxth	r2, r2
 8000f24:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f28:	fb07 1115 	mls	r1, r7, r5, r1
 8000f2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f30:	fb05 f10e 	mul.w	r1, r5, lr
 8000f34:	4291      	cmp	r1, r2
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x282>
 8000f38:	eb1c 0202 	adds.w	r2, ip, r2
 8000f3c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f40:	d216      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000f42:	4291      	cmp	r1, r2
 8000f44:	d914      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000f46:	3d02      	subs	r5, #2
 8000f48:	4462      	add	r2, ip
 8000f4a:	1a52      	subs	r2, r2, r1
 8000f4c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f50:	e738      	b.n	8000dc4 <__udivmoddi4+0xfc>
 8000f52:	4631      	mov	r1, r6
 8000f54:	4630      	mov	r0, r6
 8000f56:	e708      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000f58:	4639      	mov	r1, r7
 8000f5a:	e6e6      	b.n	8000d2a <__udivmoddi4+0x62>
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	e6fb      	b.n	8000d58 <__udivmoddi4+0x90>
 8000f60:	4548      	cmp	r0, r9
 8000f62:	d2a9      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f64:	ebb9 0802 	subs.w	r8, r9, r2
 8000f68:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	e7a3      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f70:	4645      	mov	r5, r8
 8000f72:	e7ea      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f74:	462b      	mov	r3, r5
 8000f76:	e794      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f78:	4640      	mov	r0, r8
 8000f7a:	e7d1      	b.n	8000f20 <__udivmoddi4+0x258>
 8000f7c:	46d0      	mov	r8, sl
 8000f7e:	e77b      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f80:	3d02      	subs	r5, #2
 8000f82:	4462      	add	r2, ip
 8000f84:	e732      	b.n	8000dec <__udivmoddi4+0x124>
 8000f86:	4608      	mov	r0, r1
 8000f88:	e70a      	b.n	8000da0 <__udivmoddi4+0xd8>
 8000f8a:	4464      	add	r4, ip
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	e742      	b.n	8000e16 <__udivmoddi4+0x14e>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <pid_init>:
    PID *pid,
    double control_cycle,
    double kp, float kd, float ki,
    double setpoint,
    double integral_min, double integral_max
) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08e      	sub	sp, #56	; 0x38
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6378      	str	r0, [r7, #52]	; 0x34
 8000f9c:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 8000fa0:	ed87 1b08 	vstr	d1, [r7, #32]
 8000fa4:	ed87 2a0c 	vstr	s4, [r7, #48]	; 0x30
 8000fa8:	edc7 2a07 	vstr	s5, [r7, #28]
 8000fac:	ed87 3b04 	vstr	d3, [r7, #16]
 8000fb0:	ed87 4b02 	vstr	d4, [r7, #8]
 8000fb4:	ed87 5b00 	vstr	d5, [r7]
    pid -> control_cycle = control_cycle;
 8000fb8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000fbe:	e9c1 2300 	strd	r2, r3, [r1]
    pid -> kp = kp;
 8000fc2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fc4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000fc8:	e9c1 2302 	strd	r2, r3, [r1, #8]
    pid -> kd = kd;
 8000fcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000fce:	f7ff fae3 	bl	8000598 <__aeabi_f2d>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fd8:	e9c1 2304 	strd	r2, r3, [r1, #16]
    pid -> ki = ki;
 8000fdc:	69f8      	ldr	r0, [r7, #28]
 8000fde:	f7ff fadb 	bl	8000598 <__aeabi_f2d>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fe8:	e9c1 2306 	strd	r2, r3, [r1, #24]
    pid -> setpoint = setpoint;
 8000fec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000ff2:	e9c1 2308 	strd	r2, r3, [r1, #32]
    pid -> integral_max = integral_max;
 8000ff6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000ff8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ffc:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    pid -> integral_min = integral_min;
 8001000:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001002:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001006:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    pid -> integral = 0;
 800100a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	f04f 0300 	mov.w	r3, #0
 8001014:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    pid -> last_error = 0;
 8001018:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800101a:	f04f 0200 	mov.w	r2, #0
 800101e:	f04f 0300 	mov.w	r3, #0
 8001022:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
}
 8001026:	bf00      	nop
 8001028:	3738      	adds	r7, #56	; 0x38
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <pid_compute>:

double pid_compute(
    PID *pid,
    double input
) {
 800102e:	b5b0      	push	{r4, r5, r7, lr}
 8001030:	b08a      	sub	sp, #40	; 0x28
 8001032:	af00      	add	r7, sp, #0
 8001034:	60f8      	str	r0, [r7, #12]
 8001036:	ed87 0b00 	vstr	d0, [r7]
    double error = pid -> setpoint - input;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001040:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001044:	f7ff f948 	bl	80002d8 <__aeabi_dsub>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    pid -> integral += error * pid -> control_cycle;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	e9d3 0100 	ldrd	r0, r1, [r3]
 800105c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001060:	f7ff faf2 	bl	8000648 <__aeabi_dmul>
 8001064:	4602      	mov	r2, r0
 8001066:	460b      	mov	r3, r1
 8001068:	4620      	mov	r0, r4
 800106a:	4629      	mov	r1, r5
 800106c:	f7ff f936 	bl	80002dc <__adddf3>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	68f9      	ldr	r1, [r7, #12]
 8001076:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

    // アンチワインドアップ
    if (pid -> integral > pid -> integral_max) {
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001086:	f7ff fd6f 	bl	8000b68 <__aeabi_dcmpgt>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d006      	beq.n	800109e <pid_compute+0x70>
        pid -> integral = pid -> integral_max;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001096:	68f9      	ldr	r1, [r7, #12]
 8001098:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 800109c:	e010      	b.n	80010c0 <pid_compute+0x92>
    } else if (pid -> integral < pid -> integral_min) {
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80010aa:	f7ff fd3f 	bl	8000b2c <__aeabi_dcmplt>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d005      	beq.n	80010c0 <pid_compute+0x92>
        pid -> integral = pid -> integral_min;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80010ba:	68f9      	ldr	r1, [r7, #12]
 80010bc:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }

    double derivative = (error - pid->last_error) / pid -> control_cycle;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80010c6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80010ca:	f7ff f905 	bl	80002d8 <__aeabi_dsub>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4610      	mov	r0, r2
 80010d4:	4619      	mov	r1, r3
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010dc:	f7ff fbde 	bl	800089c <__aeabi_ddiv>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // PID出力の計算
    double output = (pid -> kp * error) + (pid -> ki * pid -> integral) + (pid -> kd * derivative);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80010ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80010f2:	f7ff faa9 	bl	8000648 <__aeabi_dmul>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	4614      	mov	r4, r2
 80010fc:	461d      	mov	r5, r3
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800110a:	f7ff fa9d 	bl	8000648 <__aeabi_dmul>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4620      	mov	r0, r4
 8001114:	4629      	mov	r1, r5
 8001116:	f7ff f8e1 	bl	80002dc <__adddf3>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4614      	mov	r4, r2
 8001120:	461d      	mov	r5, r3
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001128:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800112c:	f7ff fa8c 	bl	8000648 <__aeabi_dmul>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4620      	mov	r0, r4
 8001136:	4629      	mov	r1, r5
 8001138:	f7ff f8d0 	bl	80002dc <__adddf3>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // 更新
    pid -> last_error = error;
 8001144:	68f9      	ldr	r1, [r7, #12]
 8001146:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800114a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return output;
 800114e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001152:	ec43 2b17 	vmov	d7, r2, r3
}
 8001156:	eeb0 0a47 	vmov.f32	s0, s14
 800115a:	eef0 0a67 	vmov.f32	s1, s15
 800115e:	3728      	adds	r7, #40	; 0x28
 8001160:	46bd      	mov	sp, r7
 8001162:	bdb0      	pop	{r4, r5, r7, pc}

08001164 <pid_reset_setpoint>:

void pid_reset_setpoint(
    PID *pid,
    double setpoint
) {
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	ed87 0b00 	vstr	d0, [r7]
    pid -> setpoint = setpoint;
 8001170:	68f9      	ldr	r1, [r7, #12]
 8001172:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001176:	e9c1 2308 	strd	r2, r3, [r1, #32]
    pid -> integral = 0; // TODO: check if this is necessary
 800117a:	68f9      	ldr	r1, [r7, #12]
 800117c:	f04f 0200 	mov.w	r2, #0
 8001180:	f04f 0300 	mov.w	r3, #0
 8001184:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    pid -> last_error = 0; // TODO: check if this is necessary
 8001188:	68f9      	ldr	r1, [r7, #12]
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	f04f 0300 	mov.w	r3, #0
 8001192:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
}
 8001196:	bf00      	nop
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <int32_t_pid_compute>:

int int32_t_pid_compute(
    PID *pid,
    double input
) {
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b084      	sub	sp, #16
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	60f8      	str	r0, [r7, #12]
 80011aa:	ed87 0b00 	vstr	d0, [r7]
    return (int)pid_compute(pid, input);
 80011ae:	ed97 0b00 	vldr	d0, [r7]
 80011b2:	68f8      	ldr	r0, [r7, #12]
 80011b4:	f7ff ff3b 	bl	800102e <pid_compute>
 80011b8:	ec53 2b10 	vmov	r2, r3, d0
 80011bc:	4610      	mov	r0, r2
 80011be:	4619      	mov	r1, r3
 80011c0:	f7ff fcf2 	bl	8000ba8 <__aeabi_d2iz>
 80011c4:	4603      	mov	r3, r0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <ResetToHomePosition>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* --- アームの原点を取るための関数たち --- */
void ResetToHomePosition() {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
  // 実行前の初期化
  // PIDの制御を一旦止める
  HAL_TIM_Base_Stop_IT(&htim6);
 80011d6:	481b      	ldr	r0, [pc, #108]	; (8001244 <ResetToHomePosition+0x74>)
 80011d8:	f003 fbd6 	bl	8004988 <HAL_TIM_Base_Stop_IT>
  // MotorStateの初期化
  for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 80011dc:	2300      	movs	r3, #0
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	e014      	b.n	800120c <ResetToHomePosition+0x3c>
      arm_motor[arm_index].pos = 0;
 80011e2:	4a19      	ldr	r2, [pc, #100]	; (8001248 <ResetToHomePosition+0x78>)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	011b      	lsls	r3, r3, #4
 80011e8:	4413      	add	r3, r2
 80011ea:	f103 0108 	add.w	r1, r3, #8
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	f04f 0300 	mov.w	r3, #0
 80011f6:	e9c1 2300 	strd	r2, r3, [r1]
      arm_motor[arm_index].vel = 0;
 80011fa:	4a13      	ldr	r2, [pc, #76]	; (8001248 <ResetToHomePosition+0x78>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	011b      	lsls	r3, r3, #4
 8001200:	4413      	add	r3, r2
 8001202:	2200      	movs	r2, #0
 8001204:	801a      	strh	r2, [r3, #0]
  for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	3301      	adds	r3, #1
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b03      	cmp	r3, #3
 8001210:	dde7      	ble.n	80011e2 <ResetToHomePosition+0x12>
  }
  // それぞれのスイッチの変数を全てfalseにする
//  isPushedRestHomePositionButton[1] = false;
  isPushedRestHomePositionButton[3] = false;
 8001212:	4b0e      	ldr	r3, [pc, #56]	; (800124c <ResetToHomePosition+0x7c>)
 8001214:	2200      	movs	r2, #0
 8001216:	70da      	strb	r2, [r3, #3]
//      motor_vel_value[arm_index*2] = val_settings[arm_index] >> 8;
//      motor_vel_value[arm_index*2+1] = val_settings[arm_index] & 0xFF;
//  }

  // モータ動かす
  HAL_TIM_Base_Start_IT(&htim7);
 8001218:	480d      	ldr	r0, [pc, #52]	; (8001250 <ResetToHomePosition+0x80>)
 800121a:	f003 fb3d 	bl	8004898 <HAL_TIM_Base_Start_IT>

  // 全部がスイッチにタッチするまで待つ
//  printf("wait... all switch pushed\r\n");
  while (
 800121e:	bf00      	nop
      !isPushedRestHomePositionButton[3]
 8001220:	4b0a      	ldr	r3, [pc, #40]	; (800124c <ResetToHomePosition+0x7c>)
 8001222:	78db      	ldrb	r3, [r3, #3]
 8001224:	f083 0301 	eor.w	r3, r3, #1
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1f8      	bne.n	8001220 <ResetToHomePosition+0x50>
  ) {
      // continue
  }
//  printf("finish  all switch pushed\r\n");
  HAL_TIM_Base_Stop_IT(&htim7);
 800122e:	4808      	ldr	r0, [pc, #32]	; (8001250 <ResetToHomePosition+0x80>)
 8001230:	f003 fbaa 	bl	8004988 <HAL_TIM_Base_Stop_IT>

  // 数秒待ってもならなかったら設置してるとみなす
  // タイマー回せば良いのかしら

  // PIDの制御を再開
  HAL_TIM_Base_Start_IT(&htim6);
 8001234:	4803      	ldr	r0, [pc, #12]	; (8001244 <ResetToHomePosition+0x74>)
 8001236:	f003 fb2f 	bl	8004898 <HAL_TIM_Base_Start_IT>
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	200003c8 	.word	0x200003c8
 8001248:	200004f8 	.word	0x200004f8
 800124c:	20000538 	.word	0x20000538
 8001250:	20000414 	.word	0x20000414

08001254 <HAL_GPIO_EXTI_Callback>:

/*
 * 原点調節用のスイッチの割り込み関数
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == Arm1Switch_Pin)
 800125e:	88fb      	ldrh	r3, [r7, #6]
 8001260:	2b40      	cmp	r3, #64	; 0x40
 8001262:	d107      	bne.n	8001274 <HAL_GPIO_EXTI_Callback+0x20>
  {
//      printf("[Initialize Position]: ARM 1\r\n");
      InitMotorState(1); // motorStateを再初期化する
 8001264:	2001      	movs	r0, #1
 8001266:	f000 f817 	bl	8001298 <InitMotorState>
      setMotorVel(); // 再初期化したモーターの速度を0にする（InitMotorStateで変更したvelがCANに流されて反映される）
 800126a:	f000 f857 	bl	800131c <setMotorVel>
      isPushedRestHomePositionButton[1] = true;
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <HAL_GPIO_EXTI_Callback+0x40>)
 8001270:	2201      	movs	r2, #1
 8001272:	705a      	strb	r2, [r3, #1]
  }

  if (GPIO_Pin == Arm3Switch_Pin)
 8001274:	88fb      	ldrh	r3, [r7, #6]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d107      	bne.n	800128a <HAL_GPIO_EXTI_Callback+0x36>
  {
//      printf("[Initialize Position]: ARM 4\r\n");
      InitMotorState(3); // motorStateを再初期化する
 800127a:	2003      	movs	r0, #3
 800127c:	f000 f80c 	bl	8001298 <InitMotorState>
      setMotorVel(); // 再初期化したモーターの速度を0にする（InitMotorStateで変更したvelがCANに流されて反映される）
 8001280:	f000 f84c 	bl	800131c <setMotorVel>
      isPushedRestHomePositionButton[3] = true;
 8001284:	4b03      	ldr	r3, [pc, #12]	; (8001294 <HAL_GPIO_EXTI_Callback+0x40>)
 8001286:	2201      	movs	r2, #1
 8001288:	70da      	strb	r2, [r3, #3]
  }
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000538 	.word	0x20000538

08001298 <InitMotorState>:

/*
 * CANIDがmotorIDのモータのarm_positions(アームの位置)情報を初期化する
 */
void InitMotorState(uint8_t motorID) {
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
  arm_motor[motorID].vel = 0;
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	4a0b      	ldr	r2, [pc, #44]	; (80012d4 <InitMotorState+0x3c>)
 80012a6:	011b      	lsls	r3, r3, #4
 80012a8:	4413      	add	r3, r2
 80012aa:	2200      	movs	r2, #0
 80012ac:	801a      	strh	r2, [r3, #0]
  arm_motor[motorID].pos = ArmInitializeSwitchPosition[motorID];
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	79f9      	ldrb	r1, [r7, #7]
 80012b2:	4a09      	ldr	r2, [pc, #36]	; (80012d8 <InitMotorState+0x40>)
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	4413      	add	r3, r2
 80012b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012bc:	4805      	ldr	r0, [pc, #20]	; (80012d4 <InitMotorState+0x3c>)
 80012be:	0109      	lsls	r1, r1, #4
 80012c0:	4401      	add	r1, r0
 80012c2:	3108      	adds	r1, #8
 80012c4:	e9c1 2300 	strd	r2, r3, [r1]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	200004f8 	.word	0x200004f8
 80012d8:	20000000 	.word	0x20000000

080012dc <MoveToOriginAndHold>:

/*
 * 原点が押されるまでモーターを原点方向に回し続ける関数.
 * 原点到着後はタイマーが止まるまでその場に居続ける
 */
void MoveToOriginAndHold(void) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
//  int16_t vel_settings[4] = {0, 0, 0, 0};
//
  if (!isPushedRestHomePositionButton[1]) {
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <MoveToOriginAndHold+0x38>)
 80012e2:	785b      	ldrb	r3, [r3, #1]
 80012e4:	f083 0301 	eor.w	r3, r3, #1
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <MoveToOriginAndHold+0x1a>
      arm_motor[1].vel = 300;
 80012ee:	4b0a      	ldr	r3, [pc, #40]	; (8001318 <MoveToOriginAndHold+0x3c>)
 80012f0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80012f4:	821a      	strh	r2, [r3, #16]
  }
  if (!isPushedRestHomePositionButton[3]) {
 80012f6:	4b07      	ldr	r3, [pc, #28]	; (8001314 <MoveToOriginAndHold+0x38>)
 80012f8:	78db      	ldrb	r3, [r3, #3]
 80012fa:	f083 0301 	eor.w	r3, r3, #1
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	2b00      	cmp	r3, #0
 8001302:	d003      	beq.n	800130c <MoveToOriginAndHold+0x30>
      arm_motor[3].vel = 300;
 8001304:	4b04      	ldr	r3, [pc, #16]	; (8001318 <MoveToOriginAndHold+0x3c>)
 8001306:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800130a:	861a      	strh	r2, [r3, #48]	; 0x30
  }
  setMotorVel();
 800130c:	f000 f806 	bl	800131c <setMotorVel>
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000538 	.word	0x20000538
 8001318:	200004f8 	.word	0x200004f8

0800131c <setMotorVel>:

void setMotorVel() {
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
    uint8_t motor_vel_value[8];

    // update controller output
    for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
 8001326:	e01f      	b.n	8001368 <setMotorVel+0x4c>
        motor_vel_value[arm_index*2] = arm_motor[arm_index].vel >> 8;
 8001328:	4a1a      	ldr	r2, [pc, #104]	; (8001394 <setMotorVel+0x78>)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	011b      	lsls	r3, r3, #4
 800132e:	4413      	add	r3, r2
 8001330:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001334:	121b      	asrs	r3, r3, #8
 8001336:	b21a      	sxth	r2, r3
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	b2d2      	uxtb	r2, r2
 800133e:	3310      	adds	r3, #16
 8001340:	443b      	add	r3, r7
 8001342:	f803 2c0c 	strb.w	r2, [r3, #-12]
        motor_vel_value[arm_index*2+1] = arm_motor[arm_index].vel & 0xFF;
 8001346:	4a13      	ldr	r2, [pc, #76]	; (8001394 <setMotorVel+0x78>)
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	011b      	lsls	r3, r3, #4
 800134c:	4413      	add	r3, r2
 800134e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	3301      	adds	r3, #1
 8001358:	b2d2      	uxtb	r2, r2
 800135a:	3310      	adds	r3, #16
 800135c:	443b      	add	r3, r7
 800135e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	3301      	adds	r3, #1
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2b03      	cmp	r3, #3
 800136c:	dddc      	ble.n	8001328 <setMotorVel+0xc>
    }

    FDCAN3_TxHeader.Identifier = DJI_CANID_TX0;
 800136e:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <setMotorVel+0x7c>)
 8001370:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001374:	601a      	str	r2, [r3, #0]
    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan3, &FDCAN3_TxHeader, motor_vel_value) != HAL_OK) {
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	461a      	mov	r2, r3
 800137a:	4907      	ldr	r1, [pc, #28]	; (8001398 <setMotorVel+0x7c>)
 800137c:	4807      	ldr	r0, [pc, #28]	; (800139c <setMotorVel+0x80>)
 800137e:	f001 fbc2 	bl	8002b06 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <setMotorVel+0x70>
        Error_Handler();
 8001388:	f000 fd44 	bl	8001e14 <Error_Handler>
    }
}
 800138c:	bf00      	nop
 800138e:	3710      	adds	r7, #16
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	200004f8 	.word	0x200004f8
 8001398:	200004ac 	.word	0x200004ac
 800139c:	200002d0 	.word	0x200002d0

080013a0 <HAL_TIM_PeriodElapsedCallback>:

// Set timer interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]

	// For arm position adc
	if (htim == &htim6) {
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4a07      	ldr	r2, [pc, #28]	; (80013c8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d101      	bne.n	80013b4 <HAL_TIM_PeriodElapsedCallback+0x14>
	    // TODO: enable this func to enable PID
			ARM_Position_PID_Cycle();
 80013b0:	f000 fa08 	bl	80017c4 <ARM_Position_PID_Cycle>
	}
	// アームの原点調節をするときに使用する. それ以外はdisable
	if (htim == &htim7) {
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4a05      	ldr	r2, [pc, #20]	; (80013cc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d101      	bne.n	80013c0 <HAL_TIM_PeriodElapsedCallback+0x20>
	    MoveToOriginAndHold();
 80013bc:	f7ff ff8e 	bl	80012dc <MoveToOriginAndHold>
	}
}
 80013c0:	bf00      	nop
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	200003c8 	.word	0x200003c8
 80013cc:	20000414 	.word	0x20000414

080013d0 <HAL_FDCAN_RxFifo0Callback>:

// Set Interrupt Handler for FDCAN1 (raspberrypi, other stm ..)
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 80013d0:	b590      	push	{r4, r7, lr}
 80013d2:	b087      	sub	sp, #28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  uint8_t FDCAN1_RxData[2] = {0};
 80013da:	2300      	movs	r3, #0
 80013dc:	813b      	strh	r3, [r7, #8]

  // Error Handling
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) == RESET) return;
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	f003 0301 	and.w	r3, r3, #1
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f000 8091 	beq.w	800150c <HAL_FDCAN_RxFifo0Callback+0x13c>
  if (hfdcan != &hfdcan1) return;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a4b      	ldr	r2, [pc, #300]	; (800151c <HAL_FDCAN_RxFifo0Callback+0x14c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	f040 808e 	bne.w	8001510 <HAL_FDCAN_RxFifo0Callback+0x140>

  if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &FDCAN1_RxHeader, FDCAN1_RxData) != HAL_OK) {
 80013f4:	f107 0308 	add.w	r3, r7, #8
 80013f8:	4a49      	ldr	r2, [pc, #292]	; (8001520 <HAL_FDCAN_RxFifo0Callback+0x150>)
 80013fa:	2140      	movs	r1, #64	; 0x40
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f001 fbc7 	bl	8002b90 <HAL_FDCAN_GetRxMessage>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d007      	beq.n	8001418 <HAL_FDCAN_RxFifo0Callback+0x48>
      printf("FDCAN3 error %" PRIu32 "\r\n", hfdcan->ErrorCode); // TODO : send this error to raspberrypi ON FDCAN1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800140c:	4619      	mov	r1, r3
 800140e:	4845      	ldr	r0, [pc, #276]	; (8001524 <HAL_FDCAN_RxFifo0Callback+0x154>)
 8001410:	f005 fac8 	bl	80069a4 <iprintf>
      Error_Handler();
 8001414:	f000 fcfe 	bl	8001e14 <Error_Handler>
  }

  if (FDCAN1_RxHeader.Identifier == CANID_SEEDLING_SET_ARM_POSITION) {
 8001418:	4b41      	ldr	r3, [pc, #260]	; (8001520 <HAL_FDCAN_RxFifo0Callback+0x150>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f5b3 7f84 	cmp.w	r3, #264	; 0x108
 8001420:	d179      	bne.n	8001516 <HAL_FDCAN_RxFifo0Callback+0x146>
      switch(FDCAN1_RxData[0]) {
 8001422:	7a3b      	ldrb	r3, [r7, #8]
 8001424:	2b02      	cmp	r3, #2
 8001426:	d04d      	beq.n	80014c4 <HAL_FDCAN_RxFifo0Callback+0xf4>
 8001428:	2b02      	cmp	r3, #2
 800142a:	dc73      	bgt.n	8001514 <HAL_FDCAN_RxFifo0Callback+0x144>
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <HAL_FDCAN_RxFifo0Callback+0x66>
 8001430:	2b01      	cmp	r3, #1
 8001432:	d023      	beq.n	800147c <HAL_FDCAN_RxFifo0Callback+0xac>
          for(int arm_index=0; arm_index < 4; arm_index++ ) {
              pid_reset_setpoint(&PID_For_ARM_POS[arm_index], setpoint[2][arm_index]);
          }
          break;
        default:
          break; // TODO : send RuntimeError to raspbeerypi
 8001434:	e06e      	b.n	8001514 <HAL_FDCAN_RxFifo0Callback+0x144>
          printf("PICKUP\r\n");
 8001436:	483c      	ldr	r0, [pc, #240]	; (8001528 <HAL_FDCAN_RxFifo0Callback+0x158>)
 8001438:	f005 fb1a 	bl	8006a70 <puts>
          for(int arm_index=0; arm_index < 4; arm_index++ ) {
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	e018      	b.n	8001474 <HAL_FDCAN_RxFifo0Callback+0xa4>
              pid_reset_setpoint(&PID_For_ARM_POS[arm_index], setpoint[0][arm_index]);
 8001442:	4b3a      	ldr	r3, [pc, #232]	; (800152c <HAL_FDCAN_RxFifo0Callback+0x15c>)
 8001444:	6819      	ldr	r1, [r3, #0]
 8001446:	697a      	ldr	r2, [r7, #20]
 8001448:	4613      	mov	r3, r2
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	4413      	add	r3, r2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	18cc      	adds	r4, r1, r3
 8001452:	4a37      	ldr	r2, [pc, #220]	; (8001530 <HAL_FDCAN_RxFifo0Callback+0x160>)
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff f88a 	bl	8000574 <__aeabi_i2d>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	ec43 2b10 	vmov	d0, r2, r3
 8001468:	4620      	mov	r0, r4
 800146a:	f7ff fe7b 	bl	8001164 <pid_reset_setpoint>
          for(int arm_index=0; arm_index < 4; arm_index++ ) {
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	3301      	adds	r3, #1
 8001472:	617b      	str	r3, [r7, #20]
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	2b03      	cmp	r3, #3
 8001478:	dde3      	ble.n	8001442 <HAL_FDCAN_RxFifo0Callback+0x72>
          break;
 800147a:	e04c      	b.n	8001516 <HAL_FDCAN_RxFifo0Callback+0x146>
          printf("PUT OUTSIDE\r\n");
 800147c:	482d      	ldr	r0, [pc, #180]	; (8001534 <HAL_FDCAN_RxFifo0Callback+0x164>)
 800147e:	f005 faf7 	bl	8006a70 <puts>
          for(int arm_index=0; arm_index < 4; arm_index++ ) {
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	e019      	b.n	80014bc <HAL_FDCAN_RxFifo0Callback+0xec>
              pid_reset_setpoint(&PID_For_ARM_POS[arm_index], setpoint[1][arm_index]);
 8001488:	4b28      	ldr	r3, [pc, #160]	; (800152c <HAL_FDCAN_RxFifo0Callback+0x15c>)
 800148a:	6819      	ldr	r1, [r3, #0]
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	4613      	mov	r3, r2
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	4413      	add	r3, r2
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	18cc      	adds	r4, r1, r3
 8001498:	4a25      	ldr	r2, [pc, #148]	; (8001530 <HAL_FDCAN_RxFifo0Callback+0x160>)
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	3304      	adds	r3, #4
 800149e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff f866 	bl	8000574 <__aeabi_i2d>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	ec43 2b10 	vmov	d0, r2, r3
 80014b0:	4620      	mov	r0, r4
 80014b2:	f7ff fe57 	bl	8001164 <pid_reset_setpoint>
          for(int arm_index=0; arm_index < 4; arm_index++ ) {
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	3301      	adds	r3, #1
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	2b03      	cmp	r3, #3
 80014c0:	dde2      	ble.n	8001488 <HAL_FDCAN_RxFifo0Callback+0xb8>
          break;
 80014c2:	e028      	b.n	8001516 <HAL_FDCAN_RxFifo0Callback+0x146>
          printf("PUT INSIDE\r\n");
 80014c4:	481c      	ldr	r0, [pc, #112]	; (8001538 <HAL_FDCAN_RxFifo0Callback+0x168>)
 80014c6:	f005 fad3 	bl	8006a70 <puts>
          for(int arm_index=0; arm_index < 4; arm_index++ ) {
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	e019      	b.n	8001504 <HAL_FDCAN_RxFifo0Callback+0x134>
              pid_reset_setpoint(&PID_For_ARM_POS[arm_index], setpoint[2][arm_index]);
 80014d0:	4b16      	ldr	r3, [pc, #88]	; (800152c <HAL_FDCAN_RxFifo0Callback+0x15c>)
 80014d2:	6819      	ldr	r1, [r3, #0]
 80014d4:	68fa      	ldr	r2, [r7, #12]
 80014d6:	4613      	mov	r3, r2
 80014d8:	00db      	lsls	r3, r3, #3
 80014da:	4413      	add	r3, r2
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	18cc      	adds	r4, r1, r3
 80014e0:	4a13      	ldr	r2, [pc, #76]	; (8001530 <HAL_FDCAN_RxFifo0Callback+0x160>)
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	3308      	adds	r3, #8
 80014e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff f842 	bl	8000574 <__aeabi_i2d>
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	ec43 2b10 	vmov	d0, r2, r3
 80014f8:	4620      	mov	r0, r4
 80014fa:	f7ff fe33 	bl	8001164 <pid_reset_setpoint>
          for(int arm_index=0; arm_index < 4; arm_index++ ) {
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3301      	adds	r3, #1
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2b03      	cmp	r3, #3
 8001508:	dde2      	ble.n	80014d0 <HAL_FDCAN_RxFifo0Callback+0x100>
          break;
 800150a:	e004      	b.n	8001516 <HAL_FDCAN_RxFifo0Callback+0x146>
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) == RESET) return;
 800150c:	bf00      	nop
 800150e:	e002      	b.n	8001516 <HAL_FDCAN_RxFifo0Callback+0x146>
  if (hfdcan != &hfdcan1) return;
 8001510:	bf00      	nop
 8001512:	e000      	b.n	8001516 <HAL_FDCAN_RxFifo0Callback+0x146>
          break; // TODO : send RuntimeError to raspbeerypi
 8001514:	bf00      	nop
      }
  }
}
 8001516:	371c      	adds	r7, #28
 8001518:	46bd      	mov	sp, r7
 800151a:	bd90      	pop	{r4, r7, pc}
 800151c:	2000026c 	.word	0x2000026c
 8001520:	20000484 	.word	0x20000484
 8001524:	08008858 	.word	0x08008858
 8001528:	0800886c 	.word	0x0800886c
 800152c:	2000053c 	.word	0x2000053c
 8001530:	20000048 	.word	0x20000048
 8001534:	08008874 	.word	0x08008874
 8001538:	08008884 	.word	0x08008884

0800153c <rpm_to_signed>:

float rpm_to_signed(uint16_t angular_velocity) {
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	80fb      	strh	r3, [r7, #6]
  if (angular_velocity <= UINT16_MAX/2) {
 8001546:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800154a:	2b00      	cmp	r3, #0
 800154c:	db05      	blt.n	800155a <rpm_to_signed+0x1e>
      return (float)(angular_velocity);
 800154e:	88fb      	ldrh	r3, [r7, #6]
 8001550:	ee07 3a90 	vmov	s15, r3
 8001554:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001558:	e007      	b.n	800156a <rpm_to_signed+0x2e>
  } else {
      return (float)(angular_velocity - UINT16_MAX);
 800155a:	88fb      	ldrh	r3, [r7, #6]
 800155c:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001560:	3bff      	subs	r3, #255	; 0xff
 8001562:	ee07 3a90 	vmov	s15, r3
 8001566:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  }
}
 800156a:	eeb0 0a67 	vmov.f32	s0, s15
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <HAL_FDCAN_RxFifo1Callback>:
int to_mechanical_angle(uint16_t angle) {
  return (int)((angle / 8191.0) * 360);
}

// Set Interrupt Handler For FDCAN3 (motor at wheel and arm)
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs) {
 8001578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800157a:	b08d      	sub	sp, #52	; 0x34
 800157c:	af04      	add	r7, sp, #16
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
	uint8_t FDCAN3_RxData[8];
	float rpm;
	uint8_t motorID;

	// Error Handling
	if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) == RESET) return;
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	f003 0308 	and.w	r3, r3, #8
 8001588:	2b00      	cmp	r3, #0
 800158a:	f000 8082 	beq.w	8001692 <HAL_FDCAN_RxFifo1Callback+0x11a>
	if (hfdcan != &hfdcan3) return;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a47      	ldr	r2, [pc, #284]	; (80016b0 <HAL_FDCAN_RxFifo1Callback+0x138>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d17f      	bne.n	8001696 <HAL_FDCAN_RxFifo1Callback+0x11e>

	if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &FDCAN3_RxHeader, FDCAN3_RxData) != HAL_OK) {
 8001596:	f107 0308 	add.w	r3, r7, #8
 800159a:	4a46      	ldr	r2, [pc, #280]	; (80016b4 <HAL_FDCAN_RxFifo1Callback+0x13c>)
 800159c:	2141      	movs	r1, #65	; 0x41
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f001 faf6 	bl	8002b90 <HAL_FDCAN_GetRxMessage>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d007      	beq.n	80015ba <HAL_FDCAN_RxFifo1Callback+0x42>
		printf("FDCAN3 error %" PRIu32 "\r\n", hfdcan->ErrorCode); // TODO : send this error to raspberrypi ON FDCAN1
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ae:	4619      	mov	r1, r3
 80015b0:	4841      	ldr	r0, [pc, #260]	; (80016b8 <HAL_FDCAN_RxFifo1Callback+0x140>)
 80015b2:	f005 f9f7 	bl	80069a4 <iprintf>
		Error_Handler();
 80015b6:	f000 fc2d 	bl	8001e14 <Error_Handler>
	}

//	printf("%d\r\n", motorID);
	motorID = FDCAN3_RxHeader.Identifier - DJI_CANID_TX0 - 1;
 80015ba:	4b3e      	ldr	r3, [pc, #248]	; (80016b4 <HAL_FDCAN_RxFifo1Callback+0x13c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	3b01      	subs	r3, #1
 80015c2:	77fb      	strb	r3, [r7, #31]
	// uint16_t 0 ~ 65535
	rpm = rpm_to_signed(FDCAN3_RxData[2] << 8 | FDCAN3_RxData[3]);
 80015c4:	7abb      	ldrb	r3, [r7, #10]
 80015c6:	021b      	lsls	r3, r3, #8
 80015c8:	b21a      	sxth	r2, r3
 80015ca:	7afb      	ldrb	r3, [r7, #11]
 80015cc:	b21b      	sxth	r3, r3
 80015ce:	4313      	orrs	r3, r2
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ffb1 	bl	800153c <rpm_to_signed>
 80015da:	ed87 0a06 	vstr	s0, [r7, #24]
	double motor_vel = (double)(rpm / 60 / REDUCTIONRATIO * GEARNUM * RACKPITCH);
 80015de:	edd7 7a06 	vldr	s15, [r7, #24]
 80015e2:	eddf 6a36 	vldr	s13, [pc, #216]	; 80016bc <HAL_FDCAN_RxFifo1Callback+0x144>
 80015e6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80015ea:	eddf 6a35 	vldr	s13, [pc, #212]	; 80016c0 <HAL_FDCAN_RxFifo1Callback+0x148>
 80015ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015f2:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80016c4 <HAL_FDCAN_RxFifo1Callback+0x14c>
 80015f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015fa:	ee17 0a90 	vmov	r0, s15
 80015fe:	f7fe ffcb 	bl	8000598 <__aeabi_f2d>
 8001602:	a327      	add	r3, pc, #156	; (adr r3, 80016a0 <HAL_FDCAN_RxFifo1Callback+0x128>)
 8001604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001608:	f7ff f81e 	bl	8000648 <__aeabi_dmul>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	e9c7 2304 	strd	r2, r3, [r7, #16]
	arm_motor[motorID].vel = motor_vel;
 8001614:	7ffc      	ldrb	r4, [r7, #31]
 8001616:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800161a:	f7ff fac5 	bl	8000ba8 <__aeabi_d2iz>
 800161e:	4603      	mov	r3, r0
 8001620:	b219      	sxth	r1, r3
 8001622:	4a29      	ldr	r2, [pc, #164]	; (80016c8 <HAL_FDCAN_RxFifo1Callback+0x150>)
 8001624:	0123      	lsls	r3, r4, #4
 8001626:	4413      	add	r3, r2
 8001628:	460a      	mov	r2, r1
 800162a:	801a      	strh	r2, [r3, #0]
	arm_motor[motorID].pos += (motor_vel * 0.001);
 800162c:	7ffb      	ldrb	r3, [r7, #31]
 800162e:	4a26      	ldr	r2, [pc, #152]	; (80016c8 <HAL_FDCAN_RxFifo1Callback+0x150>)
 8001630:	011b      	lsls	r3, r3, #4
 8001632:	4413      	add	r3, r2
 8001634:	3308      	adds	r3, #8
 8001636:	e9d3 4500 	ldrd	r4, r5, [r3]
 800163a:	a31b      	add	r3, pc, #108	; (adr r3, 80016a8 <HAL_FDCAN_RxFifo1Callback+0x130>)
 800163c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001640:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001644:	f7ff f800 	bl	8000648 <__aeabi_dmul>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	7ffe      	ldrb	r6, [r7, #31]
 800164e:	4620      	mov	r0, r4
 8001650:	4629      	mov	r1, r5
 8001652:	f7fe fe43 	bl	80002dc <__adddf3>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	481b      	ldr	r0, [pc, #108]	; (80016c8 <HAL_FDCAN_RxFifo1Callback+0x150>)
 800165c:	0131      	lsls	r1, r6, #4
 800165e:	4401      	add	r1, r0
 8001660:	3108      	adds	r1, #8
 8001662:	e9c1 2300 	strd	r2, r3, [r1]
//	arm_positions[motorID] = arm_positions[motorID] + motor_vel * 0.001;

	printf("%f, %f, %f\r\n", 0.0, arm_motor[motorID].pos, 400.0);
 8001666:	7ffb      	ldrb	r3, [r7, #31]
 8001668:	4a17      	ldr	r2, [pc, #92]	; (80016c8 <HAL_FDCAN_RxFifo1Callback+0x150>)
 800166a:	011b      	lsls	r3, r3, #4
 800166c:	4413      	add	r3, r2
 800166e:	3308      	adds	r3, #8
 8001670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001674:	f04f 0000 	mov.w	r0, #0
 8001678:	4914      	ldr	r1, [pc, #80]	; (80016cc <HAL_FDCAN_RxFifo1Callback+0x154>)
 800167a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800167e:	e9cd 2300 	strd	r2, r3, [sp]
 8001682:	f04f 0200 	mov.w	r2, #0
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	4811      	ldr	r0, [pc, #68]	; (80016d0 <HAL_FDCAN_RxFifo1Callback+0x158>)
 800168c:	f005 f98a 	bl	80069a4 <iprintf>
 8001690:	e002      	b.n	8001698 <HAL_FDCAN_RxFifo1Callback+0x120>
	if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) == RESET) return;
 8001692:	bf00      	nop
 8001694:	e000      	b.n	8001698 <HAL_FDCAN_RxFifo1Callback+0x120>
	if (hfdcan != &hfdcan3) return;
 8001696:	bf00      	nop
	// TODO : Add wheel controller
//	switch(FDCAN3_RxHeader.Identifier) {
//		default:
//			printf("CAN ID %" PRIu32 "is not cached from FIFO1 callback\r\n", FDCAN3_RxHeader.Identifier);
//	}
}
 8001698:	3724      	adds	r7, #36	; 0x24
 800169a:	46bd      	mov	sp, r7
 800169c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800169e:	bf00      	nop
 80016a0:	53c8d4f1 	.word	0x53c8d4f1
 80016a4:	400921fb 	.word	0x400921fb
 80016a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80016ac:	3f50624d 	.word	0x3f50624d
 80016b0:	200002d0 	.word	0x200002d0
 80016b4:	200004d0 	.word	0x200004d0
 80016b8:	08008858 	.word	0x08008858
 80016bc:	42700000 	.word	0x42700000
 80016c0:	42100000 	.word	0x42100000
 80016c4:	42000000 	.word	0x42000000
 80016c8:	200004f8 	.word	0x200004f8
 80016cc:	40790000 	.word	0x40790000
 80016d0:	08008890 	.word	0x08008890
 80016d4:	00000000 	.word	0x00000000

080016d8 <ARM_Position_PID_Init>:


/* For ARM PID */
static void ARM_Position_PID_Init(void) {
 80016d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016da:	ed2d 8b02 	vpush	{d8}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0

	PID_For_ARM_POS = (struct PID *)malloc(4 * sizeof(struct PID));
 80016e2:	f44f 7090 	mov.w	r0, #288	; 0x120
 80016e6:	f004 fe57 	bl	8006398 <malloc>
 80016ea:	4603      	mov	r3, r0
 80016ec:	461a      	mov	r2, r3
 80016ee:	4b30      	ldr	r3, [pc, #192]	; (80017b0 <ARM_Position_PID_Init+0xd8>)
 80016f0:	601a      	str	r2, [r3, #0]
	if (PID_For_ARM_POS == NULL) {
 80016f2:	4b2f      	ldr	r3, [pc, #188]	; (80017b0 <ARM_Position_PID_Init+0xd8>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <ARM_Position_PID_Init+0x26>
			Error_Handler();
 80016fa:	f000 fb8b 	bl	8001e14 <Error_Handler>
	}

	// initialize element
	for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
 8001702:	e03c      	b.n	800177e <ARM_Position_PID_Init+0xa6>
			 * ki : 0
			 * setpoint : 1500
			 * -500 : integral_min
			 * 500: integral_max
			 */
			pid_init(&PID_For_ARM_POS[arm_index], 1e-3, P_GAIN_FOR_ARM_POS_SEQ[arm_index], D_GAIN_FOR_ARM_POS, I_GAIN_FOR_ARM_POS, setpoint[0][arm_index], -500, 500);
 8001704:	4b2a      	ldr	r3, [pc, #168]	; (80017b0 <ARM_Position_PID_Init+0xd8>)
 8001706:	6819      	ldr	r1, [r3, #0]
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	4613      	mov	r3, r2
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	4413      	add	r3, r2
 8001710:	00db      	lsls	r3, r3, #3
 8001712:	18cc      	adds	r4, r1, r3
 8001714:	4a27      	ldr	r2, [pc, #156]	; (80017b4 <ARM_Position_PID_Init+0xdc>)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	00db      	lsls	r3, r3, #3
 800171a:	4413      	add	r3, r2
 800171c:	ed93 8b00 	vldr	d8, [r3]
 8001720:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <ARM_Position_PID_Init+0xe0>)
 8001722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	f7ff fa65 	bl	8000bf8 <__aeabi_d2f>
 800172e:	4605      	mov	r5, r0
 8001730:	4b22      	ldr	r3, [pc, #136]	; (80017bc <ARM_Position_PID_Init+0xe4>)
 8001732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	f7ff fa5d 	bl	8000bf8 <__aeabi_d2f>
 800173e:	4606      	mov	r6, r0
 8001740:	4a1f      	ldr	r2, [pc, #124]	; (80017c0 <ARM_Position_PID_Init+0xe8>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe ff13 	bl	8000574 <__aeabi_i2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	ed9f 5b11 	vldr	d5, [pc, #68]	; 8001798 <ARM_Position_PID_Init+0xc0>
 8001756:	ed9f 4b12 	vldr	d4, [pc, #72]	; 80017a0 <ARM_Position_PID_Init+0xc8>
 800175a:	ec43 2b13 	vmov	d3, r2, r3
 800175e:	ee02 6a90 	vmov	s5, r6
 8001762:	ee02 5a10 	vmov	s4, r5
 8001766:	eeb0 1a48 	vmov.f32	s2, s16
 800176a:	eef0 1a68 	vmov.f32	s3, s17
 800176e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80017a8 <ARM_Position_PID_Init+0xd0>
 8001772:	4620      	mov	r0, r4
 8001774:	f7ff fc0e 	bl	8000f94 <pid_init>
	for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3301      	adds	r3, #1
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b03      	cmp	r3, #3
 8001782:	ddbf      	ble.n	8001704 <ARM_Position_PID_Init+0x2c>
	}
}
 8001784:	bf00      	nop
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	ecbd 8b02 	vpop	{d8}
 8001790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001792:	bf00      	nop
 8001794:	f3af 8000 	nop.w
 8001798:	00000000 	.word	0x00000000
 800179c:	407f4000 	.word	0x407f4000
 80017a0:	00000000 	.word	0x00000000
 80017a4:	c07f4000 	.word	0xc07f4000
 80017a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80017ac:	3f50624d 	.word	0x3f50624d
 80017b0:	2000053c 	.word	0x2000053c
 80017b4:	20000020 	.word	0x20000020
 80017b8:	20000040 	.word	0x20000040
 80017bc:	20000540 	.word	0x20000540
 80017c0:	20000048 	.word	0x20000048

080017c4 <ARM_Position_PID_Cycle>:

static void ARM_Position_PID_Cycle(void) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
	// Automatically set adc value to DMA, so don't need to read ADC
	if (PID_For_ARM_POS == NULL) {
 80017ca:	4b19      	ldr	r3, [pc, #100]	; (8001830 <ARM_Position_PID_Cycle+0x6c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <ARM_Position_PID_Cycle+0x12>
			Error_Handler();
 80017d2:	f000 fb1f 	bl	8001e14 <Error_Handler>
//	    arm_positions[1],
//	    arm_positions[2]
//	};

	// update controller output
	for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 80017d6:	2300      	movs	r3, #0
 80017d8:	607b      	str	r3, [r7, #4]
 80017da:	e020      	b.n	800181e <ARM_Position_PID_Cycle+0x5a>

			arm_motor[arm_index].vel = (uint16_t)(int32_t_pid_compute(&PID_For_ARM_POS[arm_index], arm_motor[arm_index].pos));
 80017dc:	4b14      	ldr	r3, [pc, #80]	; (8001830 <ARM_Position_PID_Cycle+0x6c>)
 80017de:	6819      	ldr	r1, [r3, #0]
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	4613      	mov	r3, r2
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	4413      	add	r3, r2
 80017e8:	00db      	lsls	r3, r3, #3
 80017ea:	18ca      	adds	r2, r1, r3
 80017ec:	4911      	ldr	r1, [pc, #68]	; (8001834 <ARM_Position_PID_Cycle+0x70>)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	011b      	lsls	r3, r3, #4
 80017f2:	440b      	add	r3, r1
 80017f4:	3308      	adds	r3, #8
 80017f6:	ed93 7b00 	vldr	d7, [r3]
 80017fa:	eeb0 0a47 	vmov.f32	s0, s14
 80017fe:	eef0 0a67 	vmov.f32	s1, s15
 8001802:	4610      	mov	r0, r2
 8001804:	f7ff fccd 	bl	80011a2 <int32_t_pid_compute>
 8001808:	4603      	mov	r3, r0
 800180a:	b219      	sxth	r1, r3
 800180c:	4a09      	ldr	r2, [pc, #36]	; (8001834 <ARM_Position_PID_Cycle+0x70>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	011b      	lsls	r3, r3, #4
 8001812:	4413      	add	r3, r2
 8001814:	460a      	mov	r2, r1
 8001816:	801a      	strh	r2, [r3, #0]
	for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3301      	adds	r3, #1
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2b03      	cmp	r3, #3
 8001822:	dddb      	ble.n	80017dc <ARM_Position_PID_Cycle+0x18>
//			pid_controller_value[arm_index*2] = pid_for_arm_output >> 8;
//			pid_controller_value[arm_index*2+1] = pid_for_arm_output & 0xFF;
	}
	setMotorVel();
 8001824:	f7ff fd7a 	bl	800131c <setMotorVel>
////	 write new controller value with can
//	FDCAN3_TxHeader.Identifier = DJI_CANID_TX0;
//	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan3, &FDCAN3_TxHeader, pid_controller_value) != HAL_OK) {
//	    Error_Handler();
//	}
}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	2000053c 	.word	0x2000053c
 8001834:	200004f8 	.word	0x200004f8

08001838 <_write>:

int _write(int file, char *ptr, int len)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hlpuart1,(uint8_t *)ptr,len,8);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	b29a      	uxth	r2, r3
 8001848:	2308      	movs	r3, #8
 800184a:	68b9      	ldr	r1, [r7, #8]
 800184c:	4803      	ldr	r0, [pc, #12]	; (800185c <_write+0x24>)
 800184e:	f003 fc21 	bl	8005094 <HAL_UART_Transmit>
    return len;
 8001852:	687b      	ldr	r3, [r7, #4]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000334 	.word	0x20000334

08001860 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001864:	f000 fdc1 	bl	80023ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001868:	f000 f81a 	bl	80018a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800186c:	f000 fa54 	bl	8001d18 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001870:	f000 f99c 	bl	8001bac <MX_LPUART1_UART_Init>
  MX_FDCAN3_Init();
 8001874:	f000 f900 	bl	8001a78 <MX_FDCAN3_Init>
  MX_TIM6_Init();
 8001878:	f000 f9e2 	bl	8001c40 <MX_TIM6_Init>
  MX_FDCAN1_Init();
 800187c:	f000 f85c 	bl	8001938 <MX_FDCAN1_Init>
  MX_TIM7_Init();
 8001880:	f000 fa14 	bl	8001cac <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
//  printf("arm position pid init\r\n");
  // Initialize PID library
  ARM_Position_PID_Init();
 8001884:	f7ff ff28 	bl	80016d8 <ARM_Position_PID_Init>
  // Start ADC and save at DMA
//	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
//	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&arm_positions, 4);
//  printf("start rest to home position\r\n");
  ResetToHomePosition();
 8001888:	f7ff fca2 	bl	80011d0 <ResetToHomePosition>


	// TODO: enable this func
	// Start timer interrupt (1kHz)
  // TODO delete
  InitMotorState(3);
 800188c:	2003      	movs	r0, #3
 800188e:	f7ff fd03 	bl	8001298 <InitMotorState>
	HAL_TIM_Base_Start_IT(&htim6);
 8001892:	4802      	ldr	r0, [pc, #8]	; (800189c <main+0x3c>)
 8001894:	f003 f800 	bl	8004898 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001898:	e7fe      	b.n	8001898 <main+0x38>
 800189a:	bf00      	nop
 800189c:	200003c8 	.word	0x200003c8

080018a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b094      	sub	sp, #80	; 0x50
 80018a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018a6:	f107 0318 	add.w	r3, r7, #24
 80018aa:	2238      	movs	r2, #56	; 0x38
 80018ac:	2100      	movs	r1, #0
 80018ae:	4618      	mov	r0, r3
 80018b0:	f005 f8e6 	bl	8006a80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018b4:	1d3b      	adds	r3, r7, #4
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
 80018bc:	609a      	str	r2, [r3, #8]
 80018be:	60da      	str	r2, [r3, #12]
 80018c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018c6:	f001 ff6f 	bl	80037a8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018ca:	2302      	movs	r3, #2
 80018cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018d2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018d4:	2340      	movs	r3, #64	; 0x40
 80018d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018d8:	2302      	movs	r3, #2
 80018da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018dc:	2302      	movs	r3, #2
 80018de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80018e0:	2301      	movs	r3, #1
 80018e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 80018e4:	230a      	movs	r3, #10
 80018e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018e8:	2302      	movs	r3, #2
 80018ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018ec:	2302      	movs	r3, #2
 80018ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018f0:	2302      	movs	r3, #2
 80018f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018f4:	f107 0318 	add.w	r3, r7, #24
 80018f8:	4618      	mov	r0, r3
 80018fa:	f001 fff9 	bl	80038f0 <HAL_RCC_OscConfig>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001904:	f000 fa86 	bl	8001e14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001908:	230f      	movs	r3, #15
 800190a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800190c:	2303      	movs	r3, #3
 800190e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001914:	2300      	movs	r3, #0
 8001916:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	2102      	movs	r1, #2
 8001920:	4618      	mov	r0, r3
 8001922:	f002 faf7 	bl	8003f14 <HAL_RCC_ClockConfig>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800192c:	f000 fa72 	bl	8001e14 <Error_Handler>
  }
}
 8001930:	bf00      	nop
 8001932:	3750      	adds	r7, #80	; 0x50
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800193e:	4b4b      	ldr	r3, [pc, #300]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001940:	4a4b      	ldr	r2, [pc, #300]	; (8001a70 <MX_FDCAN1_Init+0x138>)
 8001942:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001944:	4b49      	ldr	r3, [pc, #292]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001946:	2200      	movs	r2, #0
 8001948:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800194a:	4b48      	ldr	r3, [pc, #288]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 800194c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001950:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001952:	4b46      	ldr	r3, [pc, #280]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001954:	2200      	movs	r2, #0
 8001956:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001958:	4b44      	ldr	r3, [pc, #272]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 800195a:	2200      	movs	r2, #0
 800195c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800195e:	4b43      	ldr	r3, [pc, #268]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001960:	2200      	movs	r2, #0
 8001962:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001964:	4b41      	ldr	r3, [pc, #260]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001966:	2200      	movs	r2, #0
 8001968:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 800196a:	4b40      	ldr	r3, [pc, #256]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 800196c:	2204      	movs	r2, #4
 800196e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001970:	4b3e      	ldr	r3, [pc, #248]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001972:	2201      	movs	r2, #1
 8001974:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 15;
 8001976:	4b3d      	ldr	r3, [pc, #244]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001978:	220f      	movs	r2, #15
 800197a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 800197c:	4b3b      	ldr	r3, [pc, #236]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 800197e:	2204      	movs	r2, #4
 8001980:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8001982:	4b3a      	ldr	r3, [pc, #232]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001984:	2202      	movs	r2, #2
 8001986:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001988:	4b38      	ldr	r3, [pc, #224]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 800198a:	2201      	movs	r2, #1
 800198c:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 15;
 800198e:	4b37      	ldr	r3, [pc, #220]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001990:	220f      	movs	r2, #15
 8001992:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8001994:	4b35      	ldr	r3, [pc, #212]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001996:	2204      	movs	r2, #4
 8001998:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800199a:	4b34      	ldr	r3, [pc, #208]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 800199c:	2201      	movs	r2, #1
 800199e:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80019a0:	4b32      	ldr	r3, [pc, #200]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80019a6:	4b31      	ldr	r3, [pc, #196]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80019ac:	482f      	ldr	r0, [pc, #188]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 80019ae:	f000 fe9d 	bl	80026ec <HAL_FDCAN_Init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_FDCAN1_Init+0x84>
  {
    Error_Handler();
 80019b8:	f000 fa2c 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN1_TxHeader.Identifier = 0x000;
 80019bc:	4b2d      	ldr	r3, [pc, #180]	; (8001a74 <MX_FDCAN1_Init+0x13c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
  FDCAN1_TxHeader.IdType = FDCAN_STANDARD_ID;
 80019c2:	4b2c      	ldr	r3, [pc, #176]	; (8001a74 <MX_FDCAN1_Init+0x13c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	605a      	str	r2, [r3, #4]
  FDCAN1_TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80019c8:	4b2a      	ldr	r3, [pc, #168]	; (8001a74 <MX_FDCAN1_Init+0x13c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	609a      	str	r2, [r3, #8]
  FDCAN1_TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 80019ce:	4b29      	ldr	r3, [pc, #164]	; (8001a74 <MX_FDCAN1_Init+0x13c>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	60da      	str	r2, [r3, #12]
  FDCAN1_TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80019d4:	4b27      	ldr	r3, [pc, #156]	; (8001a74 <MX_FDCAN1_Init+0x13c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	611a      	str	r2, [r3, #16]
  FDCAN1_TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 80019da:	4b26      	ldr	r3, [pc, #152]	; (8001a74 <MX_FDCAN1_Init+0x13c>)
 80019dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80019e0:	615a      	str	r2, [r3, #20]
  FDCAN1_TxHeader.FDFormat = FDCAN_FD_CAN;
 80019e2:	4b24      	ldr	r3, [pc, #144]	; (8001a74 <MX_FDCAN1_Init+0x13c>)
 80019e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80019e8:	619a      	str	r2, [r3, #24]
  FDCAN1_TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80019ea:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <MX_FDCAN1_Init+0x13c>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	61da      	str	r2, [r3, #28]
  FDCAN1_TxHeader.MessageMarker = 0;
 80019f0:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <MX_FDCAN1_Init+0x13c>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	621a      	str	r2, [r3, #32]

  FDCAN_FilterTypeDef FDCAN1_sFilterConfig;
  FDCAN1_sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80019f6:	2300      	movs	r3, #0
 80019f8:	603b      	str	r3, [r7, #0]
  FDCAN1_sFilterConfig.FilterIndex = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
  FDCAN1_sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
  FDCAN1_sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001a02:	2301      	movs	r3, #1
 8001a04:	60fb      	str	r3, [r7, #12]
  FDCAN1_sFilterConfig.FilterID1 = 0x00;
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
  FDCAN1_sFilterConfig.FilterID2 = 0x7ff;
 8001a0a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001a0e:	617b      	str	r3, [r7, #20]

  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &FDCAN1_sFilterConfig) != HAL_OK) {
 8001a10:	463b      	mov	r3, r7
 8001a12:	4619      	mov	r1, r3
 8001a14:	4815      	ldr	r0, [pc, #84]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001a16:	f000 ffc3 	bl	80029a0 <HAL_FDCAN_ConfigFilter>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_FDCAN1_Init+0xec>
      Error_Handler();
 8001a20:	f000 f9f8 	bl	8001e14 <Error_Handler>
  }
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) !=
 8001a24:	2300      	movs	r3, #0
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	2300      	movs	r3, #0
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	2102      	movs	r1, #2
 8001a2e:	480f      	ldr	r0, [pc, #60]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001a30:	f001 f810 	bl	8002a54 <HAL_FDCAN_ConfigGlobalFilter>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_FDCAN1_Init+0x106>
      HAL_OK) {
      Error_Handler();
 8001a3a:	f000 f9eb 	bl	8001e14 <Error_Handler>
  }
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001a3e:	480b      	ldr	r0, [pc, #44]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001a40:	f001 f839 	bl	8002ab6 <HAL_FDCAN_Start>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_FDCAN1_Init+0x116>
      Error_Handler();
 8001a4a:	f000 f9e3 	bl	8001e14 <Error_Handler>
  }
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2101      	movs	r1, #1
 8001a52:	4806      	ldr	r0, [pc, #24]	; (8001a6c <MX_FDCAN1_Init+0x134>)
 8001a54:	f001 f9a4 	bl	8002da0 <HAL_FDCAN_ActivateNotification>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_FDCAN1_Init+0x12a>
      Error_Handler();
 8001a5e:	f000 f9d9 	bl	8001e14 <Error_Handler>
  }

  /* USER CODE END FDCAN1_Init 2 */

}
 8001a62:	bf00      	nop
 8001a64:	3718      	adds	r7, #24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	2000026c 	.word	0x2000026c
 8001a70:	40006400 	.word	0x40006400
 8001a74:	20000460 	.word	0x20000460

08001a78 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8001a7e:	4b48      	ldr	r3, [pc, #288]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001a80:	4a48      	ldr	r2, [pc, #288]	; (8001ba4 <MX_FDCAN3_Init+0x12c>)
 8001a82:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001a84:	4b46      	ldr	r3, [pc, #280]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001a8a:	4b45      	ldr	r3, [pc, #276]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8001a90:	4b43      	ldr	r3, [pc, #268]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8001a96:	4b42      	ldr	r3, [pc, #264]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8001a9c:	4b40      	ldr	r3, [pc, #256]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8001aa2:	4b3f      	ldr	r3, [pc, #252]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 4;
 8001aa8:	4b3d      	ldr	r3, [pc, #244]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001aaa:	2204      	movs	r2, #4
 8001aac:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8001aae:	4b3c      	ldr	r3, [pc, #240]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 15;
 8001ab4:	4b3a      	ldr	r3, [pc, #232]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001ab6:	220f      	movs	r2, #15
 8001ab8:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 4;
 8001aba:	4b39      	ldr	r3, [pc, #228]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001abc:	2204      	movs	r2, #4
 8001abe:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8001ac0:	4b37      	ldr	r3, [pc, #220]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 8001ac6:	4b36      	ldr	r3, [pc, #216]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8001acc:	4b34      	ldr	r3, [pc, #208]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001ace:	2201      	movs	r2, #1
 8001ad0:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 8001ad2:	4b33      	ldr	r3, [pc, #204]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.StdFiltersNbr = 1;
 8001ad8:	4b31      	ldr	r3, [pc, #196]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 8001ade:	4b30      	ldr	r3, [pc, #192]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001ae4:	4b2e      	ldr	r3, [pc, #184]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8001aea:	482d      	ldr	r0, [pc, #180]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001aec:	f000 fdfe 	bl	80026ec <HAL_FDCAN_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_FDCAN3_Init+0x82>
  {
    Error_Handler();
 8001af6:	f000 f98d 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */
  // Set TXHeader
	FDCAN3_TxHeader.IdType = FDCAN_STANDARD_ID;
 8001afa:	4b2b      	ldr	r3, [pc, #172]	; (8001ba8 <MX_FDCAN3_Init+0x130>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	605a      	str	r2, [r3, #4]
	FDCAN3_TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001b00:	4b29      	ldr	r3, [pc, #164]	; (8001ba8 <MX_FDCAN3_Init+0x130>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
	FDCAN3_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001b06:	4b28      	ldr	r3, [pc, #160]	; (8001ba8 <MX_FDCAN3_Init+0x130>)
 8001b08:	2208      	movs	r2, #8
 8001b0a:	60da      	str	r2, [r3, #12]
	FDCAN3_TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001b0c:	4b26      	ldr	r3, [pc, #152]	; (8001ba8 <MX_FDCAN3_Init+0x130>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	611a      	str	r2, [r3, #16]
	FDCAN3_TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001b12:	4b25      	ldr	r3, [pc, #148]	; (8001ba8 <MX_FDCAN3_Init+0x130>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	615a      	str	r2, [r3, #20]
	FDCAN3_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8001b18:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <MX_FDCAN3_Init+0x130>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	619a      	str	r2, [r3, #24]
	FDCAN3_TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001b1e:	4b22      	ldr	r3, [pc, #136]	; (8001ba8 <MX_FDCAN3_Init+0x130>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	61da      	str	r2, [r3, #28]
	FDCAN3_TxHeader.MessageMarker = 0;
 8001b24:	4b20      	ldr	r3, [pc, #128]	; (8001ba8 <MX_FDCAN3_Init+0x130>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	621a      	str	r2, [r3, #32]

	// Set FDCAN3 filter config
	FDCAN_FilterTypeDef FDCAN3_sFilterConfig;
	FDCAN3_sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	603b      	str	r3, [r7, #0]
	FDCAN3_sFilterConfig.FilterIndex = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	607b      	str	r3, [r7, #4]
	FDCAN3_sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8001b32:	2300      	movs	r3, #0
 8001b34:	60bb      	str	r3, [r7, #8]
	FDCAN3_sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8001b36:	2302      	movs	r3, #2
 8001b38:	60fb      	str	r3, [r7, #12]
	FDCAN3_sFilterConfig.FilterID1 = 0x000;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
	FDCAN3_sFilterConfig.FilterID2 = 0x7ff;
 8001b3e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001b42:	617b      	str	r3, [r7, #20]

	if (HAL_FDCAN_ConfigFilter(&hfdcan3, &FDCAN3_sFilterConfig) != HAL_OK) {
 8001b44:	463b      	mov	r3, r7
 8001b46:	4619      	mov	r1, r3
 8001b48:	4815      	ldr	r0, [pc, #84]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001b4a:	f000 ff29 	bl	80029a0 <HAL_FDCAN_ConfigFilter>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_FDCAN3_Init+0xe0>
		Error_Handler();
 8001b54:	f000 f95e 	bl	8001e14 <Error_Handler>
	}
	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan3, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK) {
 8001b58:	2300      	movs	r3, #0
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	2202      	movs	r2, #2
 8001b60:	2102      	movs	r1, #2
 8001b62:	480f      	ldr	r0, [pc, #60]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001b64:	f000 ff76 	bl	8002a54 <HAL_FDCAN_ConfigGlobalFilter>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_FDCAN3_Init+0xfa>
		Error_Handler();
 8001b6e:	f000 f951 	bl	8001e14 <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan3) != HAL_OK) {
 8001b72:	480b      	ldr	r0, [pc, #44]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001b74:	f000 ff9f 	bl	8002ab6 <HAL_FDCAN_Start>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_FDCAN3_Init+0x10a>
		Error_Handler();
 8001b7e:	f000 f949 	bl	8001e14 <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK) {
 8001b82:	2200      	movs	r2, #0
 8001b84:	2108      	movs	r1, #8
 8001b86:	4806      	ldr	r0, [pc, #24]	; (8001ba0 <MX_FDCAN3_Init+0x128>)
 8001b88:	f001 f90a 	bl	8002da0 <HAL_FDCAN_ActivateNotification>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_FDCAN3_Init+0x11e>
		Error_Handler();
 8001b92:	f000 f93f 	bl	8001e14 <Error_Handler>
	}
  /* USER CODE END FDCAN3_Init 2 */

}
 8001b96:	bf00      	nop
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200002d0 	.word	0x200002d0
 8001ba4:	40006c00 	.word	0x40006c00
 8001ba8:	200004ac 	.word	0x200004ac

08001bac <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001bb0:	4b20      	ldr	r3, [pc, #128]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001bb2:	4a21      	ldr	r2, [pc, #132]	; (8001c38 <MX_LPUART1_UART_Init+0x8c>)
 8001bb4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 8001bb6:	4b1f      	ldr	r3, [pc, #124]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001bb8:	4a20      	ldr	r2, [pc, #128]	; (8001c3c <MX_LPUART1_UART_Init+0x90>)
 8001bba:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001bc8:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001bce:	4b19      	ldr	r3, [pc, #100]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001bd0:	220c      	movs	r2, #12
 8001bd2:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd4:	4b17      	ldr	r3, [pc, #92]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bda:	4b16      	ldr	r3, [pc, #88]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001be0:	4b14      	ldr	r3, [pc, #80]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001be6:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001bec:	4811      	ldr	r0, [pc, #68]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001bee:	f003 fa01 	bl	8004ff4 <HAL_UART_Init>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8001bf8:	f000 f90c 	bl	8001e14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	480d      	ldr	r0, [pc, #52]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001c00:	f004 f82a 	bl	8005c58 <HAL_UARTEx_SetTxFifoThreshold>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8001c0a:	f000 f903 	bl	8001e14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c0e:	2100      	movs	r1, #0
 8001c10:	4808      	ldr	r0, [pc, #32]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001c12:	f004 f85f 	bl	8005cd4 <HAL_UARTEx_SetRxFifoThreshold>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8001c1c:	f000 f8fa 	bl	8001e14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001c20:	4804      	ldr	r0, [pc, #16]	; (8001c34 <MX_LPUART1_UART_Init+0x88>)
 8001c22:	f003 ffe0 	bl	8005be6 <HAL_UARTEx_DisableFifoMode>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8001c2c:	f000 f8f2 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000334 	.word	0x20000334
 8001c38:	40008000 	.word	0x40008000
 8001c3c:	001e8480 	.word	0x001e8480

08001c40 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c46:	1d3b      	adds	r3, r7, #4
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c50:	4b14      	ldr	r3, [pc, #80]	; (8001ca4 <MX_TIM6_Init+0x64>)
 8001c52:	4a15      	ldr	r2, [pc, #84]	; (8001ca8 <MX_TIM6_Init+0x68>)
 8001c54:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80;
 8001c56:	4b13      	ldr	r3, [pc, #76]	; (8001ca4 <MX_TIM6_Init+0x64>)
 8001c58:	2250      	movs	r2, #80	; 0x50
 8001c5a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	; (8001ca4 <MX_TIM6_Init+0x64>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <MX_TIM6_Init+0x64>)
 8001c64:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c68:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <MX_TIM6_Init+0x64>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c70:	480c      	ldr	r0, [pc, #48]	; (8001ca4 <MX_TIM6_Init+0x64>)
 8001c72:	f002 fdb9 	bl	80047e8 <HAL_TIM_Base_Init>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001c7c:	f000 f8ca 	bl	8001e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c80:	2300      	movs	r3, #0
 8001c82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <MX_TIM6_Init+0x64>)
 8001c8e:	f003 f8d5 	bl	8004e3c <HAL_TIMEx_MasterConfigSynchronization>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001c98:	f000 f8bc 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c9c:	bf00      	nop
 8001c9e:	3710      	adds	r7, #16
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	200003c8 	.word	0x200003c8
 8001ca8:	40001000 	.word	0x40001000

08001cac <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cb2:	1d3b      	adds	r3, r7, #4
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001cbc:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <MX_TIM7_Init+0x64>)
 8001cbe:	4a15      	ldr	r2, [pc, #84]	; (8001d14 <MX_TIM7_Init+0x68>)
 8001cc0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 80;
 8001cc2:	4b13      	ldr	r3, [pc, #76]	; (8001d10 <MX_TIM7_Init+0x64>)
 8001cc4:	2250      	movs	r2, #80	; 0x50
 8001cc6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc8:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <MX_TIM7_Init+0x64>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8001cce:	4b10      	ldr	r3, [pc, #64]	; (8001d10 <MX_TIM7_Init+0x64>)
 8001cd0:	f242 720f 	movw	r2, #9999	; 0x270f
 8001cd4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	; (8001d10 <MX_TIM7_Init+0x64>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001cdc:	480c      	ldr	r0, [pc, #48]	; (8001d10 <MX_TIM7_Init+0x64>)
 8001cde:	f002 fd83 	bl	80047e8 <HAL_TIM_Base_Init>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001ce8:	f000 f894 	bl	8001e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cec:	2300      	movs	r3, #0
 8001cee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001cf4:	1d3b      	adds	r3, r7, #4
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4805      	ldr	r0, [pc, #20]	; (8001d10 <MX_TIM7_Init+0x64>)
 8001cfa:	f003 f89f 	bl	8004e3c <HAL_TIMEx_MasterConfigSynchronization>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001d04:	f000 f886 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	3710      	adds	r7, #16
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000414 	.word	0x20000414
 8001d14:	40001400 	.word	0x40001400

08001d18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b088      	sub	sp, #32
 8001d1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1e:	f107 030c 	add.w	r3, r7, #12
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]
 8001d28:	609a      	str	r2, [r3, #8]
 8001d2a:	60da      	str	r2, [r3, #12]
 8001d2c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2e:	4b36      	ldr	r3, [pc, #216]	; (8001e08 <MX_GPIO_Init+0xf0>)
 8001d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d32:	4a35      	ldr	r2, [pc, #212]	; (8001e08 <MX_GPIO_Init+0xf0>)
 8001d34:	f043 0304 	orr.w	r3, r3, #4
 8001d38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d3a:	4b33      	ldr	r3, [pc, #204]	; (8001e08 <MX_GPIO_Init+0xf0>)
 8001d3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d3e:	f003 0304 	and.w	r3, r3, #4
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	4b30      	ldr	r3, [pc, #192]	; (8001e08 <MX_GPIO_Init+0xf0>)
 8001d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4a:	4a2f      	ldr	r2, [pc, #188]	; (8001e08 <MX_GPIO_Init+0xf0>)
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d52:	4b2d      	ldr	r3, [pc, #180]	; (8001e08 <MX_GPIO_Init+0xf0>)
 8001d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	607b      	str	r3, [r7, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d5e:	4b2a      	ldr	r3, [pc, #168]	; (8001e08 <MX_GPIO_Init+0xf0>)
 8001d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d62:	4a29      	ldr	r2, [pc, #164]	; (8001e08 <MX_GPIO_Init+0xf0>)
 8001d64:	f043 0308 	orr.w	r3, r3, #8
 8001d68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d6a:	4b27      	ldr	r3, [pc, #156]	; (8001e08 <MX_GPIO_Init+0xf0>)
 8001d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	603b      	str	r3, [r7, #0]
 8001d74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BoardLED_GPIO_Port, BoardLED_Pin, GPIO_PIN_RESET);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2104      	movs	r1, #4
 8001d7a:	4824      	ldr	r0, [pc, #144]	; (8001e0c <MX_GPIO_Init+0xf4>)
 8001d7c:	f001 fce4 	bl	8003748 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d80:	2303      	movs	r3, #3
 8001d82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d84:	2303      	movs	r3, #3
 8001d86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d8c:	f107 030c 	add.w	r3, r7, #12
 8001d90:	4619      	mov	r1, r3
 8001d92:	481f      	ldr	r0, [pc, #124]	; (8001e10 <MX_GPIO_Init+0xf8>)
 8001d94:	f001 fb56 	bl	8003444 <HAL_GPIO_Init>

  /*Configure GPIO pins : Arm3Switch_Pin PA1 Arm1Switch_Pin PA7 */
  GPIO_InitStruct.Pin = Arm3Switch_Pin|GPIO_PIN_1|Arm1Switch_Pin|GPIO_PIN_7;
 8001d98:	23c3      	movs	r3, #195	; 0xc3
 8001d9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d9c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001da0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da6:	f107 030c 	add.w	r3, r7, #12
 8001daa:	4619      	mov	r1, r3
 8001dac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001db0:	f001 fb48 	bl	8003444 <HAL_GPIO_Init>

  /*Configure GPIO pin : BoardLED_Pin */
  GPIO_InitStruct.Pin = BoardLED_Pin;
 8001db4:	2304      	movs	r3, #4
 8001db6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db8:	2301      	movs	r3, #1
 8001dba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BoardLED_GPIO_Port, &GPIO_InitStruct);
 8001dc4:	f107 030c 	add.w	r3, r7, #12
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4810      	ldr	r0, [pc, #64]	; (8001e0c <MX_GPIO_Init+0xf4>)
 8001dcc:	f001 fb3a 	bl	8003444 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	2006      	movs	r0, #6
 8001dd6:	f000 fc54 	bl	8002682 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001dda:	2006      	movs	r0, #6
 8001ddc:	f000 fc6b 	bl	80026b6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2100      	movs	r1, #0
 8001de4:	2007      	movs	r0, #7
 8001de6:	f000 fc4c 	bl	8002682 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001dea:	2007      	movs	r0, #7
 8001dec:	f000 fc63 	bl	80026b6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2100      	movs	r1, #0
 8001df4:	2017      	movs	r0, #23
 8001df6:	f000 fc44 	bl	8002682 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001dfa:	2017      	movs	r0, #23
 8001dfc:	f000 fc5b 	bl	80026b6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e00:	bf00      	nop
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	48000c00 	.word	0x48000c00
 8001e10:	48000800 	.word	0x48000800

08001e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  HAL_GPIO_WritePin(BoardLED_GPIO_Port, BoardLED_Pin, GPIO_PIN_SET);
 8001e18:	2201      	movs	r2, #1
 8001e1a:	2104      	movs	r1, #4
 8001e1c:	4802      	ldr	r0, [pc, #8]	; (8001e28 <Error_Handler+0x14>)
 8001e1e:	f001 fc93 	bl	8003748 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e22:	b672      	cpsid	i
}
 8001e24:	bf00      	nop
  __disable_irq();
  while (1)
 8001e26:	e7fe      	b.n	8001e26 <Error_Handler+0x12>
 8001e28:	48000c00 	.word	0x48000c00

08001e2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e32:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <HAL_MspInit+0x44>)
 8001e34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e36:	4a0e      	ldr	r2, [pc, #56]	; (8001e70 <HAL_MspInit+0x44>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	6613      	str	r3, [r2, #96]	; 0x60
 8001e3e:	4b0c      	ldr	r3, [pc, #48]	; (8001e70 <HAL_MspInit+0x44>)
 8001e40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	607b      	str	r3, [r7, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e4a:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <HAL_MspInit+0x44>)
 8001e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e4e:	4a08      	ldr	r2, [pc, #32]	; (8001e70 <HAL_MspInit+0x44>)
 8001e50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e54:	6593      	str	r3, [r2, #88]	; 0x58
 8001e56:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <HAL_MspInit+0x44>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5e:	603b      	str	r3, [r7, #0]
 8001e60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e62:	bf00      	nop
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40021000 	.word	0x40021000

08001e74 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b0a0      	sub	sp, #128	; 0x80
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e7c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	605a      	str	r2, [r3, #4]
 8001e86:	609a      	str	r2, [r3, #8]
 8001e88:	60da      	str	r2, [r3, #12]
 8001e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e8c:	f107 0318 	add.w	r3, r7, #24
 8001e90:	2254      	movs	r2, #84	; 0x54
 8001e92:	2100      	movs	r1, #0
 8001e94:	4618      	mov	r0, r3
 8001e96:	f004 fdf3 	bl	8006a80 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a55      	ldr	r2, [pc, #340]	; (8001ff4 <HAL_FDCAN_MspInit+0x180>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d14b      	bne.n	8001f3c <HAL_FDCAN_MspInit+0xc8>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001ea4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ea8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001eaa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001eae:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001eb0:	f107 0318 	add.w	r3, r7, #24
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f002 fa49 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001ec0:	f7ff ffa8 	bl	8001e14 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001ec4:	4b4c      	ldr	r3, [pc, #304]	; (8001ff8 <HAL_FDCAN_MspInit+0x184>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	4a4b      	ldr	r2, [pc, #300]	; (8001ff8 <HAL_FDCAN_MspInit+0x184>)
 8001ecc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001ece:	4b4a      	ldr	r3, [pc, #296]	; (8001ff8 <HAL_FDCAN_MspInit+0x184>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d10b      	bne.n	8001eee <HAL_FDCAN_MspInit+0x7a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001ed6:	4b49      	ldr	r3, [pc, #292]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eda:	4a48      	ldr	r2, [pc, #288]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001edc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ee0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ee2:	4b46      	ldr	r3, [pc, #280]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eea:	617b      	str	r3, [r7, #20]
 8001eec:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eee:	4b43      	ldr	r3, [pc, #268]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef2:	4a42      	ldr	r2, [pc, #264]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001efa:	4b40      	ldr	r3, [pc, #256]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f06:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001f0a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f14:	2300      	movs	r3, #0
 8001f16:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001f18:	2309      	movs	r3, #9
 8001f1a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001f20:	4619      	mov	r1, r3
 8001f22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f26:	f001 fa8d 	bl	8003444 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	2015      	movs	r0, #21
 8001f30:	f000 fba7 	bl	8002682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001f34:	2015      	movs	r0, #21
 8001f36:	f000 fbbe 	bl	80026b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 8001f3a:	e057      	b.n	8001fec <HAL_FDCAN_MspInit+0x178>
  else if(hfdcan->Instance==FDCAN3)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a2f      	ldr	r2, [pc, #188]	; (8002000 <HAL_FDCAN_MspInit+0x18c>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d152      	bne.n	8001fec <HAL_FDCAN_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001f46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f4a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001f4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f50:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f52:	f107 0318 	add.w	r3, r7, #24
 8001f56:	4618      	mov	r0, r3
 8001f58:	f002 f9f8 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_FDCAN_MspInit+0xf2>
      Error_Handler();
 8001f62:	f7ff ff57 	bl	8001e14 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001f66:	4b24      	ldr	r3, [pc, #144]	; (8001ff8 <HAL_FDCAN_MspInit+0x184>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	4a22      	ldr	r2, [pc, #136]	; (8001ff8 <HAL_FDCAN_MspInit+0x184>)
 8001f6e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001f70:	4b21      	ldr	r3, [pc, #132]	; (8001ff8 <HAL_FDCAN_MspInit+0x184>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d10b      	bne.n	8001f90 <HAL_FDCAN_MspInit+0x11c>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001f78:	4b20      	ldr	r3, [pc, #128]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7c:	4a1f      	ldr	r2, [pc, #124]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001f7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f82:	6593      	str	r3, [r2, #88]	; 0x58
 8001f84:	4b1d      	ldr	r3, [pc, #116]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f90:	4b1a      	ldr	r3, [pc, #104]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001f92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f94:	4a19      	ldr	r2, [pc, #100]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001f96:	f043 0301 	orr.w	r3, r3, #1
 8001f9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f9c:	4b17      	ldr	r3, [pc, #92]	; (8001ffc <HAL_FDCAN_MspInit+0x188>)
 8001f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8001fa8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001fac:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 8001fba:	230b      	movs	r3, #11
 8001fbc:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbe:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fc8:	f001 fa3c 	bl	8003444 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 0, 0);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2100      	movs	r1, #0
 8001fd0:	2058      	movs	r0, #88	; 0x58
 8001fd2:	f000 fb56 	bl	8002682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8001fd6:	2058      	movs	r0, #88	; 0x58
 8001fd8:	f000 fb6d 	bl	80026b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 0, 0);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	2100      	movs	r1, #0
 8001fe0:	2059      	movs	r0, #89	; 0x59
 8001fe2:	f000 fb4e 	bl	8002682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 8001fe6:	2059      	movs	r0, #89	; 0x59
 8001fe8:	f000 fb65 	bl	80026b6 <HAL_NVIC_EnableIRQ>
}
 8001fec:	bf00      	nop
 8001fee:	3780      	adds	r7, #128	; 0x80
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40006400 	.word	0x40006400
 8001ff8:	20000548 	.word	0x20000548
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40006c00 	.word	0x40006c00

08002004 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b09e      	sub	sp, #120	; 0x78
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]
 800201a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800201c:	f107 0310 	add.w	r3, r7, #16
 8002020:	2254      	movs	r2, #84	; 0x54
 8002022:	2100      	movs	r1, #0
 8002024:	4618      	mov	r0, r3
 8002026:	f004 fd2b 	bl	8006a80 <memset>
  if(huart->Instance==LPUART1)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a1f      	ldr	r2, [pc, #124]	; (80020ac <HAL_UART_MspInit+0xa8>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d136      	bne.n	80020a2 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002034:	2320      	movs	r3, #32
 8002036:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002038:	2300      	movs	r3, #0
 800203a:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800203c:	f107 0310 	add.w	r3, r7, #16
 8002040:	4618      	mov	r0, r3
 8002042:	f002 f983 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800204c:	f7ff fee2 	bl	8001e14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002050:	4b17      	ldr	r3, [pc, #92]	; (80020b0 <HAL_UART_MspInit+0xac>)
 8002052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002054:	4a16      	ldr	r2, [pc, #88]	; (80020b0 <HAL_UART_MspInit+0xac>)
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	65d3      	str	r3, [r2, #92]	; 0x5c
 800205c:	4b14      	ldr	r3, [pc, #80]	; (80020b0 <HAL_UART_MspInit+0xac>)
 800205e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	60fb      	str	r3, [r7, #12]
 8002066:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002068:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <HAL_UART_MspInit+0xac>)
 800206a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800206c:	4a10      	ldr	r2, [pc, #64]	; (80020b0 <HAL_UART_MspInit+0xac>)
 800206e:	f043 0301 	orr.w	r3, r3, #1
 8002072:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002074:	4b0e      	ldr	r3, [pc, #56]	; (80020b0 <HAL_UART_MspInit+0xac>)
 8002076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002080:	230c      	movs	r3, #12
 8002082:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002084:	2302      	movs	r3, #2
 8002086:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208c:	2300      	movs	r3, #0
 800208e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002090:	230c      	movs	r3, #12
 8002092:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002094:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002098:	4619      	mov	r1, r3
 800209a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800209e:	f001 f9d1 	bl	8003444 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80020a2:	bf00      	nop
 80020a4:	3778      	adds	r7, #120	; 0x78
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40008000 	.word	0x40008000
 80020b0:	40021000 	.word	0x40021000

080020b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a1a      	ldr	r2, [pc, #104]	; (800212c <HAL_TIM_Base_MspInit+0x78>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d114      	bne.n	80020f0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80020c6:	4b1a      	ldr	r3, [pc, #104]	; (8002130 <HAL_TIM_Base_MspInit+0x7c>)
 80020c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ca:	4a19      	ldr	r2, [pc, #100]	; (8002130 <HAL_TIM_Base_MspInit+0x7c>)
 80020cc:	f043 0310 	orr.w	r3, r3, #16
 80020d0:	6593      	str	r3, [r2, #88]	; 0x58
 80020d2:	4b17      	ldr	r3, [pc, #92]	; (8002130 <HAL_TIM_Base_MspInit+0x7c>)
 80020d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d6:	f003 0310 	and.w	r3, r3, #16
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80020de:	2200      	movs	r2, #0
 80020e0:	2100      	movs	r1, #0
 80020e2:	2036      	movs	r0, #54	; 0x36
 80020e4:	f000 facd 	bl	8002682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80020e8:	2036      	movs	r0, #54	; 0x36
 80020ea:	f000 fae4 	bl	80026b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80020ee:	e018      	b.n	8002122 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a0f      	ldr	r2, [pc, #60]	; (8002134 <HAL_TIM_Base_MspInit+0x80>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d113      	bne.n	8002122 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80020fa:	4b0d      	ldr	r3, [pc, #52]	; (8002130 <HAL_TIM_Base_MspInit+0x7c>)
 80020fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fe:	4a0c      	ldr	r2, [pc, #48]	; (8002130 <HAL_TIM_Base_MspInit+0x7c>)
 8002100:	f043 0320 	orr.w	r3, r3, #32
 8002104:	6593      	str	r3, [r2, #88]	; 0x58
 8002106:	4b0a      	ldr	r3, [pc, #40]	; (8002130 <HAL_TIM_Base_MspInit+0x7c>)
 8002108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800210a:	f003 0320 	and.w	r3, r3, #32
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8002112:	2200      	movs	r2, #0
 8002114:	2100      	movs	r1, #0
 8002116:	2037      	movs	r0, #55	; 0x37
 8002118:	f000 fab3 	bl	8002682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 800211c:	2037      	movs	r0, #55	; 0x37
 800211e:	f000 faca 	bl	80026b6 <HAL_NVIC_EnableIRQ>
}
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40001000 	.word	0x40001000
 8002130:	40021000 	.word	0x40021000
 8002134:	40001400 	.word	0x40001400

08002138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800213c:	e7fe      	b.n	800213c <NMI_Handler+0x4>

0800213e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800213e:	b480      	push	{r7}
 8002140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002142:	e7fe      	b.n	8002142 <HardFault_Handler+0x4>

08002144 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002148:	e7fe      	b.n	8002148 <MemManage_Handler+0x4>

0800214a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800214a:	b480      	push	{r7}
 800214c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800214e:	e7fe      	b.n	800214e <BusFault_Handler+0x4>

08002150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002154:	e7fe      	b.n	8002154 <UsageFault_Handler+0x4>

08002156 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002156:	b480      	push	{r7}
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002172:	b480      	push	{r7}
 8002174:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002184:	f000 f984 	bl	8002490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002188:	bf00      	nop
 800218a:	bd80      	pop	{r7, pc}

0800218c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Arm3Switch_Pin);
 8002190:	2001      	movs	r0, #1
 8002192:	f001 faf1 	bl	8003778 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}

0800219a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800219e:	2002      	movs	r0, #2
 80021a0:	f001 faea 	bl	8003778 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80021ac:	4802      	ldr	r0, [pc, #8]	; (80021b8 <FDCAN1_IT0_IRQHandler+0x10>)
 80021ae:	f000 fedd 	bl	8002f6c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	2000026c 	.word	0x2000026c

080021bc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Arm1Switch_Pin);
 80021c0:	2040      	movs	r0, #64	; 0x40
 80021c2:	f001 fad9 	bl	8003778 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80021c6:	2080      	movs	r0, #128	; 0x80
 80021c8:	f001 fad6 	bl	8003778 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021d4:	4802      	ldr	r0, [pc, #8]	; (80021e0 <TIM6_DAC_IRQHandler+0x10>)
 80021d6:	f002 fc06 	bl	80049e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	200003c8 	.word	0x200003c8

080021e4 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80021e8:	4802      	ldr	r0, [pc, #8]	; (80021f4 <TIM7_DAC_IRQHandler+0x10>)
 80021ea:	f002 fbfc 	bl	80049e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000414 	.word	0x20000414

080021f8 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 80021fc:	4802      	ldr	r0, [pc, #8]	; (8002208 <FDCAN3_IT0_IRQHandler+0x10>)
 80021fe:	f000 feb5 	bl	8002f6c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	200002d0 	.word	0x200002d0

0800220c <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8002210:	4802      	ldr	r0, [pc, #8]	; (800221c <FDCAN3_IT1_IRQHandler+0x10>)
 8002212:	f000 feab 	bl	8002f6c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	200002d0 	.word	0x200002d0

08002220 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  return 1;
 8002224:	2301      	movs	r3, #1
}
 8002226:	4618      	mov	r0, r3
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <_kill>:

int _kill(int pid, int sig)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800223a:	f004 fc3d 	bl	8006ab8 <__errno>
 800223e:	4603      	mov	r3, r0
 8002240:	2216      	movs	r2, #22
 8002242:	601a      	str	r2, [r3, #0]
  return -1;
 8002244:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <_exit>:

void _exit (int status)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002258:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7ff ffe7 	bl	8002230 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002262:	e7fe      	b.n	8002262 <_exit+0x12>

08002264 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	e00a      	b.n	800228c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002276:	f3af 8000 	nop.w
 800227a:	4601      	mov	r1, r0
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	1c5a      	adds	r2, r3, #1
 8002280:	60ba      	str	r2, [r7, #8]
 8002282:	b2ca      	uxtb	r2, r1
 8002284:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	3301      	adds	r3, #1
 800228a:	617b      	str	r3, [r7, #20]
 800228c:	697a      	ldr	r2, [r7, #20]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	429a      	cmp	r2, r3
 8002292:	dbf0      	blt.n	8002276 <_read+0x12>
  }

  return len;
 8002294:	687b      	ldr	r3, [r7, #4]
}
 8002296:	4618      	mov	r0, r3
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <_close>:
  }
  return len;
}

int _close(int file)
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022b6:	b480      	push	{r7}
 80022b8:	b083      	sub	sp, #12
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
 80022be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022c6:	605a      	str	r2, [r3, #4]
  return 0;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <_isatty>:

int _isatty(int file)
{
 80022d6:	b480      	push	{r7}
 80022d8:	b083      	sub	sp, #12
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022de:	2301      	movs	r3, #1
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
	...

08002308 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002310:	4a14      	ldr	r2, [pc, #80]	; (8002364 <_sbrk+0x5c>)
 8002312:	4b15      	ldr	r3, [pc, #84]	; (8002368 <_sbrk+0x60>)
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800231c:	4b13      	ldr	r3, [pc, #76]	; (800236c <_sbrk+0x64>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d102      	bne.n	800232a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002324:	4b11      	ldr	r3, [pc, #68]	; (800236c <_sbrk+0x64>)
 8002326:	4a12      	ldr	r2, [pc, #72]	; (8002370 <_sbrk+0x68>)
 8002328:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <_sbrk+0x64>)
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4413      	add	r3, r2
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	429a      	cmp	r2, r3
 8002336:	d207      	bcs.n	8002348 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002338:	f004 fbbe 	bl	8006ab8 <__errno>
 800233c:	4603      	mov	r3, r0
 800233e:	220c      	movs	r2, #12
 8002340:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002342:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002346:	e009      	b.n	800235c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002348:	4b08      	ldr	r3, [pc, #32]	; (800236c <_sbrk+0x64>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800234e:	4b07      	ldr	r3, [pc, #28]	; (800236c <_sbrk+0x64>)
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4413      	add	r3, r2
 8002356:	4a05      	ldr	r2, [pc, #20]	; (800236c <_sbrk+0x64>)
 8002358:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800235a:	68fb      	ldr	r3, [r7, #12]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20020000 	.word	0x20020000
 8002368:	00000400 	.word	0x00000400
 800236c:	2000054c 	.word	0x2000054c
 8002370:	200006a0 	.word	0x200006a0

08002374 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002378:	4b06      	ldr	r3, [pc, #24]	; (8002394 <SystemInit+0x20>)
 800237a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237e:	4a05      	ldr	r2, [pc, #20]	; (8002394 <SystemInit+0x20>)
 8002380:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002384:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	e000ed00 	.word	0xe000ed00

08002398 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002398:	480d      	ldr	r0, [pc, #52]	; (80023d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800239a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800239c:	f7ff ffea 	bl	8002374 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023a0:	480c      	ldr	r0, [pc, #48]	; (80023d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80023a2:	490d      	ldr	r1, [pc, #52]	; (80023d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023a4:	4a0d      	ldr	r2, [pc, #52]	; (80023dc <LoopForever+0xe>)
  movs r3, #0
 80023a6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80023a8:	e002      	b.n	80023b0 <LoopCopyDataInit>

080023aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ae:	3304      	adds	r3, #4

080023b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023b4:	d3f9      	bcc.n	80023aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023b6:	4a0a      	ldr	r2, [pc, #40]	; (80023e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023b8:	4c0a      	ldr	r4, [pc, #40]	; (80023e4 <LoopForever+0x16>)
  movs r3, #0
 80023ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023bc:	e001      	b.n	80023c2 <LoopFillZerobss>

080023be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023c0:	3204      	adds	r2, #4

080023c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023c4:	d3fb      	bcc.n	80023be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023c6:	f004 fb7d 	bl	8006ac4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023ca:	f7ff fa49 	bl	8001860 <main>

080023ce <LoopForever>:

LoopForever:
    b LoopForever
 80023ce:	e7fe      	b.n	80023ce <LoopForever>
  ldr   r0, =_estack
 80023d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023d8:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 80023dc:	08008c74 	.word	0x08008c74
  ldr r2, =_sbss
 80023e0:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 80023e4:	200006a0 	.word	0x200006a0

080023e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023e8:	e7fe      	b.n	80023e8 <ADC1_2_IRQHandler>

080023ea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023f4:	2003      	movs	r0, #3
 80023f6:	f000 f939 	bl	800266c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023fa:	200f      	movs	r0, #15
 80023fc:	f000 f80e 	bl	800241c <HAL_InitTick>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d002      	beq.n	800240c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	71fb      	strb	r3, [r7, #7]
 800240a:	e001      	b.n	8002410 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800240c:	f7ff fd0e 	bl	8001e2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002410:	79fb      	ldrb	r3, [r7, #7]

}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002428:	4b16      	ldr	r3, [pc, #88]	; (8002484 <HAL_InitTick+0x68>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d022      	beq.n	8002476 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002430:	4b15      	ldr	r3, [pc, #84]	; (8002488 <HAL_InitTick+0x6c>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	4b13      	ldr	r3, [pc, #76]	; (8002484 <HAL_InitTick+0x68>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800243c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002440:	fbb2 f3f3 	udiv	r3, r2, r3
 8002444:	4618      	mov	r0, r3
 8002446:	f000 f944 	bl	80026d2 <HAL_SYSTICK_Config>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d10f      	bne.n	8002470 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b0f      	cmp	r3, #15
 8002454:	d809      	bhi.n	800246a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002456:	2200      	movs	r2, #0
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800245e:	f000 f910 	bl	8002682 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002462:	4a0a      	ldr	r2, [pc, #40]	; (800248c <HAL_InitTick+0x70>)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6013      	str	r3, [r2, #0]
 8002468:	e007      	b.n	800247a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	73fb      	strb	r3, [r7, #15]
 800246e:	e004      	b.n	800247a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	73fb      	strb	r3, [r7, #15]
 8002474:	e001      	b.n	800247a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800247a:	7bfb      	ldrb	r3, [r7, #15]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	20000080 	.word	0x20000080
 8002488:	20000078 	.word	0x20000078
 800248c:	2000007c 	.word	0x2000007c

08002490 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002494:	4b05      	ldr	r3, [pc, #20]	; (80024ac <HAL_IncTick+0x1c>)
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4b05      	ldr	r3, [pc, #20]	; (80024b0 <HAL_IncTick+0x20>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4413      	add	r3, r2
 800249e:	4a03      	ldr	r2, [pc, #12]	; (80024ac <HAL_IncTick+0x1c>)
 80024a0:	6013      	str	r3, [r2, #0]
}
 80024a2:	bf00      	nop
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	20000550 	.word	0x20000550
 80024b0:	20000080 	.word	0x20000080

080024b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  return uwTick;
 80024b8:	4b03      	ldr	r3, [pc, #12]	; (80024c8 <HAL_GetTick+0x14>)
 80024ba:	681b      	ldr	r3, [r3, #0]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	20000550 	.word	0x20000550

080024cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024dc:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <__NVIC_SetPriorityGrouping+0x44>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024e8:	4013      	ands	r3, r2
 80024ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024fe:	4a04      	ldr	r2, [pc, #16]	; (8002510 <__NVIC_SetPriorityGrouping+0x44>)
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	60d3      	str	r3, [r2, #12]
}
 8002504:	bf00      	nop
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002518:	4b04      	ldr	r3, [pc, #16]	; (800252c <__NVIC_GetPriorityGrouping+0x18>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	0a1b      	lsrs	r3, r3, #8
 800251e:	f003 0307 	and.w	r3, r3, #7
}
 8002522:	4618      	mov	r0, r3
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800253a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253e:	2b00      	cmp	r3, #0
 8002540:	db0b      	blt.n	800255a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002542:	79fb      	ldrb	r3, [r7, #7]
 8002544:	f003 021f 	and.w	r2, r3, #31
 8002548:	4907      	ldr	r1, [pc, #28]	; (8002568 <__NVIC_EnableIRQ+0x38>)
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	095b      	lsrs	r3, r3, #5
 8002550:	2001      	movs	r0, #1
 8002552:	fa00 f202 	lsl.w	r2, r0, r2
 8002556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	e000e100 	.word	0xe000e100

0800256c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	6039      	str	r1, [r7, #0]
 8002576:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257c:	2b00      	cmp	r3, #0
 800257e:	db0a      	blt.n	8002596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	b2da      	uxtb	r2, r3
 8002584:	490c      	ldr	r1, [pc, #48]	; (80025b8 <__NVIC_SetPriority+0x4c>)
 8002586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258a:	0112      	lsls	r2, r2, #4
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	440b      	add	r3, r1
 8002590:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002594:	e00a      	b.n	80025ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	b2da      	uxtb	r2, r3
 800259a:	4908      	ldr	r1, [pc, #32]	; (80025bc <__NVIC_SetPriority+0x50>)
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	f003 030f 	and.w	r3, r3, #15
 80025a2:	3b04      	subs	r3, #4
 80025a4:	0112      	lsls	r2, r2, #4
 80025a6:	b2d2      	uxtb	r2, r2
 80025a8:	440b      	add	r3, r1
 80025aa:	761a      	strb	r2, [r3, #24]
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	e000e100 	.word	0xe000e100
 80025bc:	e000ed00 	.word	0xe000ed00

080025c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b089      	sub	sp, #36	; 0x24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	f1c3 0307 	rsb	r3, r3, #7
 80025da:	2b04      	cmp	r3, #4
 80025dc:	bf28      	it	cs
 80025de:	2304      	movcs	r3, #4
 80025e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	3304      	adds	r3, #4
 80025e6:	2b06      	cmp	r3, #6
 80025e8:	d902      	bls.n	80025f0 <NVIC_EncodePriority+0x30>
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3b03      	subs	r3, #3
 80025ee:	e000      	b.n	80025f2 <NVIC_EncodePriority+0x32>
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43da      	mvns	r2, r3
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	401a      	ands	r2, r3
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002608:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	fa01 f303 	lsl.w	r3, r1, r3
 8002612:	43d9      	mvns	r1, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002618:	4313      	orrs	r3, r2
         );
}
 800261a:	4618      	mov	r0, r3
 800261c:	3724      	adds	r7, #36	; 0x24
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
	...

08002628 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	3b01      	subs	r3, #1
 8002634:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002638:	d301      	bcc.n	800263e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800263a:	2301      	movs	r3, #1
 800263c:	e00f      	b.n	800265e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800263e:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <SysTick_Config+0x40>)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3b01      	subs	r3, #1
 8002644:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002646:	210f      	movs	r1, #15
 8002648:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800264c:	f7ff ff8e 	bl	800256c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002650:	4b05      	ldr	r3, [pc, #20]	; (8002668 <SysTick_Config+0x40>)
 8002652:	2200      	movs	r2, #0
 8002654:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002656:	4b04      	ldr	r3, [pc, #16]	; (8002668 <SysTick_Config+0x40>)
 8002658:	2207      	movs	r2, #7
 800265a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	e000e010 	.word	0xe000e010

0800266c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff ff29 	bl	80024cc <__NVIC_SetPriorityGrouping>
}
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b086      	sub	sp, #24
 8002686:	af00      	add	r7, sp, #0
 8002688:	4603      	mov	r3, r0
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
 800268e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002690:	f7ff ff40 	bl	8002514 <__NVIC_GetPriorityGrouping>
 8002694:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	68b9      	ldr	r1, [r7, #8]
 800269a:	6978      	ldr	r0, [r7, #20]
 800269c:	f7ff ff90 	bl	80025c0 <NVIC_EncodePriority>
 80026a0:	4602      	mov	r2, r0
 80026a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff ff5f 	bl	800256c <__NVIC_SetPriority>
}
 80026ae:	bf00      	nop
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	4603      	mov	r3, r0
 80026be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff33 	bl	8002530 <__NVIC_EnableIRQ>
}
 80026ca:	bf00      	nop
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b082      	sub	sp, #8
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f7ff ffa4 	bl	8002628 <SysTick_Config>
 80026e0:	4603      	mov	r3, r0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e147      	b.n	800298e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d106      	bne.n	8002718 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff fbae 	bl	8001e74 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	699a      	ldr	r2, [r3, #24]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f022 0210 	bic.w	r2, r2, #16
 8002726:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002728:	f7ff fec4 	bl	80024b4 <HAL_GetTick>
 800272c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800272e:	e012      	b.n	8002756 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002730:	f7ff fec0 	bl	80024b4 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b0a      	cmp	r3, #10
 800273c:	d90b      	bls.n	8002756 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002742:	f043 0201 	orr.w	r2, r3, #1
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2203      	movs	r2, #3
 800274e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e11b      	b.n	800298e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	f003 0308 	and.w	r3, r3, #8
 8002760:	2b08      	cmp	r3, #8
 8002762:	d0e5      	beq.n	8002730 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	699a      	ldr	r2, [r3, #24]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0201 	orr.w	r2, r2, #1
 8002772:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002774:	f7ff fe9e 	bl	80024b4 <HAL_GetTick>
 8002778:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800277a:	e012      	b.n	80027a2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800277c:	f7ff fe9a 	bl	80024b4 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b0a      	cmp	r3, #10
 8002788:	d90b      	bls.n	80027a2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800278e:	f043 0201 	orr.w	r2, r3, #1
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2203      	movs	r2, #3
 800279a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e0f5      	b.n	800298e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0e5      	beq.n	800277c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	699a      	ldr	r2, [r3, #24]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0202 	orr.w	r2, r2, #2
 80027be:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a74      	ldr	r2, [pc, #464]	; (8002998 <HAL_FDCAN_Init+0x2ac>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d103      	bne.n	80027d2 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80027ca:	4a74      	ldr	r2, [pc, #464]	; (800299c <HAL_FDCAN_Init+0x2b0>)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	7c1b      	ldrb	r3, [r3, #16]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d108      	bne.n	80027ec <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	699a      	ldr	r2, [r3, #24]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027e8:	619a      	str	r2, [r3, #24]
 80027ea:	e007      	b.n	80027fc <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699a      	ldr	r2, [r3, #24]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027fa:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	7c5b      	ldrb	r3, [r3, #17]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d108      	bne.n	8002816 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699a      	ldr	r2, [r3, #24]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002812:	619a      	str	r2, [r3, #24]
 8002814:	e007      	b.n	8002826 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	699a      	ldr	r2, [r3, #24]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002824:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	7c9b      	ldrb	r3, [r3, #18]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d108      	bne.n	8002840 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	699a      	ldr	r2, [r3, #24]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800283c:	619a      	str	r2, [r3, #24]
 800283e:	e007      	b.n	8002850 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	699a      	ldr	r2, [r3, #24]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800284e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689a      	ldr	r2, [r3, #8]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	699a      	ldr	r2, [r3, #24]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8002874:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	691a      	ldr	r2, [r3, #16]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f022 0210 	bic.w	r2, r2, #16
 8002884:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	2b01      	cmp	r3, #1
 800288c:	d108      	bne.n	80028a0 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	699a      	ldr	r2, [r3, #24]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 0204 	orr.w	r2, r2, #4
 800289c:	619a      	str	r2, [r3, #24]
 800289e:	e02c      	b.n	80028fa <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d028      	beq.n	80028fa <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d01c      	beq.n	80028ea <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	699a      	ldr	r2, [r3, #24]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80028be:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	691a      	ldr	r2, [r3, #16]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0210 	orr.w	r2, r2, #16
 80028ce:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	2b03      	cmp	r3, #3
 80028d6:	d110      	bne.n	80028fa <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	699a      	ldr	r2, [r3, #24]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0220 	orr.w	r2, r2, #32
 80028e6:	619a      	str	r2, [r3, #24]
 80028e8:	e007      	b.n	80028fa <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	699a      	ldr	r2, [r3, #24]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f042 0220 	orr.w	r2, r2, #32
 80028f8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	3b01      	subs	r3, #1
 8002900:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	3b01      	subs	r3, #1
 8002908:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800290a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002912:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	3b01      	subs	r3, #1
 800291c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002922:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002924:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800292e:	d115      	bne.n	800295c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002934:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800293a:	3b01      	subs	r3, #1
 800293c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800293e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002944:	3b01      	subs	r3, #1
 8002946:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002948:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	3b01      	subs	r3, #1
 8002952:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002958:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800295a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	430a      	orrs	r2, r1
 800296e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 fc7e 	bl	8003274 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40006400 	.word	0x40006400
 800299c:	40006500 	.word	0x40006500

080029a0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b087      	sub	sp, #28
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80029b0:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80029b2:	7dfb      	ldrb	r3, [r7, #23]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d002      	beq.n	80029be <HAL_FDCAN_ConfigFilter+0x1e>
 80029b8:	7dfb      	ldrb	r3, [r7, #23]
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d13d      	bne.n	8002a3a <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d119      	bne.n	80029fa <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80029d2:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 80029da:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80029e0:	4313      	orrs	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4413      	add	r3, r2
 80029f0:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	e01d      	b.n	8002a36 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	075a      	lsls	r2, r3, #29
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	079a      	lsls	r2, r3, #30
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	00db      	lsls	r3, r3, #3
 8002a20:	4413      	add	r3, r2
 8002a22:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	3304      	adds	r3, #4
 8002a2e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002a36:	2300      	movs	r3, #0
 8002a38:	e006      	b.n	8002a48 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a3e:	f043 0202 	orr.w	r2, r3, #2
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
  }
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	371c      	adds	r7, #28
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]
 8002a60:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d116      	bne.n	8002a9c <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a76:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	011a      	lsls	r2, r3, #4
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	431a      	orrs	r2, r3
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	430a      	orrs	r2, r1
 8002a94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	e006      	b.n	8002aaa <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aa0:	f043 0204 	orr.w	r2, r3, #4
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
  }
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b083      	sub	sp, #12
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d110      	bne.n	8002aec <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2202      	movs	r2, #2
 8002ace:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	699a      	ldr	r2, [r3, #24]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f022 0201 	bic.w	r2, r2, #1
 8002ae0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	e006      	b.n	8002afa <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002af0:	f043 0204 	orr.w	r2, r3, #4
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
  }
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b086      	sub	sp, #24
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d12c      	bne.n	8002b78 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002b26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d007      	beq.n	8002b3e <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e023      	b.n	8002b86 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002b46:	0c1b      	lsrs	r3, r3, #16
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	68b9      	ldr	r1, [r7, #8]
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 fbf9 	bl	800334c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2101      	movs	r1, #1
 8002b60:	697a      	ldr	r2, [r7, #20]
 8002b62:	fa01 f202 	lsl.w	r2, r1, r2
 8002b66:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	409a      	lsls	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	e006      	b.n	8002b86 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b7c:	f043 0208 	orr.w	r2, r3, #8
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
  }
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3718      	adds	r7, #24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
	...

08002b90 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b08b      	sub	sp, #44	; 0x2c
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
 8002b9c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002ba8:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8002baa:	7efb      	ldrb	r3, [r7, #27]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	f040 80e8 	bne.w	8002d82 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2b40      	cmp	r3, #64	; 0x40
 8002bb6:	d137      	bne.n	8002c28 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bc0:	f003 030f 	and.w	r3, r3, #15
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d107      	bne.n	8002bd8 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bcc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e0db      	b.n	8002d90 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002be0:	0e1b      	lsrs	r3, r3, #24
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d10a      	bne.n	8002c00 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bf2:	0a5b      	lsrs	r3, r3, #9
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d101      	bne.n	8002c00 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c08:	0a1b      	lsrs	r3, r3, #8
 8002c0a:	f003 0303 	and.w	r3, r3, #3
 8002c0e:	69fa      	ldr	r2, [r7, #28]
 8002c10:	4413      	add	r3, r2
 8002c12:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002c18:	69fa      	ldr	r2, [r7, #28]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	4413      	add	r3, r2
 8002c20:	00db      	lsls	r3, r3, #3
 8002c22:	440b      	add	r3, r1
 8002c24:	627b      	str	r3, [r7, #36]	; 0x24
 8002c26:	e036      	b.n	8002c96 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c30:	f003 030f 	and.w	r3, r3, #15
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d107      	bne.n	8002c48 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c3c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e0a3      	b.n	8002d90 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c50:	0e1b      	lsrs	r3, r3, #24
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d10a      	bne.n	8002c70 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c62:	0a1b      	lsrs	r3, r3, #8
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d101      	bne.n	8002c70 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c78:	0a1b      	lsrs	r3, r3, #8
 8002c7a:	f003 0303 	and.w	r3, r3, #3
 8002c7e:	69fa      	ldr	r2, [r7, #28]
 8002c80:	4413      	add	r3, r2
 8002c82:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002c88:	69fa      	ldr	r2, [r7, #28]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	00db      	lsls	r3, r3, #3
 8002c8e:	4413      	add	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	440b      	add	r3, r1
 8002c94:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d107      	bne.n	8002cba <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	0c9b      	lsrs	r3, r3, #18
 8002cb0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	e005      	b.n	8002cc6 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	3304      	adds	r3, #4
 8002ce2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	0c1b      	lsrs	r3, r3, #16
 8002cf4:	f003 020f 	and.w	r2, r3, #15
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8002d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	0e1b      	lsrs	r3, r3, #24
 8002d1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	0fda      	lsrs	r2, r3, #31
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2e:	3304      	adds	r3, #4
 8002d30:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d34:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002d36:	2300      	movs	r3, #0
 8002d38:	623b      	str	r3, [r7, #32]
 8002d3a:	e00a      	b.n	8002d52 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	6a3b      	ldr	r3, [r7, #32]
 8002d40:	441a      	add	r2, r3
 8002d42:	6839      	ldr	r1, [r7, #0]
 8002d44:	6a3b      	ldr	r3, [r7, #32]
 8002d46:	440b      	add	r3, r1
 8002d48:	7812      	ldrb	r2, [r2, #0]
 8002d4a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002d4c:	6a3b      	ldr	r3, [r7, #32]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	623b      	str	r3, [r7, #32]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	4a11      	ldr	r2, [pc, #68]	; (8002d9c <HAL_FDCAN_GetRxMessage+0x20c>)
 8002d58:	5cd3      	ldrb	r3, [r2, r3]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d3ec      	bcc.n	8002d3c <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b40      	cmp	r3, #64	; 0x40
 8002d66:	d105      	bne.n	8002d74 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	69fa      	ldr	r2, [r7, #28]
 8002d6e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8002d72:	e004      	b.n	8002d7e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	69fa      	ldr	r2, [r7, #28]
 8002d7a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e006      	b.n	8002d90 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d86:	f043 0208 	orr.w	r2, r3, #8
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
  }
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	372c      	adds	r7, #44	; 0x2c
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	080088b8 	.word	0x080088b8

08002da0 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b087      	sub	sp, #28
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002db2:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002db4:	7dfb      	ldrb	r3, [r7, #23]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d003      	beq.n	8002dc2 <HAL_FDCAN_ActivateNotification+0x22>
 8002dba:	7dfb      	ldrb	r3, [r7, #23]
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	f040 80c8 	bne.w	8002f52 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dc8:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	f003 0307 	and.w	r3, r3, #7
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d004      	beq.n	8002dde <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d03b      	beq.n	8002e56 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d004      	beq.n	8002df2 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d031      	beq.n	8002e56 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d004      	beq.n	8002e06 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	f003 0304 	and.w	r3, r3, #4
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d027      	beq.n	8002e56 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d004      	beq.n	8002e1a <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d01d      	beq.n	8002e56 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d004      	beq.n	8002e2e <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	f003 0310 	and.w	r3, r3, #16
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d013      	beq.n	8002e56 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d004      	beq.n	8002e42 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	f003 0320 	and.w	r3, r3, #32
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d009      	beq.n	8002e56 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00c      	beq.n	8002e66 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d107      	bne.n	8002e66 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f042 0201 	orr.w	r2, r2, #1
 8002e64:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d004      	beq.n	8002e7a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d13b      	bne.n	8002ef2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d004      	beq.n	8002e8e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d131      	bne.n	8002ef2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d004      	beq.n	8002ea2 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	f003 0304 	and.w	r3, r3, #4
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d127      	bne.n	8002ef2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d004      	beq.n	8002eb6 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	f003 0308 	and.w	r3, r3, #8
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d11d      	bne.n	8002ef2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d004      	beq.n	8002eca <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	f003 0310 	and.w	r3, r3, #16
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d113      	bne.n	8002ef2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d004      	beq.n	8002ede <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	f003 0320 	and.w	r3, r3, #32
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d109      	bne.n	8002ef2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00c      	beq.n	8002f02 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d007      	beq.n	8002f02 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f042 0202 	orr.w	r2, r2, #2
 8002f00:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d009      	beq.n	8002f20 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d009      	beq.n	8002f3e <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68ba      	ldr	r2, [r7, #8]
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	e006      	b.n	8002f60 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f56:	f043 0202 	orr.w	r2, r3, #2
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
  }
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	371c      	adds	r7, #28
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08c      	sub	sp, #48	; 0x30
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f7a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f88:	4013      	ands	r3, r2
 8002f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002faa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002fae:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fb8:	4013      	ands	r3, r2
 8002fba:	627b      	str	r3, [r7, #36]	; 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fc2:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8002fc6:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fce:	6a3a      	ldr	r2, [r7, #32]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fda:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002fde:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe6:	69fa      	ldr	r2, [r7, #28]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ff2:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ffa:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00b      	beq.n	800301e <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800300c:	2b00      	cmp	r3, #0
 800300e:	d006      	beq.n	800301e <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2240      	movs	r2, #64	; 0x40
 8003016:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 f90b 	bl	8003234 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003024:	2b00      	cmp	r3, #0
 8003026:	d019      	beq.n	800305c <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302e:	2b00      	cmp	r3, #0
 8003030:	d014      	beq.n	800305c <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800303a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	4013      	ands	r3, r2
 8003048:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003052:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003054:	6939      	ldr	r1, [r7, #16]
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 f8cd 	bl	80031f6 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800305c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800305e:	2b00      	cmp	r3, #0
 8003060:	d007      	beq.n	8003072 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003068:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800306a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 f8a2 	bl	80031b6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8003072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003074:	2b00      	cmp	r3, #0
 8003076:	d007      	beq.n	8003088 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800307e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003080:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7fe f9a4 	bl	80013d0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	2b00      	cmp	r3, #0
 800308c:	d007      	beq.n	800309e <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003094:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8003096:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7fe fa6d 	bl	8001578 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00c      	beq.n	80030c2 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d007      	beq.n	80030c2 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030ba:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 f885 	bl	80031cc <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d018      	beq.n	80030fe <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d013      	beq.n	80030fe <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80030de:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	4013      	ands	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2280      	movs	r2, #128	; 0x80
 80030f4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80030f6:	68f9      	ldr	r1, [r7, #12]
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 f871 	bl	80031e0 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00c      	beq.n	8003122 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d007      	beq.n	8003122 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800311a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 f875 	bl	800320c <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00c      	beq.n	8003146 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d007      	beq.n	8003146 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800313e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f000 f86d 	bl	8003220 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00f      	beq.n	8003170 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00a      	beq.n	8003170 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003162:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003168:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d007      	beq.n	8003186 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	69fa      	ldr	r2, [r7, #28]
 800317c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800317e:	69f9      	ldr	r1, [r7, #28]
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f86b 	bl	800325c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003186:	6a3b      	ldr	r3, [r7, #32]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d009      	beq.n	80031a0 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6a3a      	ldr	r2, [r7, #32]
 8003192:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003198:	6a3b      	ldr	r3, [r7, #32]
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f84d 	bl	8003248 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80031ae:	bf00      	nop
 80031b0:	3730      	adds	r7, #48	; 0x30
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
 80031be:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr

080031f6 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80031f6:	b480      	push	{r7}
 80031f8:	b083      	sub	sp, #12
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
 80031fe:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003200:	bf00      	nop
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8003266:	bf00      	nop
 8003268:	370c      	adds	r7, #12
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
	...

08003274 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800327c:	4b30      	ldr	r3, [pc, #192]	; (8003340 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800327e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a2f      	ldr	r2, [pc, #188]	; (8003344 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d103      	bne.n	8003292 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003290:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a2c      	ldr	r2, [pc, #176]	; (8003348 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d103      	bne.n	80032a4 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 80032a2:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68ba      	ldr	r2, [r7, #8]
 80032a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032b2:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ba:	041a      	lsls	r2, r3, #16
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032d8:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e0:	061a      	lsls	r2, r3, #24
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	430a      	orrs	r2, r1
 80032e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	e005      	b.n	8003326 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	3304      	adds	r3, #4
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	429a      	cmp	r2, r3
 8003330:	d3f3      	bcc.n	800331a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8003332:	bf00      	nop
 8003334:	bf00      	nop
 8003336:	3714      	adds	r7, #20
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	4000a400 	.word	0x4000a400
 8003344:	40006800 	.word	0x40006800
 8003348:	40006c00 	.word	0x40006c00

0800334c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800334c:	b480      	push	{r7}
 800334e:	b089      	sub	sp, #36	; 0x24
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
 8003358:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10a      	bne.n	8003378 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800336a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003372:	4313      	orrs	r3, r2
 8003374:	61fb      	str	r3, [r7, #28]
 8003376:	e00a      	b.n	800338e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003380:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003386:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003388:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800338c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003398:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800339e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80033a4:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80033ac:	4313      	orrs	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	4613      	mov	r3, r2
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	4413      	add	r3, r2
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	440b      	add	r3, r1
 80033c0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	69fa      	ldr	r2, [r7, #28]
 80033c6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	3304      	adds	r3, #4
 80033cc:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	3304      	adds	r3, #4
 80033d8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80033da:	2300      	movs	r3, #0
 80033dc:	617b      	str	r3, [r7, #20]
 80033de:	e020      	b.n	8003422 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	3303      	adds	r3, #3
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	4413      	add	r3, r2
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	3302      	adds	r3, #2
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	440b      	add	r3, r1
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80033f8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	3301      	adds	r3, #1
 80033fe:	6879      	ldr	r1, [r7, #4]
 8003400:	440b      	add	r3, r1
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003406:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	440a      	add	r2, r1
 800340e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003410:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	3304      	adds	r3, #4
 800341a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	3304      	adds	r3, #4
 8003420:	617b      	str	r3, [r7, #20]
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	4a06      	ldr	r2, [pc, #24]	; (8003440 <FDCAN_CopyMessageToRAM+0xf4>)
 8003428:	5cd3      	ldrb	r3, [r2, r3]
 800342a:	461a      	mov	r2, r3
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	4293      	cmp	r3, r2
 8003430:	d3d6      	bcc.n	80033e0 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8003432:	bf00      	nop
 8003434:	bf00      	nop
 8003436:	3724      	adds	r7, #36	; 0x24
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	080088b8 	.word	0x080088b8

08003444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003444:	b480      	push	{r7}
 8003446:	b087      	sub	sp, #28
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800344e:	2300      	movs	r3, #0
 8003450:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003452:	e15a      	b.n	800370a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	2101      	movs	r1, #1
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	fa01 f303 	lsl.w	r3, r1, r3
 8003460:	4013      	ands	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 814c 	beq.w	8003704 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f003 0303 	and.w	r3, r3, #3
 8003474:	2b01      	cmp	r3, #1
 8003476:	d005      	beq.n	8003484 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003480:	2b02      	cmp	r3, #2
 8003482:	d130      	bne.n	80034e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	2203      	movs	r2, #3
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	43db      	mvns	r3, r3
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	4013      	ands	r3, r2
 800349a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	68da      	ldr	r2, [r3, #12]
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034ba:	2201      	movs	r2, #1
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43db      	mvns	r3, r3
 80034c4:	693a      	ldr	r2, [r7, #16]
 80034c6:	4013      	ands	r3, r2
 80034c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	091b      	lsrs	r3, r3, #4
 80034d0:	f003 0201 	and.w	r2, r3, #1
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f003 0303 	and.w	r3, r3, #3
 80034ee:	2b03      	cmp	r3, #3
 80034f0:	d017      	beq.n	8003522 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	2203      	movs	r2, #3
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	43db      	mvns	r3, r3
 8003504:	693a      	ldr	r2, [r7, #16]
 8003506:	4013      	ands	r3, r2
 8003508:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	4313      	orrs	r3, r2
 800351a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f003 0303 	and.w	r3, r3, #3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d123      	bne.n	8003576 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	08da      	lsrs	r2, r3, #3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	3208      	adds	r2, #8
 8003536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800353a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	220f      	movs	r2, #15
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	43db      	mvns	r3, r3
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	4013      	ands	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	f003 0307 	and.w	r3, r3, #7
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	08da      	lsrs	r2, r3, #3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3208      	adds	r2, #8
 8003570:	6939      	ldr	r1, [r7, #16]
 8003572:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	2203      	movs	r2, #3
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	43db      	mvns	r3, r3
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	4013      	ands	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f003 0203 	and.w	r2, r3, #3
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	fa02 f303 	lsl.w	r3, r2, r3
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 80a6 	beq.w	8003704 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035b8:	4b5b      	ldr	r3, [pc, #364]	; (8003728 <HAL_GPIO_Init+0x2e4>)
 80035ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035bc:	4a5a      	ldr	r2, [pc, #360]	; (8003728 <HAL_GPIO_Init+0x2e4>)
 80035be:	f043 0301 	orr.w	r3, r3, #1
 80035c2:	6613      	str	r3, [r2, #96]	; 0x60
 80035c4:	4b58      	ldr	r3, [pc, #352]	; (8003728 <HAL_GPIO_Init+0x2e4>)
 80035c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035d0:	4a56      	ldr	r2, [pc, #344]	; (800372c <HAL_GPIO_Init+0x2e8>)
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	089b      	lsrs	r3, r3, #2
 80035d6:	3302      	adds	r3, #2
 80035d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f003 0303 	and.w	r3, r3, #3
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	220f      	movs	r2, #15
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	43db      	mvns	r3, r3
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	4013      	ands	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80035fa:	d01f      	beq.n	800363c <HAL_GPIO_Init+0x1f8>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a4c      	ldr	r2, [pc, #304]	; (8003730 <HAL_GPIO_Init+0x2ec>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d019      	beq.n	8003638 <HAL_GPIO_Init+0x1f4>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a4b      	ldr	r2, [pc, #300]	; (8003734 <HAL_GPIO_Init+0x2f0>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d013      	beq.n	8003634 <HAL_GPIO_Init+0x1f0>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a4a      	ldr	r2, [pc, #296]	; (8003738 <HAL_GPIO_Init+0x2f4>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d00d      	beq.n	8003630 <HAL_GPIO_Init+0x1ec>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a49      	ldr	r2, [pc, #292]	; (800373c <HAL_GPIO_Init+0x2f8>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d007      	beq.n	800362c <HAL_GPIO_Init+0x1e8>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a48      	ldr	r2, [pc, #288]	; (8003740 <HAL_GPIO_Init+0x2fc>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d101      	bne.n	8003628 <HAL_GPIO_Init+0x1e4>
 8003624:	2305      	movs	r3, #5
 8003626:	e00a      	b.n	800363e <HAL_GPIO_Init+0x1fa>
 8003628:	2306      	movs	r3, #6
 800362a:	e008      	b.n	800363e <HAL_GPIO_Init+0x1fa>
 800362c:	2304      	movs	r3, #4
 800362e:	e006      	b.n	800363e <HAL_GPIO_Init+0x1fa>
 8003630:	2303      	movs	r3, #3
 8003632:	e004      	b.n	800363e <HAL_GPIO_Init+0x1fa>
 8003634:	2302      	movs	r3, #2
 8003636:	e002      	b.n	800363e <HAL_GPIO_Init+0x1fa>
 8003638:	2301      	movs	r3, #1
 800363a:	e000      	b.n	800363e <HAL_GPIO_Init+0x1fa>
 800363c:	2300      	movs	r3, #0
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	f002 0203 	and.w	r2, r2, #3
 8003644:	0092      	lsls	r2, r2, #2
 8003646:	4093      	lsls	r3, r2
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800364e:	4937      	ldr	r1, [pc, #220]	; (800372c <HAL_GPIO_Init+0x2e8>)
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	089b      	lsrs	r3, r3, #2
 8003654:	3302      	adds	r3, #2
 8003656:	693a      	ldr	r2, [r7, #16]
 8003658:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800365c:	4b39      	ldr	r3, [pc, #228]	; (8003744 <HAL_GPIO_Init+0x300>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	43db      	mvns	r3, r3
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	4013      	ands	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	4313      	orrs	r3, r2
 800367e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003680:	4a30      	ldr	r2, [pc, #192]	; (8003744 <HAL_GPIO_Init+0x300>)
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003686:	4b2f      	ldr	r3, [pc, #188]	; (8003744 <HAL_GPIO_Init+0x300>)
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	43db      	mvns	r3, r3
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	4013      	ands	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80036aa:	4a26      	ldr	r2, [pc, #152]	; (8003744 <HAL_GPIO_Init+0x300>)
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80036b0:	4b24      	ldr	r3, [pc, #144]	; (8003744 <HAL_GPIO_Init+0x300>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	43db      	mvns	r3, r3
 80036ba:	693a      	ldr	r2, [r7, #16]
 80036bc:	4013      	ands	r3, r2
 80036be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80036d4:	4a1b      	ldr	r2, [pc, #108]	; (8003744 <HAL_GPIO_Init+0x300>)
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80036da:	4b1a      	ldr	r3, [pc, #104]	; (8003744 <HAL_GPIO_Init+0x300>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	43db      	mvns	r3, r3
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	4013      	ands	r3, r2
 80036e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d003      	beq.n	80036fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80036fe:	4a11      	ldr	r2, [pc, #68]	; (8003744 <HAL_GPIO_Init+0x300>)
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	3301      	adds	r3, #1
 8003708:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	fa22 f303 	lsr.w	r3, r2, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	f47f ae9d 	bne.w	8003454 <HAL_GPIO_Init+0x10>
  }
}
 800371a:	bf00      	nop
 800371c:	bf00      	nop
 800371e:	371c      	adds	r7, #28
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	40021000 	.word	0x40021000
 800372c:	40010000 	.word	0x40010000
 8003730:	48000400 	.word	0x48000400
 8003734:	48000800 	.word	0x48000800
 8003738:	48000c00 	.word	0x48000c00
 800373c:	48001000 	.word	0x48001000
 8003740:	48001400 	.word	0x48001400
 8003744:	40010400 	.word	0x40010400

08003748 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	460b      	mov	r3, r1
 8003752:	807b      	strh	r3, [r7, #2]
 8003754:	4613      	mov	r3, r2
 8003756:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003758:	787b      	ldrb	r3, [r7, #1]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d003      	beq.n	8003766 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800375e:	887a      	ldrh	r2, [r7, #2]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003764:	e002      	b.n	800376c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003766:	887a      	ldrh	r2, [r7, #2]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003782:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003784:	695a      	ldr	r2, [r3, #20]
 8003786:	88fb      	ldrh	r3, [r7, #6]
 8003788:	4013      	ands	r3, r2
 800378a:	2b00      	cmp	r3, #0
 800378c:	d006      	beq.n	800379c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800378e:	4a05      	ldr	r2, [pc, #20]	; (80037a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003790:	88fb      	ldrh	r3, [r7, #6]
 8003792:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003794:	88fb      	ldrh	r3, [r7, #6]
 8003796:	4618      	mov	r0, r3
 8003798:	f7fd fd5c 	bl	8001254 <HAL_GPIO_EXTI_Callback>
  }
}
 800379c:	bf00      	nop
 800379e:	3708      	adds	r7, #8
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	40010400 	.word	0x40010400

080037a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d141      	bne.n	800383a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037b6:	4b4b      	ldr	r3, [pc, #300]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80037be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037c2:	d131      	bne.n	8003828 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037c4:	4b47      	ldr	r3, [pc, #284]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037ca:	4a46      	ldr	r2, [pc, #280]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037d4:	4b43      	ldr	r3, [pc, #268]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80037dc:	4a41      	ldr	r2, [pc, #260]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037e4:	4b40      	ldr	r3, [pc, #256]	; (80038e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2232      	movs	r2, #50	; 0x32
 80037ea:	fb02 f303 	mul.w	r3, r2, r3
 80037ee:	4a3f      	ldr	r2, [pc, #252]	; (80038ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037f0:	fba2 2303 	umull	r2, r3, r2, r3
 80037f4:	0c9b      	lsrs	r3, r3, #18
 80037f6:	3301      	adds	r3, #1
 80037f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037fa:	e002      	b.n	8003802 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	3b01      	subs	r3, #1
 8003800:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003802:	4b38      	ldr	r3, [pc, #224]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800380a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800380e:	d102      	bne.n	8003816 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1f2      	bne.n	80037fc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003816:	4b33      	ldr	r3, [pc, #204]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800381e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003822:	d158      	bne.n	80038d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e057      	b.n	80038d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003828:	4b2e      	ldr	r3, [pc, #184]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800382a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800382e:	4a2d      	ldr	r2, [pc, #180]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003830:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003834:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003838:	e04d      	b.n	80038d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003840:	d141      	bne.n	80038c6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003842:	4b28      	ldr	r3, [pc, #160]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800384a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800384e:	d131      	bne.n	80038b4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003850:	4b24      	ldr	r3, [pc, #144]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003852:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003856:	4a23      	ldr	r2, [pc, #140]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003858:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800385c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003860:	4b20      	ldr	r3, [pc, #128]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003868:	4a1e      	ldr	r2, [pc, #120]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800386a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800386e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003870:	4b1d      	ldr	r3, [pc, #116]	; (80038e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2232      	movs	r2, #50	; 0x32
 8003876:	fb02 f303 	mul.w	r3, r2, r3
 800387a:	4a1c      	ldr	r2, [pc, #112]	; (80038ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 800387c:	fba2 2303 	umull	r2, r3, r2, r3
 8003880:	0c9b      	lsrs	r3, r3, #18
 8003882:	3301      	adds	r3, #1
 8003884:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003886:	e002      	b.n	800388e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	3b01      	subs	r3, #1
 800388c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800388e:	4b15      	ldr	r3, [pc, #84]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800389a:	d102      	bne.n	80038a2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1f2      	bne.n	8003888 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038a2:	4b10      	ldr	r3, [pc, #64]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ae:	d112      	bne.n	80038d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e011      	b.n	80038d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038b4:	4b0b      	ldr	r3, [pc, #44]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038ba:	4a0a      	ldr	r2, [pc, #40]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038c0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80038c4:	e007      	b.n	80038d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80038c6:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038ce:	4a05      	ldr	r2, [pc, #20]	; (80038e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038d0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038d4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3714      	adds	r7, #20
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	40007000 	.word	0x40007000
 80038e8:	20000078 	.word	0x20000078
 80038ec:	431bde83 	.word	0x431bde83

080038f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b088      	sub	sp, #32
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e2fe      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	2b00      	cmp	r3, #0
 800390c:	d075      	beq.n	80039fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800390e:	4b97      	ldr	r3, [pc, #604]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f003 030c 	and.w	r3, r3, #12
 8003916:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003918:	4b94      	ldr	r3, [pc, #592]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	f003 0303 	and.w	r3, r3, #3
 8003920:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	2b0c      	cmp	r3, #12
 8003926:	d102      	bne.n	800392e <HAL_RCC_OscConfig+0x3e>
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	2b03      	cmp	r3, #3
 800392c:	d002      	beq.n	8003934 <HAL_RCC_OscConfig+0x44>
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	2b08      	cmp	r3, #8
 8003932:	d10b      	bne.n	800394c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003934:	4b8d      	ldr	r3, [pc, #564]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d05b      	beq.n	80039f8 <HAL_RCC_OscConfig+0x108>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d157      	bne.n	80039f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e2d9      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003954:	d106      	bne.n	8003964 <HAL_RCC_OscConfig+0x74>
 8003956:	4b85      	ldr	r3, [pc, #532]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a84      	ldr	r2, [pc, #528]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 800395c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003960:	6013      	str	r3, [r2, #0]
 8003962:	e01d      	b.n	80039a0 <HAL_RCC_OscConfig+0xb0>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800396c:	d10c      	bne.n	8003988 <HAL_RCC_OscConfig+0x98>
 800396e:	4b7f      	ldr	r3, [pc, #508]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a7e      	ldr	r2, [pc, #504]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003974:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003978:	6013      	str	r3, [r2, #0]
 800397a:	4b7c      	ldr	r3, [pc, #496]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a7b      	ldr	r2, [pc, #492]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003984:	6013      	str	r3, [r2, #0]
 8003986:	e00b      	b.n	80039a0 <HAL_RCC_OscConfig+0xb0>
 8003988:	4b78      	ldr	r3, [pc, #480]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a77      	ldr	r2, [pc, #476]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 800398e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003992:	6013      	str	r3, [r2, #0]
 8003994:	4b75      	ldr	r3, [pc, #468]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a74      	ldr	r2, [pc, #464]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 800399a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800399e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d013      	beq.n	80039d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a8:	f7fe fd84 	bl	80024b4 <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039b0:	f7fe fd80 	bl	80024b4 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b64      	cmp	r3, #100	; 0x64
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e29e      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039c2:	4b6a      	ldr	r3, [pc, #424]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0f0      	beq.n	80039b0 <HAL_RCC_OscConfig+0xc0>
 80039ce:	e014      	b.n	80039fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d0:	f7fe fd70 	bl	80024b4 <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039d8:	f7fe fd6c 	bl	80024b4 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b64      	cmp	r3, #100	; 0x64
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e28a      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039ea:	4b60      	ldr	r3, [pc, #384]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1f0      	bne.n	80039d8 <HAL_RCC_OscConfig+0xe8>
 80039f6:	e000      	b.n	80039fa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d075      	beq.n	8003af2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a06:	4b59      	ldr	r3, [pc, #356]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 030c 	and.w	r3, r3, #12
 8003a0e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a10:	4b56      	ldr	r3, [pc, #344]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	f003 0303 	and.w	r3, r3, #3
 8003a18:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	2b0c      	cmp	r3, #12
 8003a1e:	d102      	bne.n	8003a26 <HAL_RCC_OscConfig+0x136>
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d002      	beq.n	8003a2c <HAL_RCC_OscConfig+0x13c>
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	2b04      	cmp	r3, #4
 8003a2a:	d11f      	bne.n	8003a6c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a2c:	4b4f      	ldr	r3, [pc, #316]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d005      	beq.n	8003a44 <HAL_RCC_OscConfig+0x154>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e25d      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a44:	4b49      	ldr	r3, [pc, #292]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	061b      	lsls	r3, r3, #24
 8003a52:	4946      	ldr	r1, [pc, #280]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003a58:	4b45      	ldr	r3, [pc, #276]	; (8003b70 <HAL_RCC_OscConfig+0x280>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7fe fcdd 	bl	800241c <HAL_InitTick>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d043      	beq.n	8003af0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e249      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d023      	beq.n	8003abc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a74:	4b3d      	ldr	r3, [pc, #244]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a3c      	ldr	r2, [pc, #240]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a80:	f7fe fd18 	bl	80024b4 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a88:	f7fe fd14 	bl	80024b4 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e232      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a9a:	4b34      	ldr	r3, [pc, #208]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0f0      	beq.n	8003a88 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aa6:	4b31      	ldr	r3, [pc, #196]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	061b      	lsls	r3, r3, #24
 8003ab4:	492d      	ldr	r1, [pc, #180]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	604b      	str	r3, [r1, #4]
 8003aba:	e01a      	b.n	8003af2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003abc:	4b2b      	ldr	r3, [pc, #172]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a2a      	ldr	r2, [pc, #168]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003ac2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ac6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac8:	f7fe fcf4 	bl	80024b4 <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ad0:	f7fe fcf0 	bl	80024b4 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e20e      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ae2:	4b22      	ldr	r3, [pc, #136]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f0      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x1e0>
 8003aee:	e000      	b.n	8003af2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003af0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0308 	and.w	r3, r3, #8
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d041      	beq.n	8003b82 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d01c      	beq.n	8003b40 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b06:	4b19      	ldr	r3, [pc, #100]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003b08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b0c:	4a17      	ldr	r2, [pc, #92]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b16:	f7fe fccd 	bl	80024b4 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b1e:	f7fe fcc9 	bl	80024b4 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e1e7      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b30:	4b0e      	ldr	r3, [pc, #56]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d0ef      	beq.n	8003b1e <HAL_RCC_OscConfig+0x22e>
 8003b3e:	e020      	b.n	8003b82 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b40:	4b0a      	ldr	r3, [pc, #40]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003b42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b46:	4a09      	ldr	r2, [pc, #36]	; (8003b6c <HAL_RCC_OscConfig+0x27c>)
 8003b48:	f023 0301 	bic.w	r3, r3, #1
 8003b4c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b50:	f7fe fcb0 	bl	80024b4 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b56:	e00d      	b.n	8003b74 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b58:	f7fe fcac 	bl	80024b4 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d906      	bls.n	8003b74 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e1ca      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
 8003b6a:	bf00      	nop
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	2000007c 	.word	0x2000007c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b74:	4b8c      	ldr	r3, [pc, #560]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003b76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1ea      	bne.n	8003b58 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 80a6 	beq.w	8003cdc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b90:	2300      	movs	r3, #0
 8003b92:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b94:	4b84      	ldr	r3, [pc, #528]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x2b4>
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e000      	b.n	8003ba6 <HAL_RCC_OscConfig+0x2b6>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00d      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003baa:	4b7f      	ldr	r3, [pc, #508]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bae:	4a7e      	ldr	r2, [pc, #504]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003bb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bb4:	6593      	str	r3, [r2, #88]	; 0x58
 8003bb6:	4b7c      	ldr	r3, [pc, #496]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bc6:	4b79      	ldr	r3, [pc, #484]	; (8003dac <HAL_RCC_OscConfig+0x4bc>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d118      	bne.n	8003c04 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bd2:	4b76      	ldr	r3, [pc, #472]	; (8003dac <HAL_RCC_OscConfig+0x4bc>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a75      	ldr	r2, [pc, #468]	; (8003dac <HAL_RCC_OscConfig+0x4bc>)
 8003bd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bde:	f7fe fc69 	bl	80024b4 <HAL_GetTick>
 8003be2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003be6:	f7fe fc65 	bl	80024b4 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e183      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bf8:	4b6c      	ldr	r3, [pc, #432]	; (8003dac <HAL_RCC_OscConfig+0x4bc>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0f0      	beq.n	8003be6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d108      	bne.n	8003c1e <HAL_RCC_OscConfig+0x32e>
 8003c0c:	4b66      	ldr	r3, [pc, #408]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c12:	4a65      	ldr	r2, [pc, #404]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c14:	f043 0301 	orr.w	r3, r3, #1
 8003c18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c1c:	e024      	b.n	8003c68 <HAL_RCC_OscConfig+0x378>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	2b05      	cmp	r3, #5
 8003c24:	d110      	bne.n	8003c48 <HAL_RCC_OscConfig+0x358>
 8003c26:	4b60      	ldr	r3, [pc, #384]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c2c:	4a5e      	ldr	r2, [pc, #376]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c2e:	f043 0304 	orr.w	r3, r3, #4
 8003c32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c36:	4b5c      	ldr	r3, [pc, #368]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3c:	4a5a      	ldr	r2, [pc, #360]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c3e:	f043 0301 	orr.w	r3, r3, #1
 8003c42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c46:	e00f      	b.n	8003c68 <HAL_RCC_OscConfig+0x378>
 8003c48:	4b57      	ldr	r3, [pc, #348]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4e:	4a56      	ldr	r2, [pc, #344]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c50:	f023 0301 	bic.w	r3, r3, #1
 8003c54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c58:	4b53      	ldr	r3, [pc, #332]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c5e:	4a52      	ldr	r2, [pc, #328]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c60:	f023 0304 	bic.w	r3, r3, #4
 8003c64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d016      	beq.n	8003c9e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c70:	f7fe fc20 	bl	80024b4 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c76:	e00a      	b.n	8003c8e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c78:	f7fe fc1c 	bl	80024b4 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d901      	bls.n	8003c8e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e138      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c8e:	4b46      	ldr	r3, [pc, #280]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d0ed      	beq.n	8003c78 <HAL_RCC_OscConfig+0x388>
 8003c9c:	e015      	b.n	8003cca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9e:	f7fe fc09 	bl	80024b4 <HAL_GetTick>
 8003ca2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ca4:	e00a      	b.n	8003cbc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ca6:	f7fe fc05 	bl	80024b4 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d901      	bls.n	8003cbc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	e121      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cbc:	4b3a      	ldr	r3, [pc, #232]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1ed      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cca:	7ffb      	ldrb	r3, [r7, #31]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d105      	bne.n	8003cdc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cd0:	4b35      	ldr	r3, [pc, #212]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd4:	4a34      	ldr	r2, [pc, #208]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003cd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cda:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0320 	and.w	r3, r3, #32
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d03c      	beq.n	8003d62 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d01c      	beq.n	8003d2a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003cf0:	4b2d      	ldr	r3, [pc, #180]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003cf2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cf6:	4a2c      	ldr	r2, [pc, #176]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d00:	f7fe fbd8 	bl	80024b4 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d08:	f7fe fbd4 	bl	80024b4 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e0f2      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d1a:	4b23      	ldr	r3, [pc, #140]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003d1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d0ef      	beq.n	8003d08 <HAL_RCC_OscConfig+0x418>
 8003d28:	e01b      	b.n	8003d62 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d2a:	4b1f      	ldr	r3, [pc, #124]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003d2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d30:	4a1d      	ldr	r2, [pc, #116]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003d32:	f023 0301 	bic.w	r3, r3, #1
 8003d36:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d3a:	f7fe fbbb 	bl	80024b4 <HAL_GetTick>
 8003d3e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d40:	e008      	b.n	8003d54 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d42:	f7fe fbb7 	bl	80024b4 <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d901      	bls.n	8003d54 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e0d5      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d54:	4b14      	ldr	r3, [pc, #80]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003d56:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d1ef      	bne.n	8003d42 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69db      	ldr	r3, [r3, #28]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 80c9 	beq.w	8003efe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d6c:	4b0e      	ldr	r3, [pc, #56]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	2b0c      	cmp	r3, #12
 8003d76:	f000 8083 	beq.w	8003e80 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	69db      	ldr	r3, [r3, #28]
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d15e      	bne.n	8003e40 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d82:	4b09      	ldr	r3, [pc, #36]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a08      	ldr	r2, [pc, #32]	; (8003da8 <HAL_RCC_OscConfig+0x4b8>)
 8003d88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8e:	f7fe fb91 	bl	80024b4 <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d94:	e00c      	b.n	8003db0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d96:	f7fe fb8d 	bl	80024b4 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d905      	bls.n	8003db0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e0ab      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
 8003da8:	40021000 	.word	0x40021000
 8003dac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003db0:	4b55      	ldr	r3, [pc, #340]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d1ec      	bne.n	8003d96 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dbc:	4b52      	ldr	r3, [pc, #328]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003dbe:	68da      	ldr	r2, [r3, #12]
 8003dc0:	4b52      	ldr	r3, [pc, #328]	; (8003f0c <HAL_RCC_OscConfig+0x61c>)
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	6a11      	ldr	r1, [r2, #32]
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003dcc:	3a01      	subs	r2, #1
 8003dce:	0112      	lsls	r2, r2, #4
 8003dd0:	4311      	orrs	r1, r2
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003dd6:	0212      	lsls	r2, r2, #8
 8003dd8:	4311      	orrs	r1, r2
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003dde:	0852      	lsrs	r2, r2, #1
 8003de0:	3a01      	subs	r2, #1
 8003de2:	0552      	lsls	r2, r2, #21
 8003de4:	4311      	orrs	r1, r2
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003dea:	0852      	lsrs	r2, r2, #1
 8003dec:	3a01      	subs	r2, #1
 8003dee:	0652      	lsls	r2, r2, #25
 8003df0:	4311      	orrs	r1, r2
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003df6:	06d2      	lsls	r2, r2, #27
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	4943      	ldr	r1, [pc, #268]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e00:	4b41      	ldr	r3, [pc, #260]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a40      	ldr	r2, [pc, #256]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e0a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e0c:	4b3e      	ldr	r3, [pc, #248]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	4a3d      	ldr	r2, [pc, #244]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e16:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e18:	f7fe fb4c 	bl	80024b4 <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e1e:	e008      	b.n	8003e32 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e20:	f7fe fb48 	bl	80024b4 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e066      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e32:	4b35      	ldr	r3, [pc, #212]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d0f0      	beq.n	8003e20 <HAL_RCC_OscConfig+0x530>
 8003e3e:	e05e      	b.n	8003efe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e40:	4b31      	ldr	r3, [pc, #196]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a30      	ldr	r2, [pc, #192]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4c:	f7fe fb32 	bl	80024b4 <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e54:	f7fe fb2e 	bl	80024b4 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e04c      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e66:	4b28      	ldr	r3, [pc, #160]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f0      	bne.n	8003e54 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003e72:	4b25      	ldr	r3, [pc, #148]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e74:	68da      	ldr	r2, [r3, #12]
 8003e76:	4924      	ldr	r1, [pc, #144]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e78:	4b25      	ldr	r3, [pc, #148]	; (8003f10 <HAL_RCC_OscConfig+0x620>)
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	60cb      	str	r3, [r1, #12]
 8003e7e:	e03e      	b.n	8003efe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	69db      	ldr	r3, [r3, #28]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d101      	bne.n	8003e8c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e039      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003e8c:	4b1e      	ldr	r3, [pc, #120]	; (8003f08 <HAL_RCC_OscConfig+0x618>)
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	f003 0203 	and.w	r2, r3, #3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d12c      	bne.n	8003efa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d123      	bne.n	8003efa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ebc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d11b      	bne.n	8003efa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ecc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d113      	bne.n	8003efa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003edc:	085b      	lsrs	r3, r3, #1
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d109      	bne.n	8003efa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef0:	085b      	lsrs	r3, r3, #1
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d001      	beq.n	8003efe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e000      	b.n	8003f00 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3720      	adds	r7, #32
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40021000 	.word	0x40021000
 8003f0c:	019f800c 	.word	0x019f800c
 8003f10:	feeefffc 	.word	0xfeeefffc

08003f14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e11e      	b.n	800416a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f2c:	4b91      	ldr	r3, [pc, #580]	; (8004174 <HAL_RCC_ClockConfig+0x260>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 030f 	and.w	r3, r3, #15
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d910      	bls.n	8003f5c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f3a:	4b8e      	ldr	r3, [pc, #568]	; (8004174 <HAL_RCC_ClockConfig+0x260>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f023 020f 	bic.w	r2, r3, #15
 8003f42:	498c      	ldr	r1, [pc, #560]	; (8004174 <HAL_RCC_ClockConfig+0x260>)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f4a:	4b8a      	ldr	r3, [pc, #552]	; (8004174 <HAL_RCC_ClockConfig+0x260>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 030f 	and.w	r3, r3, #15
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d001      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e106      	b.n	800416a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0301 	and.w	r3, r3, #1
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d073      	beq.n	8004050 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	2b03      	cmp	r3, #3
 8003f6e:	d129      	bne.n	8003fc4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f70:	4b81      	ldr	r3, [pc, #516]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e0f4      	b.n	800416a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003f80:	f000 f99e 	bl	80042c0 <RCC_GetSysClockFreqFromPLLSource>
 8003f84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	4a7c      	ldr	r2, [pc, #496]	; (800417c <HAL_RCC_ClockConfig+0x268>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d93f      	bls.n	800400e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f8e:	4b7a      	ldr	r3, [pc, #488]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d009      	beq.n	8003fae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d033      	beq.n	800400e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d12f      	bne.n	800400e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fae:	4b72      	ldr	r3, [pc, #456]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fb6:	4a70      	ldr	r2, [pc, #448]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8003fb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fbc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003fbe:	2380      	movs	r3, #128	; 0x80
 8003fc0:	617b      	str	r3, [r7, #20]
 8003fc2:	e024      	b.n	800400e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d107      	bne.n	8003fdc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fcc:	4b6a      	ldr	r3, [pc, #424]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d109      	bne.n	8003fec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e0c6      	b.n	800416a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fdc:	4b66      	ldr	r3, [pc, #408]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d101      	bne.n	8003fec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e0be      	b.n	800416a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003fec:	f000 f8ce 	bl	800418c <HAL_RCC_GetSysClockFreq>
 8003ff0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	4a61      	ldr	r2, [pc, #388]	; (800417c <HAL_RCC_ClockConfig+0x268>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d909      	bls.n	800400e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ffa:	4b5f      	ldr	r3, [pc, #380]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004002:	4a5d      	ldr	r2, [pc, #372]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8004004:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004008:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800400a:	2380      	movs	r3, #128	; 0x80
 800400c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800400e:	4b5a      	ldr	r3, [pc, #360]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f023 0203 	bic.w	r2, r3, #3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	4957      	ldr	r1, [pc, #348]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 800401c:	4313      	orrs	r3, r2
 800401e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004020:	f7fe fa48 	bl	80024b4 <HAL_GetTick>
 8004024:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004026:	e00a      	b.n	800403e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004028:	f7fe fa44 	bl	80024b4 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	f241 3288 	movw	r2, #5000	; 0x1388
 8004036:	4293      	cmp	r3, r2
 8004038:	d901      	bls.n	800403e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e095      	b.n	800416a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800403e:	4b4e      	ldr	r3, [pc, #312]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 020c 	and.w	r2, r3, #12
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	429a      	cmp	r2, r3
 800404e:	d1eb      	bne.n	8004028 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d023      	beq.n	80040a4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b00      	cmp	r3, #0
 8004066:	d005      	beq.n	8004074 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004068:	4b43      	ldr	r3, [pc, #268]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	4a42      	ldr	r2, [pc, #264]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 800406e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004072:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0308 	and.w	r3, r3, #8
 800407c:	2b00      	cmp	r3, #0
 800407e:	d007      	beq.n	8004090 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004080:	4b3d      	ldr	r3, [pc, #244]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004088:	4a3b      	ldr	r2, [pc, #236]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 800408a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800408e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004090:	4b39      	ldr	r3, [pc, #228]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	4936      	ldr	r1, [pc, #216]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	608b      	str	r3, [r1, #8]
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	2b80      	cmp	r3, #128	; 0x80
 80040a8:	d105      	bne.n	80040b6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80040aa:	4b33      	ldr	r3, [pc, #204]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	4a32      	ldr	r2, [pc, #200]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 80040b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040b4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040b6:	4b2f      	ldr	r3, [pc, #188]	; (8004174 <HAL_RCC_ClockConfig+0x260>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 030f 	and.w	r3, r3, #15
 80040be:	683a      	ldr	r2, [r7, #0]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d21d      	bcs.n	8004100 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040c4:	4b2b      	ldr	r3, [pc, #172]	; (8004174 <HAL_RCC_ClockConfig+0x260>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f023 020f 	bic.w	r2, r3, #15
 80040cc:	4929      	ldr	r1, [pc, #164]	; (8004174 <HAL_RCC_ClockConfig+0x260>)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80040d4:	f7fe f9ee 	bl	80024b4 <HAL_GetTick>
 80040d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040da:	e00a      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040dc:	f7fe f9ea 	bl	80024b4 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e03b      	b.n	800416a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040f2:	4b20      	ldr	r3, [pc, #128]	; (8004174 <HAL_RCC_ClockConfig+0x260>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 030f 	and.w	r3, r3, #15
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d1ed      	bne.n	80040dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b00      	cmp	r3, #0
 800410a:	d008      	beq.n	800411e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800410c:	4b1a      	ldr	r3, [pc, #104]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	4917      	ldr	r1, [pc, #92]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 800411a:	4313      	orrs	r3, r2
 800411c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b00      	cmp	r3, #0
 8004128:	d009      	beq.n	800413e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800412a:	4b13      	ldr	r3, [pc, #76]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	490f      	ldr	r1, [pc, #60]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 800413a:	4313      	orrs	r3, r2
 800413c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800413e:	f000 f825 	bl	800418c <HAL_RCC_GetSysClockFreq>
 8004142:	4602      	mov	r2, r0
 8004144:	4b0c      	ldr	r3, [pc, #48]	; (8004178 <HAL_RCC_ClockConfig+0x264>)
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	091b      	lsrs	r3, r3, #4
 800414a:	f003 030f 	and.w	r3, r3, #15
 800414e:	490c      	ldr	r1, [pc, #48]	; (8004180 <HAL_RCC_ClockConfig+0x26c>)
 8004150:	5ccb      	ldrb	r3, [r1, r3]
 8004152:	f003 031f 	and.w	r3, r3, #31
 8004156:	fa22 f303 	lsr.w	r3, r2, r3
 800415a:	4a0a      	ldr	r2, [pc, #40]	; (8004184 <HAL_RCC_ClockConfig+0x270>)
 800415c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800415e:	4b0a      	ldr	r3, [pc, #40]	; (8004188 <HAL_RCC_ClockConfig+0x274>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4618      	mov	r0, r3
 8004164:	f7fe f95a 	bl	800241c <HAL_InitTick>
 8004168:	4603      	mov	r3, r0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3718      	adds	r7, #24
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	40022000 	.word	0x40022000
 8004178:	40021000 	.word	0x40021000
 800417c:	04c4b400 	.word	0x04c4b400
 8004180:	080088a0 	.word	0x080088a0
 8004184:	20000078 	.word	0x20000078
 8004188:	2000007c 	.word	0x2000007c

0800418c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800418c:	b480      	push	{r7}
 800418e:	b087      	sub	sp, #28
 8004190:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004192:	4b2c      	ldr	r3, [pc, #176]	; (8004244 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f003 030c 	and.w	r3, r3, #12
 800419a:	2b04      	cmp	r3, #4
 800419c:	d102      	bne.n	80041a4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800419e:	4b2a      	ldr	r3, [pc, #168]	; (8004248 <HAL_RCC_GetSysClockFreq+0xbc>)
 80041a0:	613b      	str	r3, [r7, #16]
 80041a2:	e047      	b.n	8004234 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80041a4:	4b27      	ldr	r3, [pc, #156]	; (8004244 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 030c 	and.w	r3, r3, #12
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	d102      	bne.n	80041b6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041b0:	4b26      	ldr	r3, [pc, #152]	; (800424c <HAL_RCC_GetSysClockFreq+0xc0>)
 80041b2:	613b      	str	r3, [r7, #16]
 80041b4:	e03e      	b.n	8004234 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80041b6:	4b23      	ldr	r3, [pc, #140]	; (8004244 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f003 030c 	and.w	r3, r3, #12
 80041be:	2b0c      	cmp	r3, #12
 80041c0:	d136      	bne.n	8004230 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041c2:	4b20      	ldr	r3, [pc, #128]	; (8004244 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041cc:	4b1d      	ldr	r3, [pc, #116]	; (8004244 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	091b      	lsrs	r3, r3, #4
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	3301      	adds	r3, #1
 80041d8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d10c      	bne.n	80041fa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041e0:	4a1a      	ldr	r2, [pc, #104]	; (800424c <HAL_RCC_GetSysClockFreq+0xc0>)
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	4a16      	ldr	r2, [pc, #88]	; (8004244 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041ea:	68d2      	ldr	r2, [r2, #12]
 80041ec:	0a12      	lsrs	r2, r2, #8
 80041ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	617b      	str	r3, [r7, #20]
      break;
 80041f8:	e00c      	b.n	8004214 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041fa:	4a13      	ldr	r2, [pc, #76]	; (8004248 <HAL_RCC_GetSysClockFreq+0xbc>)
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004202:	4a10      	ldr	r2, [pc, #64]	; (8004244 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004204:	68d2      	ldr	r2, [r2, #12]
 8004206:	0a12      	lsrs	r2, r2, #8
 8004208:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800420c:	fb02 f303 	mul.w	r3, r2, r3
 8004210:	617b      	str	r3, [r7, #20]
      break;
 8004212:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004214:	4b0b      	ldr	r3, [pc, #44]	; (8004244 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	0e5b      	lsrs	r3, r3, #25
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	3301      	adds	r3, #1
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	fbb2 f3f3 	udiv	r3, r2, r3
 800422c:	613b      	str	r3, [r7, #16]
 800422e:	e001      	b.n	8004234 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004234:	693b      	ldr	r3, [r7, #16]
}
 8004236:	4618      	mov	r0, r3
 8004238:	371c      	adds	r7, #28
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40021000 	.word	0x40021000
 8004248:	00f42400 	.word	0x00f42400
 800424c:	007a1200 	.word	0x007a1200

08004250 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004254:	4b03      	ldr	r3, [pc, #12]	; (8004264 <HAL_RCC_GetHCLKFreq+0x14>)
 8004256:	681b      	ldr	r3, [r3, #0]
}
 8004258:	4618      	mov	r0, r3
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	20000078 	.word	0x20000078

08004268 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800426c:	f7ff fff0 	bl	8004250 <HAL_RCC_GetHCLKFreq>
 8004270:	4602      	mov	r2, r0
 8004272:	4b06      	ldr	r3, [pc, #24]	; (800428c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	0a1b      	lsrs	r3, r3, #8
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	4904      	ldr	r1, [pc, #16]	; (8004290 <HAL_RCC_GetPCLK1Freq+0x28>)
 800427e:	5ccb      	ldrb	r3, [r1, r3]
 8004280:	f003 031f 	and.w	r3, r3, #31
 8004284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004288:	4618      	mov	r0, r3
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40021000 	.word	0x40021000
 8004290:	080088b0 	.word	0x080088b0

08004294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004298:	f7ff ffda 	bl	8004250 <HAL_RCC_GetHCLKFreq>
 800429c:	4602      	mov	r2, r0
 800429e:	4b06      	ldr	r3, [pc, #24]	; (80042b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	0adb      	lsrs	r3, r3, #11
 80042a4:	f003 0307 	and.w	r3, r3, #7
 80042a8:	4904      	ldr	r1, [pc, #16]	; (80042bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80042aa:	5ccb      	ldrb	r3, [r1, r3]
 80042ac:	f003 031f 	and.w	r3, r3, #31
 80042b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40021000 	.word	0x40021000
 80042bc:	080088b0 	.word	0x080088b0

080042c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042c6:	4b1e      	ldr	r3, [pc, #120]	; (8004340 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	f003 0303 	and.w	r3, r3, #3
 80042ce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042d0:	4b1b      	ldr	r3, [pc, #108]	; (8004340 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	091b      	lsrs	r3, r3, #4
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	3301      	adds	r3, #1
 80042dc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	2b03      	cmp	r3, #3
 80042e2:	d10c      	bne.n	80042fe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042e4:	4a17      	ldr	r2, [pc, #92]	; (8004344 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ec:	4a14      	ldr	r2, [pc, #80]	; (8004340 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042ee:	68d2      	ldr	r2, [r2, #12]
 80042f0:	0a12      	lsrs	r2, r2, #8
 80042f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80042f6:	fb02 f303 	mul.w	r3, r2, r3
 80042fa:	617b      	str	r3, [r7, #20]
    break;
 80042fc:	e00c      	b.n	8004318 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042fe:	4a12      	ldr	r2, [pc, #72]	; (8004348 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	fbb2 f3f3 	udiv	r3, r2, r3
 8004306:	4a0e      	ldr	r2, [pc, #56]	; (8004340 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004308:	68d2      	ldr	r2, [r2, #12]
 800430a:	0a12      	lsrs	r2, r2, #8
 800430c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004310:	fb02 f303 	mul.w	r3, r2, r3
 8004314:	617b      	str	r3, [r7, #20]
    break;
 8004316:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004318:	4b09      	ldr	r3, [pc, #36]	; (8004340 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	0e5b      	lsrs	r3, r3, #25
 800431e:	f003 0303 	and.w	r3, r3, #3
 8004322:	3301      	adds	r3, #1
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004328:	697a      	ldr	r2, [r7, #20]
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004330:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004332:	687b      	ldr	r3, [r7, #4]
}
 8004334:	4618      	mov	r0, r3
 8004336:	371c      	adds	r7, #28
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr
 8004340:	40021000 	.word	0x40021000
 8004344:	007a1200 	.word	0x007a1200
 8004348:	00f42400 	.word	0x00f42400

0800434c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b086      	sub	sp, #24
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004354:	2300      	movs	r3, #0
 8004356:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004358:	2300      	movs	r3, #0
 800435a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004364:	2b00      	cmp	r3, #0
 8004366:	f000 8098 	beq.w	800449a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800436a:	2300      	movs	r3, #0
 800436c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800436e:	4b43      	ldr	r3, [pc, #268]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10d      	bne.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800437a:	4b40      	ldr	r3, [pc, #256]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800437c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800437e:	4a3f      	ldr	r2, [pc, #252]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004384:	6593      	str	r3, [r2, #88]	; 0x58
 8004386:	4b3d      	ldr	r3, [pc, #244]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800438a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800438e:	60bb      	str	r3, [r7, #8]
 8004390:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004392:	2301      	movs	r3, #1
 8004394:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004396:	4b3a      	ldr	r3, [pc, #232]	; (8004480 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a39      	ldr	r2, [pc, #228]	; (8004480 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800439c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043a2:	f7fe f887 	bl	80024b4 <HAL_GetTick>
 80043a6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043a8:	e009      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043aa:	f7fe f883 	bl	80024b4 <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d902      	bls.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	74fb      	strb	r3, [r7, #19]
        break;
 80043bc:	e005      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043be:	4b30      	ldr	r3, [pc, #192]	; (8004480 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0ef      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80043ca:	7cfb      	ldrb	r3, [r7, #19]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d159      	bne.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80043d0:	4b2a      	ldr	r3, [pc, #168]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043da:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d01e      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d019      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043ec:	4b23      	ldr	r3, [pc, #140]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043f8:	4b20      	ldr	r3, [pc, #128]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043fe:	4a1f      	ldr	r2, [pc, #124]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004404:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004408:	4b1c      	ldr	r3, [pc, #112]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800440a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800440e:	4a1b      	ldr	r2, [pc, #108]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004410:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004414:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004418:	4a18      	ldr	r2, [pc, #96]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d016      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442a:	f7fe f843 	bl	80024b4 <HAL_GetTick>
 800442e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004430:	e00b      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004432:	f7fe f83f 	bl	80024b4 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004440:	4293      	cmp	r3, r2
 8004442:	d902      	bls.n	800444a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	74fb      	strb	r3, [r7, #19]
            break;
 8004448:	e006      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800444a:	4b0c      	ldr	r3, [pc, #48]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800444c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0ec      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004458:	7cfb      	ldrb	r3, [r7, #19]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10b      	bne.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800445e:	4b07      	ldr	r3, [pc, #28]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004460:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004464:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800446c:	4903      	ldr	r1, [pc, #12]	; (800447c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800446e:	4313      	orrs	r3, r2
 8004470:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004474:	e008      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004476:	7cfb      	ldrb	r3, [r7, #19]
 8004478:	74bb      	strb	r3, [r7, #18]
 800447a:	e005      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800447c:	40021000 	.word	0x40021000
 8004480:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004484:	7cfb      	ldrb	r3, [r7, #19]
 8004486:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004488:	7c7b      	ldrb	r3, [r7, #17]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d105      	bne.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800448e:	4ba7      	ldr	r3, [pc, #668]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004492:	4aa6      	ldr	r2, [pc, #664]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004494:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004498:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00a      	beq.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044a6:	4ba1      	ldr	r3, [pc, #644]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044ac:	f023 0203 	bic.w	r2, r3, #3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	499d      	ldr	r1, [pc, #628]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 0302 	and.w	r3, r3, #2
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d00a      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044c8:	4b98      	ldr	r3, [pc, #608]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044ce:	f023 020c 	bic.w	r2, r3, #12
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	4995      	ldr	r1, [pc, #596]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0304 	and.w	r3, r3, #4
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00a      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044ea:	4b90      	ldr	r3, [pc, #576]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	498c      	ldr	r1, [pc, #560]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0308 	and.w	r3, r3, #8
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00a      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800450c:	4b87      	ldr	r3, [pc, #540]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004512:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	4984      	ldr	r1, [pc, #528]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0310 	and.w	r3, r3, #16
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00a      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800452e:	4b7f      	ldr	r3, [pc, #508]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004534:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	497b      	ldr	r1, [pc, #492]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800453e:	4313      	orrs	r3, r2
 8004540:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0320 	and.w	r3, r3, #32
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00a      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004550:	4b76      	ldr	r3, [pc, #472]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004556:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	4973      	ldr	r1, [pc, #460]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004560:	4313      	orrs	r3, r2
 8004562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00a      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004572:	4b6e      	ldr	r3, [pc, #440]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004578:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	69db      	ldr	r3, [r3, #28]
 8004580:	496a      	ldr	r1, [pc, #424]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004582:	4313      	orrs	r3, r2
 8004584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00a      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004594:	4b65      	ldr	r3, [pc, #404]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	4962      	ldr	r1, [pc, #392]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00a      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045b6:	4b5d      	ldr	r3, [pc, #372]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c4:	4959      	ldr	r1, [pc, #356]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00a      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045d8:	4b54      	ldr	r3, [pc, #336]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80045de:	f023 0203 	bic.w	r2, r3, #3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e6:	4951      	ldr	r1, [pc, #324]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00a      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045fa:	4b4c      	ldr	r3, [pc, #304]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004600:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004608:	4948      	ldr	r1, [pc, #288]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004618:	2b00      	cmp	r3, #0
 800461a:	d015      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800461c:	4b43      	ldr	r3, [pc, #268]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004622:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	4940      	ldr	r1, [pc, #256]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800463a:	d105      	bne.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800463c:	4b3b      	ldr	r3, [pc, #236]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	4a3a      	ldr	r2, [pc, #232]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004642:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004646:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004650:	2b00      	cmp	r3, #0
 8004652:	d015      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004654:	4b35      	ldr	r3, [pc, #212]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800465a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004662:	4932      	ldr	r1, [pc, #200]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004664:	4313      	orrs	r3, r2
 8004666:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800466e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004672:	d105      	bne.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004674:	4b2d      	ldr	r3, [pc, #180]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	4a2c      	ldr	r2, [pc, #176]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800467a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800467e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d015      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800468c:	4b27      	ldr	r3, [pc, #156]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800468e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004692:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469a:	4924      	ldr	r1, [pc, #144]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800469c:	4313      	orrs	r3, r2
 800469e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046aa:	d105      	bne.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046ac:	4b1f      	ldr	r3, [pc, #124]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	4a1e      	ldr	r2, [pc, #120]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046b6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d015      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046c4:	4b19      	ldr	r3, [pc, #100]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046d2:	4916      	ldr	r1, [pc, #88]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046e2:	d105      	bne.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046e4:	4b11      	ldr	r3, [pc, #68]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	4a10      	ldr	r2, [pc, #64]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046ee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d019      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046fc:	4b0b      	ldr	r3, [pc, #44]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004702:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470a:	4908      	ldr	r1, [pc, #32]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800470c:	4313      	orrs	r3, r2
 800470e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004716:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800471a:	d109      	bne.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800471c:	4b03      	ldr	r3, [pc, #12]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	4a02      	ldr	r2, [pc, #8]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004722:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004726:	60d3      	str	r3, [r2, #12]
 8004728:	e002      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800472a:	bf00      	nop
 800472c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d015      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800473c:	4b29      	ldr	r3, [pc, #164]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800473e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004742:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474a:	4926      	ldr	r1, [pc, #152]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800474c:	4313      	orrs	r3, r2
 800474e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004756:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800475a:	d105      	bne.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800475c:	4b21      	ldr	r3, [pc, #132]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	4a20      	ldr	r2, [pc, #128]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004762:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004766:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d015      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004774:	4b1b      	ldr	r3, [pc, #108]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800477a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004782:	4918      	ldr	r1, [pc, #96]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004784:	4313      	orrs	r3, r2
 8004786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800478e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004792:	d105      	bne.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004794:	4b13      	ldr	r3, [pc, #76]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	4a12      	ldr	r2, [pc, #72]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800479a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800479e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d015      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80047ac:	4b0d      	ldr	r3, [pc, #52]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80047b2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ba:	490a      	ldr	r1, [pc, #40]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047ca:	d105      	bne.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047cc:	4b05      	ldr	r3, [pc, #20]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	4a04      	ldr	r2, [pc, #16]	; (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80047d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3718      	adds	r7, #24
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40021000 	.word	0x40021000

080047e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e049      	b.n	800488e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d106      	bne.n	8004814 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7fd fc50 	bl	80020b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	3304      	adds	r3, #4
 8004824:	4619      	mov	r1, r3
 8004826:	4610      	mov	r0, r2
 8004828:	f000 fa54 	bl	8004cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3708      	adds	r7, #8
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
	...

08004898 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d001      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e054      	b.n	800495a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68da      	ldr	r2, [r3, #12]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0201 	orr.w	r2, r2, #1
 80048c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a26      	ldr	r2, [pc, #152]	; (8004968 <HAL_TIM_Base_Start_IT+0xd0>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d022      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x80>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048da:	d01d      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x80>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a22      	ldr	r2, [pc, #136]	; (800496c <HAL_TIM_Base_Start_IT+0xd4>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d018      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x80>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a21      	ldr	r2, [pc, #132]	; (8004970 <HAL_TIM_Base_Start_IT+0xd8>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d013      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x80>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a1f      	ldr	r2, [pc, #124]	; (8004974 <HAL_TIM_Base_Start_IT+0xdc>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d00e      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x80>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a1e      	ldr	r2, [pc, #120]	; (8004978 <HAL_TIM_Base_Start_IT+0xe0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d009      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x80>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a1c      	ldr	r2, [pc, #112]	; (800497c <HAL_TIM_Base_Start_IT+0xe4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d004      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x80>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a1b      	ldr	r2, [pc, #108]	; (8004980 <HAL_TIM_Base_Start_IT+0xe8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d115      	bne.n	8004944 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	4b19      	ldr	r3, [pc, #100]	; (8004984 <HAL_TIM_Base_Start_IT+0xec>)
 8004920:	4013      	ands	r3, r2
 8004922:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b06      	cmp	r3, #6
 8004928:	d015      	beq.n	8004956 <HAL_TIM_Base_Start_IT+0xbe>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004930:	d011      	beq.n	8004956 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f042 0201 	orr.w	r2, r2, #1
 8004940:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004942:	e008      	b.n	8004956 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0201 	orr.w	r2, r2, #1
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	e000      	b.n	8004958 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004956:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3714      	adds	r7, #20
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	40012c00 	.word	0x40012c00
 800496c:	40000400 	.word	0x40000400
 8004970:	40000800 	.word	0x40000800
 8004974:	40000c00 	.word	0x40000c00
 8004978:	40013400 	.word	0x40013400
 800497c:	40014000 	.word	0x40014000
 8004980:	40015000 	.word	0x40015000
 8004984:	00010007 	.word	0x00010007

08004988 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 0201 	bic.w	r2, r2, #1
 800499e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6a1a      	ldr	r2, [r3, #32]
 80049a6:	f241 1311 	movw	r3, #4369	; 0x1111
 80049aa:	4013      	ands	r3, r2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d10f      	bne.n	80049d0 <HAL_TIM_Base_Stop_IT+0x48>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6a1a      	ldr	r2, [r3, #32]
 80049b6:	f244 4344 	movw	r3, #17476	; 0x4444
 80049ba:	4013      	ands	r3, r2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d107      	bne.n	80049d0 <HAL_TIM_Base_Stop_IT+0x48>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f022 0201 	bic.w	r2, r2, #1
 80049ce:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	370c      	adds	r7, #12
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr

080049e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b084      	sub	sp, #16
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d020      	beq.n	8004a4a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d01b      	beq.n	8004a4a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f06f 0202 	mvn.w	r2, #2
 8004a1a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	f003 0303 	and.w	r3, r3, #3
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d003      	beq.n	8004a38 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 f931 	bl	8004c98 <HAL_TIM_IC_CaptureCallback>
 8004a36:	e005      	b.n	8004a44 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f923 	bl	8004c84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f934 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	f003 0304 	and.w	r3, r3, #4
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d020      	beq.n	8004a96 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f003 0304 	and.w	r3, r3, #4
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d01b      	beq.n	8004a96 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f06f 0204 	mvn.w	r2, #4
 8004a66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d003      	beq.n	8004a84 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 f90b 	bl	8004c98 <HAL_TIM_IC_CaptureCallback>
 8004a82:	e005      	b.n	8004a90 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f8fd 	bl	8004c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 f90e 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d020      	beq.n	8004ae2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f003 0308 	and.w	r3, r3, #8
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d01b      	beq.n	8004ae2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f06f 0208 	mvn.w	r2, #8
 8004ab2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2204      	movs	r2, #4
 8004ab8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	69db      	ldr	r3, [r3, #28]
 8004ac0:	f003 0303 	and.w	r3, r3, #3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d003      	beq.n	8004ad0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 f8e5 	bl	8004c98 <HAL_TIM_IC_CaptureCallback>
 8004ace:	e005      	b.n	8004adc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f8d7 	bl	8004c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f8e8 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f003 0310 	and.w	r3, r3, #16
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d020      	beq.n	8004b2e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f003 0310 	and.w	r3, r3, #16
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d01b      	beq.n	8004b2e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f06f 0210 	mvn.w	r2, #16
 8004afe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2208      	movs	r2, #8
 8004b04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	69db      	ldr	r3, [r3, #28]
 8004b0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d003      	beq.n	8004b1c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 f8bf 	bl	8004c98 <HAL_TIM_IC_CaptureCallback>
 8004b1a:	e005      	b.n	8004b28 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 f8b1 	bl	8004c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f8c2 	bl	8004cac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00c      	beq.n	8004b52 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d007      	beq.n	8004b52 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f06f 0201 	mvn.w	r2, #1
 8004b4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f7fc fc27 	bl	80013a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d104      	bne.n	8004b66 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00c      	beq.n	8004b80 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d007      	beq.n	8004b80 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8004b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f9fe 	bl	8004f7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00c      	beq.n	8004ba4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d007      	beq.n	8004ba4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 f9f6 	bl	8004f90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00c      	beq.n	8004bc8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d007      	beq.n	8004bc8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 f87c 	bl	8004cc0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	f003 0320 	and.w	r3, r3, #32
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00c      	beq.n	8004bec <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f003 0320 	and.w	r3, r3, #32
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d007      	beq.n	8004bec <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f06f 0220 	mvn.w	r2, #32
 8004be4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f9be 	bl	8004f68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00c      	beq.n	8004c10 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d007      	beq.n	8004c10 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8004c08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 f9ca 	bl	8004fa4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00c      	beq.n	8004c34 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d007      	beq.n	8004c34 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f9c2 	bl	8004fb8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00c      	beq.n	8004c58 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d007      	beq.n	8004c58 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f9ba 	bl	8004fcc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00c      	beq.n	8004c7c <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d007      	beq.n	8004c7c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8004c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 f9b2 	bl	8004fe0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c7c:	bf00      	nop
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a4c      	ldr	r2, [pc, #304]	; (8004e18 <TIM_Base_SetConfig+0x144>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d017      	beq.n	8004d1c <TIM_Base_SetConfig+0x48>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cf2:	d013      	beq.n	8004d1c <TIM_Base_SetConfig+0x48>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a49      	ldr	r2, [pc, #292]	; (8004e1c <TIM_Base_SetConfig+0x148>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d00f      	beq.n	8004d1c <TIM_Base_SetConfig+0x48>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a48      	ldr	r2, [pc, #288]	; (8004e20 <TIM_Base_SetConfig+0x14c>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d00b      	beq.n	8004d1c <TIM_Base_SetConfig+0x48>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a47      	ldr	r2, [pc, #284]	; (8004e24 <TIM_Base_SetConfig+0x150>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d007      	beq.n	8004d1c <TIM_Base_SetConfig+0x48>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a46      	ldr	r2, [pc, #280]	; (8004e28 <TIM_Base_SetConfig+0x154>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d003      	beq.n	8004d1c <TIM_Base_SetConfig+0x48>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a45      	ldr	r2, [pc, #276]	; (8004e2c <TIM_Base_SetConfig+0x158>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d108      	bne.n	8004d2e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a39      	ldr	r2, [pc, #228]	; (8004e18 <TIM_Base_SetConfig+0x144>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d023      	beq.n	8004d7e <TIM_Base_SetConfig+0xaa>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d3c:	d01f      	beq.n	8004d7e <TIM_Base_SetConfig+0xaa>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a36      	ldr	r2, [pc, #216]	; (8004e1c <TIM_Base_SetConfig+0x148>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d01b      	beq.n	8004d7e <TIM_Base_SetConfig+0xaa>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a35      	ldr	r2, [pc, #212]	; (8004e20 <TIM_Base_SetConfig+0x14c>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d017      	beq.n	8004d7e <TIM_Base_SetConfig+0xaa>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a34      	ldr	r2, [pc, #208]	; (8004e24 <TIM_Base_SetConfig+0x150>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d013      	beq.n	8004d7e <TIM_Base_SetConfig+0xaa>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a33      	ldr	r2, [pc, #204]	; (8004e28 <TIM_Base_SetConfig+0x154>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d00f      	beq.n	8004d7e <TIM_Base_SetConfig+0xaa>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a33      	ldr	r2, [pc, #204]	; (8004e30 <TIM_Base_SetConfig+0x15c>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d00b      	beq.n	8004d7e <TIM_Base_SetConfig+0xaa>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a32      	ldr	r2, [pc, #200]	; (8004e34 <TIM_Base_SetConfig+0x160>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d007      	beq.n	8004d7e <TIM_Base_SetConfig+0xaa>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a31      	ldr	r2, [pc, #196]	; (8004e38 <TIM_Base_SetConfig+0x164>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d003      	beq.n	8004d7e <TIM_Base_SetConfig+0xaa>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a2c      	ldr	r2, [pc, #176]	; (8004e2c <TIM_Base_SetConfig+0x158>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d108      	bne.n	8004d90 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	689a      	ldr	r2, [r3, #8]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a18      	ldr	r2, [pc, #96]	; (8004e18 <TIM_Base_SetConfig+0x144>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d013      	beq.n	8004de4 <TIM_Base_SetConfig+0x110>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a1a      	ldr	r2, [pc, #104]	; (8004e28 <TIM_Base_SetConfig+0x154>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d00f      	beq.n	8004de4 <TIM_Base_SetConfig+0x110>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a1a      	ldr	r2, [pc, #104]	; (8004e30 <TIM_Base_SetConfig+0x15c>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d00b      	beq.n	8004de4 <TIM_Base_SetConfig+0x110>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a19      	ldr	r2, [pc, #100]	; (8004e34 <TIM_Base_SetConfig+0x160>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d007      	beq.n	8004de4 <TIM_Base_SetConfig+0x110>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a18      	ldr	r2, [pc, #96]	; (8004e38 <TIM_Base_SetConfig+0x164>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d003      	beq.n	8004de4 <TIM_Base_SetConfig+0x110>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a13      	ldr	r2, [pc, #76]	; (8004e2c <TIM_Base_SetConfig+0x158>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d103      	bne.n	8004dec <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	691a      	ldr	r2, [r3, #16]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	f003 0301 	and.w	r3, r3, #1
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d105      	bne.n	8004e0a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f023 0201 	bic.w	r2, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	611a      	str	r2, [r3, #16]
  }
}
 8004e0a:	bf00      	nop
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	40012c00 	.word	0x40012c00
 8004e1c:	40000400 	.word	0x40000400
 8004e20:	40000800 	.word	0x40000800
 8004e24:	40000c00 	.word	0x40000c00
 8004e28:	40013400 	.word	0x40013400
 8004e2c:	40015000 	.word	0x40015000
 8004e30:	40014000 	.word	0x40014000
 8004e34:	40014400 	.word	0x40014400
 8004e38:	40014800 	.word	0x40014800

08004e3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d101      	bne.n	8004e54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e50:	2302      	movs	r3, #2
 8004e52:	e074      	b.n	8004f3e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2202      	movs	r2, #2
 8004e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a34      	ldr	r2, [pc, #208]	; (8004f4c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d009      	beq.n	8004e92 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a33      	ldr	r2, [pc, #204]	; (8004f50 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d004      	beq.n	8004e92 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a31      	ldr	r2, [pc, #196]	; (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d108      	bne.n	8004ea4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004e98:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004eaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a21      	ldr	r2, [pc, #132]	; (8004f4c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d022      	beq.n	8004f12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ed4:	d01d      	beq.n	8004f12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a1f      	ldr	r2, [pc, #124]	; (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d018      	beq.n	8004f12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1d      	ldr	r2, [pc, #116]	; (8004f5c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d013      	beq.n	8004f12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1c      	ldr	r2, [pc, #112]	; (8004f60 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d00e      	beq.n	8004f12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a15      	ldr	r2, [pc, #84]	; (8004f50 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d009      	beq.n	8004f12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a18      	ldr	r2, [pc, #96]	; (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d004      	beq.n	8004f12 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a11      	ldr	r2, [pc, #68]	; (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d10c      	bne.n	8004f2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40012c00 	.word	0x40012c00
 8004f50:	40013400 	.word	0x40013400
 8004f54:	40015000 	.word	0x40015000
 8004f58:	40000400 	.word	0x40000400
 8004f5c:	40000800 	.word	0x40000800
 8004f60:	40000c00 	.word	0x40000c00
 8004f64:	40014000 	.word	0x40014000

08004f68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004fc0:	bf00      	nop
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004fe8:	bf00      	nop
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e042      	b.n	800508c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800500c:	2b00      	cmp	r3, #0
 800500e:	d106      	bne.n	800501e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f7fc fff3 	bl	8002004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2224      	movs	r2, #36	; 0x24
 8005022:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 0201 	bic.w	r2, r2, #1
 8005034:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503a:	2b00      	cmp	r3, #0
 800503c:	d002      	beq.n	8005044 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 fbb2 	bl	80057a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f000 f8b3 	bl	80051b0 <UART_SetConfig>
 800504a:	4603      	mov	r3, r0
 800504c:	2b01      	cmp	r3, #1
 800504e:	d101      	bne.n	8005054 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e01b      	b.n	800508c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	685a      	ldr	r2, [r3, #4]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005062:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	689a      	ldr	r2, [r3, #8]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005072:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f042 0201 	orr.w	r2, r2, #1
 8005082:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 fc31 	bl	80058ec <UART_CheckIdleState>
 800508a:	4603      	mov	r3, r0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3708      	adds	r7, #8
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b08a      	sub	sp, #40	; 0x28
 8005098:	af02      	add	r7, sp, #8
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	603b      	str	r3, [r7, #0]
 80050a0:	4613      	mov	r3, r2
 80050a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050aa:	2b20      	cmp	r3, #32
 80050ac:	d17b      	bne.n	80051a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d002      	beq.n	80050ba <HAL_UART_Transmit+0x26>
 80050b4:	88fb      	ldrh	r3, [r7, #6]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e074      	b.n	80051a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2221      	movs	r2, #33	; 0x21
 80050ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050ce:	f7fd f9f1 	bl	80024b4 <HAL_GetTick>
 80050d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	88fa      	ldrh	r2, [r7, #6]
 80050d8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	88fa      	ldrh	r2, [r7, #6]
 80050e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ec:	d108      	bne.n	8005100 <HAL_UART_Transmit+0x6c>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d104      	bne.n	8005100 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050f6:	2300      	movs	r3, #0
 80050f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	61bb      	str	r3, [r7, #24]
 80050fe:	e003      	b.n	8005108 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005104:	2300      	movs	r3, #0
 8005106:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005108:	e030      	b.n	800516c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	9300      	str	r3, [sp, #0]
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	2200      	movs	r2, #0
 8005112:	2180      	movs	r1, #128	; 0x80
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 fc93 	bl	8005a40 <UART_WaitOnFlagUntilTimeout>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d005      	beq.n	800512c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2220      	movs	r2, #32
 8005124:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e03d      	b.n	80051a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10b      	bne.n	800514a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	881b      	ldrh	r3, [r3, #0]
 8005136:	461a      	mov	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005140:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	3302      	adds	r3, #2
 8005146:	61bb      	str	r3, [r7, #24]
 8005148:	e007      	b.n	800515a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	781a      	ldrb	r2, [r3, #0]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	3301      	adds	r3, #1
 8005158:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005160:	b29b      	uxth	r3, r3
 8005162:	3b01      	subs	r3, #1
 8005164:	b29a      	uxth	r2, r3
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005172:	b29b      	uxth	r3, r3
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1c8      	bne.n	800510a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	9300      	str	r3, [sp, #0]
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	2200      	movs	r2, #0
 8005180:	2140      	movs	r1, #64	; 0x40
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 fc5c 	bl	8005a40 <UART_WaitOnFlagUntilTimeout>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d005      	beq.n	800519a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2220      	movs	r2, #32
 8005192:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e006      	b.n	80051a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2220      	movs	r2, #32
 800519e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80051a2:	2300      	movs	r3, #0
 80051a4:	e000      	b.n	80051a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80051a6:	2302      	movs	r3, #2
  }
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3720      	adds	r7, #32
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051b4:	b08c      	sub	sp, #48	; 0x30
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051ba:	2300      	movs	r3, #0
 80051bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	689a      	ldr	r2, [r3, #8]
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	431a      	orrs	r2, r3
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	431a      	orrs	r2, r3
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	69db      	ldr	r3, [r3, #28]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	4baa      	ldr	r3, [pc, #680]	; (8005488 <UART_SetConfig+0x2d8>)
 80051e0:	4013      	ands	r3, r2
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	6812      	ldr	r2, [r2, #0]
 80051e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80051e8:	430b      	orrs	r3, r1
 80051ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	68da      	ldr	r2, [r3, #12]
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	430a      	orrs	r2, r1
 8005200:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a9f      	ldr	r2, [pc, #636]	; (800548c <UART_SetConfig+0x2dc>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d004      	beq.n	800521c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005218:	4313      	orrs	r3, r2
 800521a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005226:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	6812      	ldr	r2, [r2, #0]
 800522e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005230:	430b      	orrs	r3, r1
 8005232:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800523a:	f023 010f 	bic.w	r1, r3, #15
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	430a      	orrs	r2, r1
 8005248:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a90      	ldr	r2, [pc, #576]	; (8005490 <UART_SetConfig+0x2e0>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d125      	bne.n	80052a0 <UART_SetConfig+0xf0>
 8005254:	4b8f      	ldr	r3, [pc, #572]	; (8005494 <UART_SetConfig+0x2e4>)
 8005256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800525a:	f003 0303 	and.w	r3, r3, #3
 800525e:	2b03      	cmp	r3, #3
 8005260:	d81a      	bhi.n	8005298 <UART_SetConfig+0xe8>
 8005262:	a201      	add	r2, pc, #4	; (adr r2, 8005268 <UART_SetConfig+0xb8>)
 8005264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005268:	08005279 	.word	0x08005279
 800526c:	08005289 	.word	0x08005289
 8005270:	08005281 	.word	0x08005281
 8005274:	08005291 	.word	0x08005291
 8005278:	2301      	movs	r3, #1
 800527a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800527e:	e116      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005280:	2302      	movs	r3, #2
 8005282:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005286:	e112      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005288:	2304      	movs	r3, #4
 800528a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800528e:	e10e      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005290:	2308      	movs	r3, #8
 8005292:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005296:	e10a      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005298:	2310      	movs	r3, #16
 800529a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800529e:	e106      	b.n	80054ae <UART_SetConfig+0x2fe>
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a7c      	ldr	r2, [pc, #496]	; (8005498 <UART_SetConfig+0x2e8>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d138      	bne.n	800531c <UART_SetConfig+0x16c>
 80052aa:	4b7a      	ldr	r3, [pc, #488]	; (8005494 <UART_SetConfig+0x2e4>)
 80052ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052b0:	f003 030c 	and.w	r3, r3, #12
 80052b4:	2b0c      	cmp	r3, #12
 80052b6:	d82d      	bhi.n	8005314 <UART_SetConfig+0x164>
 80052b8:	a201      	add	r2, pc, #4	; (adr r2, 80052c0 <UART_SetConfig+0x110>)
 80052ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052be:	bf00      	nop
 80052c0:	080052f5 	.word	0x080052f5
 80052c4:	08005315 	.word	0x08005315
 80052c8:	08005315 	.word	0x08005315
 80052cc:	08005315 	.word	0x08005315
 80052d0:	08005305 	.word	0x08005305
 80052d4:	08005315 	.word	0x08005315
 80052d8:	08005315 	.word	0x08005315
 80052dc:	08005315 	.word	0x08005315
 80052e0:	080052fd 	.word	0x080052fd
 80052e4:	08005315 	.word	0x08005315
 80052e8:	08005315 	.word	0x08005315
 80052ec:	08005315 	.word	0x08005315
 80052f0:	0800530d 	.word	0x0800530d
 80052f4:	2300      	movs	r3, #0
 80052f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052fa:	e0d8      	b.n	80054ae <UART_SetConfig+0x2fe>
 80052fc:	2302      	movs	r3, #2
 80052fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005302:	e0d4      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005304:	2304      	movs	r3, #4
 8005306:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800530a:	e0d0      	b.n	80054ae <UART_SetConfig+0x2fe>
 800530c:	2308      	movs	r3, #8
 800530e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005312:	e0cc      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005314:	2310      	movs	r3, #16
 8005316:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800531a:	e0c8      	b.n	80054ae <UART_SetConfig+0x2fe>
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a5e      	ldr	r2, [pc, #376]	; (800549c <UART_SetConfig+0x2ec>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d125      	bne.n	8005372 <UART_SetConfig+0x1c2>
 8005326:	4b5b      	ldr	r3, [pc, #364]	; (8005494 <UART_SetConfig+0x2e4>)
 8005328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800532c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005330:	2b30      	cmp	r3, #48	; 0x30
 8005332:	d016      	beq.n	8005362 <UART_SetConfig+0x1b2>
 8005334:	2b30      	cmp	r3, #48	; 0x30
 8005336:	d818      	bhi.n	800536a <UART_SetConfig+0x1ba>
 8005338:	2b20      	cmp	r3, #32
 800533a:	d00a      	beq.n	8005352 <UART_SetConfig+0x1a2>
 800533c:	2b20      	cmp	r3, #32
 800533e:	d814      	bhi.n	800536a <UART_SetConfig+0x1ba>
 8005340:	2b00      	cmp	r3, #0
 8005342:	d002      	beq.n	800534a <UART_SetConfig+0x19a>
 8005344:	2b10      	cmp	r3, #16
 8005346:	d008      	beq.n	800535a <UART_SetConfig+0x1aa>
 8005348:	e00f      	b.n	800536a <UART_SetConfig+0x1ba>
 800534a:	2300      	movs	r3, #0
 800534c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005350:	e0ad      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005352:	2302      	movs	r3, #2
 8005354:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005358:	e0a9      	b.n	80054ae <UART_SetConfig+0x2fe>
 800535a:	2304      	movs	r3, #4
 800535c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005360:	e0a5      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005362:	2308      	movs	r3, #8
 8005364:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005368:	e0a1      	b.n	80054ae <UART_SetConfig+0x2fe>
 800536a:	2310      	movs	r3, #16
 800536c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005370:	e09d      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a4a      	ldr	r2, [pc, #296]	; (80054a0 <UART_SetConfig+0x2f0>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d125      	bne.n	80053c8 <UART_SetConfig+0x218>
 800537c:	4b45      	ldr	r3, [pc, #276]	; (8005494 <UART_SetConfig+0x2e4>)
 800537e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005382:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005386:	2bc0      	cmp	r3, #192	; 0xc0
 8005388:	d016      	beq.n	80053b8 <UART_SetConfig+0x208>
 800538a:	2bc0      	cmp	r3, #192	; 0xc0
 800538c:	d818      	bhi.n	80053c0 <UART_SetConfig+0x210>
 800538e:	2b80      	cmp	r3, #128	; 0x80
 8005390:	d00a      	beq.n	80053a8 <UART_SetConfig+0x1f8>
 8005392:	2b80      	cmp	r3, #128	; 0x80
 8005394:	d814      	bhi.n	80053c0 <UART_SetConfig+0x210>
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <UART_SetConfig+0x1f0>
 800539a:	2b40      	cmp	r3, #64	; 0x40
 800539c:	d008      	beq.n	80053b0 <UART_SetConfig+0x200>
 800539e:	e00f      	b.n	80053c0 <UART_SetConfig+0x210>
 80053a0:	2300      	movs	r3, #0
 80053a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053a6:	e082      	b.n	80054ae <UART_SetConfig+0x2fe>
 80053a8:	2302      	movs	r3, #2
 80053aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053ae:	e07e      	b.n	80054ae <UART_SetConfig+0x2fe>
 80053b0:	2304      	movs	r3, #4
 80053b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053b6:	e07a      	b.n	80054ae <UART_SetConfig+0x2fe>
 80053b8:	2308      	movs	r3, #8
 80053ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053be:	e076      	b.n	80054ae <UART_SetConfig+0x2fe>
 80053c0:	2310      	movs	r3, #16
 80053c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053c6:	e072      	b.n	80054ae <UART_SetConfig+0x2fe>
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a35      	ldr	r2, [pc, #212]	; (80054a4 <UART_SetConfig+0x2f4>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d12a      	bne.n	8005428 <UART_SetConfig+0x278>
 80053d2:	4b30      	ldr	r3, [pc, #192]	; (8005494 <UART_SetConfig+0x2e4>)
 80053d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053e0:	d01a      	beq.n	8005418 <UART_SetConfig+0x268>
 80053e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053e6:	d81b      	bhi.n	8005420 <UART_SetConfig+0x270>
 80053e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053ec:	d00c      	beq.n	8005408 <UART_SetConfig+0x258>
 80053ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053f2:	d815      	bhi.n	8005420 <UART_SetConfig+0x270>
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d003      	beq.n	8005400 <UART_SetConfig+0x250>
 80053f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053fc:	d008      	beq.n	8005410 <UART_SetConfig+0x260>
 80053fe:	e00f      	b.n	8005420 <UART_SetConfig+0x270>
 8005400:	2300      	movs	r3, #0
 8005402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005406:	e052      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005408:	2302      	movs	r3, #2
 800540a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800540e:	e04e      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005410:	2304      	movs	r3, #4
 8005412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005416:	e04a      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005418:	2308      	movs	r3, #8
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800541e:	e046      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005420:	2310      	movs	r3, #16
 8005422:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005426:	e042      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a17      	ldr	r2, [pc, #92]	; (800548c <UART_SetConfig+0x2dc>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d13a      	bne.n	80054a8 <UART_SetConfig+0x2f8>
 8005432:	4b18      	ldr	r3, [pc, #96]	; (8005494 <UART_SetConfig+0x2e4>)
 8005434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005438:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800543c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005440:	d01a      	beq.n	8005478 <UART_SetConfig+0x2c8>
 8005442:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005446:	d81b      	bhi.n	8005480 <UART_SetConfig+0x2d0>
 8005448:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800544c:	d00c      	beq.n	8005468 <UART_SetConfig+0x2b8>
 800544e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005452:	d815      	bhi.n	8005480 <UART_SetConfig+0x2d0>
 8005454:	2b00      	cmp	r3, #0
 8005456:	d003      	beq.n	8005460 <UART_SetConfig+0x2b0>
 8005458:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800545c:	d008      	beq.n	8005470 <UART_SetConfig+0x2c0>
 800545e:	e00f      	b.n	8005480 <UART_SetConfig+0x2d0>
 8005460:	2300      	movs	r3, #0
 8005462:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005466:	e022      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005468:	2302      	movs	r3, #2
 800546a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800546e:	e01e      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005470:	2304      	movs	r3, #4
 8005472:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005476:	e01a      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005478:	2308      	movs	r3, #8
 800547a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800547e:	e016      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005480:	2310      	movs	r3, #16
 8005482:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005486:	e012      	b.n	80054ae <UART_SetConfig+0x2fe>
 8005488:	cfff69f3 	.word	0xcfff69f3
 800548c:	40008000 	.word	0x40008000
 8005490:	40013800 	.word	0x40013800
 8005494:	40021000 	.word	0x40021000
 8005498:	40004400 	.word	0x40004400
 800549c:	40004800 	.word	0x40004800
 80054a0:	40004c00 	.word	0x40004c00
 80054a4:	40005000 	.word	0x40005000
 80054a8:	2310      	movs	r3, #16
 80054aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4aae      	ldr	r2, [pc, #696]	; (800576c <UART_SetConfig+0x5bc>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	f040 8097 	bne.w	80055e8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80054ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80054be:	2b08      	cmp	r3, #8
 80054c0:	d823      	bhi.n	800550a <UART_SetConfig+0x35a>
 80054c2:	a201      	add	r2, pc, #4	; (adr r2, 80054c8 <UART_SetConfig+0x318>)
 80054c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054c8:	080054ed 	.word	0x080054ed
 80054cc:	0800550b 	.word	0x0800550b
 80054d0:	080054f5 	.word	0x080054f5
 80054d4:	0800550b 	.word	0x0800550b
 80054d8:	080054fb 	.word	0x080054fb
 80054dc:	0800550b 	.word	0x0800550b
 80054e0:	0800550b 	.word	0x0800550b
 80054e4:	0800550b 	.word	0x0800550b
 80054e8:	08005503 	.word	0x08005503
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054ec:	f7fe febc 	bl	8004268 <HAL_RCC_GetPCLK1Freq>
 80054f0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80054f2:	e010      	b.n	8005516 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054f4:	4b9e      	ldr	r3, [pc, #632]	; (8005770 <UART_SetConfig+0x5c0>)
 80054f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80054f8:	e00d      	b.n	8005516 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054fa:	f7fe fe47 	bl	800418c <HAL_RCC_GetSysClockFreq>
 80054fe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005500:	e009      	b.n	8005516 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005502:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005506:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005508:	e005      	b.n	8005516 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800550a:	2300      	movs	r3, #0
 800550c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005514:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 8130 	beq.w	800577e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005522:	4a94      	ldr	r2, [pc, #592]	; (8005774 <UART_SetConfig+0x5c4>)
 8005524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005528:	461a      	mov	r2, r3
 800552a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005530:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	4613      	mov	r3, r2
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	4413      	add	r3, r2
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	429a      	cmp	r2, r3
 8005540:	d305      	bcc.n	800554e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005548:	69ba      	ldr	r2, [r7, #24]
 800554a:	429a      	cmp	r2, r3
 800554c:	d903      	bls.n	8005556 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005554:	e113      	b.n	800577e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005558:	2200      	movs	r2, #0
 800555a:	60bb      	str	r3, [r7, #8]
 800555c:	60fa      	str	r2, [r7, #12]
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005562:	4a84      	ldr	r2, [pc, #528]	; (8005774 <UART_SetConfig+0x5c4>)
 8005564:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005568:	b29b      	uxth	r3, r3
 800556a:	2200      	movs	r2, #0
 800556c:	603b      	str	r3, [r7, #0]
 800556e:	607a      	str	r2, [r7, #4]
 8005570:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005574:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005578:	f7fb fb8e 	bl	8000c98 <__aeabi_uldivmod>
 800557c:	4602      	mov	r2, r0
 800557e:	460b      	mov	r3, r1
 8005580:	4610      	mov	r0, r2
 8005582:	4619      	mov	r1, r3
 8005584:	f04f 0200 	mov.w	r2, #0
 8005588:	f04f 0300 	mov.w	r3, #0
 800558c:	020b      	lsls	r3, r1, #8
 800558e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005592:	0202      	lsls	r2, r0, #8
 8005594:	6979      	ldr	r1, [r7, #20]
 8005596:	6849      	ldr	r1, [r1, #4]
 8005598:	0849      	lsrs	r1, r1, #1
 800559a:	2000      	movs	r0, #0
 800559c:	460c      	mov	r4, r1
 800559e:	4605      	mov	r5, r0
 80055a0:	eb12 0804 	adds.w	r8, r2, r4
 80055a4:	eb43 0905 	adc.w	r9, r3, r5
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	469a      	mov	sl, r3
 80055b0:	4693      	mov	fp, r2
 80055b2:	4652      	mov	r2, sl
 80055b4:	465b      	mov	r3, fp
 80055b6:	4640      	mov	r0, r8
 80055b8:	4649      	mov	r1, r9
 80055ba:	f7fb fb6d 	bl	8000c98 <__aeabi_uldivmod>
 80055be:	4602      	mov	r2, r0
 80055c0:	460b      	mov	r3, r1
 80055c2:	4613      	mov	r3, r2
 80055c4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055c6:	6a3b      	ldr	r3, [r7, #32]
 80055c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055cc:	d308      	bcc.n	80055e0 <UART_SetConfig+0x430>
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055d4:	d204      	bcs.n	80055e0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	6a3a      	ldr	r2, [r7, #32]
 80055dc:	60da      	str	r2, [r3, #12]
 80055de:	e0ce      	b.n	800577e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80055e6:	e0ca      	b.n	800577e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055f0:	d166      	bne.n	80056c0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80055f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80055f6:	2b08      	cmp	r3, #8
 80055f8:	d827      	bhi.n	800564a <UART_SetConfig+0x49a>
 80055fa:	a201      	add	r2, pc, #4	; (adr r2, 8005600 <UART_SetConfig+0x450>)
 80055fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005600:	08005625 	.word	0x08005625
 8005604:	0800562d 	.word	0x0800562d
 8005608:	08005635 	.word	0x08005635
 800560c:	0800564b 	.word	0x0800564b
 8005610:	0800563b 	.word	0x0800563b
 8005614:	0800564b 	.word	0x0800564b
 8005618:	0800564b 	.word	0x0800564b
 800561c:	0800564b 	.word	0x0800564b
 8005620:	08005643 	.word	0x08005643
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005624:	f7fe fe20 	bl	8004268 <HAL_RCC_GetPCLK1Freq>
 8005628:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800562a:	e014      	b.n	8005656 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800562c:	f7fe fe32 	bl	8004294 <HAL_RCC_GetPCLK2Freq>
 8005630:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005632:	e010      	b.n	8005656 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005634:	4b4e      	ldr	r3, [pc, #312]	; (8005770 <UART_SetConfig+0x5c0>)
 8005636:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005638:	e00d      	b.n	8005656 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800563a:	f7fe fda7 	bl	800418c <HAL_RCC_GetSysClockFreq>
 800563e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005640:	e009      	b.n	8005656 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005642:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005646:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005648:	e005      	b.n	8005656 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800564a:	2300      	movs	r3, #0
 800564c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005654:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 8090 	beq.w	800577e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005662:	4a44      	ldr	r2, [pc, #272]	; (8005774 <UART_SetConfig+0x5c4>)
 8005664:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005668:	461a      	mov	r2, r3
 800566a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005670:	005a      	lsls	r2, r3, #1
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	085b      	lsrs	r3, r3, #1
 8005678:	441a      	add	r2, r3
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005682:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005684:	6a3b      	ldr	r3, [r7, #32]
 8005686:	2b0f      	cmp	r3, #15
 8005688:	d916      	bls.n	80056b8 <UART_SetConfig+0x508>
 800568a:	6a3b      	ldr	r3, [r7, #32]
 800568c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005690:	d212      	bcs.n	80056b8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005692:	6a3b      	ldr	r3, [r7, #32]
 8005694:	b29b      	uxth	r3, r3
 8005696:	f023 030f 	bic.w	r3, r3, #15
 800569a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	085b      	lsrs	r3, r3, #1
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	f003 0307 	and.w	r3, r3, #7
 80056a6:	b29a      	uxth	r2, r3
 80056a8:	8bfb      	ldrh	r3, [r7, #30]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	8bfa      	ldrh	r2, [r7, #30]
 80056b4:	60da      	str	r2, [r3, #12]
 80056b6:	e062      	b.n	800577e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80056be:	e05e      	b.n	800577e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80056c4:	2b08      	cmp	r3, #8
 80056c6:	d828      	bhi.n	800571a <UART_SetConfig+0x56a>
 80056c8:	a201      	add	r2, pc, #4	; (adr r2, 80056d0 <UART_SetConfig+0x520>)
 80056ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ce:	bf00      	nop
 80056d0:	080056f5 	.word	0x080056f5
 80056d4:	080056fd 	.word	0x080056fd
 80056d8:	08005705 	.word	0x08005705
 80056dc:	0800571b 	.word	0x0800571b
 80056e0:	0800570b 	.word	0x0800570b
 80056e4:	0800571b 	.word	0x0800571b
 80056e8:	0800571b 	.word	0x0800571b
 80056ec:	0800571b 	.word	0x0800571b
 80056f0:	08005713 	.word	0x08005713
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056f4:	f7fe fdb8 	bl	8004268 <HAL_RCC_GetPCLK1Freq>
 80056f8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80056fa:	e014      	b.n	8005726 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056fc:	f7fe fdca 	bl	8004294 <HAL_RCC_GetPCLK2Freq>
 8005700:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005702:	e010      	b.n	8005726 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005704:	4b1a      	ldr	r3, [pc, #104]	; (8005770 <UART_SetConfig+0x5c0>)
 8005706:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005708:	e00d      	b.n	8005726 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800570a:	f7fe fd3f 	bl	800418c <HAL_RCC_GetSysClockFreq>
 800570e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005710:	e009      	b.n	8005726 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005716:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005718:	e005      	b.n	8005726 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800571a:	2300      	movs	r3, #0
 800571c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005724:	bf00      	nop
    }

    if (pclk != 0U)
 8005726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d028      	beq.n	800577e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005730:	4a10      	ldr	r2, [pc, #64]	; (8005774 <UART_SetConfig+0x5c4>)
 8005732:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005736:	461a      	mov	r2, r3
 8005738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800573a:	fbb3 f2f2 	udiv	r2, r3, r2
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	085b      	lsrs	r3, r3, #1
 8005744:	441a      	add	r2, r3
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	fbb2 f3f3 	udiv	r3, r2, r3
 800574e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005750:	6a3b      	ldr	r3, [r7, #32]
 8005752:	2b0f      	cmp	r3, #15
 8005754:	d910      	bls.n	8005778 <UART_SetConfig+0x5c8>
 8005756:	6a3b      	ldr	r3, [r7, #32]
 8005758:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800575c:	d20c      	bcs.n	8005778 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800575e:	6a3b      	ldr	r3, [r7, #32]
 8005760:	b29a      	uxth	r2, r3
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	60da      	str	r2, [r3, #12]
 8005768:	e009      	b.n	800577e <UART_SetConfig+0x5ce>
 800576a:	bf00      	nop
 800576c:	40008000 	.word	0x40008000
 8005770:	00f42400 	.word	0x00f42400
 8005774:	080088c8 	.word	0x080088c8
      }
      else
      {
        ret = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	2201      	movs	r2, #1
 8005782:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2201      	movs	r2, #1
 800578a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	2200      	movs	r2, #0
 8005792:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	2200      	movs	r2, #0
 8005798:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800579a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3730      	adds	r7, #48	; 0x30
 80057a2:	46bd      	mov	sp, r7
 80057a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080057a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b4:	f003 0308 	and.w	r3, r3, #8
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00a      	beq.n	80057d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	430a      	orrs	r2, r1
 80057d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00a      	beq.n	80057f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	430a      	orrs	r2, r1
 80057f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f8:	f003 0302 	and.w	r3, r3, #2
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00a      	beq.n	8005816 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	430a      	orrs	r2, r1
 8005814:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800581a:	f003 0304 	and.w	r3, r3, #4
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00a      	beq.n	8005838 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800583c:	f003 0310 	and.w	r3, r3, #16
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00a      	beq.n	800585a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585e:	f003 0320 	and.w	r3, r3, #32
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	430a      	orrs	r2, r1
 800587a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005884:	2b00      	cmp	r3, #0
 8005886:	d01a      	beq.n	80058be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	430a      	orrs	r2, r1
 800589c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058a6:	d10a      	bne.n	80058be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	430a      	orrs	r2, r1
 80058bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00a      	beq.n	80058e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	605a      	str	r2, [r3, #4]
  }
}
 80058e0:	bf00      	nop
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b098      	sub	sp, #96	; 0x60
 80058f0:	af02      	add	r7, sp, #8
 80058f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058fc:	f7fc fdda 	bl	80024b4 <HAL_GetTick>
 8005900:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0308 	and.w	r3, r3, #8
 800590c:	2b08      	cmp	r3, #8
 800590e:	d12f      	bne.n	8005970 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005910:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005914:	9300      	str	r3, [sp, #0]
 8005916:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005918:	2200      	movs	r2, #0
 800591a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f000 f88e 	bl	8005a40 <UART_WaitOnFlagUntilTimeout>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d022      	beq.n	8005970 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005932:	e853 3f00 	ldrex	r3, [r3]
 8005936:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800593a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800593e:	653b      	str	r3, [r7, #80]	; 0x50
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	461a      	mov	r2, r3
 8005946:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005948:	647b      	str	r3, [r7, #68]	; 0x44
 800594a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800594e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005950:	e841 2300 	strex	r3, r2, [r1]
 8005954:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005956:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005958:	2b00      	cmp	r3, #0
 800595a:	d1e6      	bne.n	800592a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2220      	movs	r2, #32
 8005960:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800596c:	2303      	movs	r3, #3
 800596e:	e063      	b.n	8005a38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 0304 	and.w	r3, r3, #4
 800597a:	2b04      	cmp	r3, #4
 800597c:	d149      	bne.n	8005a12 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800597e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005986:	2200      	movs	r2, #0
 8005988:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f857 	bl	8005a40 <UART_WaitOnFlagUntilTimeout>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d03c      	beq.n	8005a12 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a0:	e853 3f00 	ldrex	r3, [r3]
 80059a4:	623b      	str	r3, [r7, #32]
   return(result);
 80059a6:	6a3b      	ldr	r3, [r7, #32]
 80059a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	461a      	mov	r2, r3
 80059b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059b6:	633b      	str	r3, [r7, #48]	; 0x30
 80059b8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059be:	e841 2300 	strex	r3, r2, [r1]
 80059c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1e6      	bne.n	8005998 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	3308      	adds	r3, #8
 80059d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	e853 3f00 	ldrex	r3, [r3]
 80059d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f023 0301 	bic.w	r3, r3, #1
 80059e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	3308      	adds	r3, #8
 80059e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059ea:	61fa      	str	r2, [r7, #28]
 80059ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ee:	69b9      	ldr	r1, [r7, #24]
 80059f0:	69fa      	ldr	r2, [r7, #28]
 80059f2:	e841 2300 	strex	r3, r2, [r1]
 80059f6:	617b      	str	r3, [r7, #20]
   return(result);
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1e5      	bne.n	80059ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2220      	movs	r2, #32
 8005a02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e012      	b.n	8005a38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2220      	movs	r2, #32
 8005a16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3758      	adds	r7, #88	; 0x58
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	603b      	str	r3, [r7, #0]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a50:	e04f      	b.n	8005af2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a52:	69bb      	ldr	r3, [r7, #24]
 8005a54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a58:	d04b      	beq.n	8005af2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a5a:	f7fc fd2b 	bl	80024b4 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	69ba      	ldr	r2, [r7, #24]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d302      	bcc.n	8005a70 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d101      	bne.n	8005a74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e04e      	b.n	8005b12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0304 	and.w	r3, r3, #4
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d037      	beq.n	8005af2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	2b80      	cmp	r3, #128	; 0x80
 8005a86:	d034      	beq.n	8005af2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	2b40      	cmp	r3, #64	; 0x40
 8005a8c:	d031      	beq.n	8005af2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69db      	ldr	r3, [r3, #28]
 8005a94:	f003 0308 	and.w	r3, r3, #8
 8005a98:	2b08      	cmp	r3, #8
 8005a9a:	d110      	bne.n	8005abe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2208      	movs	r2, #8
 8005aa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005aa4:	68f8      	ldr	r0, [r7, #12]
 8005aa6:	f000 f838 	bl	8005b1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2208      	movs	r2, #8
 8005aae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e029      	b.n	8005b12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	69db      	ldr	r3, [r3, #28]
 8005ac4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005acc:	d111      	bne.n	8005af2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ad6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f000 f81e 	bl	8005b1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e00f      	b.n	8005b12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	69da      	ldr	r2, [r3, #28]
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	4013      	ands	r3, r2
 8005afc:	68ba      	ldr	r2, [r7, #8]
 8005afe:	429a      	cmp	r2, r3
 8005b00:	bf0c      	ite	eq
 8005b02:	2301      	moveq	r3, #1
 8005b04:	2300      	movne	r3, #0
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	461a      	mov	r2, r3
 8005b0a:	79fb      	ldrb	r3, [r7, #7]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d0a0      	beq.n	8005a52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b095      	sub	sp, #84	; 0x54
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b2a:	e853 3f00 	ldrex	r3, [r3]
 8005b2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b40:	643b      	str	r3, [r7, #64]	; 0x40
 8005b42:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b48:	e841 2300 	strex	r3, r2, [r1]
 8005b4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1e6      	bne.n	8005b22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	3308      	adds	r3, #8
 8005b5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5c:	6a3b      	ldr	r3, [r7, #32]
 8005b5e:	e853 3f00 	ldrex	r3, [r3]
 8005b62:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b6a:	f023 0301 	bic.w	r3, r3, #1
 8005b6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	3308      	adds	r3, #8
 8005b76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b78:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b80:	e841 2300 	strex	r3, r2, [r1]
 8005b84:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1e3      	bne.n	8005b54 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d118      	bne.n	8005bc6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	e853 3f00 	ldrex	r3, [r3]
 8005ba0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	f023 0310 	bic.w	r3, r3, #16
 8005ba8:	647b      	str	r3, [r7, #68]	; 0x44
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bb2:	61bb      	str	r3, [r7, #24]
 8005bb4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb6:	6979      	ldr	r1, [r7, #20]
 8005bb8:	69ba      	ldr	r2, [r7, #24]
 8005bba:	e841 2300 	strex	r3, r2, [r1]
 8005bbe:	613b      	str	r3, [r7, #16]
   return(result);
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1e6      	bne.n	8005b94 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2220      	movs	r2, #32
 8005bca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005bda:	bf00      	nop
 8005bdc:	3754      	adds	r7, #84	; 0x54
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b085      	sub	sp, #20
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d101      	bne.n	8005bfc <HAL_UARTEx_DisableFifoMode+0x16>
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	e027      	b.n	8005c4c <HAL_UARTEx_DisableFifoMode+0x66>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2224      	movs	r2, #36	; 0x24
 8005c08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 0201 	bic.w	r2, r2, #1
 8005c22:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005c2a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2220      	movs	r2, #32
 8005c3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3714      	adds	r7, #20
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d101      	bne.n	8005c70 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	e02d      	b.n	8005ccc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2224      	movs	r2, #36	; 0x24
 8005c7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f022 0201 	bic.w	r2, r2, #1
 8005c96:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 f84f 	bl	8005d50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2220      	movs	r2, #32
 8005cbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d101      	bne.n	8005cec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005ce8:	2302      	movs	r3, #2
 8005cea:	e02d      	b.n	8005d48 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2224      	movs	r2, #36	; 0x24
 8005cf8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f022 0201 	bic.w	r2, r2, #1
 8005d12:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	683a      	ldr	r2, [r7, #0]
 8005d24:	430a      	orrs	r2, r1
 8005d26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 f811 	bl	8005d50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2220      	movs	r2, #32
 8005d3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d108      	bne.n	8005d72 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d70:	e031      	b.n	8005dd6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d72:	2308      	movs	r3, #8
 8005d74:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d76:	2308      	movs	r3, #8
 8005d78:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	0e5b      	lsrs	r3, r3, #25
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	f003 0307 	and.w	r3, r3, #7
 8005d88:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	0f5b      	lsrs	r3, r3, #29
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	f003 0307 	and.w	r3, r3, #7
 8005d98:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d9a:	7bbb      	ldrb	r3, [r7, #14]
 8005d9c:	7b3a      	ldrb	r2, [r7, #12]
 8005d9e:	4911      	ldr	r1, [pc, #68]	; (8005de4 <UARTEx_SetNbDataToProcess+0x94>)
 8005da0:	5c8a      	ldrb	r2, [r1, r2]
 8005da2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005da6:	7b3a      	ldrb	r2, [r7, #12]
 8005da8:	490f      	ldr	r1, [pc, #60]	; (8005de8 <UARTEx_SetNbDataToProcess+0x98>)
 8005daa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005dac:	fb93 f3f2 	sdiv	r3, r3, r2
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005db8:	7bfb      	ldrb	r3, [r7, #15]
 8005dba:	7b7a      	ldrb	r2, [r7, #13]
 8005dbc:	4909      	ldr	r1, [pc, #36]	; (8005de4 <UARTEx_SetNbDataToProcess+0x94>)
 8005dbe:	5c8a      	ldrb	r2, [r1, r2]
 8005dc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005dc4:	7b7a      	ldrb	r2, [r7, #13]
 8005dc6:	4908      	ldr	r1, [pc, #32]	; (8005de8 <UARTEx_SetNbDataToProcess+0x98>)
 8005dc8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005dca:	fb93 f3f2 	sdiv	r3, r3, r2
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005dd6:	bf00      	nop
 8005dd8:	3714      	adds	r7, #20
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop
 8005de4:	080088e0 	.word	0x080088e0
 8005de8:	080088e8 	.word	0x080088e8

08005dec <__cvt>:
 8005dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005df0:	ec55 4b10 	vmov	r4, r5, d0
 8005df4:	2d00      	cmp	r5, #0
 8005df6:	460e      	mov	r6, r1
 8005df8:	4619      	mov	r1, r3
 8005dfa:	462b      	mov	r3, r5
 8005dfc:	bfbb      	ittet	lt
 8005dfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005e02:	461d      	movlt	r5, r3
 8005e04:	2300      	movge	r3, #0
 8005e06:	232d      	movlt	r3, #45	; 0x2d
 8005e08:	700b      	strb	r3, [r1, #0]
 8005e0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005e10:	4691      	mov	r9, r2
 8005e12:	f023 0820 	bic.w	r8, r3, #32
 8005e16:	bfbc      	itt	lt
 8005e18:	4622      	movlt	r2, r4
 8005e1a:	4614      	movlt	r4, r2
 8005e1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e20:	d005      	beq.n	8005e2e <__cvt+0x42>
 8005e22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e26:	d100      	bne.n	8005e2a <__cvt+0x3e>
 8005e28:	3601      	adds	r6, #1
 8005e2a:	2102      	movs	r1, #2
 8005e2c:	e000      	b.n	8005e30 <__cvt+0x44>
 8005e2e:	2103      	movs	r1, #3
 8005e30:	ab03      	add	r3, sp, #12
 8005e32:	9301      	str	r3, [sp, #4]
 8005e34:	ab02      	add	r3, sp, #8
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	ec45 4b10 	vmov	d0, r4, r5
 8005e3c:	4653      	mov	r3, sl
 8005e3e:	4632      	mov	r2, r6
 8005e40:	f000 fef2 	bl	8006c28 <_dtoa_r>
 8005e44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e48:	4607      	mov	r7, r0
 8005e4a:	d102      	bne.n	8005e52 <__cvt+0x66>
 8005e4c:	f019 0f01 	tst.w	r9, #1
 8005e50:	d022      	beq.n	8005e98 <__cvt+0xac>
 8005e52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e56:	eb07 0906 	add.w	r9, r7, r6
 8005e5a:	d110      	bne.n	8005e7e <__cvt+0x92>
 8005e5c:	783b      	ldrb	r3, [r7, #0]
 8005e5e:	2b30      	cmp	r3, #48	; 0x30
 8005e60:	d10a      	bne.n	8005e78 <__cvt+0x8c>
 8005e62:	2200      	movs	r2, #0
 8005e64:	2300      	movs	r3, #0
 8005e66:	4620      	mov	r0, r4
 8005e68:	4629      	mov	r1, r5
 8005e6a:	f7fa fe55 	bl	8000b18 <__aeabi_dcmpeq>
 8005e6e:	b918      	cbnz	r0, 8005e78 <__cvt+0x8c>
 8005e70:	f1c6 0601 	rsb	r6, r6, #1
 8005e74:	f8ca 6000 	str.w	r6, [sl]
 8005e78:	f8da 3000 	ldr.w	r3, [sl]
 8005e7c:	4499      	add	r9, r3
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2300      	movs	r3, #0
 8005e82:	4620      	mov	r0, r4
 8005e84:	4629      	mov	r1, r5
 8005e86:	f7fa fe47 	bl	8000b18 <__aeabi_dcmpeq>
 8005e8a:	b108      	cbz	r0, 8005e90 <__cvt+0xa4>
 8005e8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e90:	2230      	movs	r2, #48	; 0x30
 8005e92:	9b03      	ldr	r3, [sp, #12]
 8005e94:	454b      	cmp	r3, r9
 8005e96:	d307      	bcc.n	8005ea8 <__cvt+0xbc>
 8005e98:	9b03      	ldr	r3, [sp, #12]
 8005e9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e9c:	1bdb      	subs	r3, r3, r7
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	6013      	str	r3, [r2, #0]
 8005ea2:	b004      	add	sp, #16
 8005ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ea8:	1c59      	adds	r1, r3, #1
 8005eaa:	9103      	str	r1, [sp, #12]
 8005eac:	701a      	strb	r2, [r3, #0]
 8005eae:	e7f0      	b.n	8005e92 <__cvt+0xa6>

08005eb0 <__exponent>:
 8005eb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2900      	cmp	r1, #0
 8005eb6:	bfb8      	it	lt
 8005eb8:	4249      	neglt	r1, r1
 8005eba:	f803 2b02 	strb.w	r2, [r3], #2
 8005ebe:	bfb4      	ite	lt
 8005ec0:	222d      	movlt	r2, #45	; 0x2d
 8005ec2:	222b      	movge	r2, #43	; 0x2b
 8005ec4:	2909      	cmp	r1, #9
 8005ec6:	7042      	strb	r2, [r0, #1]
 8005ec8:	dd2a      	ble.n	8005f20 <__exponent+0x70>
 8005eca:	f10d 0207 	add.w	r2, sp, #7
 8005ece:	4617      	mov	r7, r2
 8005ed0:	260a      	movs	r6, #10
 8005ed2:	4694      	mov	ip, r2
 8005ed4:	fb91 f5f6 	sdiv	r5, r1, r6
 8005ed8:	fb06 1415 	mls	r4, r6, r5, r1
 8005edc:	3430      	adds	r4, #48	; 0x30
 8005ede:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	2c63      	cmp	r4, #99	; 0x63
 8005ee6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8005eea:	4629      	mov	r1, r5
 8005eec:	dcf1      	bgt.n	8005ed2 <__exponent+0x22>
 8005eee:	3130      	adds	r1, #48	; 0x30
 8005ef0:	f1ac 0402 	sub.w	r4, ip, #2
 8005ef4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005ef8:	1c41      	adds	r1, r0, #1
 8005efa:	4622      	mov	r2, r4
 8005efc:	42ba      	cmp	r2, r7
 8005efe:	d30a      	bcc.n	8005f16 <__exponent+0x66>
 8005f00:	f10d 0209 	add.w	r2, sp, #9
 8005f04:	eba2 020c 	sub.w	r2, r2, ip
 8005f08:	42bc      	cmp	r4, r7
 8005f0a:	bf88      	it	hi
 8005f0c:	2200      	movhi	r2, #0
 8005f0e:	4413      	add	r3, r2
 8005f10:	1a18      	subs	r0, r3, r0
 8005f12:	b003      	add	sp, #12
 8005f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f16:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005f1a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005f1e:	e7ed      	b.n	8005efc <__exponent+0x4c>
 8005f20:	2330      	movs	r3, #48	; 0x30
 8005f22:	3130      	adds	r1, #48	; 0x30
 8005f24:	7083      	strb	r3, [r0, #2]
 8005f26:	70c1      	strb	r1, [r0, #3]
 8005f28:	1d03      	adds	r3, r0, #4
 8005f2a:	e7f1      	b.n	8005f10 <__exponent+0x60>

08005f2c <_printf_float>:
 8005f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f30:	ed2d 8b02 	vpush	{d8}
 8005f34:	b08d      	sub	sp, #52	; 0x34
 8005f36:	460c      	mov	r4, r1
 8005f38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005f3c:	4616      	mov	r6, r2
 8005f3e:	461f      	mov	r7, r3
 8005f40:	4605      	mov	r5, r0
 8005f42:	f000 fda5 	bl	8006a90 <_localeconv_r>
 8005f46:	f8d0 a000 	ldr.w	sl, [r0]
 8005f4a:	4650      	mov	r0, sl
 8005f4c:	f7fa f9b8 	bl	80002c0 <strlen>
 8005f50:	2300      	movs	r3, #0
 8005f52:	930a      	str	r3, [sp, #40]	; 0x28
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	9305      	str	r3, [sp, #20]
 8005f58:	f8d8 3000 	ldr.w	r3, [r8]
 8005f5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005f60:	3307      	adds	r3, #7
 8005f62:	f023 0307 	bic.w	r3, r3, #7
 8005f66:	f103 0208 	add.w	r2, r3, #8
 8005f6a:	f8c8 2000 	str.w	r2, [r8]
 8005f6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f76:	9307      	str	r3, [sp, #28]
 8005f78:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f7c:	ee08 0a10 	vmov	s16, r0
 8005f80:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005f84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f88:	4b9e      	ldr	r3, [pc, #632]	; (8006204 <_printf_float+0x2d8>)
 8005f8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f8e:	f7fa fdf5 	bl	8000b7c <__aeabi_dcmpun>
 8005f92:	bb88      	cbnz	r0, 8005ff8 <_printf_float+0xcc>
 8005f94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f98:	4b9a      	ldr	r3, [pc, #616]	; (8006204 <_printf_float+0x2d8>)
 8005f9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f9e:	f7fa fdcf 	bl	8000b40 <__aeabi_dcmple>
 8005fa2:	bb48      	cbnz	r0, 8005ff8 <_printf_float+0xcc>
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	4640      	mov	r0, r8
 8005faa:	4649      	mov	r1, r9
 8005fac:	f7fa fdbe 	bl	8000b2c <__aeabi_dcmplt>
 8005fb0:	b110      	cbz	r0, 8005fb8 <_printf_float+0x8c>
 8005fb2:	232d      	movs	r3, #45	; 0x2d
 8005fb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fb8:	4a93      	ldr	r2, [pc, #588]	; (8006208 <_printf_float+0x2dc>)
 8005fba:	4b94      	ldr	r3, [pc, #592]	; (800620c <_printf_float+0x2e0>)
 8005fbc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005fc0:	bf94      	ite	ls
 8005fc2:	4690      	movls	r8, r2
 8005fc4:	4698      	movhi	r8, r3
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	6123      	str	r3, [r4, #16]
 8005fca:	9b05      	ldr	r3, [sp, #20]
 8005fcc:	f023 0304 	bic.w	r3, r3, #4
 8005fd0:	6023      	str	r3, [r4, #0]
 8005fd2:	f04f 0900 	mov.w	r9, #0
 8005fd6:	9700      	str	r7, [sp, #0]
 8005fd8:	4633      	mov	r3, r6
 8005fda:	aa0b      	add	r2, sp, #44	; 0x2c
 8005fdc:	4621      	mov	r1, r4
 8005fde:	4628      	mov	r0, r5
 8005fe0:	f000 fa82 	bl	80064e8 <_printf_common>
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	f040 8090 	bne.w	800610a <_printf_float+0x1de>
 8005fea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fee:	b00d      	add	sp, #52	; 0x34
 8005ff0:	ecbd 8b02 	vpop	{d8}
 8005ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	464b      	mov	r3, r9
 8005ffc:	4640      	mov	r0, r8
 8005ffe:	4649      	mov	r1, r9
 8006000:	f7fa fdbc 	bl	8000b7c <__aeabi_dcmpun>
 8006004:	b140      	cbz	r0, 8006018 <_printf_float+0xec>
 8006006:	464b      	mov	r3, r9
 8006008:	2b00      	cmp	r3, #0
 800600a:	bfbc      	itt	lt
 800600c:	232d      	movlt	r3, #45	; 0x2d
 800600e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006012:	4a7f      	ldr	r2, [pc, #508]	; (8006210 <_printf_float+0x2e4>)
 8006014:	4b7f      	ldr	r3, [pc, #508]	; (8006214 <_printf_float+0x2e8>)
 8006016:	e7d1      	b.n	8005fbc <_printf_float+0x90>
 8006018:	6863      	ldr	r3, [r4, #4]
 800601a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800601e:	9206      	str	r2, [sp, #24]
 8006020:	1c5a      	adds	r2, r3, #1
 8006022:	d13f      	bne.n	80060a4 <_printf_float+0x178>
 8006024:	2306      	movs	r3, #6
 8006026:	6063      	str	r3, [r4, #4]
 8006028:	9b05      	ldr	r3, [sp, #20]
 800602a:	6861      	ldr	r1, [r4, #4]
 800602c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006030:	2300      	movs	r3, #0
 8006032:	9303      	str	r3, [sp, #12]
 8006034:	ab0a      	add	r3, sp, #40	; 0x28
 8006036:	e9cd b301 	strd	fp, r3, [sp, #4]
 800603a:	ab09      	add	r3, sp, #36	; 0x24
 800603c:	ec49 8b10 	vmov	d0, r8, r9
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	6022      	str	r2, [r4, #0]
 8006044:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006048:	4628      	mov	r0, r5
 800604a:	f7ff fecf 	bl	8005dec <__cvt>
 800604e:	9b06      	ldr	r3, [sp, #24]
 8006050:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006052:	2b47      	cmp	r3, #71	; 0x47
 8006054:	4680      	mov	r8, r0
 8006056:	d108      	bne.n	800606a <_printf_float+0x13e>
 8006058:	1cc8      	adds	r0, r1, #3
 800605a:	db02      	blt.n	8006062 <_printf_float+0x136>
 800605c:	6863      	ldr	r3, [r4, #4]
 800605e:	4299      	cmp	r1, r3
 8006060:	dd41      	ble.n	80060e6 <_printf_float+0x1ba>
 8006062:	f1ab 0302 	sub.w	r3, fp, #2
 8006066:	fa5f fb83 	uxtb.w	fp, r3
 800606a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800606e:	d820      	bhi.n	80060b2 <_printf_float+0x186>
 8006070:	3901      	subs	r1, #1
 8006072:	465a      	mov	r2, fp
 8006074:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006078:	9109      	str	r1, [sp, #36]	; 0x24
 800607a:	f7ff ff19 	bl	8005eb0 <__exponent>
 800607e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006080:	1813      	adds	r3, r2, r0
 8006082:	2a01      	cmp	r2, #1
 8006084:	4681      	mov	r9, r0
 8006086:	6123      	str	r3, [r4, #16]
 8006088:	dc02      	bgt.n	8006090 <_printf_float+0x164>
 800608a:	6822      	ldr	r2, [r4, #0]
 800608c:	07d2      	lsls	r2, r2, #31
 800608e:	d501      	bpl.n	8006094 <_printf_float+0x168>
 8006090:	3301      	adds	r3, #1
 8006092:	6123      	str	r3, [r4, #16]
 8006094:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006098:	2b00      	cmp	r3, #0
 800609a:	d09c      	beq.n	8005fd6 <_printf_float+0xaa>
 800609c:	232d      	movs	r3, #45	; 0x2d
 800609e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060a2:	e798      	b.n	8005fd6 <_printf_float+0xaa>
 80060a4:	9a06      	ldr	r2, [sp, #24]
 80060a6:	2a47      	cmp	r2, #71	; 0x47
 80060a8:	d1be      	bne.n	8006028 <_printf_float+0xfc>
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1bc      	bne.n	8006028 <_printf_float+0xfc>
 80060ae:	2301      	movs	r3, #1
 80060b0:	e7b9      	b.n	8006026 <_printf_float+0xfa>
 80060b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80060b6:	d118      	bne.n	80060ea <_printf_float+0x1be>
 80060b8:	2900      	cmp	r1, #0
 80060ba:	6863      	ldr	r3, [r4, #4]
 80060bc:	dd0b      	ble.n	80060d6 <_printf_float+0x1aa>
 80060be:	6121      	str	r1, [r4, #16]
 80060c0:	b913      	cbnz	r3, 80060c8 <_printf_float+0x19c>
 80060c2:	6822      	ldr	r2, [r4, #0]
 80060c4:	07d0      	lsls	r0, r2, #31
 80060c6:	d502      	bpl.n	80060ce <_printf_float+0x1a2>
 80060c8:	3301      	adds	r3, #1
 80060ca:	440b      	add	r3, r1
 80060cc:	6123      	str	r3, [r4, #16]
 80060ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80060d0:	f04f 0900 	mov.w	r9, #0
 80060d4:	e7de      	b.n	8006094 <_printf_float+0x168>
 80060d6:	b913      	cbnz	r3, 80060de <_printf_float+0x1b2>
 80060d8:	6822      	ldr	r2, [r4, #0]
 80060da:	07d2      	lsls	r2, r2, #31
 80060dc:	d501      	bpl.n	80060e2 <_printf_float+0x1b6>
 80060de:	3302      	adds	r3, #2
 80060e0:	e7f4      	b.n	80060cc <_printf_float+0x1a0>
 80060e2:	2301      	movs	r3, #1
 80060e4:	e7f2      	b.n	80060cc <_printf_float+0x1a0>
 80060e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80060ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ec:	4299      	cmp	r1, r3
 80060ee:	db05      	blt.n	80060fc <_printf_float+0x1d0>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	6121      	str	r1, [r4, #16]
 80060f4:	07d8      	lsls	r0, r3, #31
 80060f6:	d5ea      	bpl.n	80060ce <_printf_float+0x1a2>
 80060f8:	1c4b      	adds	r3, r1, #1
 80060fa:	e7e7      	b.n	80060cc <_printf_float+0x1a0>
 80060fc:	2900      	cmp	r1, #0
 80060fe:	bfd4      	ite	le
 8006100:	f1c1 0202 	rsble	r2, r1, #2
 8006104:	2201      	movgt	r2, #1
 8006106:	4413      	add	r3, r2
 8006108:	e7e0      	b.n	80060cc <_printf_float+0x1a0>
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	055a      	lsls	r2, r3, #21
 800610e:	d407      	bmi.n	8006120 <_printf_float+0x1f4>
 8006110:	6923      	ldr	r3, [r4, #16]
 8006112:	4642      	mov	r2, r8
 8006114:	4631      	mov	r1, r6
 8006116:	4628      	mov	r0, r5
 8006118:	47b8      	blx	r7
 800611a:	3001      	adds	r0, #1
 800611c:	d12c      	bne.n	8006178 <_printf_float+0x24c>
 800611e:	e764      	b.n	8005fea <_printf_float+0xbe>
 8006120:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006124:	f240 80e0 	bls.w	80062e8 <_printf_float+0x3bc>
 8006128:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800612c:	2200      	movs	r2, #0
 800612e:	2300      	movs	r3, #0
 8006130:	f7fa fcf2 	bl	8000b18 <__aeabi_dcmpeq>
 8006134:	2800      	cmp	r0, #0
 8006136:	d034      	beq.n	80061a2 <_printf_float+0x276>
 8006138:	4a37      	ldr	r2, [pc, #220]	; (8006218 <_printf_float+0x2ec>)
 800613a:	2301      	movs	r3, #1
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	47b8      	blx	r7
 8006142:	3001      	adds	r0, #1
 8006144:	f43f af51 	beq.w	8005fea <_printf_float+0xbe>
 8006148:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800614c:	429a      	cmp	r2, r3
 800614e:	db02      	blt.n	8006156 <_printf_float+0x22a>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	07d8      	lsls	r0, r3, #31
 8006154:	d510      	bpl.n	8006178 <_printf_float+0x24c>
 8006156:	ee18 3a10 	vmov	r3, s16
 800615a:	4652      	mov	r2, sl
 800615c:	4631      	mov	r1, r6
 800615e:	4628      	mov	r0, r5
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	f43f af41 	beq.w	8005fea <_printf_float+0xbe>
 8006168:	f04f 0800 	mov.w	r8, #0
 800616c:	f104 091a 	add.w	r9, r4, #26
 8006170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006172:	3b01      	subs	r3, #1
 8006174:	4543      	cmp	r3, r8
 8006176:	dc09      	bgt.n	800618c <_printf_float+0x260>
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	079b      	lsls	r3, r3, #30
 800617c:	f100 8107 	bmi.w	800638e <_printf_float+0x462>
 8006180:	68e0      	ldr	r0, [r4, #12]
 8006182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006184:	4298      	cmp	r0, r3
 8006186:	bfb8      	it	lt
 8006188:	4618      	movlt	r0, r3
 800618a:	e730      	b.n	8005fee <_printf_float+0xc2>
 800618c:	2301      	movs	r3, #1
 800618e:	464a      	mov	r2, r9
 8006190:	4631      	mov	r1, r6
 8006192:	4628      	mov	r0, r5
 8006194:	47b8      	blx	r7
 8006196:	3001      	adds	r0, #1
 8006198:	f43f af27 	beq.w	8005fea <_printf_float+0xbe>
 800619c:	f108 0801 	add.w	r8, r8, #1
 80061a0:	e7e6      	b.n	8006170 <_printf_float+0x244>
 80061a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	dc39      	bgt.n	800621c <_printf_float+0x2f0>
 80061a8:	4a1b      	ldr	r2, [pc, #108]	; (8006218 <_printf_float+0x2ec>)
 80061aa:	2301      	movs	r3, #1
 80061ac:	4631      	mov	r1, r6
 80061ae:	4628      	mov	r0, r5
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f43f af19 	beq.w	8005fea <_printf_float+0xbe>
 80061b8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80061bc:	4313      	orrs	r3, r2
 80061be:	d102      	bne.n	80061c6 <_printf_float+0x29a>
 80061c0:	6823      	ldr	r3, [r4, #0]
 80061c2:	07d9      	lsls	r1, r3, #31
 80061c4:	d5d8      	bpl.n	8006178 <_printf_float+0x24c>
 80061c6:	ee18 3a10 	vmov	r3, s16
 80061ca:	4652      	mov	r2, sl
 80061cc:	4631      	mov	r1, r6
 80061ce:	4628      	mov	r0, r5
 80061d0:	47b8      	blx	r7
 80061d2:	3001      	adds	r0, #1
 80061d4:	f43f af09 	beq.w	8005fea <_printf_float+0xbe>
 80061d8:	f04f 0900 	mov.w	r9, #0
 80061dc:	f104 0a1a 	add.w	sl, r4, #26
 80061e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e2:	425b      	negs	r3, r3
 80061e4:	454b      	cmp	r3, r9
 80061e6:	dc01      	bgt.n	80061ec <_printf_float+0x2c0>
 80061e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ea:	e792      	b.n	8006112 <_printf_float+0x1e6>
 80061ec:	2301      	movs	r3, #1
 80061ee:	4652      	mov	r2, sl
 80061f0:	4631      	mov	r1, r6
 80061f2:	4628      	mov	r0, r5
 80061f4:	47b8      	blx	r7
 80061f6:	3001      	adds	r0, #1
 80061f8:	f43f aef7 	beq.w	8005fea <_printf_float+0xbe>
 80061fc:	f109 0901 	add.w	r9, r9, #1
 8006200:	e7ee      	b.n	80061e0 <_printf_float+0x2b4>
 8006202:	bf00      	nop
 8006204:	7fefffff 	.word	0x7fefffff
 8006208:	080088f0 	.word	0x080088f0
 800620c:	080088f4 	.word	0x080088f4
 8006210:	080088f8 	.word	0x080088f8
 8006214:	080088fc 	.word	0x080088fc
 8006218:	08008900 	.word	0x08008900
 800621c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800621e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006220:	429a      	cmp	r2, r3
 8006222:	bfa8      	it	ge
 8006224:	461a      	movge	r2, r3
 8006226:	2a00      	cmp	r2, #0
 8006228:	4691      	mov	r9, r2
 800622a:	dc37      	bgt.n	800629c <_printf_float+0x370>
 800622c:	f04f 0b00 	mov.w	fp, #0
 8006230:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006234:	f104 021a 	add.w	r2, r4, #26
 8006238:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800623a:	9305      	str	r3, [sp, #20]
 800623c:	eba3 0309 	sub.w	r3, r3, r9
 8006240:	455b      	cmp	r3, fp
 8006242:	dc33      	bgt.n	80062ac <_printf_float+0x380>
 8006244:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006248:	429a      	cmp	r2, r3
 800624a:	db3b      	blt.n	80062c4 <_printf_float+0x398>
 800624c:	6823      	ldr	r3, [r4, #0]
 800624e:	07da      	lsls	r2, r3, #31
 8006250:	d438      	bmi.n	80062c4 <_printf_float+0x398>
 8006252:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006256:	eba2 0903 	sub.w	r9, r2, r3
 800625a:	9b05      	ldr	r3, [sp, #20]
 800625c:	1ad2      	subs	r2, r2, r3
 800625e:	4591      	cmp	r9, r2
 8006260:	bfa8      	it	ge
 8006262:	4691      	movge	r9, r2
 8006264:	f1b9 0f00 	cmp.w	r9, #0
 8006268:	dc35      	bgt.n	80062d6 <_printf_float+0x3aa>
 800626a:	f04f 0800 	mov.w	r8, #0
 800626e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006272:	f104 0a1a 	add.w	sl, r4, #26
 8006276:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800627a:	1a9b      	subs	r3, r3, r2
 800627c:	eba3 0309 	sub.w	r3, r3, r9
 8006280:	4543      	cmp	r3, r8
 8006282:	f77f af79 	ble.w	8006178 <_printf_float+0x24c>
 8006286:	2301      	movs	r3, #1
 8006288:	4652      	mov	r2, sl
 800628a:	4631      	mov	r1, r6
 800628c:	4628      	mov	r0, r5
 800628e:	47b8      	blx	r7
 8006290:	3001      	adds	r0, #1
 8006292:	f43f aeaa 	beq.w	8005fea <_printf_float+0xbe>
 8006296:	f108 0801 	add.w	r8, r8, #1
 800629a:	e7ec      	b.n	8006276 <_printf_float+0x34a>
 800629c:	4613      	mov	r3, r2
 800629e:	4631      	mov	r1, r6
 80062a0:	4642      	mov	r2, r8
 80062a2:	4628      	mov	r0, r5
 80062a4:	47b8      	blx	r7
 80062a6:	3001      	adds	r0, #1
 80062a8:	d1c0      	bne.n	800622c <_printf_float+0x300>
 80062aa:	e69e      	b.n	8005fea <_printf_float+0xbe>
 80062ac:	2301      	movs	r3, #1
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	9205      	str	r2, [sp, #20]
 80062b4:	47b8      	blx	r7
 80062b6:	3001      	adds	r0, #1
 80062b8:	f43f ae97 	beq.w	8005fea <_printf_float+0xbe>
 80062bc:	9a05      	ldr	r2, [sp, #20]
 80062be:	f10b 0b01 	add.w	fp, fp, #1
 80062c2:	e7b9      	b.n	8006238 <_printf_float+0x30c>
 80062c4:	ee18 3a10 	vmov	r3, s16
 80062c8:	4652      	mov	r2, sl
 80062ca:	4631      	mov	r1, r6
 80062cc:	4628      	mov	r0, r5
 80062ce:	47b8      	blx	r7
 80062d0:	3001      	adds	r0, #1
 80062d2:	d1be      	bne.n	8006252 <_printf_float+0x326>
 80062d4:	e689      	b.n	8005fea <_printf_float+0xbe>
 80062d6:	9a05      	ldr	r2, [sp, #20]
 80062d8:	464b      	mov	r3, r9
 80062da:	4442      	add	r2, r8
 80062dc:	4631      	mov	r1, r6
 80062de:	4628      	mov	r0, r5
 80062e0:	47b8      	blx	r7
 80062e2:	3001      	adds	r0, #1
 80062e4:	d1c1      	bne.n	800626a <_printf_float+0x33e>
 80062e6:	e680      	b.n	8005fea <_printf_float+0xbe>
 80062e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ea:	2a01      	cmp	r2, #1
 80062ec:	dc01      	bgt.n	80062f2 <_printf_float+0x3c6>
 80062ee:	07db      	lsls	r3, r3, #31
 80062f0:	d53a      	bpl.n	8006368 <_printf_float+0x43c>
 80062f2:	2301      	movs	r3, #1
 80062f4:	4642      	mov	r2, r8
 80062f6:	4631      	mov	r1, r6
 80062f8:	4628      	mov	r0, r5
 80062fa:	47b8      	blx	r7
 80062fc:	3001      	adds	r0, #1
 80062fe:	f43f ae74 	beq.w	8005fea <_printf_float+0xbe>
 8006302:	ee18 3a10 	vmov	r3, s16
 8006306:	4652      	mov	r2, sl
 8006308:	4631      	mov	r1, r6
 800630a:	4628      	mov	r0, r5
 800630c:	47b8      	blx	r7
 800630e:	3001      	adds	r0, #1
 8006310:	f43f ae6b 	beq.w	8005fea <_printf_float+0xbe>
 8006314:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006318:	2200      	movs	r2, #0
 800631a:	2300      	movs	r3, #0
 800631c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006320:	f7fa fbfa 	bl	8000b18 <__aeabi_dcmpeq>
 8006324:	b9d8      	cbnz	r0, 800635e <_printf_float+0x432>
 8006326:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800632a:	f108 0201 	add.w	r2, r8, #1
 800632e:	4631      	mov	r1, r6
 8006330:	4628      	mov	r0, r5
 8006332:	47b8      	blx	r7
 8006334:	3001      	adds	r0, #1
 8006336:	d10e      	bne.n	8006356 <_printf_float+0x42a>
 8006338:	e657      	b.n	8005fea <_printf_float+0xbe>
 800633a:	2301      	movs	r3, #1
 800633c:	4652      	mov	r2, sl
 800633e:	4631      	mov	r1, r6
 8006340:	4628      	mov	r0, r5
 8006342:	47b8      	blx	r7
 8006344:	3001      	adds	r0, #1
 8006346:	f43f ae50 	beq.w	8005fea <_printf_float+0xbe>
 800634a:	f108 0801 	add.w	r8, r8, #1
 800634e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006350:	3b01      	subs	r3, #1
 8006352:	4543      	cmp	r3, r8
 8006354:	dcf1      	bgt.n	800633a <_printf_float+0x40e>
 8006356:	464b      	mov	r3, r9
 8006358:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800635c:	e6da      	b.n	8006114 <_printf_float+0x1e8>
 800635e:	f04f 0800 	mov.w	r8, #0
 8006362:	f104 0a1a 	add.w	sl, r4, #26
 8006366:	e7f2      	b.n	800634e <_printf_float+0x422>
 8006368:	2301      	movs	r3, #1
 800636a:	4642      	mov	r2, r8
 800636c:	e7df      	b.n	800632e <_printf_float+0x402>
 800636e:	2301      	movs	r3, #1
 8006370:	464a      	mov	r2, r9
 8006372:	4631      	mov	r1, r6
 8006374:	4628      	mov	r0, r5
 8006376:	47b8      	blx	r7
 8006378:	3001      	adds	r0, #1
 800637a:	f43f ae36 	beq.w	8005fea <_printf_float+0xbe>
 800637e:	f108 0801 	add.w	r8, r8, #1
 8006382:	68e3      	ldr	r3, [r4, #12]
 8006384:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006386:	1a5b      	subs	r3, r3, r1
 8006388:	4543      	cmp	r3, r8
 800638a:	dcf0      	bgt.n	800636e <_printf_float+0x442>
 800638c:	e6f8      	b.n	8006180 <_printf_float+0x254>
 800638e:	f04f 0800 	mov.w	r8, #0
 8006392:	f104 0919 	add.w	r9, r4, #25
 8006396:	e7f4      	b.n	8006382 <_printf_float+0x456>

08006398 <malloc>:
 8006398:	4b02      	ldr	r3, [pc, #8]	; (80063a4 <malloc+0xc>)
 800639a:	4601      	mov	r1, r0
 800639c:	6818      	ldr	r0, [r3, #0]
 800639e:	f000 b823 	b.w	80063e8 <_malloc_r>
 80063a2:	bf00      	nop
 80063a4:	200000dc 	.word	0x200000dc

080063a8 <sbrk_aligned>:
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	4e0e      	ldr	r6, [pc, #56]	; (80063e4 <sbrk_aligned+0x3c>)
 80063ac:	460c      	mov	r4, r1
 80063ae:	6831      	ldr	r1, [r6, #0]
 80063b0:	4605      	mov	r5, r0
 80063b2:	b911      	cbnz	r1, 80063ba <sbrk_aligned+0x12>
 80063b4:	f000 fb70 	bl	8006a98 <_sbrk_r>
 80063b8:	6030      	str	r0, [r6, #0]
 80063ba:	4621      	mov	r1, r4
 80063bc:	4628      	mov	r0, r5
 80063be:	f000 fb6b 	bl	8006a98 <_sbrk_r>
 80063c2:	1c43      	adds	r3, r0, #1
 80063c4:	d00a      	beq.n	80063dc <sbrk_aligned+0x34>
 80063c6:	1cc4      	adds	r4, r0, #3
 80063c8:	f024 0403 	bic.w	r4, r4, #3
 80063cc:	42a0      	cmp	r0, r4
 80063ce:	d007      	beq.n	80063e0 <sbrk_aligned+0x38>
 80063d0:	1a21      	subs	r1, r4, r0
 80063d2:	4628      	mov	r0, r5
 80063d4:	f000 fb60 	bl	8006a98 <_sbrk_r>
 80063d8:	3001      	adds	r0, #1
 80063da:	d101      	bne.n	80063e0 <sbrk_aligned+0x38>
 80063dc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80063e0:	4620      	mov	r0, r4
 80063e2:	bd70      	pop	{r4, r5, r6, pc}
 80063e4:	20000558 	.word	0x20000558

080063e8 <_malloc_r>:
 80063e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063ec:	1ccd      	adds	r5, r1, #3
 80063ee:	f025 0503 	bic.w	r5, r5, #3
 80063f2:	3508      	adds	r5, #8
 80063f4:	2d0c      	cmp	r5, #12
 80063f6:	bf38      	it	cc
 80063f8:	250c      	movcc	r5, #12
 80063fa:	2d00      	cmp	r5, #0
 80063fc:	4607      	mov	r7, r0
 80063fe:	db01      	blt.n	8006404 <_malloc_r+0x1c>
 8006400:	42a9      	cmp	r1, r5
 8006402:	d905      	bls.n	8006410 <_malloc_r+0x28>
 8006404:	230c      	movs	r3, #12
 8006406:	603b      	str	r3, [r7, #0]
 8006408:	2600      	movs	r6, #0
 800640a:	4630      	mov	r0, r6
 800640c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006410:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80064e4 <_malloc_r+0xfc>
 8006414:	f000 f9f8 	bl	8006808 <__malloc_lock>
 8006418:	f8d8 3000 	ldr.w	r3, [r8]
 800641c:	461c      	mov	r4, r3
 800641e:	bb5c      	cbnz	r4, 8006478 <_malloc_r+0x90>
 8006420:	4629      	mov	r1, r5
 8006422:	4638      	mov	r0, r7
 8006424:	f7ff ffc0 	bl	80063a8 <sbrk_aligned>
 8006428:	1c43      	adds	r3, r0, #1
 800642a:	4604      	mov	r4, r0
 800642c:	d155      	bne.n	80064da <_malloc_r+0xf2>
 800642e:	f8d8 4000 	ldr.w	r4, [r8]
 8006432:	4626      	mov	r6, r4
 8006434:	2e00      	cmp	r6, #0
 8006436:	d145      	bne.n	80064c4 <_malloc_r+0xdc>
 8006438:	2c00      	cmp	r4, #0
 800643a:	d048      	beq.n	80064ce <_malloc_r+0xe6>
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	4631      	mov	r1, r6
 8006440:	4638      	mov	r0, r7
 8006442:	eb04 0903 	add.w	r9, r4, r3
 8006446:	f000 fb27 	bl	8006a98 <_sbrk_r>
 800644a:	4581      	cmp	r9, r0
 800644c:	d13f      	bne.n	80064ce <_malloc_r+0xe6>
 800644e:	6821      	ldr	r1, [r4, #0]
 8006450:	1a6d      	subs	r5, r5, r1
 8006452:	4629      	mov	r1, r5
 8006454:	4638      	mov	r0, r7
 8006456:	f7ff ffa7 	bl	80063a8 <sbrk_aligned>
 800645a:	3001      	adds	r0, #1
 800645c:	d037      	beq.n	80064ce <_malloc_r+0xe6>
 800645e:	6823      	ldr	r3, [r4, #0]
 8006460:	442b      	add	r3, r5
 8006462:	6023      	str	r3, [r4, #0]
 8006464:	f8d8 3000 	ldr.w	r3, [r8]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d038      	beq.n	80064de <_malloc_r+0xf6>
 800646c:	685a      	ldr	r2, [r3, #4]
 800646e:	42a2      	cmp	r2, r4
 8006470:	d12b      	bne.n	80064ca <_malloc_r+0xe2>
 8006472:	2200      	movs	r2, #0
 8006474:	605a      	str	r2, [r3, #4]
 8006476:	e00f      	b.n	8006498 <_malloc_r+0xb0>
 8006478:	6822      	ldr	r2, [r4, #0]
 800647a:	1b52      	subs	r2, r2, r5
 800647c:	d41f      	bmi.n	80064be <_malloc_r+0xd6>
 800647e:	2a0b      	cmp	r2, #11
 8006480:	d917      	bls.n	80064b2 <_malloc_r+0xca>
 8006482:	1961      	adds	r1, r4, r5
 8006484:	42a3      	cmp	r3, r4
 8006486:	6025      	str	r5, [r4, #0]
 8006488:	bf18      	it	ne
 800648a:	6059      	strne	r1, [r3, #4]
 800648c:	6863      	ldr	r3, [r4, #4]
 800648e:	bf08      	it	eq
 8006490:	f8c8 1000 	streq.w	r1, [r8]
 8006494:	5162      	str	r2, [r4, r5]
 8006496:	604b      	str	r3, [r1, #4]
 8006498:	4638      	mov	r0, r7
 800649a:	f104 060b 	add.w	r6, r4, #11
 800649e:	f000 f9b9 	bl	8006814 <__malloc_unlock>
 80064a2:	f026 0607 	bic.w	r6, r6, #7
 80064a6:	1d23      	adds	r3, r4, #4
 80064a8:	1af2      	subs	r2, r6, r3
 80064aa:	d0ae      	beq.n	800640a <_malloc_r+0x22>
 80064ac:	1b9b      	subs	r3, r3, r6
 80064ae:	50a3      	str	r3, [r4, r2]
 80064b0:	e7ab      	b.n	800640a <_malloc_r+0x22>
 80064b2:	42a3      	cmp	r3, r4
 80064b4:	6862      	ldr	r2, [r4, #4]
 80064b6:	d1dd      	bne.n	8006474 <_malloc_r+0x8c>
 80064b8:	f8c8 2000 	str.w	r2, [r8]
 80064bc:	e7ec      	b.n	8006498 <_malloc_r+0xb0>
 80064be:	4623      	mov	r3, r4
 80064c0:	6864      	ldr	r4, [r4, #4]
 80064c2:	e7ac      	b.n	800641e <_malloc_r+0x36>
 80064c4:	4634      	mov	r4, r6
 80064c6:	6876      	ldr	r6, [r6, #4]
 80064c8:	e7b4      	b.n	8006434 <_malloc_r+0x4c>
 80064ca:	4613      	mov	r3, r2
 80064cc:	e7cc      	b.n	8006468 <_malloc_r+0x80>
 80064ce:	230c      	movs	r3, #12
 80064d0:	603b      	str	r3, [r7, #0]
 80064d2:	4638      	mov	r0, r7
 80064d4:	f000 f99e 	bl	8006814 <__malloc_unlock>
 80064d8:	e797      	b.n	800640a <_malloc_r+0x22>
 80064da:	6025      	str	r5, [r4, #0]
 80064dc:	e7dc      	b.n	8006498 <_malloc_r+0xb0>
 80064de:	605b      	str	r3, [r3, #4]
 80064e0:	deff      	udf	#255	; 0xff
 80064e2:	bf00      	nop
 80064e4:	20000554 	.word	0x20000554

080064e8 <_printf_common>:
 80064e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064ec:	4616      	mov	r6, r2
 80064ee:	4699      	mov	r9, r3
 80064f0:	688a      	ldr	r2, [r1, #8]
 80064f2:	690b      	ldr	r3, [r1, #16]
 80064f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064f8:	4293      	cmp	r3, r2
 80064fa:	bfb8      	it	lt
 80064fc:	4613      	movlt	r3, r2
 80064fe:	6033      	str	r3, [r6, #0]
 8006500:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006504:	4607      	mov	r7, r0
 8006506:	460c      	mov	r4, r1
 8006508:	b10a      	cbz	r2, 800650e <_printf_common+0x26>
 800650a:	3301      	adds	r3, #1
 800650c:	6033      	str	r3, [r6, #0]
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	0699      	lsls	r1, r3, #26
 8006512:	bf42      	ittt	mi
 8006514:	6833      	ldrmi	r3, [r6, #0]
 8006516:	3302      	addmi	r3, #2
 8006518:	6033      	strmi	r3, [r6, #0]
 800651a:	6825      	ldr	r5, [r4, #0]
 800651c:	f015 0506 	ands.w	r5, r5, #6
 8006520:	d106      	bne.n	8006530 <_printf_common+0x48>
 8006522:	f104 0a19 	add.w	sl, r4, #25
 8006526:	68e3      	ldr	r3, [r4, #12]
 8006528:	6832      	ldr	r2, [r6, #0]
 800652a:	1a9b      	subs	r3, r3, r2
 800652c:	42ab      	cmp	r3, r5
 800652e:	dc26      	bgt.n	800657e <_printf_common+0x96>
 8006530:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006534:	1e13      	subs	r3, r2, #0
 8006536:	6822      	ldr	r2, [r4, #0]
 8006538:	bf18      	it	ne
 800653a:	2301      	movne	r3, #1
 800653c:	0692      	lsls	r2, r2, #26
 800653e:	d42b      	bmi.n	8006598 <_printf_common+0xb0>
 8006540:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006544:	4649      	mov	r1, r9
 8006546:	4638      	mov	r0, r7
 8006548:	47c0      	blx	r8
 800654a:	3001      	adds	r0, #1
 800654c:	d01e      	beq.n	800658c <_printf_common+0xa4>
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	6922      	ldr	r2, [r4, #16]
 8006552:	f003 0306 	and.w	r3, r3, #6
 8006556:	2b04      	cmp	r3, #4
 8006558:	bf02      	ittt	eq
 800655a:	68e5      	ldreq	r5, [r4, #12]
 800655c:	6833      	ldreq	r3, [r6, #0]
 800655e:	1aed      	subeq	r5, r5, r3
 8006560:	68a3      	ldr	r3, [r4, #8]
 8006562:	bf0c      	ite	eq
 8006564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006568:	2500      	movne	r5, #0
 800656a:	4293      	cmp	r3, r2
 800656c:	bfc4      	itt	gt
 800656e:	1a9b      	subgt	r3, r3, r2
 8006570:	18ed      	addgt	r5, r5, r3
 8006572:	2600      	movs	r6, #0
 8006574:	341a      	adds	r4, #26
 8006576:	42b5      	cmp	r5, r6
 8006578:	d11a      	bne.n	80065b0 <_printf_common+0xc8>
 800657a:	2000      	movs	r0, #0
 800657c:	e008      	b.n	8006590 <_printf_common+0xa8>
 800657e:	2301      	movs	r3, #1
 8006580:	4652      	mov	r2, sl
 8006582:	4649      	mov	r1, r9
 8006584:	4638      	mov	r0, r7
 8006586:	47c0      	blx	r8
 8006588:	3001      	adds	r0, #1
 800658a:	d103      	bne.n	8006594 <_printf_common+0xac>
 800658c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006594:	3501      	adds	r5, #1
 8006596:	e7c6      	b.n	8006526 <_printf_common+0x3e>
 8006598:	18e1      	adds	r1, r4, r3
 800659a:	1c5a      	adds	r2, r3, #1
 800659c:	2030      	movs	r0, #48	; 0x30
 800659e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065a2:	4422      	add	r2, r4
 80065a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065ac:	3302      	adds	r3, #2
 80065ae:	e7c7      	b.n	8006540 <_printf_common+0x58>
 80065b0:	2301      	movs	r3, #1
 80065b2:	4622      	mov	r2, r4
 80065b4:	4649      	mov	r1, r9
 80065b6:	4638      	mov	r0, r7
 80065b8:	47c0      	blx	r8
 80065ba:	3001      	adds	r0, #1
 80065bc:	d0e6      	beq.n	800658c <_printf_common+0xa4>
 80065be:	3601      	adds	r6, #1
 80065c0:	e7d9      	b.n	8006576 <_printf_common+0x8e>
	...

080065c4 <_printf_i>:
 80065c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065c8:	7e0f      	ldrb	r7, [r1, #24]
 80065ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065cc:	2f78      	cmp	r7, #120	; 0x78
 80065ce:	4691      	mov	r9, r2
 80065d0:	4680      	mov	r8, r0
 80065d2:	460c      	mov	r4, r1
 80065d4:	469a      	mov	sl, r3
 80065d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065da:	d807      	bhi.n	80065ec <_printf_i+0x28>
 80065dc:	2f62      	cmp	r7, #98	; 0x62
 80065de:	d80a      	bhi.n	80065f6 <_printf_i+0x32>
 80065e0:	2f00      	cmp	r7, #0
 80065e2:	f000 80d4 	beq.w	800678e <_printf_i+0x1ca>
 80065e6:	2f58      	cmp	r7, #88	; 0x58
 80065e8:	f000 80c0 	beq.w	800676c <_printf_i+0x1a8>
 80065ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065f4:	e03a      	b.n	800666c <_printf_i+0xa8>
 80065f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065fa:	2b15      	cmp	r3, #21
 80065fc:	d8f6      	bhi.n	80065ec <_printf_i+0x28>
 80065fe:	a101      	add	r1, pc, #4	; (adr r1, 8006604 <_printf_i+0x40>)
 8006600:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006604:	0800665d 	.word	0x0800665d
 8006608:	08006671 	.word	0x08006671
 800660c:	080065ed 	.word	0x080065ed
 8006610:	080065ed 	.word	0x080065ed
 8006614:	080065ed 	.word	0x080065ed
 8006618:	080065ed 	.word	0x080065ed
 800661c:	08006671 	.word	0x08006671
 8006620:	080065ed 	.word	0x080065ed
 8006624:	080065ed 	.word	0x080065ed
 8006628:	080065ed 	.word	0x080065ed
 800662c:	080065ed 	.word	0x080065ed
 8006630:	08006775 	.word	0x08006775
 8006634:	0800669d 	.word	0x0800669d
 8006638:	0800672f 	.word	0x0800672f
 800663c:	080065ed 	.word	0x080065ed
 8006640:	080065ed 	.word	0x080065ed
 8006644:	08006797 	.word	0x08006797
 8006648:	080065ed 	.word	0x080065ed
 800664c:	0800669d 	.word	0x0800669d
 8006650:	080065ed 	.word	0x080065ed
 8006654:	080065ed 	.word	0x080065ed
 8006658:	08006737 	.word	0x08006737
 800665c:	682b      	ldr	r3, [r5, #0]
 800665e:	1d1a      	adds	r2, r3, #4
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	602a      	str	r2, [r5, #0]
 8006664:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006668:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800666c:	2301      	movs	r3, #1
 800666e:	e09f      	b.n	80067b0 <_printf_i+0x1ec>
 8006670:	6820      	ldr	r0, [r4, #0]
 8006672:	682b      	ldr	r3, [r5, #0]
 8006674:	0607      	lsls	r7, r0, #24
 8006676:	f103 0104 	add.w	r1, r3, #4
 800667a:	6029      	str	r1, [r5, #0]
 800667c:	d501      	bpl.n	8006682 <_printf_i+0xbe>
 800667e:	681e      	ldr	r6, [r3, #0]
 8006680:	e003      	b.n	800668a <_printf_i+0xc6>
 8006682:	0646      	lsls	r6, r0, #25
 8006684:	d5fb      	bpl.n	800667e <_printf_i+0xba>
 8006686:	f9b3 6000 	ldrsh.w	r6, [r3]
 800668a:	2e00      	cmp	r6, #0
 800668c:	da03      	bge.n	8006696 <_printf_i+0xd2>
 800668e:	232d      	movs	r3, #45	; 0x2d
 8006690:	4276      	negs	r6, r6
 8006692:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006696:	485a      	ldr	r0, [pc, #360]	; (8006800 <_printf_i+0x23c>)
 8006698:	230a      	movs	r3, #10
 800669a:	e012      	b.n	80066c2 <_printf_i+0xfe>
 800669c:	682b      	ldr	r3, [r5, #0]
 800669e:	6820      	ldr	r0, [r4, #0]
 80066a0:	1d19      	adds	r1, r3, #4
 80066a2:	6029      	str	r1, [r5, #0]
 80066a4:	0605      	lsls	r5, r0, #24
 80066a6:	d501      	bpl.n	80066ac <_printf_i+0xe8>
 80066a8:	681e      	ldr	r6, [r3, #0]
 80066aa:	e002      	b.n	80066b2 <_printf_i+0xee>
 80066ac:	0641      	lsls	r1, r0, #25
 80066ae:	d5fb      	bpl.n	80066a8 <_printf_i+0xe4>
 80066b0:	881e      	ldrh	r6, [r3, #0]
 80066b2:	4853      	ldr	r0, [pc, #332]	; (8006800 <_printf_i+0x23c>)
 80066b4:	2f6f      	cmp	r7, #111	; 0x6f
 80066b6:	bf0c      	ite	eq
 80066b8:	2308      	moveq	r3, #8
 80066ba:	230a      	movne	r3, #10
 80066bc:	2100      	movs	r1, #0
 80066be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066c2:	6865      	ldr	r5, [r4, #4]
 80066c4:	60a5      	str	r5, [r4, #8]
 80066c6:	2d00      	cmp	r5, #0
 80066c8:	bfa2      	ittt	ge
 80066ca:	6821      	ldrge	r1, [r4, #0]
 80066cc:	f021 0104 	bicge.w	r1, r1, #4
 80066d0:	6021      	strge	r1, [r4, #0]
 80066d2:	b90e      	cbnz	r6, 80066d8 <_printf_i+0x114>
 80066d4:	2d00      	cmp	r5, #0
 80066d6:	d04b      	beq.n	8006770 <_printf_i+0x1ac>
 80066d8:	4615      	mov	r5, r2
 80066da:	fbb6 f1f3 	udiv	r1, r6, r3
 80066de:	fb03 6711 	mls	r7, r3, r1, r6
 80066e2:	5dc7      	ldrb	r7, [r0, r7]
 80066e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066e8:	4637      	mov	r7, r6
 80066ea:	42bb      	cmp	r3, r7
 80066ec:	460e      	mov	r6, r1
 80066ee:	d9f4      	bls.n	80066da <_printf_i+0x116>
 80066f0:	2b08      	cmp	r3, #8
 80066f2:	d10b      	bne.n	800670c <_printf_i+0x148>
 80066f4:	6823      	ldr	r3, [r4, #0]
 80066f6:	07de      	lsls	r6, r3, #31
 80066f8:	d508      	bpl.n	800670c <_printf_i+0x148>
 80066fa:	6923      	ldr	r3, [r4, #16]
 80066fc:	6861      	ldr	r1, [r4, #4]
 80066fe:	4299      	cmp	r1, r3
 8006700:	bfde      	ittt	le
 8006702:	2330      	movle	r3, #48	; 0x30
 8006704:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006708:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800670c:	1b52      	subs	r2, r2, r5
 800670e:	6122      	str	r2, [r4, #16]
 8006710:	f8cd a000 	str.w	sl, [sp]
 8006714:	464b      	mov	r3, r9
 8006716:	aa03      	add	r2, sp, #12
 8006718:	4621      	mov	r1, r4
 800671a:	4640      	mov	r0, r8
 800671c:	f7ff fee4 	bl	80064e8 <_printf_common>
 8006720:	3001      	adds	r0, #1
 8006722:	d14a      	bne.n	80067ba <_printf_i+0x1f6>
 8006724:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006728:	b004      	add	sp, #16
 800672a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800672e:	6823      	ldr	r3, [r4, #0]
 8006730:	f043 0320 	orr.w	r3, r3, #32
 8006734:	6023      	str	r3, [r4, #0]
 8006736:	4833      	ldr	r0, [pc, #204]	; (8006804 <_printf_i+0x240>)
 8006738:	2778      	movs	r7, #120	; 0x78
 800673a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800673e:	6823      	ldr	r3, [r4, #0]
 8006740:	6829      	ldr	r1, [r5, #0]
 8006742:	061f      	lsls	r7, r3, #24
 8006744:	f851 6b04 	ldr.w	r6, [r1], #4
 8006748:	d402      	bmi.n	8006750 <_printf_i+0x18c>
 800674a:	065f      	lsls	r7, r3, #25
 800674c:	bf48      	it	mi
 800674e:	b2b6      	uxthmi	r6, r6
 8006750:	07df      	lsls	r7, r3, #31
 8006752:	bf48      	it	mi
 8006754:	f043 0320 	orrmi.w	r3, r3, #32
 8006758:	6029      	str	r1, [r5, #0]
 800675a:	bf48      	it	mi
 800675c:	6023      	strmi	r3, [r4, #0]
 800675e:	b91e      	cbnz	r6, 8006768 <_printf_i+0x1a4>
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	f023 0320 	bic.w	r3, r3, #32
 8006766:	6023      	str	r3, [r4, #0]
 8006768:	2310      	movs	r3, #16
 800676a:	e7a7      	b.n	80066bc <_printf_i+0xf8>
 800676c:	4824      	ldr	r0, [pc, #144]	; (8006800 <_printf_i+0x23c>)
 800676e:	e7e4      	b.n	800673a <_printf_i+0x176>
 8006770:	4615      	mov	r5, r2
 8006772:	e7bd      	b.n	80066f0 <_printf_i+0x12c>
 8006774:	682b      	ldr	r3, [r5, #0]
 8006776:	6826      	ldr	r6, [r4, #0]
 8006778:	6961      	ldr	r1, [r4, #20]
 800677a:	1d18      	adds	r0, r3, #4
 800677c:	6028      	str	r0, [r5, #0]
 800677e:	0635      	lsls	r5, r6, #24
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	d501      	bpl.n	8006788 <_printf_i+0x1c4>
 8006784:	6019      	str	r1, [r3, #0]
 8006786:	e002      	b.n	800678e <_printf_i+0x1ca>
 8006788:	0670      	lsls	r0, r6, #25
 800678a:	d5fb      	bpl.n	8006784 <_printf_i+0x1c0>
 800678c:	8019      	strh	r1, [r3, #0]
 800678e:	2300      	movs	r3, #0
 8006790:	6123      	str	r3, [r4, #16]
 8006792:	4615      	mov	r5, r2
 8006794:	e7bc      	b.n	8006710 <_printf_i+0x14c>
 8006796:	682b      	ldr	r3, [r5, #0]
 8006798:	1d1a      	adds	r2, r3, #4
 800679a:	602a      	str	r2, [r5, #0]
 800679c:	681d      	ldr	r5, [r3, #0]
 800679e:	6862      	ldr	r2, [r4, #4]
 80067a0:	2100      	movs	r1, #0
 80067a2:	4628      	mov	r0, r5
 80067a4:	f7f9 fd3c 	bl	8000220 <memchr>
 80067a8:	b108      	cbz	r0, 80067ae <_printf_i+0x1ea>
 80067aa:	1b40      	subs	r0, r0, r5
 80067ac:	6060      	str	r0, [r4, #4]
 80067ae:	6863      	ldr	r3, [r4, #4]
 80067b0:	6123      	str	r3, [r4, #16]
 80067b2:	2300      	movs	r3, #0
 80067b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067b8:	e7aa      	b.n	8006710 <_printf_i+0x14c>
 80067ba:	6923      	ldr	r3, [r4, #16]
 80067bc:	462a      	mov	r2, r5
 80067be:	4649      	mov	r1, r9
 80067c0:	4640      	mov	r0, r8
 80067c2:	47d0      	blx	sl
 80067c4:	3001      	adds	r0, #1
 80067c6:	d0ad      	beq.n	8006724 <_printf_i+0x160>
 80067c8:	6823      	ldr	r3, [r4, #0]
 80067ca:	079b      	lsls	r3, r3, #30
 80067cc:	d413      	bmi.n	80067f6 <_printf_i+0x232>
 80067ce:	68e0      	ldr	r0, [r4, #12]
 80067d0:	9b03      	ldr	r3, [sp, #12]
 80067d2:	4298      	cmp	r0, r3
 80067d4:	bfb8      	it	lt
 80067d6:	4618      	movlt	r0, r3
 80067d8:	e7a6      	b.n	8006728 <_printf_i+0x164>
 80067da:	2301      	movs	r3, #1
 80067dc:	4632      	mov	r2, r6
 80067de:	4649      	mov	r1, r9
 80067e0:	4640      	mov	r0, r8
 80067e2:	47d0      	blx	sl
 80067e4:	3001      	adds	r0, #1
 80067e6:	d09d      	beq.n	8006724 <_printf_i+0x160>
 80067e8:	3501      	adds	r5, #1
 80067ea:	68e3      	ldr	r3, [r4, #12]
 80067ec:	9903      	ldr	r1, [sp, #12]
 80067ee:	1a5b      	subs	r3, r3, r1
 80067f0:	42ab      	cmp	r3, r5
 80067f2:	dcf2      	bgt.n	80067da <_printf_i+0x216>
 80067f4:	e7eb      	b.n	80067ce <_printf_i+0x20a>
 80067f6:	2500      	movs	r5, #0
 80067f8:	f104 0619 	add.w	r6, r4, #25
 80067fc:	e7f5      	b.n	80067ea <_printf_i+0x226>
 80067fe:	bf00      	nop
 8006800:	08008902 	.word	0x08008902
 8006804:	08008913 	.word	0x08008913

08006808 <__malloc_lock>:
 8006808:	4801      	ldr	r0, [pc, #4]	; (8006810 <__malloc_lock+0x8>)
 800680a:	f000 b980 	b.w	8006b0e <__retarget_lock_acquire_recursive>
 800680e:	bf00      	nop
 8006810:	20000698 	.word	0x20000698

08006814 <__malloc_unlock>:
 8006814:	4801      	ldr	r0, [pc, #4]	; (800681c <__malloc_unlock+0x8>)
 8006816:	f000 b97b 	b.w	8006b10 <__retarget_lock_release_recursive>
 800681a:	bf00      	nop
 800681c:	20000698 	.word	0x20000698

08006820 <std>:
 8006820:	2300      	movs	r3, #0
 8006822:	b510      	push	{r4, lr}
 8006824:	4604      	mov	r4, r0
 8006826:	e9c0 3300 	strd	r3, r3, [r0]
 800682a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800682e:	6083      	str	r3, [r0, #8]
 8006830:	8181      	strh	r1, [r0, #12]
 8006832:	6643      	str	r3, [r0, #100]	; 0x64
 8006834:	81c2      	strh	r2, [r0, #14]
 8006836:	6183      	str	r3, [r0, #24]
 8006838:	4619      	mov	r1, r3
 800683a:	2208      	movs	r2, #8
 800683c:	305c      	adds	r0, #92	; 0x5c
 800683e:	f000 f91f 	bl	8006a80 <memset>
 8006842:	4b0d      	ldr	r3, [pc, #52]	; (8006878 <std+0x58>)
 8006844:	6263      	str	r3, [r4, #36]	; 0x24
 8006846:	4b0d      	ldr	r3, [pc, #52]	; (800687c <std+0x5c>)
 8006848:	62a3      	str	r3, [r4, #40]	; 0x28
 800684a:	4b0d      	ldr	r3, [pc, #52]	; (8006880 <std+0x60>)
 800684c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800684e:	4b0d      	ldr	r3, [pc, #52]	; (8006884 <std+0x64>)
 8006850:	6323      	str	r3, [r4, #48]	; 0x30
 8006852:	4b0d      	ldr	r3, [pc, #52]	; (8006888 <std+0x68>)
 8006854:	6224      	str	r4, [r4, #32]
 8006856:	429c      	cmp	r4, r3
 8006858:	d006      	beq.n	8006868 <std+0x48>
 800685a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800685e:	4294      	cmp	r4, r2
 8006860:	d002      	beq.n	8006868 <std+0x48>
 8006862:	33d0      	adds	r3, #208	; 0xd0
 8006864:	429c      	cmp	r4, r3
 8006866:	d105      	bne.n	8006874 <std+0x54>
 8006868:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800686c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006870:	f000 b94c 	b.w	8006b0c <__retarget_lock_init_recursive>
 8006874:	bd10      	pop	{r4, pc}
 8006876:	bf00      	nop
 8006878:	08008381 	.word	0x08008381
 800687c:	080083a3 	.word	0x080083a3
 8006880:	080083db 	.word	0x080083db
 8006884:	080083ff 	.word	0x080083ff
 8006888:	2000055c 	.word	0x2000055c

0800688c <stdio_exit_handler>:
 800688c:	4a02      	ldr	r2, [pc, #8]	; (8006898 <stdio_exit_handler+0xc>)
 800688e:	4903      	ldr	r1, [pc, #12]	; (800689c <stdio_exit_handler+0x10>)
 8006890:	4803      	ldr	r0, [pc, #12]	; (80068a0 <stdio_exit_handler+0x14>)
 8006892:	f000 b869 	b.w	8006968 <_fwalk_sglue>
 8006896:	bf00      	nop
 8006898:	20000084 	.word	0x20000084
 800689c:	08007c39 	.word	0x08007c39
 80068a0:	20000090 	.word	0x20000090

080068a4 <cleanup_stdio>:
 80068a4:	6841      	ldr	r1, [r0, #4]
 80068a6:	4b0c      	ldr	r3, [pc, #48]	; (80068d8 <cleanup_stdio+0x34>)
 80068a8:	4299      	cmp	r1, r3
 80068aa:	b510      	push	{r4, lr}
 80068ac:	4604      	mov	r4, r0
 80068ae:	d001      	beq.n	80068b4 <cleanup_stdio+0x10>
 80068b0:	f001 f9c2 	bl	8007c38 <_fflush_r>
 80068b4:	68a1      	ldr	r1, [r4, #8]
 80068b6:	4b09      	ldr	r3, [pc, #36]	; (80068dc <cleanup_stdio+0x38>)
 80068b8:	4299      	cmp	r1, r3
 80068ba:	d002      	beq.n	80068c2 <cleanup_stdio+0x1e>
 80068bc:	4620      	mov	r0, r4
 80068be:	f001 f9bb 	bl	8007c38 <_fflush_r>
 80068c2:	68e1      	ldr	r1, [r4, #12]
 80068c4:	4b06      	ldr	r3, [pc, #24]	; (80068e0 <cleanup_stdio+0x3c>)
 80068c6:	4299      	cmp	r1, r3
 80068c8:	d004      	beq.n	80068d4 <cleanup_stdio+0x30>
 80068ca:	4620      	mov	r0, r4
 80068cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068d0:	f001 b9b2 	b.w	8007c38 <_fflush_r>
 80068d4:	bd10      	pop	{r4, pc}
 80068d6:	bf00      	nop
 80068d8:	2000055c 	.word	0x2000055c
 80068dc:	200005c4 	.word	0x200005c4
 80068e0:	2000062c 	.word	0x2000062c

080068e4 <global_stdio_init.part.0>:
 80068e4:	b510      	push	{r4, lr}
 80068e6:	4b0b      	ldr	r3, [pc, #44]	; (8006914 <global_stdio_init.part.0+0x30>)
 80068e8:	4c0b      	ldr	r4, [pc, #44]	; (8006918 <global_stdio_init.part.0+0x34>)
 80068ea:	4a0c      	ldr	r2, [pc, #48]	; (800691c <global_stdio_init.part.0+0x38>)
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	4620      	mov	r0, r4
 80068f0:	2200      	movs	r2, #0
 80068f2:	2104      	movs	r1, #4
 80068f4:	f7ff ff94 	bl	8006820 <std>
 80068f8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80068fc:	2201      	movs	r2, #1
 80068fe:	2109      	movs	r1, #9
 8006900:	f7ff ff8e 	bl	8006820 <std>
 8006904:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006908:	2202      	movs	r2, #2
 800690a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800690e:	2112      	movs	r1, #18
 8006910:	f7ff bf86 	b.w	8006820 <std>
 8006914:	20000694 	.word	0x20000694
 8006918:	2000055c 	.word	0x2000055c
 800691c:	0800688d 	.word	0x0800688d

08006920 <__sfp_lock_acquire>:
 8006920:	4801      	ldr	r0, [pc, #4]	; (8006928 <__sfp_lock_acquire+0x8>)
 8006922:	f000 b8f4 	b.w	8006b0e <__retarget_lock_acquire_recursive>
 8006926:	bf00      	nop
 8006928:	20000699 	.word	0x20000699

0800692c <__sfp_lock_release>:
 800692c:	4801      	ldr	r0, [pc, #4]	; (8006934 <__sfp_lock_release+0x8>)
 800692e:	f000 b8ef 	b.w	8006b10 <__retarget_lock_release_recursive>
 8006932:	bf00      	nop
 8006934:	20000699 	.word	0x20000699

08006938 <__sinit>:
 8006938:	b510      	push	{r4, lr}
 800693a:	4604      	mov	r4, r0
 800693c:	f7ff fff0 	bl	8006920 <__sfp_lock_acquire>
 8006940:	6a23      	ldr	r3, [r4, #32]
 8006942:	b11b      	cbz	r3, 800694c <__sinit+0x14>
 8006944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006948:	f7ff bff0 	b.w	800692c <__sfp_lock_release>
 800694c:	4b04      	ldr	r3, [pc, #16]	; (8006960 <__sinit+0x28>)
 800694e:	6223      	str	r3, [r4, #32]
 8006950:	4b04      	ldr	r3, [pc, #16]	; (8006964 <__sinit+0x2c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1f5      	bne.n	8006944 <__sinit+0xc>
 8006958:	f7ff ffc4 	bl	80068e4 <global_stdio_init.part.0>
 800695c:	e7f2      	b.n	8006944 <__sinit+0xc>
 800695e:	bf00      	nop
 8006960:	080068a5 	.word	0x080068a5
 8006964:	20000694 	.word	0x20000694

08006968 <_fwalk_sglue>:
 8006968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800696c:	4607      	mov	r7, r0
 800696e:	4688      	mov	r8, r1
 8006970:	4614      	mov	r4, r2
 8006972:	2600      	movs	r6, #0
 8006974:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006978:	f1b9 0901 	subs.w	r9, r9, #1
 800697c:	d505      	bpl.n	800698a <_fwalk_sglue+0x22>
 800697e:	6824      	ldr	r4, [r4, #0]
 8006980:	2c00      	cmp	r4, #0
 8006982:	d1f7      	bne.n	8006974 <_fwalk_sglue+0xc>
 8006984:	4630      	mov	r0, r6
 8006986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800698a:	89ab      	ldrh	r3, [r5, #12]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d907      	bls.n	80069a0 <_fwalk_sglue+0x38>
 8006990:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006994:	3301      	adds	r3, #1
 8006996:	d003      	beq.n	80069a0 <_fwalk_sglue+0x38>
 8006998:	4629      	mov	r1, r5
 800699a:	4638      	mov	r0, r7
 800699c:	47c0      	blx	r8
 800699e:	4306      	orrs	r6, r0
 80069a0:	3568      	adds	r5, #104	; 0x68
 80069a2:	e7e9      	b.n	8006978 <_fwalk_sglue+0x10>

080069a4 <iprintf>:
 80069a4:	b40f      	push	{r0, r1, r2, r3}
 80069a6:	b507      	push	{r0, r1, r2, lr}
 80069a8:	4906      	ldr	r1, [pc, #24]	; (80069c4 <iprintf+0x20>)
 80069aa:	ab04      	add	r3, sp, #16
 80069ac:	6808      	ldr	r0, [r1, #0]
 80069ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80069b2:	6881      	ldr	r1, [r0, #8]
 80069b4:	9301      	str	r3, [sp, #4]
 80069b6:	f000 ff9f 	bl	80078f8 <_vfiprintf_r>
 80069ba:	b003      	add	sp, #12
 80069bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80069c0:	b004      	add	sp, #16
 80069c2:	4770      	bx	lr
 80069c4:	200000dc 	.word	0x200000dc

080069c8 <_puts_r>:
 80069c8:	6a03      	ldr	r3, [r0, #32]
 80069ca:	b570      	push	{r4, r5, r6, lr}
 80069cc:	6884      	ldr	r4, [r0, #8]
 80069ce:	4605      	mov	r5, r0
 80069d0:	460e      	mov	r6, r1
 80069d2:	b90b      	cbnz	r3, 80069d8 <_puts_r+0x10>
 80069d4:	f7ff ffb0 	bl	8006938 <__sinit>
 80069d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069da:	07db      	lsls	r3, r3, #31
 80069dc:	d405      	bmi.n	80069ea <_puts_r+0x22>
 80069de:	89a3      	ldrh	r3, [r4, #12]
 80069e0:	0598      	lsls	r0, r3, #22
 80069e2:	d402      	bmi.n	80069ea <_puts_r+0x22>
 80069e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069e6:	f000 f892 	bl	8006b0e <__retarget_lock_acquire_recursive>
 80069ea:	89a3      	ldrh	r3, [r4, #12]
 80069ec:	0719      	lsls	r1, r3, #28
 80069ee:	d513      	bpl.n	8006a18 <_puts_r+0x50>
 80069f0:	6923      	ldr	r3, [r4, #16]
 80069f2:	b18b      	cbz	r3, 8006a18 <_puts_r+0x50>
 80069f4:	3e01      	subs	r6, #1
 80069f6:	68a3      	ldr	r3, [r4, #8]
 80069f8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80069fc:	3b01      	subs	r3, #1
 80069fe:	60a3      	str	r3, [r4, #8]
 8006a00:	b9e9      	cbnz	r1, 8006a3e <_puts_r+0x76>
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	da2e      	bge.n	8006a64 <_puts_r+0x9c>
 8006a06:	4622      	mov	r2, r4
 8006a08:	210a      	movs	r1, #10
 8006a0a:	4628      	mov	r0, r5
 8006a0c:	f001 fcfb 	bl	8008406 <__swbuf_r>
 8006a10:	3001      	adds	r0, #1
 8006a12:	d007      	beq.n	8006a24 <_puts_r+0x5c>
 8006a14:	250a      	movs	r5, #10
 8006a16:	e007      	b.n	8006a28 <_puts_r+0x60>
 8006a18:	4621      	mov	r1, r4
 8006a1a:	4628      	mov	r0, r5
 8006a1c:	f001 fd30 	bl	8008480 <__swsetup_r>
 8006a20:	2800      	cmp	r0, #0
 8006a22:	d0e7      	beq.n	80069f4 <_puts_r+0x2c>
 8006a24:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006a28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a2a:	07da      	lsls	r2, r3, #31
 8006a2c:	d405      	bmi.n	8006a3a <_puts_r+0x72>
 8006a2e:	89a3      	ldrh	r3, [r4, #12]
 8006a30:	059b      	lsls	r3, r3, #22
 8006a32:	d402      	bmi.n	8006a3a <_puts_r+0x72>
 8006a34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a36:	f000 f86b 	bl	8006b10 <__retarget_lock_release_recursive>
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	bd70      	pop	{r4, r5, r6, pc}
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	da04      	bge.n	8006a4c <_puts_r+0x84>
 8006a42:	69a2      	ldr	r2, [r4, #24]
 8006a44:	429a      	cmp	r2, r3
 8006a46:	dc06      	bgt.n	8006a56 <_puts_r+0x8e>
 8006a48:	290a      	cmp	r1, #10
 8006a4a:	d004      	beq.n	8006a56 <_puts_r+0x8e>
 8006a4c:	6823      	ldr	r3, [r4, #0]
 8006a4e:	1c5a      	adds	r2, r3, #1
 8006a50:	6022      	str	r2, [r4, #0]
 8006a52:	7019      	strb	r1, [r3, #0]
 8006a54:	e7cf      	b.n	80069f6 <_puts_r+0x2e>
 8006a56:	4622      	mov	r2, r4
 8006a58:	4628      	mov	r0, r5
 8006a5a:	f001 fcd4 	bl	8008406 <__swbuf_r>
 8006a5e:	3001      	adds	r0, #1
 8006a60:	d1c9      	bne.n	80069f6 <_puts_r+0x2e>
 8006a62:	e7df      	b.n	8006a24 <_puts_r+0x5c>
 8006a64:	6823      	ldr	r3, [r4, #0]
 8006a66:	250a      	movs	r5, #10
 8006a68:	1c5a      	adds	r2, r3, #1
 8006a6a:	6022      	str	r2, [r4, #0]
 8006a6c:	701d      	strb	r5, [r3, #0]
 8006a6e:	e7db      	b.n	8006a28 <_puts_r+0x60>

08006a70 <puts>:
 8006a70:	4b02      	ldr	r3, [pc, #8]	; (8006a7c <puts+0xc>)
 8006a72:	4601      	mov	r1, r0
 8006a74:	6818      	ldr	r0, [r3, #0]
 8006a76:	f7ff bfa7 	b.w	80069c8 <_puts_r>
 8006a7a:	bf00      	nop
 8006a7c:	200000dc 	.word	0x200000dc

08006a80 <memset>:
 8006a80:	4402      	add	r2, r0
 8006a82:	4603      	mov	r3, r0
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d100      	bne.n	8006a8a <memset+0xa>
 8006a88:	4770      	bx	lr
 8006a8a:	f803 1b01 	strb.w	r1, [r3], #1
 8006a8e:	e7f9      	b.n	8006a84 <memset+0x4>

08006a90 <_localeconv_r>:
 8006a90:	4800      	ldr	r0, [pc, #0]	; (8006a94 <_localeconv_r+0x4>)
 8006a92:	4770      	bx	lr
 8006a94:	200001d0 	.word	0x200001d0

08006a98 <_sbrk_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	4d06      	ldr	r5, [pc, #24]	; (8006ab4 <_sbrk_r+0x1c>)
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	4604      	mov	r4, r0
 8006aa0:	4608      	mov	r0, r1
 8006aa2:	602b      	str	r3, [r5, #0]
 8006aa4:	f7fb fc30 	bl	8002308 <_sbrk>
 8006aa8:	1c43      	adds	r3, r0, #1
 8006aaa:	d102      	bne.n	8006ab2 <_sbrk_r+0x1a>
 8006aac:	682b      	ldr	r3, [r5, #0]
 8006aae:	b103      	cbz	r3, 8006ab2 <_sbrk_r+0x1a>
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	bd38      	pop	{r3, r4, r5, pc}
 8006ab4:	2000069c 	.word	0x2000069c

08006ab8 <__errno>:
 8006ab8:	4b01      	ldr	r3, [pc, #4]	; (8006ac0 <__errno+0x8>)
 8006aba:	6818      	ldr	r0, [r3, #0]
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	200000dc 	.word	0x200000dc

08006ac4 <__libc_init_array>:
 8006ac4:	b570      	push	{r4, r5, r6, lr}
 8006ac6:	4d0d      	ldr	r5, [pc, #52]	; (8006afc <__libc_init_array+0x38>)
 8006ac8:	4c0d      	ldr	r4, [pc, #52]	; (8006b00 <__libc_init_array+0x3c>)
 8006aca:	1b64      	subs	r4, r4, r5
 8006acc:	10a4      	asrs	r4, r4, #2
 8006ace:	2600      	movs	r6, #0
 8006ad0:	42a6      	cmp	r6, r4
 8006ad2:	d109      	bne.n	8006ae8 <__libc_init_array+0x24>
 8006ad4:	4d0b      	ldr	r5, [pc, #44]	; (8006b04 <__libc_init_array+0x40>)
 8006ad6:	4c0c      	ldr	r4, [pc, #48]	; (8006b08 <__libc_init_array+0x44>)
 8006ad8:	f001 feb2 	bl	8008840 <_init>
 8006adc:	1b64      	subs	r4, r4, r5
 8006ade:	10a4      	asrs	r4, r4, #2
 8006ae0:	2600      	movs	r6, #0
 8006ae2:	42a6      	cmp	r6, r4
 8006ae4:	d105      	bne.n	8006af2 <__libc_init_array+0x2e>
 8006ae6:	bd70      	pop	{r4, r5, r6, pc}
 8006ae8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aec:	4798      	blx	r3
 8006aee:	3601      	adds	r6, #1
 8006af0:	e7ee      	b.n	8006ad0 <__libc_init_array+0xc>
 8006af2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006af6:	4798      	blx	r3
 8006af8:	3601      	adds	r6, #1
 8006afa:	e7f2      	b.n	8006ae2 <__libc_init_array+0x1e>
 8006afc:	08008c6c 	.word	0x08008c6c
 8006b00:	08008c6c 	.word	0x08008c6c
 8006b04:	08008c6c 	.word	0x08008c6c
 8006b08:	08008c70 	.word	0x08008c70

08006b0c <__retarget_lock_init_recursive>:
 8006b0c:	4770      	bx	lr

08006b0e <__retarget_lock_acquire_recursive>:
 8006b0e:	4770      	bx	lr

08006b10 <__retarget_lock_release_recursive>:
 8006b10:	4770      	bx	lr

08006b12 <quorem>:
 8006b12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b16:	6903      	ldr	r3, [r0, #16]
 8006b18:	690c      	ldr	r4, [r1, #16]
 8006b1a:	42a3      	cmp	r3, r4
 8006b1c:	4607      	mov	r7, r0
 8006b1e:	db7e      	blt.n	8006c1e <quorem+0x10c>
 8006b20:	3c01      	subs	r4, #1
 8006b22:	f101 0814 	add.w	r8, r1, #20
 8006b26:	f100 0514 	add.w	r5, r0, #20
 8006b2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b2e:	9301      	str	r3, [sp, #4]
 8006b30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006b40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b44:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b48:	d331      	bcc.n	8006bae <quorem+0x9c>
 8006b4a:	f04f 0e00 	mov.w	lr, #0
 8006b4e:	4640      	mov	r0, r8
 8006b50:	46ac      	mov	ip, r5
 8006b52:	46f2      	mov	sl, lr
 8006b54:	f850 2b04 	ldr.w	r2, [r0], #4
 8006b58:	b293      	uxth	r3, r2
 8006b5a:	fb06 e303 	mla	r3, r6, r3, lr
 8006b5e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b62:	0c1a      	lsrs	r2, r3, #16
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	ebaa 0303 	sub.w	r3, sl, r3
 8006b6a:	f8dc a000 	ldr.w	sl, [ip]
 8006b6e:	fa13 f38a 	uxtah	r3, r3, sl
 8006b72:	fb06 220e 	mla	r2, r6, lr, r2
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	9b00      	ldr	r3, [sp, #0]
 8006b7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b7e:	b292      	uxth	r2, r2
 8006b80:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006b84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b88:	f8bd 3000 	ldrh.w	r3, [sp]
 8006b8c:	4581      	cmp	r9, r0
 8006b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b92:	f84c 3b04 	str.w	r3, [ip], #4
 8006b96:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006b9a:	d2db      	bcs.n	8006b54 <quorem+0x42>
 8006b9c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006ba0:	b92b      	cbnz	r3, 8006bae <quorem+0x9c>
 8006ba2:	9b01      	ldr	r3, [sp, #4]
 8006ba4:	3b04      	subs	r3, #4
 8006ba6:	429d      	cmp	r5, r3
 8006ba8:	461a      	mov	r2, r3
 8006baa:	d32c      	bcc.n	8006c06 <quorem+0xf4>
 8006bac:	613c      	str	r4, [r7, #16]
 8006bae:	4638      	mov	r0, r7
 8006bb0:	f001 fae6 	bl	8008180 <__mcmp>
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	db22      	blt.n	8006bfe <quorem+0xec>
 8006bb8:	3601      	adds	r6, #1
 8006bba:	4629      	mov	r1, r5
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bc2:	f8d1 c000 	ldr.w	ip, [r1]
 8006bc6:	b293      	uxth	r3, r2
 8006bc8:	1ac3      	subs	r3, r0, r3
 8006bca:	0c12      	lsrs	r2, r2, #16
 8006bcc:	fa13 f38c 	uxtah	r3, r3, ip
 8006bd0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006bd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bde:	45c1      	cmp	r9, r8
 8006be0:	f841 3b04 	str.w	r3, [r1], #4
 8006be4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006be8:	d2e9      	bcs.n	8006bbe <quorem+0xac>
 8006bea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bf2:	b922      	cbnz	r2, 8006bfe <quorem+0xec>
 8006bf4:	3b04      	subs	r3, #4
 8006bf6:	429d      	cmp	r5, r3
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	d30a      	bcc.n	8006c12 <quorem+0x100>
 8006bfc:	613c      	str	r4, [r7, #16]
 8006bfe:	4630      	mov	r0, r6
 8006c00:	b003      	add	sp, #12
 8006c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c06:	6812      	ldr	r2, [r2, #0]
 8006c08:	3b04      	subs	r3, #4
 8006c0a:	2a00      	cmp	r2, #0
 8006c0c:	d1ce      	bne.n	8006bac <quorem+0x9a>
 8006c0e:	3c01      	subs	r4, #1
 8006c10:	e7c9      	b.n	8006ba6 <quorem+0x94>
 8006c12:	6812      	ldr	r2, [r2, #0]
 8006c14:	3b04      	subs	r3, #4
 8006c16:	2a00      	cmp	r2, #0
 8006c18:	d1f0      	bne.n	8006bfc <quorem+0xea>
 8006c1a:	3c01      	subs	r4, #1
 8006c1c:	e7eb      	b.n	8006bf6 <quorem+0xe4>
 8006c1e:	2000      	movs	r0, #0
 8006c20:	e7ee      	b.n	8006c00 <quorem+0xee>
 8006c22:	0000      	movs	r0, r0
 8006c24:	0000      	movs	r0, r0
	...

08006c28 <_dtoa_r>:
 8006c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2c:	ed2d 8b04 	vpush	{d8-d9}
 8006c30:	69c5      	ldr	r5, [r0, #28]
 8006c32:	b093      	sub	sp, #76	; 0x4c
 8006c34:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006c38:	ec57 6b10 	vmov	r6, r7, d0
 8006c3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006c40:	9107      	str	r1, [sp, #28]
 8006c42:	4604      	mov	r4, r0
 8006c44:	920a      	str	r2, [sp, #40]	; 0x28
 8006c46:	930d      	str	r3, [sp, #52]	; 0x34
 8006c48:	b975      	cbnz	r5, 8006c68 <_dtoa_r+0x40>
 8006c4a:	2010      	movs	r0, #16
 8006c4c:	f7ff fba4 	bl	8006398 <malloc>
 8006c50:	4602      	mov	r2, r0
 8006c52:	61e0      	str	r0, [r4, #28]
 8006c54:	b920      	cbnz	r0, 8006c60 <_dtoa_r+0x38>
 8006c56:	4bae      	ldr	r3, [pc, #696]	; (8006f10 <_dtoa_r+0x2e8>)
 8006c58:	21ef      	movs	r1, #239	; 0xef
 8006c5a:	48ae      	ldr	r0, [pc, #696]	; (8006f14 <_dtoa_r+0x2ec>)
 8006c5c:	f001 fd40 	bl	80086e0 <__assert_func>
 8006c60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006c64:	6005      	str	r5, [r0, #0]
 8006c66:	60c5      	str	r5, [r0, #12]
 8006c68:	69e3      	ldr	r3, [r4, #28]
 8006c6a:	6819      	ldr	r1, [r3, #0]
 8006c6c:	b151      	cbz	r1, 8006c84 <_dtoa_r+0x5c>
 8006c6e:	685a      	ldr	r2, [r3, #4]
 8006c70:	604a      	str	r2, [r1, #4]
 8006c72:	2301      	movs	r3, #1
 8006c74:	4093      	lsls	r3, r2
 8006c76:	608b      	str	r3, [r1, #8]
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f001 f845 	bl	8007d08 <_Bfree>
 8006c7e:	69e3      	ldr	r3, [r4, #28]
 8006c80:	2200      	movs	r2, #0
 8006c82:	601a      	str	r2, [r3, #0]
 8006c84:	1e3b      	subs	r3, r7, #0
 8006c86:	bfbb      	ittet	lt
 8006c88:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006c8c:	9303      	strlt	r3, [sp, #12]
 8006c8e:	2300      	movge	r3, #0
 8006c90:	2201      	movlt	r2, #1
 8006c92:	bfac      	ite	ge
 8006c94:	f8c8 3000 	strge.w	r3, [r8]
 8006c98:	f8c8 2000 	strlt.w	r2, [r8]
 8006c9c:	4b9e      	ldr	r3, [pc, #632]	; (8006f18 <_dtoa_r+0x2f0>)
 8006c9e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006ca2:	ea33 0308 	bics.w	r3, r3, r8
 8006ca6:	d11b      	bne.n	8006ce0 <_dtoa_r+0xb8>
 8006ca8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006caa:	f242 730f 	movw	r3, #9999	; 0x270f
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006cb4:	4333      	orrs	r3, r6
 8006cb6:	f000 8593 	beq.w	80077e0 <_dtoa_r+0xbb8>
 8006cba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006cbc:	b963      	cbnz	r3, 8006cd8 <_dtoa_r+0xb0>
 8006cbe:	4b97      	ldr	r3, [pc, #604]	; (8006f1c <_dtoa_r+0x2f4>)
 8006cc0:	e027      	b.n	8006d12 <_dtoa_r+0xea>
 8006cc2:	4b97      	ldr	r3, [pc, #604]	; (8006f20 <_dtoa_r+0x2f8>)
 8006cc4:	9300      	str	r3, [sp, #0]
 8006cc6:	3308      	adds	r3, #8
 8006cc8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006cca:	6013      	str	r3, [r2, #0]
 8006ccc:	9800      	ldr	r0, [sp, #0]
 8006cce:	b013      	add	sp, #76	; 0x4c
 8006cd0:	ecbd 8b04 	vpop	{d8-d9}
 8006cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd8:	4b90      	ldr	r3, [pc, #576]	; (8006f1c <_dtoa_r+0x2f4>)
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	3303      	adds	r3, #3
 8006cde:	e7f3      	b.n	8006cc8 <_dtoa_r+0xa0>
 8006ce0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	ec51 0b17 	vmov	r0, r1, d7
 8006cea:	eeb0 8a47 	vmov.f32	s16, s14
 8006cee:	eef0 8a67 	vmov.f32	s17, s15
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	f7f9 ff10 	bl	8000b18 <__aeabi_dcmpeq>
 8006cf8:	4681      	mov	r9, r0
 8006cfa:	b160      	cbz	r0, 8006d16 <_dtoa_r+0xee>
 8006cfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006cfe:	2301      	movs	r3, #1
 8006d00:	6013      	str	r3, [r2, #0]
 8006d02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	f000 8568 	beq.w	80077da <_dtoa_r+0xbb2>
 8006d0a:	4b86      	ldr	r3, [pc, #536]	; (8006f24 <_dtoa_r+0x2fc>)
 8006d0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d0e:	6013      	str	r3, [r2, #0]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	9300      	str	r3, [sp, #0]
 8006d14:	e7da      	b.n	8006ccc <_dtoa_r+0xa4>
 8006d16:	aa10      	add	r2, sp, #64	; 0x40
 8006d18:	a911      	add	r1, sp, #68	; 0x44
 8006d1a:	4620      	mov	r0, r4
 8006d1c:	eeb0 0a48 	vmov.f32	s0, s16
 8006d20:	eef0 0a68 	vmov.f32	s1, s17
 8006d24:	f001 fad2 	bl	80082cc <__d2b>
 8006d28:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006d2c:	4682      	mov	sl, r0
 8006d2e:	2d00      	cmp	r5, #0
 8006d30:	d07f      	beq.n	8006e32 <_dtoa_r+0x20a>
 8006d32:	ee18 3a90 	vmov	r3, s17
 8006d36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d3a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006d3e:	ec51 0b18 	vmov	r0, r1, d8
 8006d42:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006d46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006d4a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006d4e:	4619      	mov	r1, r3
 8006d50:	2200      	movs	r2, #0
 8006d52:	4b75      	ldr	r3, [pc, #468]	; (8006f28 <_dtoa_r+0x300>)
 8006d54:	f7f9 fac0 	bl	80002d8 <__aeabi_dsub>
 8006d58:	a367      	add	r3, pc, #412	; (adr r3, 8006ef8 <_dtoa_r+0x2d0>)
 8006d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5e:	f7f9 fc73 	bl	8000648 <__aeabi_dmul>
 8006d62:	a367      	add	r3, pc, #412	; (adr r3, 8006f00 <_dtoa_r+0x2d8>)
 8006d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d68:	f7f9 fab8 	bl	80002dc <__adddf3>
 8006d6c:	4606      	mov	r6, r0
 8006d6e:	4628      	mov	r0, r5
 8006d70:	460f      	mov	r7, r1
 8006d72:	f7f9 fbff 	bl	8000574 <__aeabi_i2d>
 8006d76:	a364      	add	r3, pc, #400	; (adr r3, 8006f08 <_dtoa_r+0x2e0>)
 8006d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7c:	f7f9 fc64 	bl	8000648 <__aeabi_dmul>
 8006d80:	4602      	mov	r2, r0
 8006d82:	460b      	mov	r3, r1
 8006d84:	4630      	mov	r0, r6
 8006d86:	4639      	mov	r1, r7
 8006d88:	f7f9 faa8 	bl	80002dc <__adddf3>
 8006d8c:	4606      	mov	r6, r0
 8006d8e:	460f      	mov	r7, r1
 8006d90:	f7f9 ff0a 	bl	8000ba8 <__aeabi_d2iz>
 8006d94:	2200      	movs	r2, #0
 8006d96:	4683      	mov	fp, r0
 8006d98:	2300      	movs	r3, #0
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	4639      	mov	r1, r7
 8006d9e:	f7f9 fec5 	bl	8000b2c <__aeabi_dcmplt>
 8006da2:	b148      	cbz	r0, 8006db8 <_dtoa_r+0x190>
 8006da4:	4658      	mov	r0, fp
 8006da6:	f7f9 fbe5 	bl	8000574 <__aeabi_i2d>
 8006daa:	4632      	mov	r2, r6
 8006dac:	463b      	mov	r3, r7
 8006dae:	f7f9 feb3 	bl	8000b18 <__aeabi_dcmpeq>
 8006db2:	b908      	cbnz	r0, 8006db8 <_dtoa_r+0x190>
 8006db4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006db8:	f1bb 0f16 	cmp.w	fp, #22
 8006dbc:	d857      	bhi.n	8006e6e <_dtoa_r+0x246>
 8006dbe:	4b5b      	ldr	r3, [pc, #364]	; (8006f2c <_dtoa_r+0x304>)
 8006dc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc8:	ec51 0b18 	vmov	r0, r1, d8
 8006dcc:	f7f9 feae 	bl	8000b2c <__aeabi_dcmplt>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	d04e      	beq.n	8006e72 <_dtoa_r+0x24a>
 8006dd4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006dd8:	2300      	movs	r3, #0
 8006dda:	930c      	str	r3, [sp, #48]	; 0x30
 8006ddc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006dde:	1b5b      	subs	r3, r3, r5
 8006de0:	1e5a      	subs	r2, r3, #1
 8006de2:	bf45      	ittet	mi
 8006de4:	f1c3 0301 	rsbmi	r3, r3, #1
 8006de8:	9305      	strmi	r3, [sp, #20]
 8006dea:	2300      	movpl	r3, #0
 8006dec:	2300      	movmi	r3, #0
 8006dee:	9206      	str	r2, [sp, #24]
 8006df0:	bf54      	ite	pl
 8006df2:	9305      	strpl	r3, [sp, #20]
 8006df4:	9306      	strmi	r3, [sp, #24]
 8006df6:	f1bb 0f00 	cmp.w	fp, #0
 8006dfa:	db3c      	blt.n	8006e76 <_dtoa_r+0x24e>
 8006dfc:	9b06      	ldr	r3, [sp, #24]
 8006dfe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006e02:	445b      	add	r3, fp
 8006e04:	9306      	str	r3, [sp, #24]
 8006e06:	2300      	movs	r3, #0
 8006e08:	9308      	str	r3, [sp, #32]
 8006e0a:	9b07      	ldr	r3, [sp, #28]
 8006e0c:	2b09      	cmp	r3, #9
 8006e0e:	d868      	bhi.n	8006ee2 <_dtoa_r+0x2ba>
 8006e10:	2b05      	cmp	r3, #5
 8006e12:	bfc4      	itt	gt
 8006e14:	3b04      	subgt	r3, #4
 8006e16:	9307      	strgt	r3, [sp, #28]
 8006e18:	9b07      	ldr	r3, [sp, #28]
 8006e1a:	f1a3 0302 	sub.w	r3, r3, #2
 8006e1e:	bfcc      	ite	gt
 8006e20:	2500      	movgt	r5, #0
 8006e22:	2501      	movle	r5, #1
 8006e24:	2b03      	cmp	r3, #3
 8006e26:	f200 8085 	bhi.w	8006f34 <_dtoa_r+0x30c>
 8006e2a:	e8df f003 	tbb	[pc, r3]
 8006e2e:	3b2e      	.short	0x3b2e
 8006e30:	5839      	.short	0x5839
 8006e32:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006e36:	441d      	add	r5, r3
 8006e38:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006e3c:	2b20      	cmp	r3, #32
 8006e3e:	bfc1      	itttt	gt
 8006e40:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006e44:	fa08 f803 	lslgt.w	r8, r8, r3
 8006e48:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006e4c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006e50:	bfd6      	itet	le
 8006e52:	f1c3 0320 	rsble	r3, r3, #32
 8006e56:	ea48 0003 	orrgt.w	r0, r8, r3
 8006e5a:	fa06 f003 	lslle.w	r0, r6, r3
 8006e5e:	f7f9 fb79 	bl	8000554 <__aeabi_ui2d>
 8006e62:	2201      	movs	r2, #1
 8006e64:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006e68:	3d01      	subs	r5, #1
 8006e6a:	920e      	str	r2, [sp, #56]	; 0x38
 8006e6c:	e76f      	b.n	8006d4e <_dtoa_r+0x126>
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e7b3      	b.n	8006dda <_dtoa_r+0x1b2>
 8006e72:	900c      	str	r0, [sp, #48]	; 0x30
 8006e74:	e7b2      	b.n	8006ddc <_dtoa_r+0x1b4>
 8006e76:	9b05      	ldr	r3, [sp, #20]
 8006e78:	eba3 030b 	sub.w	r3, r3, fp
 8006e7c:	9305      	str	r3, [sp, #20]
 8006e7e:	f1cb 0300 	rsb	r3, fp, #0
 8006e82:	9308      	str	r3, [sp, #32]
 8006e84:	2300      	movs	r3, #0
 8006e86:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e88:	e7bf      	b.n	8006e0a <_dtoa_r+0x1e2>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8006e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	dc52      	bgt.n	8006f3a <_dtoa_r+0x312>
 8006e94:	2301      	movs	r3, #1
 8006e96:	9301      	str	r3, [sp, #4]
 8006e98:	9304      	str	r3, [sp, #16]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	920a      	str	r2, [sp, #40]	; 0x28
 8006e9e:	e00b      	b.n	8006eb8 <_dtoa_r+0x290>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e7f3      	b.n	8006e8c <_dtoa_r+0x264>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8006ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eaa:	445b      	add	r3, fp
 8006eac:	9301      	str	r3, [sp, #4]
 8006eae:	3301      	adds	r3, #1
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	9304      	str	r3, [sp, #16]
 8006eb4:	bfb8      	it	lt
 8006eb6:	2301      	movlt	r3, #1
 8006eb8:	69e0      	ldr	r0, [r4, #28]
 8006eba:	2100      	movs	r1, #0
 8006ebc:	2204      	movs	r2, #4
 8006ebe:	f102 0614 	add.w	r6, r2, #20
 8006ec2:	429e      	cmp	r6, r3
 8006ec4:	d93d      	bls.n	8006f42 <_dtoa_r+0x31a>
 8006ec6:	6041      	str	r1, [r0, #4]
 8006ec8:	4620      	mov	r0, r4
 8006eca:	f000 fedd 	bl	8007c88 <_Balloc>
 8006ece:	9000      	str	r0, [sp, #0]
 8006ed0:	2800      	cmp	r0, #0
 8006ed2:	d139      	bne.n	8006f48 <_dtoa_r+0x320>
 8006ed4:	4b16      	ldr	r3, [pc, #88]	; (8006f30 <_dtoa_r+0x308>)
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	f240 11af 	movw	r1, #431	; 0x1af
 8006edc:	e6bd      	b.n	8006c5a <_dtoa_r+0x32>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e7e1      	b.n	8006ea6 <_dtoa_r+0x27e>
 8006ee2:	2501      	movs	r5, #1
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	9307      	str	r3, [sp, #28]
 8006ee8:	9509      	str	r5, [sp, #36]	; 0x24
 8006eea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006eee:	9301      	str	r3, [sp, #4]
 8006ef0:	9304      	str	r3, [sp, #16]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	2312      	movs	r3, #18
 8006ef6:	e7d1      	b.n	8006e9c <_dtoa_r+0x274>
 8006ef8:	636f4361 	.word	0x636f4361
 8006efc:	3fd287a7 	.word	0x3fd287a7
 8006f00:	8b60c8b3 	.word	0x8b60c8b3
 8006f04:	3fc68a28 	.word	0x3fc68a28
 8006f08:	509f79fb 	.word	0x509f79fb
 8006f0c:	3fd34413 	.word	0x3fd34413
 8006f10:	08008931 	.word	0x08008931
 8006f14:	08008948 	.word	0x08008948
 8006f18:	7ff00000 	.word	0x7ff00000
 8006f1c:	0800892d 	.word	0x0800892d
 8006f20:	08008924 	.word	0x08008924
 8006f24:	08008901 	.word	0x08008901
 8006f28:	3ff80000 	.word	0x3ff80000
 8006f2c:	08008a48 	.word	0x08008a48
 8006f30:	080089a0 	.word	0x080089a0
 8006f34:	2301      	movs	r3, #1
 8006f36:	9309      	str	r3, [sp, #36]	; 0x24
 8006f38:	e7d7      	b.n	8006eea <_dtoa_r+0x2c2>
 8006f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f3c:	9301      	str	r3, [sp, #4]
 8006f3e:	9304      	str	r3, [sp, #16]
 8006f40:	e7ba      	b.n	8006eb8 <_dtoa_r+0x290>
 8006f42:	3101      	adds	r1, #1
 8006f44:	0052      	lsls	r2, r2, #1
 8006f46:	e7ba      	b.n	8006ebe <_dtoa_r+0x296>
 8006f48:	69e3      	ldr	r3, [r4, #28]
 8006f4a:	9a00      	ldr	r2, [sp, #0]
 8006f4c:	601a      	str	r2, [r3, #0]
 8006f4e:	9b04      	ldr	r3, [sp, #16]
 8006f50:	2b0e      	cmp	r3, #14
 8006f52:	f200 80a8 	bhi.w	80070a6 <_dtoa_r+0x47e>
 8006f56:	2d00      	cmp	r5, #0
 8006f58:	f000 80a5 	beq.w	80070a6 <_dtoa_r+0x47e>
 8006f5c:	f1bb 0f00 	cmp.w	fp, #0
 8006f60:	dd38      	ble.n	8006fd4 <_dtoa_r+0x3ac>
 8006f62:	4bc0      	ldr	r3, [pc, #768]	; (8007264 <_dtoa_r+0x63c>)
 8006f64:	f00b 020f 	and.w	r2, fp, #15
 8006f68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f6c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006f70:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006f74:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006f78:	d019      	beq.n	8006fae <_dtoa_r+0x386>
 8006f7a:	4bbb      	ldr	r3, [pc, #748]	; (8007268 <_dtoa_r+0x640>)
 8006f7c:	ec51 0b18 	vmov	r0, r1, d8
 8006f80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f84:	f7f9 fc8a 	bl	800089c <__aeabi_ddiv>
 8006f88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f8c:	f008 080f 	and.w	r8, r8, #15
 8006f90:	2503      	movs	r5, #3
 8006f92:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007268 <_dtoa_r+0x640>
 8006f96:	f1b8 0f00 	cmp.w	r8, #0
 8006f9a:	d10a      	bne.n	8006fb2 <_dtoa_r+0x38a>
 8006f9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fa0:	4632      	mov	r2, r6
 8006fa2:	463b      	mov	r3, r7
 8006fa4:	f7f9 fc7a 	bl	800089c <__aeabi_ddiv>
 8006fa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fac:	e02b      	b.n	8007006 <_dtoa_r+0x3de>
 8006fae:	2502      	movs	r5, #2
 8006fb0:	e7ef      	b.n	8006f92 <_dtoa_r+0x36a>
 8006fb2:	f018 0f01 	tst.w	r8, #1
 8006fb6:	d008      	beq.n	8006fca <_dtoa_r+0x3a2>
 8006fb8:	4630      	mov	r0, r6
 8006fba:	4639      	mov	r1, r7
 8006fbc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006fc0:	f7f9 fb42 	bl	8000648 <__aeabi_dmul>
 8006fc4:	3501      	adds	r5, #1
 8006fc6:	4606      	mov	r6, r0
 8006fc8:	460f      	mov	r7, r1
 8006fca:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006fce:	f109 0908 	add.w	r9, r9, #8
 8006fd2:	e7e0      	b.n	8006f96 <_dtoa_r+0x36e>
 8006fd4:	f000 809f 	beq.w	8007116 <_dtoa_r+0x4ee>
 8006fd8:	f1cb 0600 	rsb	r6, fp, #0
 8006fdc:	4ba1      	ldr	r3, [pc, #644]	; (8007264 <_dtoa_r+0x63c>)
 8006fde:	4fa2      	ldr	r7, [pc, #648]	; (8007268 <_dtoa_r+0x640>)
 8006fe0:	f006 020f 	and.w	r2, r6, #15
 8006fe4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fec:	ec51 0b18 	vmov	r0, r1, d8
 8006ff0:	f7f9 fb2a 	bl	8000648 <__aeabi_dmul>
 8006ff4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ff8:	1136      	asrs	r6, r6, #4
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	2502      	movs	r5, #2
 8006ffe:	2e00      	cmp	r6, #0
 8007000:	d17e      	bne.n	8007100 <_dtoa_r+0x4d8>
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1d0      	bne.n	8006fa8 <_dtoa_r+0x380>
 8007006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007008:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 8084 	beq.w	800711a <_dtoa_r+0x4f2>
 8007012:	4b96      	ldr	r3, [pc, #600]	; (800726c <_dtoa_r+0x644>)
 8007014:	2200      	movs	r2, #0
 8007016:	4640      	mov	r0, r8
 8007018:	4649      	mov	r1, r9
 800701a:	f7f9 fd87 	bl	8000b2c <__aeabi_dcmplt>
 800701e:	2800      	cmp	r0, #0
 8007020:	d07b      	beq.n	800711a <_dtoa_r+0x4f2>
 8007022:	9b04      	ldr	r3, [sp, #16]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d078      	beq.n	800711a <_dtoa_r+0x4f2>
 8007028:	9b01      	ldr	r3, [sp, #4]
 800702a:	2b00      	cmp	r3, #0
 800702c:	dd39      	ble.n	80070a2 <_dtoa_r+0x47a>
 800702e:	4b90      	ldr	r3, [pc, #576]	; (8007270 <_dtoa_r+0x648>)
 8007030:	2200      	movs	r2, #0
 8007032:	4640      	mov	r0, r8
 8007034:	4649      	mov	r1, r9
 8007036:	f7f9 fb07 	bl	8000648 <__aeabi_dmul>
 800703a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800703e:	9e01      	ldr	r6, [sp, #4]
 8007040:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007044:	3501      	adds	r5, #1
 8007046:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800704a:	4628      	mov	r0, r5
 800704c:	f7f9 fa92 	bl	8000574 <__aeabi_i2d>
 8007050:	4642      	mov	r2, r8
 8007052:	464b      	mov	r3, r9
 8007054:	f7f9 faf8 	bl	8000648 <__aeabi_dmul>
 8007058:	4b86      	ldr	r3, [pc, #536]	; (8007274 <_dtoa_r+0x64c>)
 800705a:	2200      	movs	r2, #0
 800705c:	f7f9 f93e 	bl	80002dc <__adddf3>
 8007060:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007064:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007068:	9303      	str	r3, [sp, #12]
 800706a:	2e00      	cmp	r6, #0
 800706c:	d158      	bne.n	8007120 <_dtoa_r+0x4f8>
 800706e:	4b82      	ldr	r3, [pc, #520]	; (8007278 <_dtoa_r+0x650>)
 8007070:	2200      	movs	r2, #0
 8007072:	4640      	mov	r0, r8
 8007074:	4649      	mov	r1, r9
 8007076:	f7f9 f92f 	bl	80002d8 <__aeabi_dsub>
 800707a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800707e:	4680      	mov	r8, r0
 8007080:	4689      	mov	r9, r1
 8007082:	f7f9 fd71 	bl	8000b68 <__aeabi_dcmpgt>
 8007086:	2800      	cmp	r0, #0
 8007088:	f040 8296 	bne.w	80075b8 <_dtoa_r+0x990>
 800708c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007090:	4640      	mov	r0, r8
 8007092:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007096:	4649      	mov	r1, r9
 8007098:	f7f9 fd48 	bl	8000b2c <__aeabi_dcmplt>
 800709c:	2800      	cmp	r0, #0
 800709e:	f040 8289 	bne.w	80075b4 <_dtoa_r+0x98c>
 80070a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80070a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f2c0 814e 	blt.w	800734a <_dtoa_r+0x722>
 80070ae:	f1bb 0f0e 	cmp.w	fp, #14
 80070b2:	f300 814a 	bgt.w	800734a <_dtoa_r+0x722>
 80070b6:	4b6b      	ldr	r3, [pc, #428]	; (8007264 <_dtoa_r+0x63c>)
 80070b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80070bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80070c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f280 80dc 	bge.w	8007280 <_dtoa_r+0x658>
 80070c8:	9b04      	ldr	r3, [sp, #16]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f300 80d8 	bgt.w	8007280 <_dtoa_r+0x658>
 80070d0:	f040 826f 	bne.w	80075b2 <_dtoa_r+0x98a>
 80070d4:	4b68      	ldr	r3, [pc, #416]	; (8007278 <_dtoa_r+0x650>)
 80070d6:	2200      	movs	r2, #0
 80070d8:	4640      	mov	r0, r8
 80070da:	4649      	mov	r1, r9
 80070dc:	f7f9 fab4 	bl	8000648 <__aeabi_dmul>
 80070e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070e4:	f7f9 fd36 	bl	8000b54 <__aeabi_dcmpge>
 80070e8:	9e04      	ldr	r6, [sp, #16]
 80070ea:	4637      	mov	r7, r6
 80070ec:	2800      	cmp	r0, #0
 80070ee:	f040 8245 	bne.w	800757c <_dtoa_r+0x954>
 80070f2:	9d00      	ldr	r5, [sp, #0]
 80070f4:	2331      	movs	r3, #49	; 0x31
 80070f6:	f805 3b01 	strb.w	r3, [r5], #1
 80070fa:	f10b 0b01 	add.w	fp, fp, #1
 80070fe:	e241      	b.n	8007584 <_dtoa_r+0x95c>
 8007100:	07f2      	lsls	r2, r6, #31
 8007102:	d505      	bpl.n	8007110 <_dtoa_r+0x4e8>
 8007104:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007108:	f7f9 fa9e 	bl	8000648 <__aeabi_dmul>
 800710c:	3501      	adds	r5, #1
 800710e:	2301      	movs	r3, #1
 8007110:	1076      	asrs	r6, r6, #1
 8007112:	3708      	adds	r7, #8
 8007114:	e773      	b.n	8006ffe <_dtoa_r+0x3d6>
 8007116:	2502      	movs	r5, #2
 8007118:	e775      	b.n	8007006 <_dtoa_r+0x3de>
 800711a:	9e04      	ldr	r6, [sp, #16]
 800711c:	465f      	mov	r7, fp
 800711e:	e792      	b.n	8007046 <_dtoa_r+0x41e>
 8007120:	9900      	ldr	r1, [sp, #0]
 8007122:	4b50      	ldr	r3, [pc, #320]	; (8007264 <_dtoa_r+0x63c>)
 8007124:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007128:	4431      	add	r1, r6
 800712a:	9102      	str	r1, [sp, #8]
 800712c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800712e:	eeb0 9a47 	vmov.f32	s18, s14
 8007132:	eef0 9a67 	vmov.f32	s19, s15
 8007136:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800713a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800713e:	2900      	cmp	r1, #0
 8007140:	d044      	beq.n	80071cc <_dtoa_r+0x5a4>
 8007142:	494e      	ldr	r1, [pc, #312]	; (800727c <_dtoa_r+0x654>)
 8007144:	2000      	movs	r0, #0
 8007146:	f7f9 fba9 	bl	800089c <__aeabi_ddiv>
 800714a:	ec53 2b19 	vmov	r2, r3, d9
 800714e:	f7f9 f8c3 	bl	80002d8 <__aeabi_dsub>
 8007152:	9d00      	ldr	r5, [sp, #0]
 8007154:	ec41 0b19 	vmov	d9, r0, r1
 8007158:	4649      	mov	r1, r9
 800715a:	4640      	mov	r0, r8
 800715c:	f7f9 fd24 	bl	8000ba8 <__aeabi_d2iz>
 8007160:	4606      	mov	r6, r0
 8007162:	f7f9 fa07 	bl	8000574 <__aeabi_i2d>
 8007166:	4602      	mov	r2, r0
 8007168:	460b      	mov	r3, r1
 800716a:	4640      	mov	r0, r8
 800716c:	4649      	mov	r1, r9
 800716e:	f7f9 f8b3 	bl	80002d8 <__aeabi_dsub>
 8007172:	3630      	adds	r6, #48	; 0x30
 8007174:	f805 6b01 	strb.w	r6, [r5], #1
 8007178:	ec53 2b19 	vmov	r2, r3, d9
 800717c:	4680      	mov	r8, r0
 800717e:	4689      	mov	r9, r1
 8007180:	f7f9 fcd4 	bl	8000b2c <__aeabi_dcmplt>
 8007184:	2800      	cmp	r0, #0
 8007186:	d164      	bne.n	8007252 <_dtoa_r+0x62a>
 8007188:	4642      	mov	r2, r8
 800718a:	464b      	mov	r3, r9
 800718c:	4937      	ldr	r1, [pc, #220]	; (800726c <_dtoa_r+0x644>)
 800718e:	2000      	movs	r0, #0
 8007190:	f7f9 f8a2 	bl	80002d8 <__aeabi_dsub>
 8007194:	ec53 2b19 	vmov	r2, r3, d9
 8007198:	f7f9 fcc8 	bl	8000b2c <__aeabi_dcmplt>
 800719c:	2800      	cmp	r0, #0
 800719e:	f040 80b6 	bne.w	800730e <_dtoa_r+0x6e6>
 80071a2:	9b02      	ldr	r3, [sp, #8]
 80071a4:	429d      	cmp	r5, r3
 80071a6:	f43f af7c 	beq.w	80070a2 <_dtoa_r+0x47a>
 80071aa:	4b31      	ldr	r3, [pc, #196]	; (8007270 <_dtoa_r+0x648>)
 80071ac:	ec51 0b19 	vmov	r0, r1, d9
 80071b0:	2200      	movs	r2, #0
 80071b2:	f7f9 fa49 	bl	8000648 <__aeabi_dmul>
 80071b6:	4b2e      	ldr	r3, [pc, #184]	; (8007270 <_dtoa_r+0x648>)
 80071b8:	ec41 0b19 	vmov	d9, r0, r1
 80071bc:	2200      	movs	r2, #0
 80071be:	4640      	mov	r0, r8
 80071c0:	4649      	mov	r1, r9
 80071c2:	f7f9 fa41 	bl	8000648 <__aeabi_dmul>
 80071c6:	4680      	mov	r8, r0
 80071c8:	4689      	mov	r9, r1
 80071ca:	e7c5      	b.n	8007158 <_dtoa_r+0x530>
 80071cc:	ec51 0b17 	vmov	r0, r1, d7
 80071d0:	f7f9 fa3a 	bl	8000648 <__aeabi_dmul>
 80071d4:	9b02      	ldr	r3, [sp, #8]
 80071d6:	9d00      	ldr	r5, [sp, #0]
 80071d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80071da:	ec41 0b19 	vmov	d9, r0, r1
 80071de:	4649      	mov	r1, r9
 80071e0:	4640      	mov	r0, r8
 80071e2:	f7f9 fce1 	bl	8000ba8 <__aeabi_d2iz>
 80071e6:	4606      	mov	r6, r0
 80071e8:	f7f9 f9c4 	bl	8000574 <__aeabi_i2d>
 80071ec:	3630      	adds	r6, #48	; 0x30
 80071ee:	4602      	mov	r2, r0
 80071f0:	460b      	mov	r3, r1
 80071f2:	4640      	mov	r0, r8
 80071f4:	4649      	mov	r1, r9
 80071f6:	f7f9 f86f 	bl	80002d8 <__aeabi_dsub>
 80071fa:	f805 6b01 	strb.w	r6, [r5], #1
 80071fe:	9b02      	ldr	r3, [sp, #8]
 8007200:	429d      	cmp	r5, r3
 8007202:	4680      	mov	r8, r0
 8007204:	4689      	mov	r9, r1
 8007206:	f04f 0200 	mov.w	r2, #0
 800720a:	d124      	bne.n	8007256 <_dtoa_r+0x62e>
 800720c:	4b1b      	ldr	r3, [pc, #108]	; (800727c <_dtoa_r+0x654>)
 800720e:	ec51 0b19 	vmov	r0, r1, d9
 8007212:	f7f9 f863 	bl	80002dc <__adddf3>
 8007216:	4602      	mov	r2, r0
 8007218:	460b      	mov	r3, r1
 800721a:	4640      	mov	r0, r8
 800721c:	4649      	mov	r1, r9
 800721e:	f7f9 fca3 	bl	8000b68 <__aeabi_dcmpgt>
 8007222:	2800      	cmp	r0, #0
 8007224:	d173      	bne.n	800730e <_dtoa_r+0x6e6>
 8007226:	ec53 2b19 	vmov	r2, r3, d9
 800722a:	4914      	ldr	r1, [pc, #80]	; (800727c <_dtoa_r+0x654>)
 800722c:	2000      	movs	r0, #0
 800722e:	f7f9 f853 	bl	80002d8 <__aeabi_dsub>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	4640      	mov	r0, r8
 8007238:	4649      	mov	r1, r9
 800723a:	f7f9 fc77 	bl	8000b2c <__aeabi_dcmplt>
 800723e:	2800      	cmp	r0, #0
 8007240:	f43f af2f 	beq.w	80070a2 <_dtoa_r+0x47a>
 8007244:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007246:	1e6b      	subs	r3, r5, #1
 8007248:	930f      	str	r3, [sp, #60]	; 0x3c
 800724a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800724e:	2b30      	cmp	r3, #48	; 0x30
 8007250:	d0f8      	beq.n	8007244 <_dtoa_r+0x61c>
 8007252:	46bb      	mov	fp, r7
 8007254:	e04a      	b.n	80072ec <_dtoa_r+0x6c4>
 8007256:	4b06      	ldr	r3, [pc, #24]	; (8007270 <_dtoa_r+0x648>)
 8007258:	f7f9 f9f6 	bl	8000648 <__aeabi_dmul>
 800725c:	4680      	mov	r8, r0
 800725e:	4689      	mov	r9, r1
 8007260:	e7bd      	b.n	80071de <_dtoa_r+0x5b6>
 8007262:	bf00      	nop
 8007264:	08008a48 	.word	0x08008a48
 8007268:	08008a20 	.word	0x08008a20
 800726c:	3ff00000 	.word	0x3ff00000
 8007270:	40240000 	.word	0x40240000
 8007274:	401c0000 	.word	0x401c0000
 8007278:	40140000 	.word	0x40140000
 800727c:	3fe00000 	.word	0x3fe00000
 8007280:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007284:	9d00      	ldr	r5, [sp, #0]
 8007286:	4642      	mov	r2, r8
 8007288:	464b      	mov	r3, r9
 800728a:	4630      	mov	r0, r6
 800728c:	4639      	mov	r1, r7
 800728e:	f7f9 fb05 	bl	800089c <__aeabi_ddiv>
 8007292:	f7f9 fc89 	bl	8000ba8 <__aeabi_d2iz>
 8007296:	9001      	str	r0, [sp, #4]
 8007298:	f7f9 f96c 	bl	8000574 <__aeabi_i2d>
 800729c:	4642      	mov	r2, r8
 800729e:	464b      	mov	r3, r9
 80072a0:	f7f9 f9d2 	bl	8000648 <__aeabi_dmul>
 80072a4:	4602      	mov	r2, r0
 80072a6:	460b      	mov	r3, r1
 80072a8:	4630      	mov	r0, r6
 80072aa:	4639      	mov	r1, r7
 80072ac:	f7f9 f814 	bl	80002d8 <__aeabi_dsub>
 80072b0:	9e01      	ldr	r6, [sp, #4]
 80072b2:	9f04      	ldr	r7, [sp, #16]
 80072b4:	3630      	adds	r6, #48	; 0x30
 80072b6:	f805 6b01 	strb.w	r6, [r5], #1
 80072ba:	9e00      	ldr	r6, [sp, #0]
 80072bc:	1bae      	subs	r6, r5, r6
 80072be:	42b7      	cmp	r7, r6
 80072c0:	4602      	mov	r2, r0
 80072c2:	460b      	mov	r3, r1
 80072c4:	d134      	bne.n	8007330 <_dtoa_r+0x708>
 80072c6:	f7f9 f809 	bl	80002dc <__adddf3>
 80072ca:	4642      	mov	r2, r8
 80072cc:	464b      	mov	r3, r9
 80072ce:	4606      	mov	r6, r0
 80072d0:	460f      	mov	r7, r1
 80072d2:	f7f9 fc49 	bl	8000b68 <__aeabi_dcmpgt>
 80072d6:	b9c8      	cbnz	r0, 800730c <_dtoa_r+0x6e4>
 80072d8:	4642      	mov	r2, r8
 80072da:	464b      	mov	r3, r9
 80072dc:	4630      	mov	r0, r6
 80072de:	4639      	mov	r1, r7
 80072e0:	f7f9 fc1a 	bl	8000b18 <__aeabi_dcmpeq>
 80072e4:	b110      	cbz	r0, 80072ec <_dtoa_r+0x6c4>
 80072e6:	9b01      	ldr	r3, [sp, #4]
 80072e8:	07db      	lsls	r3, r3, #31
 80072ea:	d40f      	bmi.n	800730c <_dtoa_r+0x6e4>
 80072ec:	4651      	mov	r1, sl
 80072ee:	4620      	mov	r0, r4
 80072f0:	f000 fd0a 	bl	8007d08 <_Bfree>
 80072f4:	2300      	movs	r3, #0
 80072f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072f8:	702b      	strb	r3, [r5, #0]
 80072fa:	f10b 0301 	add.w	r3, fp, #1
 80072fe:	6013      	str	r3, [r2, #0]
 8007300:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007302:	2b00      	cmp	r3, #0
 8007304:	f43f ace2 	beq.w	8006ccc <_dtoa_r+0xa4>
 8007308:	601d      	str	r5, [r3, #0]
 800730a:	e4df      	b.n	8006ccc <_dtoa_r+0xa4>
 800730c:	465f      	mov	r7, fp
 800730e:	462b      	mov	r3, r5
 8007310:	461d      	mov	r5, r3
 8007312:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007316:	2a39      	cmp	r2, #57	; 0x39
 8007318:	d106      	bne.n	8007328 <_dtoa_r+0x700>
 800731a:	9a00      	ldr	r2, [sp, #0]
 800731c:	429a      	cmp	r2, r3
 800731e:	d1f7      	bne.n	8007310 <_dtoa_r+0x6e8>
 8007320:	9900      	ldr	r1, [sp, #0]
 8007322:	2230      	movs	r2, #48	; 0x30
 8007324:	3701      	adds	r7, #1
 8007326:	700a      	strb	r2, [r1, #0]
 8007328:	781a      	ldrb	r2, [r3, #0]
 800732a:	3201      	adds	r2, #1
 800732c:	701a      	strb	r2, [r3, #0]
 800732e:	e790      	b.n	8007252 <_dtoa_r+0x62a>
 8007330:	4ba3      	ldr	r3, [pc, #652]	; (80075c0 <_dtoa_r+0x998>)
 8007332:	2200      	movs	r2, #0
 8007334:	f7f9 f988 	bl	8000648 <__aeabi_dmul>
 8007338:	2200      	movs	r2, #0
 800733a:	2300      	movs	r3, #0
 800733c:	4606      	mov	r6, r0
 800733e:	460f      	mov	r7, r1
 8007340:	f7f9 fbea 	bl	8000b18 <__aeabi_dcmpeq>
 8007344:	2800      	cmp	r0, #0
 8007346:	d09e      	beq.n	8007286 <_dtoa_r+0x65e>
 8007348:	e7d0      	b.n	80072ec <_dtoa_r+0x6c4>
 800734a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800734c:	2a00      	cmp	r2, #0
 800734e:	f000 80ca 	beq.w	80074e6 <_dtoa_r+0x8be>
 8007352:	9a07      	ldr	r2, [sp, #28]
 8007354:	2a01      	cmp	r2, #1
 8007356:	f300 80ad 	bgt.w	80074b4 <_dtoa_r+0x88c>
 800735a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800735c:	2a00      	cmp	r2, #0
 800735e:	f000 80a5 	beq.w	80074ac <_dtoa_r+0x884>
 8007362:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007366:	9e08      	ldr	r6, [sp, #32]
 8007368:	9d05      	ldr	r5, [sp, #20]
 800736a:	9a05      	ldr	r2, [sp, #20]
 800736c:	441a      	add	r2, r3
 800736e:	9205      	str	r2, [sp, #20]
 8007370:	9a06      	ldr	r2, [sp, #24]
 8007372:	2101      	movs	r1, #1
 8007374:	441a      	add	r2, r3
 8007376:	4620      	mov	r0, r4
 8007378:	9206      	str	r2, [sp, #24]
 800737a:	f000 fd7b 	bl	8007e74 <__i2b>
 800737e:	4607      	mov	r7, r0
 8007380:	b165      	cbz	r5, 800739c <_dtoa_r+0x774>
 8007382:	9b06      	ldr	r3, [sp, #24]
 8007384:	2b00      	cmp	r3, #0
 8007386:	dd09      	ble.n	800739c <_dtoa_r+0x774>
 8007388:	42ab      	cmp	r3, r5
 800738a:	9a05      	ldr	r2, [sp, #20]
 800738c:	bfa8      	it	ge
 800738e:	462b      	movge	r3, r5
 8007390:	1ad2      	subs	r2, r2, r3
 8007392:	9205      	str	r2, [sp, #20]
 8007394:	9a06      	ldr	r2, [sp, #24]
 8007396:	1aed      	subs	r5, r5, r3
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	9306      	str	r3, [sp, #24]
 800739c:	9b08      	ldr	r3, [sp, #32]
 800739e:	b1f3      	cbz	r3, 80073de <_dtoa_r+0x7b6>
 80073a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 80a3 	beq.w	80074ee <_dtoa_r+0x8c6>
 80073a8:	2e00      	cmp	r6, #0
 80073aa:	dd10      	ble.n	80073ce <_dtoa_r+0x7a6>
 80073ac:	4639      	mov	r1, r7
 80073ae:	4632      	mov	r2, r6
 80073b0:	4620      	mov	r0, r4
 80073b2:	f000 fe1f 	bl	8007ff4 <__pow5mult>
 80073b6:	4652      	mov	r2, sl
 80073b8:	4601      	mov	r1, r0
 80073ba:	4607      	mov	r7, r0
 80073bc:	4620      	mov	r0, r4
 80073be:	f000 fd6f 	bl	8007ea0 <__multiply>
 80073c2:	4651      	mov	r1, sl
 80073c4:	4680      	mov	r8, r0
 80073c6:	4620      	mov	r0, r4
 80073c8:	f000 fc9e 	bl	8007d08 <_Bfree>
 80073cc:	46c2      	mov	sl, r8
 80073ce:	9b08      	ldr	r3, [sp, #32]
 80073d0:	1b9a      	subs	r2, r3, r6
 80073d2:	d004      	beq.n	80073de <_dtoa_r+0x7b6>
 80073d4:	4651      	mov	r1, sl
 80073d6:	4620      	mov	r0, r4
 80073d8:	f000 fe0c 	bl	8007ff4 <__pow5mult>
 80073dc:	4682      	mov	sl, r0
 80073de:	2101      	movs	r1, #1
 80073e0:	4620      	mov	r0, r4
 80073e2:	f000 fd47 	bl	8007e74 <__i2b>
 80073e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	4606      	mov	r6, r0
 80073ec:	f340 8081 	ble.w	80074f2 <_dtoa_r+0x8ca>
 80073f0:	461a      	mov	r2, r3
 80073f2:	4601      	mov	r1, r0
 80073f4:	4620      	mov	r0, r4
 80073f6:	f000 fdfd 	bl	8007ff4 <__pow5mult>
 80073fa:	9b07      	ldr	r3, [sp, #28]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	4606      	mov	r6, r0
 8007400:	dd7a      	ble.n	80074f8 <_dtoa_r+0x8d0>
 8007402:	f04f 0800 	mov.w	r8, #0
 8007406:	6933      	ldr	r3, [r6, #16]
 8007408:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800740c:	6918      	ldr	r0, [r3, #16]
 800740e:	f000 fce3 	bl	8007dd8 <__hi0bits>
 8007412:	f1c0 0020 	rsb	r0, r0, #32
 8007416:	9b06      	ldr	r3, [sp, #24]
 8007418:	4418      	add	r0, r3
 800741a:	f010 001f 	ands.w	r0, r0, #31
 800741e:	f000 8094 	beq.w	800754a <_dtoa_r+0x922>
 8007422:	f1c0 0320 	rsb	r3, r0, #32
 8007426:	2b04      	cmp	r3, #4
 8007428:	f340 8085 	ble.w	8007536 <_dtoa_r+0x90e>
 800742c:	9b05      	ldr	r3, [sp, #20]
 800742e:	f1c0 001c 	rsb	r0, r0, #28
 8007432:	4403      	add	r3, r0
 8007434:	9305      	str	r3, [sp, #20]
 8007436:	9b06      	ldr	r3, [sp, #24]
 8007438:	4403      	add	r3, r0
 800743a:	4405      	add	r5, r0
 800743c:	9306      	str	r3, [sp, #24]
 800743e:	9b05      	ldr	r3, [sp, #20]
 8007440:	2b00      	cmp	r3, #0
 8007442:	dd05      	ble.n	8007450 <_dtoa_r+0x828>
 8007444:	4651      	mov	r1, sl
 8007446:	461a      	mov	r2, r3
 8007448:	4620      	mov	r0, r4
 800744a:	f000 fe2d 	bl	80080a8 <__lshift>
 800744e:	4682      	mov	sl, r0
 8007450:	9b06      	ldr	r3, [sp, #24]
 8007452:	2b00      	cmp	r3, #0
 8007454:	dd05      	ble.n	8007462 <_dtoa_r+0x83a>
 8007456:	4631      	mov	r1, r6
 8007458:	461a      	mov	r2, r3
 800745a:	4620      	mov	r0, r4
 800745c:	f000 fe24 	bl	80080a8 <__lshift>
 8007460:	4606      	mov	r6, r0
 8007462:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007464:	2b00      	cmp	r3, #0
 8007466:	d072      	beq.n	800754e <_dtoa_r+0x926>
 8007468:	4631      	mov	r1, r6
 800746a:	4650      	mov	r0, sl
 800746c:	f000 fe88 	bl	8008180 <__mcmp>
 8007470:	2800      	cmp	r0, #0
 8007472:	da6c      	bge.n	800754e <_dtoa_r+0x926>
 8007474:	2300      	movs	r3, #0
 8007476:	4651      	mov	r1, sl
 8007478:	220a      	movs	r2, #10
 800747a:	4620      	mov	r0, r4
 800747c:	f000 fc66 	bl	8007d4c <__multadd>
 8007480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007482:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007486:	4682      	mov	sl, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	f000 81b0 	beq.w	80077ee <_dtoa_r+0xbc6>
 800748e:	2300      	movs	r3, #0
 8007490:	4639      	mov	r1, r7
 8007492:	220a      	movs	r2, #10
 8007494:	4620      	mov	r0, r4
 8007496:	f000 fc59 	bl	8007d4c <__multadd>
 800749a:	9b01      	ldr	r3, [sp, #4]
 800749c:	2b00      	cmp	r3, #0
 800749e:	4607      	mov	r7, r0
 80074a0:	f300 8096 	bgt.w	80075d0 <_dtoa_r+0x9a8>
 80074a4:	9b07      	ldr	r3, [sp, #28]
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	dc59      	bgt.n	800755e <_dtoa_r+0x936>
 80074aa:	e091      	b.n	80075d0 <_dtoa_r+0x9a8>
 80074ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80074b2:	e758      	b.n	8007366 <_dtoa_r+0x73e>
 80074b4:	9b04      	ldr	r3, [sp, #16]
 80074b6:	1e5e      	subs	r6, r3, #1
 80074b8:	9b08      	ldr	r3, [sp, #32]
 80074ba:	42b3      	cmp	r3, r6
 80074bc:	bfbf      	itttt	lt
 80074be:	9b08      	ldrlt	r3, [sp, #32]
 80074c0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80074c2:	9608      	strlt	r6, [sp, #32]
 80074c4:	1af3      	sublt	r3, r6, r3
 80074c6:	bfb4      	ite	lt
 80074c8:	18d2      	addlt	r2, r2, r3
 80074ca:	1b9e      	subge	r6, r3, r6
 80074cc:	9b04      	ldr	r3, [sp, #16]
 80074ce:	bfbc      	itt	lt
 80074d0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80074d2:	2600      	movlt	r6, #0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	bfb7      	itett	lt
 80074d8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80074dc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80074e0:	1a9d      	sublt	r5, r3, r2
 80074e2:	2300      	movlt	r3, #0
 80074e4:	e741      	b.n	800736a <_dtoa_r+0x742>
 80074e6:	9e08      	ldr	r6, [sp, #32]
 80074e8:	9d05      	ldr	r5, [sp, #20]
 80074ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80074ec:	e748      	b.n	8007380 <_dtoa_r+0x758>
 80074ee:	9a08      	ldr	r2, [sp, #32]
 80074f0:	e770      	b.n	80073d4 <_dtoa_r+0x7ac>
 80074f2:	9b07      	ldr	r3, [sp, #28]
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	dc19      	bgt.n	800752c <_dtoa_r+0x904>
 80074f8:	9b02      	ldr	r3, [sp, #8]
 80074fa:	b9bb      	cbnz	r3, 800752c <_dtoa_r+0x904>
 80074fc:	9b03      	ldr	r3, [sp, #12]
 80074fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007502:	b99b      	cbnz	r3, 800752c <_dtoa_r+0x904>
 8007504:	9b03      	ldr	r3, [sp, #12]
 8007506:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800750a:	0d1b      	lsrs	r3, r3, #20
 800750c:	051b      	lsls	r3, r3, #20
 800750e:	b183      	cbz	r3, 8007532 <_dtoa_r+0x90a>
 8007510:	9b05      	ldr	r3, [sp, #20]
 8007512:	3301      	adds	r3, #1
 8007514:	9305      	str	r3, [sp, #20]
 8007516:	9b06      	ldr	r3, [sp, #24]
 8007518:	3301      	adds	r3, #1
 800751a:	9306      	str	r3, [sp, #24]
 800751c:	f04f 0801 	mov.w	r8, #1
 8007520:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007522:	2b00      	cmp	r3, #0
 8007524:	f47f af6f 	bne.w	8007406 <_dtoa_r+0x7de>
 8007528:	2001      	movs	r0, #1
 800752a:	e774      	b.n	8007416 <_dtoa_r+0x7ee>
 800752c:	f04f 0800 	mov.w	r8, #0
 8007530:	e7f6      	b.n	8007520 <_dtoa_r+0x8f8>
 8007532:	4698      	mov	r8, r3
 8007534:	e7f4      	b.n	8007520 <_dtoa_r+0x8f8>
 8007536:	d082      	beq.n	800743e <_dtoa_r+0x816>
 8007538:	9a05      	ldr	r2, [sp, #20]
 800753a:	331c      	adds	r3, #28
 800753c:	441a      	add	r2, r3
 800753e:	9205      	str	r2, [sp, #20]
 8007540:	9a06      	ldr	r2, [sp, #24]
 8007542:	441a      	add	r2, r3
 8007544:	441d      	add	r5, r3
 8007546:	9206      	str	r2, [sp, #24]
 8007548:	e779      	b.n	800743e <_dtoa_r+0x816>
 800754a:	4603      	mov	r3, r0
 800754c:	e7f4      	b.n	8007538 <_dtoa_r+0x910>
 800754e:	9b04      	ldr	r3, [sp, #16]
 8007550:	2b00      	cmp	r3, #0
 8007552:	dc37      	bgt.n	80075c4 <_dtoa_r+0x99c>
 8007554:	9b07      	ldr	r3, [sp, #28]
 8007556:	2b02      	cmp	r3, #2
 8007558:	dd34      	ble.n	80075c4 <_dtoa_r+0x99c>
 800755a:	9b04      	ldr	r3, [sp, #16]
 800755c:	9301      	str	r3, [sp, #4]
 800755e:	9b01      	ldr	r3, [sp, #4]
 8007560:	b963      	cbnz	r3, 800757c <_dtoa_r+0x954>
 8007562:	4631      	mov	r1, r6
 8007564:	2205      	movs	r2, #5
 8007566:	4620      	mov	r0, r4
 8007568:	f000 fbf0 	bl	8007d4c <__multadd>
 800756c:	4601      	mov	r1, r0
 800756e:	4606      	mov	r6, r0
 8007570:	4650      	mov	r0, sl
 8007572:	f000 fe05 	bl	8008180 <__mcmp>
 8007576:	2800      	cmp	r0, #0
 8007578:	f73f adbb 	bgt.w	80070f2 <_dtoa_r+0x4ca>
 800757c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800757e:	9d00      	ldr	r5, [sp, #0]
 8007580:	ea6f 0b03 	mvn.w	fp, r3
 8007584:	f04f 0800 	mov.w	r8, #0
 8007588:	4631      	mov	r1, r6
 800758a:	4620      	mov	r0, r4
 800758c:	f000 fbbc 	bl	8007d08 <_Bfree>
 8007590:	2f00      	cmp	r7, #0
 8007592:	f43f aeab 	beq.w	80072ec <_dtoa_r+0x6c4>
 8007596:	f1b8 0f00 	cmp.w	r8, #0
 800759a:	d005      	beq.n	80075a8 <_dtoa_r+0x980>
 800759c:	45b8      	cmp	r8, r7
 800759e:	d003      	beq.n	80075a8 <_dtoa_r+0x980>
 80075a0:	4641      	mov	r1, r8
 80075a2:	4620      	mov	r0, r4
 80075a4:	f000 fbb0 	bl	8007d08 <_Bfree>
 80075a8:	4639      	mov	r1, r7
 80075aa:	4620      	mov	r0, r4
 80075ac:	f000 fbac 	bl	8007d08 <_Bfree>
 80075b0:	e69c      	b.n	80072ec <_dtoa_r+0x6c4>
 80075b2:	2600      	movs	r6, #0
 80075b4:	4637      	mov	r7, r6
 80075b6:	e7e1      	b.n	800757c <_dtoa_r+0x954>
 80075b8:	46bb      	mov	fp, r7
 80075ba:	4637      	mov	r7, r6
 80075bc:	e599      	b.n	80070f2 <_dtoa_r+0x4ca>
 80075be:	bf00      	nop
 80075c0:	40240000 	.word	0x40240000
 80075c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 80c8 	beq.w	800775c <_dtoa_r+0xb34>
 80075cc:	9b04      	ldr	r3, [sp, #16]
 80075ce:	9301      	str	r3, [sp, #4]
 80075d0:	2d00      	cmp	r5, #0
 80075d2:	dd05      	ble.n	80075e0 <_dtoa_r+0x9b8>
 80075d4:	4639      	mov	r1, r7
 80075d6:	462a      	mov	r2, r5
 80075d8:	4620      	mov	r0, r4
 80075da:	f000 fd65 	bl	80080a8 <__lshift>
 80075de:	4607      	mov	r7, r0
 80075e0:	f1b8 0f00 	cmp.w	r8, #0
 80075e4:	d05b      	beq.n	800769e <_dtoa_r+0xa76>
 80075e6:	6879      	ldr	r1, [r7, #4]
 80075e8:	4620      	mov	r0, r4
 80075ea:	f000 fb4d 	bl	8007c88 <_Balloc>
 80075ee:	4605      	mov	r5, r0
 80075f0:	b928      	cbnz	r0, 80075fe <_dtoa_r+0x9d6>
 80075f2:	4b83      	ldr	r3, [pc, #524]	; (8007800 <_dtoa_r+0xbd8>)
 80075f4:	4602      	mov	r2, r0
 80075f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80075fa:	f7ff bb2e 	b.w	8006c5a <_dtoa_r+0x32>
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	3202      	adds	r2, #2
 8007602:	0092      	lsls	r2, r2, #2
 8007604:	f107 010c 	add.w	r1, r7, #12
 8007608:	300c      	adds	r0, #12
 800760a:	f001 f85b 	bl	80086c4 <memcpy>
 800760e:	2201      	movs	r2, #1
 8007610:	4629      	mov	r1, r5
 8007612:	4620      	mov	r0, r4
 8007614:	f000 fd48 	bl	80080a8 <__lshift>
 8007618:	9b00      	ldr	r3, [sp, #0]
 800761a:	3301      	adds	r3, #1
 800761c:	9304      	str	r3, [sp, #16]
 800761e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007622:	4413      	add	r3, r2
 8007624:	9308      	str	r3, [sp, #32]
 8007626:	9b02      	ldr	r3, [sp, #8]
 8007628:	f003 0301 	and.w	r3, r3, #1
 800762c:	46b8      	mov	r8, r7
 800762e:	9306      	str	r3, [sp, #24]
 8007630:	4607      	mov	r7, r0
 8007632:	9b04      	ldr	r3, [sp, #16]
 8007634:	4631      	mov	r1, r6
 8007636:	3b01      	subs	r3, #1
 8007638:	4650      	mov	r0, sl
 800763a:	9301      	str	r3, [sp, #4]
 800763c:	f7ff fa69 	bl	8006b12 <quorem>
 8007640:	4641      	mov	r1, r8
 8007642:	9002      	str	r0, [sp, #8]
 8007644:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007648:	4650      	mov	r0, sl
 800764a:	f000 fd99 	bl	8008180 <__mcmp>
 800764e:	463a      	mov	r2, r7
 8007650:	9005      	str	r0, [sp, #20]
 8007652:	4631      	mov	r1, r6
 8007654:	4620      	mov	r0, r4
 8007656:	f000 fdaf 	bl	80081b8 <__mdiff>
 800765a:	68c2      	ldr	r2, [r0, #12]
 800765c:	4605      	mov	r5, r0
 800765e:	bb02      	cbnz	r2, 80076a2 <_dtoa_r+0xa7a>
 8007660:	4601      	mov	r1, r0
 8007662:	4650      	mov	r0, sl
 8007664:	f000 fd8c 	bl	8008180 <__mcmp>
 8007668:	4602      	mov	r2, r0
 800766a:	4629      	mov	r1, r5
 800766c:	4620      	mov	r0, r4
 800766e:	9209      	str	r2, [sp, #36]	; 0x24
 8007670:	f000 fb4a 	bl	8007d08 <_Bfree>
 8007674:	9b07      	ldr	r3, [sp, #28]
 8007676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007678:	9d04      	ldr	r5, [sp, #16]
 800767a:	ea43 0102 	orr.w	r1, r3, r2
 800767e:	9b06      	ldr	r3, [sp, #24]
 8007680:	4319      	orrs	r1, r3
 8007682:	d110      	bne.n	80076a6 <_dtoa_r+0xa7e>
 8007684:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007688:	d029      	beq.n	80076de <_dtoa_r+0xab6>
 800768a:	9b05      	ldr	r3, [sp, #20]
 800768c:	2b00      	cmp	r3, #0
 800768e:	dd02      	ble.n	8007696 <_dtoa_r+0xa6e>
 8007690:	9b02      	ldr	r3, [sp, #8]
 8007692:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007696:	9b01      	ldr	r3, [sp, #4]
 8007698:	f883 9000 	strb.w	r9, [r3]
 800769c:	e774      	b.n	8007588 <_dtoa_r+0x960>
 800769e:	4638      	mov	r0, r7
 80076a0:	e7ba      	b.n	8007618 <_dtoa_r+0x9f0>
 80076a2:	2201      	movs	r2, #1
 80076a4:	e7e1      	b.n	800766a <_dtoa_r+0xa42>
 80076a6:	9b05      	ldr	r3, [sp, #20]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	db04      	blt.n	80076b6 <_dtoa_r+0xa8e>
 80076ac:	9907      	ldr	r1, [sp, #28]
 80076ae:	430b      	orrs	r3, r1
 80076b0:	9906      	ldr	r1, [sp, #24]
 80076b2:	430b      	orrs	r3, r1
 80076b4:	d120      	bne.n	80076f8 <_dtoa_r+0xad0>
 80076b6:	2a00      	cmp	r2, #0
 80076b8:	dded      	ble.n	8007696 <_dtoa_r+0xa6e>
 80076ba:	4651      	mov	r1, sl
 80076bc:	2201      	movs	r2, #1
 80076be:	4620      	mov	r0, r4
 80076c0:	f000 fcf2 	bl	80080a8 <__lshift>
 80076c4:	4631      	mov	r1, r6
 80076c6:	4682      	mov	sl, r0
 80076c8:	f000 fd5a 	bl	8008180 <__mcmp>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	dc03      	bgt.n	80076d8 <_dtoa_r+0xab0>
 80076d0:	d1e1      	bne.n	8007696 <_dtoa_r+0xa6e>
 80076d2:	f019 0f01 	tst.w	r9, #1
 80076d6:	d0de      	beq.n	8007696 <_dtoa_r+0xa6e>
 80076d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80076dc:	d1d8      	bne.n	8007690 <_dtoa_r+0xa68>
 80076de:	9a01      	ldr	r2, [sp, #4]
 80076e0:	2339      	movs	r3, #57	; 0x39
 80076e2:	7013      	strb	r3, [r2, #0]
 80076e4:	462b      	mov	r3, r5
 80076e6:	461d      	mov	r5, r3
 80076e8:	3b01      	subs	r3, #1
 80076ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80076ee:	2a39      	cmp	r2, #57	; 0x39
 80076f0:	d06c      	beq.n	80077cc <_dtoa_r+0xba4>
 80076f2:	3201      	adds	r2, #1
 80076f4:	701a      	strb	r2, [r3, #0]
 80076f6:	e747      	b.n	8007588 <_dtoa_r+0x960>
 80076f8:	2a00      	cmp	r2, #0
 80076fa:	dd07      	ble.n	800770c <_dtoa_r+0xae4>
 80076fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007700:	d0ed      	beq.n	80076de <_dtoa_r+0xab6>
 8007702:	9a01      	ldr	r2, [sp, #4]
 8007704:	f109 0301 	add.w	r3, r9, #1
 8007708:	7013      	strb	r3, [r2, #0]
 800770a:	e73d      	b.n	8007588 <_dtoa_r+0x960>
 800770c:	9b04      	ldr	r3, [sp, #16]
 800770e:	9a08      	ldr	r2, [sp, #32]
 8007710:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007714:	4293      	cmp	r3, r2
 8007716:	d043      	beq.n	80077a0 <_dtoa_r+0xb78>
 8007718:	4651      	mov	r1, sl
 800771a:	2300      	movs	r3, #0
 800771c:	220a      	movs	r2, #10
 800771e:	4620      	mov	r0, r4
 8007720:	f000 fb14 	bl	8007d4c <__multadd>
 8007724:	45b8      	cmp	r8, r7
 8007726:	4682      	mov	sl, r0
 8007728:	f04f 0300 	mov.w	r3, #0
 800772c:	f04f 020a 	mov.w	r2, #10
 8007730:	4641      	mov	r1, r8
 8007732:	4620      	mov	r0, r4
 8007734:	d107      	bne.n	8007746 <_dtoa_r+0xb1e>
 8007736:	f000 fb09 	bl	8007d4c <__multadd>
 800773a:	4680      	mov	r8, r0
 800773c:	4607      	mov	r7, r0
 800773e:	9b04      	ldr	r3, [sp, #16]
 8007740:	3301      	adds	r3, #1
 8007742:	9304      	str	r3, [sp, #16]
 8007744:	e775      	b.n	8007632 <_dtoa_r+0xa0a>
 8007746:	f000 fb01 	bl	8007d4c <__multadd>
 800774a:	4639      	mov	r1, r7
 800774c:	4680      	mov	r8, r0
 800774e:	2300      	movs	r3, #0
 8007750:	220a      	movs	r2, #10
 8007752:	4620      	mov	r0, r4
 8007754:	f000 fafa 	bl	8007d4c <__multadd>
 8007758:	4607      	mov	r7, r0
 800775a:	e7f0      	b.n	800773e <_dtoa_r+0xb16>
 800775c:	9b04      	ldr	r3, [sp, #16]
 800775e:	9301      	str	r3, [sp, #4]
 8007760:	9d00      	ldr	r5, [sp, #0]
 8007762:	4631      	mov	r1, r6
 8007764:	4650      	mov	r0, sl
 8007766:	f7ff f9d4 	bl	8006b12 <quorem>
 800776a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800776e:	9b00      	ldr	r3, [sp, #0]
 8007770:	f805 9b01 	strb.w	r9, [r5], #1
 8007774:	1aea      	subs	r2, r5, r3
 8007776:	9b01      	ldr	r3, [sp, #4]
 8007778:	4293      	cmp	r3, r2
 800777a:	dd07      	ble.n	800778c <_dtoa_r+0xb64>
 800777c:	4651      	mov	r1, sl
 800777e:	2300      	movs	r3, #0
 8007780:	220a      	movs	r2, #10
 8007782:	4620      	mov	r0, r4
 8007784:	f000 fae2 	bl	8007d4c <__multadd>
 8007788:	4682      	mov	sl, r0
 800778a:	e7ea      	b.n	8007762 <_dtoa_r+0xb3a>
 800778c:	9b01      	ldr	r3, [sp, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	bfc8      	it	gt
 8007792:	461d      	movgt	r5, r3
 8007794:	9b00      	ldr	r3, [sp, #0]
 8007796:	bfd8      	it	le
 8007798:	2501      	movle	r5, #1
 800779a:	441d      	add	r5, r3
 800779c:	f04f 0800 	mov.w	r8, #0
 80077a0:	4651      	mov	r1, sl
 80077a2:	2201      	movs	r2, #1
 80077a4:	4620      	mov	r0, r4
 80077a6:	f000 fc7f 	bl	80080a8 <__lshift>
 80077aa:	4631      	mov	r1, r6
 80077ac:	4682      	mov	sl, r0
 80077ae:	f000 fce7 	bl	8008180 <__mcmp>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	dc96      	bgt.n	80076e4 <_dtoa_r+0xabc>
 80077b6:	d102      	bne.n	80077be <_dtoa_r+0xb96>
 80077b8:	f019 0f01 	tst.w	r9, #1
 80077bc:	d192      	bne.n	80076e4 <_dtoa_r+0xabc>
 80077be:	462b      	mov	r3, r5
 80077c0:	461d      	mov	r5, r3
 80077c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077c6:	2a30      	cmp	r2, #48	; 0x30
 80077c8:	d0fa      	beq.n	80077c0 <_dtoa_r+0xb98>
 80077ca:	e6dd      	b.n	8007588 <_dtoa_r+0x960>
 80077cc:	9a00      	ldr	r2, [sp, #0]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d189      	bne.n	80076e6 <_dtoa_r+0xabe>
 80077d2:	f10b 0b01 	add.w	fp, fp, #1
 80077d6:	2331      	movs	r3, #49	; 0x31
 80077d8:	e796      	b.n	8007708 <_dtoa_r+0xae0>
 80077da:	4b0a      	ldr	r3, [pc, #40]	; (8007804 <_dtoa_r+0xbdc>)
 80077dc:	f7ff ba99 	b.w	8006d12 <_dtoa_r+0xea>
 80077e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	f47f aa6d 	bne.w	8006cc2 <_dtoa_r+0x9a>
 80077e8:	4b07      	ldr	r3, [pc, #28]	; (8007808 <_dtoa_r+0xbe0>)
 80077ea:	f7ff ba92 	b.w	8006d12 <_dtoa_r+0xea>
 80077ee:	9b01      	ldr	r3, [sp, #4]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	dcb5      	bgt.n	8007760 <_dtoa_r+0xb38>
 80077f4:	9b07      	ldr	r3, [sp, #28]
 80077f6:	2b02      	cmp	r3, #2
 80077f8:	f73f aeb1 	bgt.w	800755e <_dtoa_r+0x936>
 80077fc:	e7b0      	b.n	8007760 <_dtoa_r+0xb38>
 80077fe:	bf00      	nop
 8007800:	080089a0 	.word	0x080089a0
 8007804:	08008900 	.word	0x08008900
 8007808:	08008924 	.word	0x08008924

0800780c <_free_r>:
 800780c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800780e:	2900      	cmp	r1, #0
 8007810:	d044      	beq.n	800789c <_free_r+0x90>
 8007812:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007816:	9001      	str	r0, [sp, #4]
 8007818:	2b00      	cmp	r3, #0
 800781a:	f1a1 0404 	sub.w	r4, r1, #4
 800781e:	bfb8      	it	lt
 8007820:	18e4      	addlt	r4, r4, r3
 8007822:	f7fe fff1 	bl	8006808 <__malloc_lock>
 8007826:	4a1e      	ldr	r2, [pc, #120]	; (80078a0 <_free_r+0x94>)
 8007828:	9801      	ldr	r0, [sp, #4]
 800782a:	6813      	ldr	r3, [r2, #0]
 800782c:	b933      	cbnz	r3, 800783c <_free_r+0x30>
 800782e:	6063      	str	r3, [r4, #4]
 8007830:	6014      	str	r4, [r2, #0]
 8007832:	b003      	add	sp, #12
 8007834:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007838:	f7fe bfec 	b.w	8006814 <__malloc_unlock>
 800783c:	42a3      	cmp	r3, r4
 800783e:	d908      	bls.n	8007852 <_free_r+0x46>
 8007840:	6825      	ldr	r5, [r4, #0]
 8007842:	1961      	adds	r1, r4, r5
 8007844:	428b      	cmp	r3, r1
 8007846:	bf01      	itttt	eq
 8007848:	6819      	ldreq	r1, [r3, #0]
 800784a:	685b      	ldreq	r3, [r3, #4]
 800784c:	1949      	addeq	r1, r1, r5
 800784e:	6021      	streq	r1, [r4, #0]
 8007850:	e7ed      	b.n	800782e <_free_r+0x22>
 8007852:	461a      	mov	r2, r3
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	b10b      	cbz	r3, 800785c <_free_r+0x50>
 8007858:	42a3      	cmp	r3, r4
 800785a:	d9fa      	bls.n	8007852 <_free_r+0x46>
 800785c:	6811      	ldr	r1, [r2, #0]
 800785e:	1855      	adds	r5, r2, r1
 8007860:	42a5      	cmp	r5, r4
 8007862:	d10b      	bne.n	800787c <_free_r+0x70>
 8007864:	6824      	ldr	r4, [r4, #0]
 8007866:	4421      	add	r1, r4
 8007868:	1854      	adds	r4, r2, r1
 800786a:	42a3      	cmp	r3, r4
 800786c:	6011      	str	r1, [r2, #0]
 800786e:	d1e0      	bne.n	8007832 <_free_r+0x26>
 8007870:	681c      	ldr	r4, [r3, #0]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	6053      	str	r3, [r2, #4]
 8007876:	440c      	add	r4, r1
 8007878:	6014      	str	r4, [r2, #0]
 800787a:	e7da      	b.n	8007832 <_free_r+0x26>
 800787c:	d902      	bls.n	8007884 <_free_r+0x78>
 800787e:	230c      	movs	r3, #12
 8007880:	6003      	str	r3, [r0, #0]
 8007882:	e7d6      	b.n	8007832 <_free_r+0x26>
 8007884:	6825      	ldr	r5, [r4, #0]
 8007886:	1961      	adds	r1, r4, r5
 8007888:	428b      	cmp	r3, r1
 800788a:	bf04      	itt	eq
 800788c:	6819      	ldreq	r1, [r3, #0]
 800788e:	685b      	ldreq	r3, [r3, #4]
 8007890:	6063      	str	r3, [r4, #4]
 8007892:	bf04      	itt	eq
 8007894:	1949      	addeq	r1, r1, r5
 8007896:	6021      	streq	r1, [r4, #0]
 8007898:	6054      	str	r4, [r2, #4]
 800789a:	e7ca      	b.n	8007832 <_free_r+0x26>
 800789c:	b003      	add	sp, #12
 800789e:	bd30      	pop	{r4, r5, pc}
 80078a0:	20000554 	.word	0x20000554

080078a4 <__sfputc_r>:
 80078a4:	6893      	ldr	r3, [r2, #8]
 80078a6:	3b01      	subs	r3, #1
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	b410      	push	{r4}
 80078ac:	6093      	str	r3, [r2, #8]
 80078ae:	da08      	bge.n	80078c2 <__sfputc_r+0x1e>
 80078b0:	6994      	ldr	r4, [r2, #24]
 80078b2:	42a3      	cmp	r3, r4
 80078b4:	db01      	blt.n	80078ba <__sfputc_r+0x16>
 80078b6:	290a      	cmp	r1, #10
 80078b8:	d103      	bne.n	80078c2 <__sfputc_r+0x1e>
 80078ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078be:	f000 bda2 	b.w	8008406 <__swbuf_r>
 80078c2:	6813      	ldr	r3, [r2, #0]
 80078c4:	1c58      	adds	r0, r3, #1
 80078c6:	6010      	str	r0, [r2, #0]
 80078c8:	7019      	strb	r1, [r3, #0]
 80078ca:	4608      	mov	r0, r1
 80078cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078d0:	4770      	bx	lr

080078d2 <__sfputs_r>:
 80078d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078d4:	4606      	mov	r6, r0
 80078d6:	460f      	mov	r7, r1
 80078d8:	4614      	mov	r4, r2
 80078da:	18d5      	adds	r5, r2, r3
 80078dc:	42ac      	cmp	r4, r5
 80078de:	d101      	bne.n	80078e4 <__sfputs_r+0x12>
 80078e0:	2000      	movs	r0, #0
 80078e2:	e007      	b.n	80078f4 <__sfputs_r+0x22>
 80078e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078e8:	463a      	mov	r2, r7
 80078ea:	4630      	mov	r0, r6
 80078ec:	f7ff ffda 	bl	80078a4 <__sfputc_r>
 80078f0:	1c43      	adds	r3, r0, #1
 80078f2:	d1f3      	bne.n	80078dc <__sfputs_r+0xa>
 80078f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080078f8 <_vfiprintf_r>:
 80078f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078fc:	460d      	mov	r5, r1
 80078fe:	b09d      	sub	sp, #116	; 0x74
 8007900:	4614      	mov	r4, r2
 8007902:	4698      	mov	r8, r3
 8007904:	4606      	mov	r6, r0
 8007906:	b118      	cbz	r0, 8007910 <_vfiprintf_r+0x18>
 8007908:	6a03      	ldr	r3, [r0, #32]
 800790a:	b90b      	cbnz	r3, 8007910 <_vfiprintf_r+0x18>
 800790c:	f7ff f814 	bl	8006938 <__sinit>
 8007910:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007912:	07d9      	lsls	r1, r3, #31
 8007914:	d405      	bmi.n	8007922 <_vfiprintf_r+0x2a>
 8007916:	89ab      	ldrh	r3, [r5, #12]
 8007918:	059a      	lsls	r2, r3, #22
 800791a:	d402      	bmi.n	8007922 <_vfiprintf_r+0x2a>
 800791c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800791e:	f7ff f8f6 	bl	8006b0e <__retarget_lock_acquire_recursive>
 8007922:	89ab      	ldrh	r3, [r5, #12]
 8007924:	071b      	lsls	r3, r3, #28
 8007926:	d501      	bpl.n	800792c <_vfiprintf_r+0x34>
 8007928:	692b      	ldr	r3, [r5, #16]
 800792a:	b99b      	cbnz	r3, 8007954 <_vfiprintf_r+0x5c>
 800792c:	4629      	mov	r1, r5
 800792e:	4630      	mov	r0, r6
 8007930:	f000 fda6 	bl	8008480 <__swsetup_r>
 8007934:	b170      	cbz	r0, 8007954 <_vfiprintf_r+0x5c>
 8007936:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007938:	07dc      	lsls	r4, r3, #31
 800793a:	d504      	bpl.n	8007946 <_vfiprintf_r+0x4e>
 800793c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007940:	b01d      	add	sp, #116	; 0x74
 8007942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007946:	89ab      	ldrh	r3, [r5, #12]
 8007948:	0598      	lsls	r0, r3, #22
 800794a:	d4f7      	bmi.n	800793c <_vfiprintf_r+0x44>
 800794c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800794e:	f7ff f8df 	bl	8006b10 <__retarget_lock_release_recursive>
 8007952:	e7f3      	b.n	800793c <_vfiprintf_r+0x44>
 8007954:	2300      	movs	r3, #0
 8007956:	9309      	str	r3, [sp, #36]	; 0x24
 8007958:	2320      	movs	r3, #32
 800795a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800795e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007962:	2330      	movs	r3, #48	; 0x30
 8007964:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007b18 <_vfiprintf_r+0x220>
 8007968:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800796c:	f04f 0901 	mov.w	r9, #1
 8007970:	4623      	mov	r3, r4
 8007972:	469a      	mov	sl, r3
 8007974:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007978:	b10a      	cbz	r2, 800797e <_vfiprintf_r+0x86>
 800797a:	2a25      	cmp	r2, #37	; 0x25
 800797c:	d1f9      	bne.n	8007972 <_vfiprintf_r+0x7a>
 800797e:	ebba 0b04 	subs.w	fp, sl, r4
 8007982:	d00b      	beq.n	800799c <_vfiprintf_r+0xa4>
 8007984:	465b      	mov	r3, fp
 8007986:	4622      	mov	r2, r4
 8007988:	4629      	mov	r1, r5
 800798a:	4630      	mov	r0, r6
 800798c:	f7ff ffa1 	bl	80078d2 <__sfputs_r>
 8007990:	3001      	adds	r0, #1
 8007992:	f000 80a9 	beq.w	8007ae8 <_vfiprintf_r+0x1f0>
 8007996:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007998:	445a      	add	r2, fp
 800799a:	9209      	str	r2, [sp, #36]	; 0x24
 800799c:	f89a 3000 	ldrb.w	r3, [sl]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f000 80a1 	beq.w	8007ae8 <_vfiprintf_r+0x1f0>
 80079a6:	2300      	movs	r3, #0
 80079a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079b0:	f10a 0a01 	add.w	sl, sl, #1
 80079b4:	9304      	str	r3, [sp, #16]
 80079b6:	9307      	str	r3, [sp, #28]
 80079b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079bc:	931a      	str	r3, [sp, #104]	; 0x68
 80079be:	4654      	mov	r4, sl
 80079c0:	2205      	movs	r2, #5
 80079c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079c6:	4854      	ldr	r0, [pc, #336]	; (8007b18 <_vfiprintf_r+0x220>)
 80079c8:	f7f8 fc2a 	bl	8000220 <memchr>
 80079cc:	9a04      	ldr	r2, [sp, #16]
 80079ce:	b9d8      	cbnz	r0, 8007a08 <_vfiprintf_r+0x110>
 80079d0:	06d1      	lsls	r1, r2, #27
 80079d2:	bf44      	itt	mi
 80079d4:	2320      	movmi	r3, #32
 80079d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079da:	0713      	lsls	r3, r2, #28
 80079dc:	bf44      	itt	mi
 80079de:	232b      	movmi	r3, #43	; 0x2b
 80079e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079e4:	f89a 3000 	ldrb.w	r3, [sl]
 80079e8:	2b2a      	cmp	r3, #42	; 0x2a
 80079ea:	d015      	beq.n	8007a18 <_vfiprintf_r+0x120>
 80079ec:	9a07      	ldr	r2, [sp, #28]
 80079ee:	4654      	mov	r4, sl
 80079f0:	2000      	movs	r0, #0
 80079f2:	f04f 0c0a 	mov.w	ip, #10
 80079f6:	4621      	mov	r1, r4
 80079f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079fc:	3b30      	subs	r3, #48	; 0x30
 80079fe:	2b09      	cmp	r3, #9
 8007a00:	d94d      	bls.n	8007a9e <_vfiprintf_r+0x1a6>
 8007a02:	b1b0      	cbz	r0, 8007a32 <_vfiprintf_r+0x13a>
 8007a04:	9207      	str	r2, [sp, #28]
 8007a06:	e014      	b.n	8007a32 <_vfiprintf_r+0x13a>
 8007a08:	eba0 0308 	sub.w	r3, r0, r8
 8007a0c:	fa09 f303 	lsl.w	r3, r9, r3
 8007a10:	4313      	orrs	r3, r2
 8007a12:	9304      	str	r3, [sp, #16]
 8007a14:	46a2      	mov	sl, r4
 8007a16:	e7d2      	b.n	80079be <_vfiprintf_r+0xc6>
 8007a18:	9b03      	ldr	r3, [sp, #12]
 8007a1a:	1d19      	adds	r1, r3, #4
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	9103      	str	r1, [sp, #12]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	bfbb      	ittet	lt
 8007a24:	425b      	neglt	r3, r3
 8007a26:	f042 0202 	orrlt.w	r2, r2, #2
 8007a2a:	9307      	strge	r3, [sp, #28]
 8007a2c:	9307      	strlt	r3, [sp, #28]
 8007a2e:	bfb8      	it	lt
 8007a30:	9204      	strlt	r2, [sp, #16]
 8007a32:	7823      	ldrb	r3, [r4, #0]
 8007a34:	2b2e      	cmp	r3, #46	; 0x2e
 8007a36:	d10c      	bne.n	8007a52 <_vfiprintf_r+0x15a>
 8007a38:	7863      	ldrb	r3, [r4, #1]
 8007a3a:	2b2a      	cmp	r3, #42	; 0x2a
 8007a3c:	d134      	bne.n	8007aa8 <_vfiprintf_r+0x1b0>
 8007a3e:	9b03      	ldr	r3, [sp, #12]
 8007a40:	1d1a      	adds	r2, r3, #4
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	9203      	str	r2, [sp, #12]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	bfb8      	it	lt
 8007a4a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007a4e:	3402      	adds	r4, #2
 8007a50:	9305      	str	r3, [sp, #20]
 8007a52:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007b28 <_vfiprintf_r+0x230>
 8007a56:	7821      	ldrb	r1, [r4, #0]
 8007a58:	2203      	movs	r2, #3
 8007a5a:	4650      	mov	r0, sl
 8007a5c:	f7f8 fbe0 	bl	8000220 <memchr>
 8007a60:	b138      	cbz	r0, 8007a72 <_vfiprintf_r+0x17a>
 8007a62:	9b04      	ldr	r3, [sp, #16]
 8007a64:	eba0 000a 	sub.w	r0, r0, sl
 8007a68:	2240      	movs	r2, #64	; 0x40
 8007a6a:	4082      	lsls	r2, r0
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	3401      	adds	r4, #1
 8007a70:	9304      	str	r3, [sp, #16]
 8007a72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a76:	4829      	ldr	r0, [pc, #164]	; (8007b1c <_vfiprintf_r+0x224>)
 8007a78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a7c:	2206      	movs	r2, #6
 8007a7e:	f7f8 fbcf 	bl	8000220 <memchr>
 8007a82:	2800      	cmp	r0, #0
 8007a84:	d03f      	beq.n	8007b06 <_vfiprintf_r+0x20e>
 8007a86:	4b26      	ldr	r3, [pc, #152]	; (8007b20 <_vfiprintf_r+0x228>)
 8007a88:	bb1b      	cbnz	r3, 8007ad2 <_vfiprintf_r+0x1da>
 8007a8a:	9b03      	ldr	r3, [sp, #12]
 8007a8c:	3307      	adds	r3, #7
 8007a8e:	f023 0307 	bic.w	r3, r3, #7
 8007a92:	3308      	adds	r3, #8
 8007a94:	9303      	str	r3, [sp, #12]
 8007a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a98:	443b      	add	r3, r7
 8007a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a9c:	e768      	b.n	8007970 <_vfiprintf_r+0x78>
 8007a9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aa2:	460c      	mov	r4, r1
 8007aa4:	2001      	movs	r0, #1
 8007aa6:	e7a6      	b.n	80079f6 <_vfiprintf_r+0xfe>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	3401      	adds	r4, #1
 8007aac:	9305      	str	r3, [sp, #20]
 8007aae:	4619      	mov	r1, r3
 8007ab0:	f04f 0c0a 	mov.w	ip, #10
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aba:	3a30      	subs	r2, #48	; 0x30
 8007abc:	2a09      	cmp	r2, #9
 8007abe:	d903      	bls.n	8007ac8 <_vfiprintf_r+0x1d0>
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d0c6      	beq.n	8007a52 <_vfiprintf_r+0x15a>
 8007ac4:	9105      	str	r1, [sp, #20]
 8007ac6:	e7c4      	b.n	8007a52 <_vfiprintf_r+0x15a>
 8007ac8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007acc:	4604      	mov	r4, r0
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e7f0      	b.n	8007ab4 <_vfiprintf_r+0x1bc>
 8007ad2:	ab03      	add	r3, sp, #12
 8007ad4:	9300      	str	r3, [sp, #0]
 8007ad6:	462a      	mov	r2, r5
 8007ad8:	4b12      	ldr	r3, [pc, #72]	; (8007b24 <_vfiprintf_r+0x22c>)
 8007ada:	a904      	add	r1, sp, #16
 8007adc:	4630      	mov	r0, r6
 8007ade:	f7fe fa25 	bl	8005f2c <_printf_float>
 8007ae2:	4607      	mov	r7, r0
 8007ae4:	1c78      	adds	r0, r7, #1
 8007ae6:	d1d6      	bne.n	8007a96 <_vfiprintf_r+0x19e>
 8007ae8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007aea:	07d9      	lsls	r1, r3, #31
 8007aec:	d405      	bmi.n	8007afa <_vfiprintf_r+0x202>
 8007aee:	89ab      	ldrh	r3, [r5, #12]
 8007af0:	059a      	lsls	r2, r3, #22
 8007af2:	d402      	bmi.n	8007afa <_vfiprintf_r+0x202>
 8007af4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007af6:	f7ff f80b 	bl	8006b10 <__retarget_lock_release_recursive>
 8007afa:	89ab      	ldrh	r3, [r5, #12]
 8007afc:	065b      	lsls	r3, r3, #25
 8007afe:	f53f af1d 	bmi.w	800793c <_vfiprintf_r+0x44>
 8007b02:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b04:	e71c      	b.n	8007940 <_vfiprintf_r+0x48>
 8007b06:	ab03      	add	r3, sp, #12
 8007b08:	9300      	str	r3, [sp, #0]
 8007b0a:	462a      	mov	r2, r5
 8007b0c:	4b05      	ldr	r3, [pc, #20]	; (8007b24 <_vfiprintf_r+0x22c>)
 8007b0e:	a904      	add	r1, sp, #16
 8007b10:	4630      	mov	r0, r6
 8007b12:	f7fe fd57 	bl	80065c4 <_printf_i>
 8007b16:	e7e4      	b.n	8007ae2 <_vfiprintf_r+0x1ea>
 8007b18:	080089b1 	.word	0x080089b1
 8007b1c:	080089bb 	.word	0x080089bb
 8007b20:	08005f2d 	.word	0x08005f2d
 8007b24:	080078d3 	.word	0x080078d3
 8007b28:	080089b7 	.word	0x080089b7

08007b2c <__sflush_r>:
 8007b2c:	898a      	ldrh	r2, [r1, #12]
 8007b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b32:	4605      	mov	r5, r0
 8007b34:	0710      	lsls	r0, r2, #28
 8007b36:	460c      	mov	r4, r1
 8007b38:	d458      	bmi.n	8007bec <__sflush_r+0xc0>
 8007b3a:	684b      	ldr	r3, [r1, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	dc05      	bgt.n	8007b4c <__sflush_r+0x20>
 8007b40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	dc02      	bgt.n	8007b4c <__sflush_r+0x20>
 8007b46:	2000      	movs	r0, #0
 8007b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b4e:	2e00      	cmp	r6, #0
 8007b50:	d0f9      	beq.n	8007b46 <__sflush_r+0x1a>
 8007b52:	2300      	movs	r3, #0
 8007b54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b58:	682f      	ldr	r7, [r5, #0]
 8007b5a:	6a21      	ldr	r1, [r4, #32]
 8007b5c:	602b      	str	r3, [r5, #0]
 8007b5e:	d032      	beq.n	8007bc6 <__sflush_r+0x9a>
 8007b60:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b62:	89a3      	ldrh	r3, [r4, #12]
 8007b64:	075a      	lsls	r2, r3, #29
 8007b66:	d505      	bpl.n	8007b74 <__sflush_r+0x48>
 8007b68:	6863      	ldr	r3, [r4, #4]
 8007b6a:	1ac0      	subs	r0, r0, r3
 8007b6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b6e:	b10b      	cbz	r3, 8007b74 <__sflush_r+0x48>
 8007b70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b72:	1ac0      	subs	r0, r0, r3
 8007b74:	2300      	movs	r3, #0
 8007b76:	4602      	mov	r2, r0
 8007b78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b7a:	6a21      	ldr	r1, [r4, #32]
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	47b0      	blx	r6
 8007b80:	1c43      	adds	r3, r0, #1
 8007b82:	89a3      	ldrh	r3, [r4, #12]
 8007b84:	d106      	bne.n	8007b94 <__sflush_r+0x68>
 8007b86:	6829      	ldr	r1, [r5, #0]
 8007b88:	291d      	cmp	r1, #29
 8007b8a:	d82b      	bhi.n	8007be4 <__sflush_r+0xb8>
 8007b8c:	4a29      	ldr	r2, [pc, #164]	; (8007c34 <__sflush_r+0x108>)
 8007b8e:	410a      	asrs	r2, r1
 8007b90:	07d6      	lsls	r6, r2, #31
 8007b92:	d427      	bmi.n	8007be4 <__sflush_r+0xb8>
 8007b94:	2200      	movs	r2, #0
 8007b96:	6062      	str	r2, [r4, #4]
 8007b98:	04d9      	lsls	r1, r3, #19
 8007b9a:	6922      	ldr	r2, [r4, #16]
 8007b9c:	6022      	str	r2, [r4, #0]
 8007b9e:	d504      	bpl.n	8007baa <__sflush_r+0x7e>
 8007ba0:	1c42      	adds	r2, r0, #1
 8007ba2:	d101      	bne.n	8007ba8 <__sflush_r+0x7c>
 8007ba4:	682b      	ldr	r3, [r5, #0]
 8007ba6:	b903      	cbnz	r3, 8007baa <__sflush_r+0x7e>
 8007ba8:	6560      	str	r0, [r4, #84]	; 0x54
 8007baa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bac:	602f      	str	r7, [r5, #0]
 8007bae:	2900      	cmp	r1, #0
 8007bb0:	d0c9      	beq.n	8007b46 <__sflush_r+0x1a>
 8007bb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bb6:	4299      	cmp	r1, r3
 8007bb8:	d002      	beq.n	8007bc0 <__sflush_r+0x94>
 8007bba:	4628      	mov	r0, r5
 8007bbc:	f7ff fe26 	bl	800780c <_free_r>
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	6360      	str	r0, [r4, #52]	; 0x34
 8007bc4:	e7c0      	b.n	8007b48 <__sflush_r+0x1c>
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	4628      	mov	r0, r5
 8007bca:	47b0      	blx	r6
 8007bcc:	1c41      	adds	r1, r0, #1
 8007bce:	d1c8      	bne.n	8007b62 <__sflush_r+0x36>
 8007bd0:	682b      	ldr	r3, [r5, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d0c5      	beq.n	8007b62 <__sflush_r+0x36>
 8007bd6:	2b1d      	cmp	r3, #29
 8007bd8:	d001      	beq.n	8007bde <__sflush_r+0xb2>
 8007bda:	2b16      	cmp	r3, #22
 8007bdc:	d101      	bne.n	8007be2 <__sflush_r+0xb6>
 8007bde:	602f      	str	r7, [r5, #0]
 8007be0:	e7b1      	b.n	8007b46 <__sflush_r+0x1a>
 8007be2:	89a3      	ldrh	r3, [r4, #12]
 8007be4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007be8:	81a3      	strh	r3, [r4, #12]
 8007bea:	e7ad      	b.n	8007b48 <__sflush_r+0x1c>
 8007bec:	690f      	ldr	r7, [r1, #16]
 8007bee:	2f00      	cmp	r7, #0
 8007bf0:	d0a9      	beq.n	8007b46 <__sflush_r+0x1a>
 8007bf2:	0793      	lsls	r3, r2, #30
 8007bf4:	680e      	ldr	r6, [r1, #0]
 8007bf6:	bf08      	it	eq
 8007bf8:	694b      	ldreq	r3, [r1, #20]
 8007bfa:	600f      	str	r7, [r1, #0]
 8007bfc:	bf18      	it	ne
 8007bfe:	2300      	movne	r3, #0
 8007c00:	eba6 0807 	sub.w	r8, r6, r7
 8007c04:	608b      	str	r3, [r1, #8]
 8007c06:	f1b8 0f00 	cmp.w	r8, #0
 8007c0a:	dd9c      	ble.n	8007b46 <__sflush_r+0x1a>
 8007c0c:	6a21      	ldr	r1, [r4, #32]
 8007c0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c10:	4643      	mov	r3, r8
 8007c12:	463a      	mov	r2, r7
 8007c14:	4628      	mov	r0, r5
 8007c16:	47b0      	blx	r6
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	dc06      	bgt.n	8007c2a <__sflush_r+0xfe>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c22:	81a3      	strh	r3, [r4, #12]
 8007c24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c28:	e78e      	b.n	8007b48 <__sflush_r+0x1c>
 8007c2a:	4407      	add	r7, r0
 8007c2c:	eba8 0800 	sub.w	r8, r8, r0
 8007c30:	e7e9      	b.n	8007c06 <__sflush_r+0xda>
 8007c32:	bf00      	nop
 8007c34:	dfbffffe 	.word	0xdfbffffe

08007c38 <_fflush_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	690b      	ldr	r3, [r1, #16]
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	460c      	mov	r4, r1
 8007c40:	b913      	cbnz	r3, 8007c48 <_fflush_r+0x10>
 8007c42:	2500      	movs	r5, #0
 8007c44:	4628      	mov	r0, r5
 8007c46:	bd38      	pop	{r3, r4, r5, pc}
 8007c48:	b118      	cbz	r0, 8007c52 <_fflush_r+0x1a>
 8007c4a:	6a03      	ldr	r3, [r0, #32]
 8007c4c:	b90b      	cbnz	r3, 8007c52 <_fflush_r+0x1a>
 8007c4e:	f7fe fe73 	bl	8006938 <__sinit>
 8007c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d0f3      	beq.n	8007c42 <_fflush_r+0xa>
 8007c5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c5c:	07d0      	lsls	r0, r2, #31
 8007c5e:	d404      	bmi.n	8007c6a <_fflush_r+0x32>
 8007c60:	0599      	lsls	r1, r3, #22
 8007c62:	d402      	bmi.n	8007c6a <_fflush_r+0x32>
 8007c64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c66:	f7fe ff52 	bl	8006b0e <__retarget_lock_acquire_recursive>
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	4621      	mov	r1, r4
 8007c6e:	f7ff ff5d 	bl	8007b2c <__sflush_r>
 8007c72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c74:	07da      	lsls	r2, r3, #31
 8007c76:	4605      	mov	r5, r0
 8007c78:	d4e4      	bmi.n	8007c44 <_fflush_r+0xc>
 8007c7a:	89a3      	ldrh	r3, [r4, #12]
 8007c7c:	059b      	lsls	r3, r3, #22
 8007c7e:	d4e1      	bmi.n	8007c44 <_fflush_r+0xc>
 8007c80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c82:	f7fe ff45 	bl	8006b10 <__retarget_lock_release_recursive>
 8007c86:	e7dd      	b.n	8007c44 <_fflush_r+0xc>

08007c88 <_Balloc>:
 8007c88:	b570      	push	{r4, r5, r6, lr}
 8007c8a:	69c6      	ldr	r6, [r0, #28]
 8007c8c:	4604      	mov	r4, r0
 8007c8e:	460d      	mov	r5, r1
 8007c90:	b976      	cbnz	r6, 8007cb0 <_Balloc+0x28>
 8007c92:	2010      	movs	r0, #16
 8007c94:	f7fe fb80 	bl	8006398 <malloc>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	61e0      	str	r0, [r4, #28]
 8007c9c:	b920      	cbnz	r0, 8007ca8 <_Balloc+0x20>
 8007c9e:	4b18      	ldr	r3, [pc, #96]	; (8007d00 <_Balloc+0x78>)
 8007ca0:	4818      	ldr	r0, [pc, #96]	; (8007d04 <_Balloc+0x7c>)
 8007ca2:	216b      	movs	r1, #107	; 0x6b
 8007ca4:	f000 fd1c 	bl	80086e0 <__assert_func>
 8007ca8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cac:	6006      	str	r6, [r0, #0]
 8007cae:	60c6      	str	r6, [r0, #12]
 8007cb0:	69e6      	ldr	r6, [r4, #28]
 8007cb2:	68f3      	ldr	r3, [r6, #12]
 8007cb4:	b183      	cbz	r3, 8007cd8 <_Balloc+0x50>
 8007cb6:	69e3      	ldr	r3, [r4, #28]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007cbe:	b9b8      	cbnz	r0, 8007cf0 <_Balloc+0x68>
 8007cc0:	2101      	movs	r1, #1
 8007cc2:	fa01 f605 	lsl.w	r6, r1, r5
 8007cc6:	1d72      	adds	r2, r6, #5
 8007cc8:	0092      	lsls	r2, r2, #2
 8007cca:	4620      	mov	r0, r4
 8007ccc:	f000 fd26 	bl	800871c <_calloc_r>
 8007cd0:	b160      	cbz	r0, 8007cec <_Balloc+0x64>
 8007cd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007cd6:	e00e      	b.n	8007cf6 <_Balloc+0x6e>
 8007cd8:	2221      	movs	r2, #33	; 0x21
 8007cda:	2104      	movs	r1, #4
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f000 fd1d 	bl	800871c <_calloc_r>
 8007ce2:	69e3      	ldr	r3, [r4, #28]
 8007ce4:	60f0      	str	r0, [r6, #12]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d1e4      	bne.n	8007cb6 <_Balloc+0x2e>
 8007cec:	2000      	movs	r0, #0
 8007cee:	bd70      	pop	{r4, r5, r6, pc}
 8007cf0:	6802      	ldr	r2, [r0, #0]
 8007cf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007cfc:	e7f7      	b.n	8007cee <_Balloc+0x66>
 8007cfe:	bf00      	nop
 8007d00:	08008931 	.word	0x08008931
 8007d04:	080089c2 	.word	0x080089c2

08007d08 <_Bfree>:
 8007d08:	b570      	push	{r4, r5, r6, lr}
 8007d0a:	69c6      	ldr	r6, [r0, #28]
 8007d0c:	4605      	mov	r5, r0
 8007d0e:	460c      	mov	r4, r1
 8007d10:	b976      	cbnz	r6, 8007d30 <_Bfree+0x28>
 8007d12:	2010      	movs	r0, #16
 8007d14:	f7fe fb40 	bl	8006398 <malloc>
 8007d18:	4602      	mov	r2, r0
 8007d1a:	61e8      	str	r0, [r5, #28]
 8007d1c:	b920      	cbnz	r0, 8007d28 <_Bfree+0x20>
 8007d1e:	4b09      	ldr	r3, [pc, #36]	; (8007d44 <_Bfree+0x3c>)
 8007d20:	4809      	ldr	r0, [pc, #36]	; (8007d48 <_Bfree+0x40>)
 8007d22:	218f      	movs	r1, #143	; 0x8f
 8007d24:	f000 fcdc 	bl	80086e0 <__assert_func>
 8007d28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d2c:	6006      	str	r6, [r0, #0]
 8007d2e:	60c6      	str	r6, [r0, #12]
 8007d30:	b13c      	cbz	r4, 8007d42 <_Bfree+0x3a>
 8007d32:	69eb      	ldr	r3, [r5, #28]
 8007d34:	6862      	ldr	r2, [r4, #4]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d3c:	6021      	str	r1, [r4, #0]
 8007d3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d42:	bd70      	pop	{r4, r5, r6, pc}
 8007d44:	08008931 	.word	0x08008931
 8007d48:	080089c2 	.word	0x080089c2

08007d4c <__multadd>:
 8007d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d50:	690d      	ldr	r5, [r1, #16]
 8007d52:	4607      	mov	r7, r0
 8007d54:	460c      	mov	r4, r1
 8007d56:	461e      	mov	r6, r3
 8007d58:	f101 0c14 	add.w	ip, r1, #20
 8007d5c:	2000      	movs	r0, #0
 8007d5e:	f8dc 3000 	ldr.w	r3, [ip]
 8007d62:	b299      	uxth	r1, r3
 8007d64:	fb02 6101 	mla	r1, r2, r1, r6
 8007d68:	0c1e      	lsrs	r6, r3, #16
 8007d6a:	0c0b      	lsrs	r3, r1, #16
 8007d6c:	fb02 3306 	mla	r3, r2, r6, r3
 8007d70:	b289      	uxth	r1, r1
 8007d72:	3001      	adds	r0, #1
 8007d74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d78:	4285      	cmp	r5, r0
 8007d7a:	f84c 1b04 	str.w	r1, [ip], #4
 8007d7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d82:	dcec      	bgt.n	8007d5e <__multadd+0x12>
 8007d84:	b30e      	cbz	r6, 8007dca <__multadd+0x7e>
 8007d86:	68a3      	ldr	r3, [r4, #8]
 8007d88:	42ab      	cmp	r3, r5
 8007d8a:	dc19      	bgt.n	8007dc0 <__multadd+0x74>
 8007d8c:	6861      	ldr	r1, [r4, #4]
 8007d8e:	4638      	mov	r0, r7
 8007d90:	3101      	adds	r1, #1
 8007d92:	f7ff ff79 	bl	8007c88 <_Balloc>
 8007d96:	4680      	mov	r8, r0
 8007d98:	b928      	cbnz	r0, 8007da6 <__multadd+0x5a>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	4b0c      	ldr	r3, [pc, #48]	; (8007dd0 <__multadd+0x84>)
 8007d9e:	480d      	ldr	r0, [pc, #52]	; (8007dd4 <__multadd+0x88>)
 8007da0:	21ba      	movs	r1, #186	; 0xba
 8007da2:	f000 fc9d 	bl	80086e0 <__assert_func>
 8007da6:	6922      	ldr	r2, [r4, #16]
 8007da8:	3202      	adds	r2, #2
 8007daa:	f104 010c 	add.w	r1, r4, #12
 8007dae:	0092      	lsls	r2, r2, #2
 8007db0:	300c      	adds	r0, #12
 8007db2:	f000 fc87 	bl	80086c4 <memcpy>
 8007db6:	4621      	mov	r1, r4
 8007db8:	4638      	mov	r0, r7
 8007dba:	f7ff ffa5 	bl	8007d08 <_Bfree>
 8007dbe:	4644      	mov	r4, r8
 8007dc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007dc4:	3501      	adds	r5, #1
 8007dc6:	615e      	str	r6, [r3, #20]
 8007dc8:	6125      	str	r5, [r4, #16]
 8007dca:	4620      	mov	r0, r4
 8007dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dd0:	080089a0 	.word	0x080089a0
 8007dd4:	080089c2 	.word	0x080089c2

08007dd8 <__hi0bits>:
 8007dd8:	0c03      	lsrs	r3, r0, #16
 8007dda:	041b      	lsls	r3, r3, #16
 8007ddc:	b9d3      	cbnz	r3, 8007e14 <__hi0bits+0x3c>
 8007dde:	0400      	lsls	r0, r0, #16
 8007de0:	2310      	movs	r3, #16
 8007de2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007de6:	bf04      	itt	eq
 8007de8:	0200      	lsleq	r0, r0, #8
 8007dea:	3308      	addeq	r3, #8
 8007dec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007df0:	bf04      	itt	eq
 8007df2:	0100      	lsleq	r0, r0, #4
 8007df4:	3304      	addeq	r3, #4
 8007df6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007dfa:	bf04      	itt	eq
 8007dfc:	0080      	lsleq	r0, r0, #2
 8007dfe:	3302      	addeq	r3, #2
 8007e00:	2800      	cmp	r0, #0
 8007e02:	db05      	blt.n	8007e10 <__hi0bits+0x38>
 8007e04:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007e08:	f103 0301 	add.w	r3, r3, #1
 8007e0c:	bf08      	it	eq
 8007e0e:	2320      	moveq	r3, #32
 8007e10:	4618      	mov	r0, r3
 8007e12:	4770      	bx	lr
 8007e14:	2300      	movs	r3, #0
 8007e16:	e7e4      	b.n	8007de2 <__hi0bits+0xa>

08007e18 <__lo0bits>:
 8007e18:	6803      	ldr	r3, [r0, #0]
 8007e1a:	f013 0207 	ands.w	r2, r3, #7
 8007e1e:	d00c      	beq.n	8007e3a <__lo0bits+0x22>
 8007e20:	07d9      	lsls	r1, r3, #31
 8007e22:	d422      	bmi.n	8007e6a <__lo0bits+0x52>
 8007e24:	079a      	lsls	r2, r3, #30
 8007e26:	bf49      	itett	mi
 8007e28:	085b      	lsrmi	r3, r3, #1
 8007e2a:	089b      	lsrpl	r3, r3, #2
 8007e2c:	6003      	strmi	r3, [r0, #0]
 8007e2e:	2201      	movmi	r2, #1
 8007e30:	bf5c      	itt	pl
 8007e32:	6003      	strpl	r3, [r0, #0]
 8007e34:	2202      	movpl	r2, #2
 8007e36:	4610      	mov	r0, r2
 8007e38:	4770      	bx	lr
 8007e3a:	b299      	uxth	r1, r3
 8007e3c:	b909      	cbnz	r1, 8007e42 <__lo0bits+0x2a>
 8007e3e:	0c1b      	lsrs	r3, r3, #16
 8007e40:	2210      	movs	r2, #16
 8007e42:	b2d9      	uxtb	r1, r3
 8007e44:	b909      	cbnz	r1, 8007e4a <__lo0bits+0x32>
 8007e46:	3208      	adds	r2, #8
 8007e48:	0a1b      	lsrs	r3, r3, #8
 8007e4a:	0719      	lsls	r1, r3, #28
 8007e4c:	bf04      	itt	eq
 8007e4e:	091b      	lsreq	r3, r3, #4
 8007e50:	3204      	addeq	r2, #4
 8007e52:	0799      	lsls	r1, r3, #30
 8007e54:	bf04      	itt	eq
 8007e56:	089b      	lsreq	r3, r3, #2
 8007e58:	3202      	addeq	r2, #2
 8007e5a:	07d9      	lsls	r1, r3, #31
 8007e5c:	d403      	bmi.n	8007e66 <__lo0bits+0x4e>
 8007e5e:	085b      	lsrs	r3, r3, #1
 8007e60:	f102 0201 	add.w	r2, r2, #1
 8007e64:	d003      	beq.n	8007e6e <__lo0bits+0x56>
 8007e66:	6003      	str	r3, [r0, #0]
 8007e68:	e7e5      	b.n	8007e36 <__lo0bits+0x1e>
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	e7e3      	b.n	8007e36 <__lo0bits+0x1e>
 8007e6e:	2220      	movs	r2, #32
 8007e70:	e7e1      	b.n	8007e36 <__lo0bits+0x1e>
	...

08007e74 <__i2b>:
 8007e74:	b510      	push	{r4, lr}
 8007e76:	460c      	mov	r4, r1
 8007e78:	2101      	movs	r1, #1
 8007e7a:	f7ff ff05 	bl	8007c88 <_Balloc>
 8007e7e:	4602      	mov	r2, r0
 8007e80:	b928      	cbnz	r0, 8007e8e <__i2b+0x1a>
 8007e82:	4b05      	ldr	r3, [pc, #20]	; (8007e98 <__i2b+0x24>)
 8007e84:	4805      	ldr	r0, [pc, #20]	; (8007e9c <__i2b+0x28>)
 8007e86:	f240 1145 	movw	r1, #325	; 0x145
 8007e8a:	f000 fc29 	bl	80086e0 <__assert_func>
 8007e8e:	2301      	movs	r3, #1
 8007e90:	6144      	str	r4, [r0, #20]
 8007e92:	6103      	str	r3, [r0, #16]
 8007e94:	bd10      	pop	{r4, pc}
 8007e96:	bf00      	nop
 8007e98:	080089a0 	.word	0x080089a0
 8007e9c:	080089c2 	.word	0x080089c2

08007ea0 <__multiply>:
 8007ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea4:	4691      	mov	r9, r2
 8007ea6:	690a      	ldr	r2, [r1, #16]
 8007ea8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007eac:	429a      	cmp	r2, r3
 8007eae:	bfb8      	it	lt
 8007eb0:	460b      	movlt	r3, r1
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	bfbc      	itt	lt
 8007eb6:	464c      	movlt	r4, r9
 8007eb8:	4699      	movlt	r9, r3
 8007eba:	6927      	ldr	r7, [r4, #16]
 8007ebc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ec0:	68a3      	ldr	r3, [r4, #8]
 8007ec2:	6861      	ldr	r1, [r4, #4]
 8007ec4:	eb07 060a 	add.w	r6, r7, sl
 8007ec8:	42b3      	cmp	r3, r6
 8007eca:	b085      	sub	sp, #20
 8007ecc:	bfb8      	it	lt
 8007ece:	3101      	addlt	r1, #1
 8007ed0:	f7ff feda 	bl	8007c88 <_Balloc>
 8007ed4:	b930      	cbnz	r0, 8007ee4 <__multiply+0x44>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	4b44      	ldr	r3, [pc, #272]	; (8007fec <__multiply+0x14c>)
 8007eda:	4845      	ldr	r0, [pc, #276]	; (8007ff0 <__multiply+0x150>)
 8007edc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007ee0:	f000 fbfe 	bl	80086e0 <__assert_func>
 8007ee4:	f100 0514 	add.w	r5, r0, #20
 8007ee8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007eec:	462b      	mov	r3, r5
 8007eee:	2200      	movs	r2, #0
 8007ef0:	4543      	cmp	r3, r8
 8007ef2:	d321      	bcc.n	8007f38 <__multiply+0x98>
 8007ef4:	f104 0314 	add.w	r3, r4, #20
 8007ef8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007efc:	f109 0314 	add.w	r3, r9, #20
 8007f00:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007f04:	9202      	str	r2, [sp, #8]
 8007f06:	1b3a      	subs	r2, r7, r4
 8007f08:	3a15      	subs	r2, #21
 8007f0a:	f022 0203 	bic.w	r2, r2, #3
 8007f0e:	3204      	adds	r2, #4
 8007f10:	f104 0115 	add.w	r1, r4, #21
 8007f14:	428f      	cmp	r7, r1
 8007f16:	bf38      	it	cc
 8007f18:	2204      	movcc	r2, #4
 8007f1a:	9201      	str	r2, [sp, #4]
 8007f1c:	9a02      	ldr	r2, [sp, #8]
 8007f1e:	9303      	str	r3, [sp, #12]
 8007f20:	429a      	cmp	r2, r3
 8007f22:	d80c      	bhi.n	8007f3e <__multiply+0x9e>
 8007f24:	2e00      	cmp	r6, #0
 8007f26:	dd03      	ble.n	8007f30 <__multiply+0x90>
 8007f28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d05b      	beq.n	8007fe8 <__multiply+0x148>
 8007f30:	6106      	str	r6, [r0, #16]
 8007f32:	b005      	add	sp, #20
 8007f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f38:	f843 2b04 	str.w	r2, [r3], #4
 8007f3c:	e7d8      	b.n	8007ef0 <__multiply+0x50>
 8007f3e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007f42:	f1ba 0f00 	cmp.w	sl, #0
 8007f46:	d024      	beq.n	8007f92 <__multiply+0xf2>
 8007f48:	f104 0e14 	add.w	lr, r4, #20
 8007f4c:	46a9      	mov	r9, r5
 8007f4e:	f04f 0c00 	mov.w	ip, #0
 8007f52:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007f56:	f8d9 1000 	ldr.w	r1, [r9]
 8007f5a:	fa1f fb82 	uxth.w	fp, r2
 8007f5e:	b289      	uxth	r1, r1
 8007f60:	fb0a 110b 	mla	r1, sl, fp, r1
 8007f64:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007f68:	f8d9 2000 	ldr.w	r2, [r9]
 8007f6c:	4461      	add	r1, ip
 8007f6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007f72:	fb0a c20b 	mla	r2, sl, fp, ip
 8007f76:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007f7a:	b289      	uxth	r1, r1
 8007f7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007f80:	4577      	cmp	r7, lr
 8007f82:	f849 1b04 	str.w	r1, [r9], #4
 8007f86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007f8a:	d8e2      	bhi.n	8007f52 <__multiply+0xb2>
 8007f8c:	9a01      	ldr	r2, [sp, #4]
 8007f8e:	f845 c002 	str.w	ip, [r5, r2]
 8007f92:	9a03      	ldr	r2, [sp, #12]
 8007f94:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007f98:	3304      	adds	r3, #4
 8007f9a:	f1b9 0f00 	cmp.w	r9, #0
 8007f9e:	d021      	beq.n	8007fe4 <__multiply+0x144>
 8007fa0:	6829      	ldr	r1, [r5, #0]
 8007fa2:	f104 0c14 	add.w	ip, r4, #20
 8007fa6:	46ae      	mov	lr, r5
 8007fa8:	f04f 0a00 	mov.w	sl, #0
 8007fac:	f8bc b000 	ldrh.w	fp, [ip]
 8007fb0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007fb4:	fb09 220b 	mla	r2, r9, fp, r2
 8007fb8:	4452      	add	r2, sl
 8007fba:	b289      	uxth	r1, r1
 8007fbc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007fc0:	f84e 1b04 	str.w	r1, [lr], #4
 8007fc4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007fc8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007fcc:	f8be 1000 	ldrh.w	r1, [lr]
 8007fd0:	fb09 110a 	mla	r1, r9, sl, r1
 8007fd4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007fd8:	4567      	cmp	r7, ip
 8007fda:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007fde:	d8e5      	bhi.n	8007fac <__multiply+0x10c>
 8007fe0:	9a01      	ldr	r2, [sp, #4]
 8007fe2:	50a9      	str	r1, [r5, r2]
 8007fe4:	3504      	adds	r5, #4
 8007fe6:	e799      	b.n	8007f1c <__multiply+0x7c>
 8007fe8:	3e01      	subs	r6, #1
 8007fea:	e79b      	b.n	8007f24 <__multiply+0x84>
 8007fec:	080089a0 	.word	0x080089a0
 8007ff0:	080089c2 	.word	0x080089c2

08007ff4 <__pow5mult>:
 8007ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ff8:	4615      	mov	r5, r2
 8007ffa:	f012 0203 	ands.w	r2, r2, #3
 8007ffe:	4606      	mov	r6, r0
 8008000:	460f      	mov	r7, r1
 8008002:	d007      	beq.n	8008014 <__pow5mult+0x20>
 8008004:	4c25      	ldr	r4, [pc, #148]	; (800809c <__pow5mult+0xa8>)
 8008006:	3a01      	subs	r2, #1
 8008008:	2300      	movs	r3, #0
 800800a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800800e:	f7ff fe9d 	bl	8007d4c <__multadd>
 8008012:	4607      	mov	r7, r0
 8008014:	10ad      	asrs	r5, r5, #2
 8008016:	d03d      	beq.n	8008094 <__pow5mult+0xa0>
 8008018:	69f4      	ldr	r4, [r6, #28]
 800801a:	b97c      	cbnz	r4, 800803c <__pow5mult+0x48>
 800801c:	2010      	movs	r0, #16
 800801e:	f7fe f9bb 	bl	8006398 <malloc>
 8008022:	4602      	mov	r2, r0
 8008024:	61f0      	str	r0, [r6, #28]
 8008026:	b928      	cbnz	r0, 8008034 <__pow5mult+0x40>
 8008028:	4b1d      	ldr	r3, [pc, #116]	; (80080a0 <__pow5mult+0xac>)
 800802a:	481e      	ldr	r0, [pc, #120]	; (80080a4 <__pow5mult+0xb0>)
 800802c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008030:	f000 fb56 	bl	80086e0 <__assert_func>
 8008034:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008038:	6004      	str	r4, [r0, #0]
 800803a:	60c4      	str	r4, [r0, #12]
 800803c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008040:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008044:	b94c      	cbnz	r4, 800805a <__pow5mult+0x66>
 8008046:	f240 2171 	movw	r1, #625	; 0x271
 800804a:	4630      	mov	r0, r6
 800804c:	f7ff ff12 	bl	8007e74 <__i2b>
 8008050:	2300      	movs	r3, #0
 8008052:	f8c8 0008 	str.w	r0, [r8, #8]
 8008056:	4604      	mov	r4, r0
 8008058:	6003      	str	r3, [r0, #0]
 800805a:	f04f 0900 	mov.w	r9, #0
 800805e:	07eb      	lsls	r3, r5, #31
 8008060:	d50a      	bpl.n	8008078 <__pow5mult+0x84>
 8008062:	4639      	mov	r1, r7
 8008064:	4622      	mov	r2, r4
 8008066:	4630      	mov	r0, r6
 8008068:	f7ff ff1a 	bl	8007ea0 <__multiply>
 800806c:	4639      	mov	r1, r7
 800806e:	4680      	mov	r8, r0
 8008070:	4630      	mov	r0, r6
 8008072:	f7ff fe49 	bl	8007d08 <_Bfree>
 8008076:	4647      	mov	r7, r8
 8008078:	106d      	asrs	r5, r5, #1
 800807a:	d00b      	beq.n	8008094 <__pow5mult+0xa0>
 800807c:	6820      	ldr	r0, [r4, #0]
 800807e:	b938      	cbnz	r0, 8008090 <__pow5mult+0x9c>
 8008080:	4622      	mov	r2, r4
 8008082:	4621      	mov	r1, r4
 8008084:	4630      	mov	r0, r6
 8008086:	f7ff ff0b 	bl	8007ea0 <__multiply>
 800808a:	6020      	str	r0, [r4, #0]
 800808c:	f8c0 9000 	str.w	r9, [r0]
 8008090:	4604      	mov	r4, r0
 8008092:	e7e4      	b.n	800805e <__pow5mult+0x6a>
 8008094:	4638      	mov	r0, r7
 8008096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800809a:	bf00      	nop
 800809c:	08008b10 	.word	0x08008b10
 80080a0:	08008931 	.word	0x08008931
 80080a4:	080089c2 	.word	0x080089c2

080080a8 <__lshift>:
 80080a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080ac:	460c      	mov	r4, r1
 80080ae:	6849      	ldr	r1, [r1, #4]
 80080b0:	6923      	ldr	r3, [r4, #16]
 80080b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080b6:	68a3      	ldr	r3, [r4, #8]
 80080b8:	4607      	mov	r7, r0
 80080ba:	4691      	mov	r9, r2
 80080bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080c0:	f108 0601 	add.w	r6, r8, #1
 80080c4:	42b3      	cmp	r3, r6
 80080c6:	db0b      	blt.n	80080e0 <__lshift+0x38>
 80080c8:	4638      	mov	r0, r7
 80080ca:	f7ff fddd 	bl	8007c88 <_Balloc>
 80080ce:	4605      	mov	r5, r0
 80080d0:	b948      	cbnz	r0, 80080e6 <__lshift+0x3e>
 80080d2:	4602      	mov	r2, r0
 80080d4:	4b28      	ldr	r3, [pc, #160]	; (8008178 <__lshift+0xd0>)
 80080d6:	4829      	ldr	r0, [pc, #164]	; (800817c <__lshift+0xd4>)
 80080d8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80080dc:	f000 fb00 	bl	80086e0 <__assert_func>
 80080e0:	3101      	adds	r1, #1
 80080e2:	005b      	lsls	r3, r3, #1
 80080e4:	e7ee      	b.n	80080c4 <__lshift+0x1c>
 80080e6:	2300      	movs	r3, #0
 80080e8:	f100 0114 	add.w	r1, r0, #20
 80080ec:	f100 0210 	add.w	r2, r0, #16
 80080f0:	4618      	mov	r0, r3
 80080f2:	4553      	cmp	r3, sl
 80080f4:	db33      	blt.n	800815e <__lshift+0xb6>
 80080f6:	6920      	ldr	r0, [r4, #16]
 80080f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80080fc:	f104 0314 	add.w	r3, r4, #20
 8008100:	f019 091f 	ands.w	r9, r9, #31
 8008104:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008108:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800810c:	d02b      	beq.n	8008166 <__lshift+0xbe>
 800810e:	f1c9 0e20 	rsb	lr, r9, #32
 8008112:	468a      	mov	sl, r1
 8008114:	2200      	movs	r2, #0
 8008116:	6818      	ldr	r0, [r3, #0]
 8008118:	fa00 f009 	lsl.w	r0, r0, r9
 800811c:	4310      	orrs	r0, r2
 800811e:	f84a 0b04 	str.w	r0, [sl], #4
 8008122:	f853 2b04 	ldr.w	r2, [r3], #4
 8008126:	459c      	cmp	ip, r3
 8008128:	fa22 f20e 	lsr.w	r2, r2, lr
 800812c:	d8f3      	bhi.n	8008116 <__lshift+0x6e>
 800812e:	ebac 0304 	sub.w	r3, ip, r4
 8008132:	3b15      	subs	r3, #21
 8008134:	f023 0303 	bic.w	r3, r3, #3
 8008138:	3304      	adds	r3, #4
 800813a:	f104 0015 	add.w	r0, r4, #21
 800813e:	4584      	cmp	ip, r0
 8008140:	bf38      	it	cc
 8008142:	2304      	movcc	r3, #4
 8008144:	50ca      	str	r2, [r1, r3]
 8008146:	b10a      	cbz	r2, 800814c <__lshift+0xa4>
 8008148:	f108 0602 	add.w	r6, r8, #2
 800814c:	3e01      	subs	r6, #1
 800814e:	4638      	mov	r0, r7
 8008150:	612e      	str	r6, [r5, #16]
 8008152:	4621      	mov	r1, r4
 8008154:	f7ff fdd8 	bl	8007d08 <_Bfree>
 8008158:	4628      	mov	r0, r5
 800815a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800815e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008162:	3301      	adds	r3, #1
 8008164:	e7c5      	b.n	80080f2 <__lshift+0x4a>
 8008166:	3904      	subs	r1, #4
 8008168:	f853 2b04 	ldr.w	r2, [r3], #4
 800816c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008170:	459c      	cmp	ip, r3
 8008172:	d8f9      	bhi.n	8008168 <__lshift+0xc0>
 8008174:	e7ea      	b.n	800814c <__lshift+0xa4>
 8008176:	bf00      	nop
 8008178:	080089a0 	.word	0x080089a0
 800817c:	080089c2 	.word	0x080089c2

08008180 <__mcmp>:
 8008180:	b530      	push	{r4, r5, lr}
 8008182:	6902      	ldr	r2, [r0, #16]
 8008184:	690c      	ldr	r4, [r1, #16]
 8008186:	1b12      	subs	r2, r2, r4
 8008188:	d10e      	bne.n	80081a8 <__mcmp+0x28>
 800818a:	f100 0314 	add.w	r3, r0, #20
 800818e:	3114      	adds	r1, #20
 8008190:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008194:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008198:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800819c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80081a0:	42a5      	cmp	r5, r4
 80081a2:	d003      	beq.n	80081ac <__mcmp+0x2c>
 80081a4:	d305      	bcc.n	80081b2 <__mcmp+0x32>
 80081a6:	2201      	movs	r2, #1
 80081a8:	4610      	mov	r0, r2
 80081aa:	bd30      	pop	{r4, r5, pc}
 80081ac:	4283      	cmp	r3, r0
 80081ae:	d3f3      	bcc.n	8008198 <__mcmp+0x18>
 80081b0:	e7fa      	b.n	80081a8 <__mcmp+0x28>
 80081b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081b6:	e7f7      	b.n	80081a8 <__mcmp+0x28>

080081b8 <__mdiff>:
 80081b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081bc:	460c      	mov	r4, r1
 80081be:	4606      	mov	r6, r0
 80081c0:	4611      	mov	r1, r2
 80081c2:	4620      	mov	r0, r4
 80081c4:	4690      	mov	r8, r2
 80081c6:	f7ff ffdb 	bl	8008180 <__mcmp>
 80081ca:	1e05      	subs	r5, r0, #0
 80081cc:	d110      	bne.n	80081f0 <__mdiff+0x38>
 80081ce:	4629      	mov	r1, r5
 80081d0:	4630      	mov	r0, r6
 80081d2:	f7ff fd59 	bl	8007c88 <_Balloc>
 80081d6:	b930      	cbnz	r0, 80081e6 <__mdiff+0x2e>
 80081d8:	4b3a      	ldr	r3, [pc, #232]	; (80082c4 <__mdiff+0x10c>)
 80081da:	4602      	mov	r2, r0
 80081dc:	f240 2137 	movw	r1, #567	; 0x237
 80081e0:	4839      	ldr	r0, [pc, #228]	; (80082c8 <__mdiff+0x110>)
 80081e2:	f000 fa7d 	bl	80086e0 <__assert_func>
 80081e6:	2301      	movs	r3, #1
 80081e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80081ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081f0:	bfa4      	itt	ge
 80081f2:	4643      	movge	r3, r8
 80081f4:	46a0      	movge	r8, r4
 80081f6:	4630      	mov	r0, r6
 80081f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80081fc:	bfa6      	itte	ge
 80081fe:	461c      	movge	r4, r3
 8008200:	2500      	movge	r5, #0
 8008202:	2501      	movlt	r5, #1
 8008204:	f7ff fd40 	bl	8007c88 <_Balloc>
 8008208:	b920      	cbnz	r0, 8008214 <__mdiff+0x5c>
 800820a:	4b2e      	ldr	r3, [pc, #184]	; (80082c4 <__mdiff+0x10c>)
 800820c:	4602      	mov	r2, r0
 800820e:	f240 2145 	movw	r1, #581	; 0x245
 8008212:	e7e5      	b.n	80081e0 <__mdiff+0x28>
 8008214:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008218:	6926      	ldr	r6, [r4, #16]
 800821a:	60c5      	str	r5, [r0, #12]
 800821c:	f104 0914 	add.w	r9, r4, #20
 8008220:	f108 0514 	add.w	r5, r8, #20
 8008224:	f100 0e14 	add.w	lr, r0, #20
 8008228:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800822c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008230:	f108 0210 	add.w	r2, r8, #16
 8008234:	46f2      	mov	sl, lr
 8008236:	2100      	movs	r1, #0
 8008238:	f859 3b04 	ldr.w	r3, [r9], #4
 800823c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008240:	fa11 f88b 	uxtah	r8, r1, fp
 8008244:	b299      	uxth	r1, r3
 8008246:	0c1b      	lsrs	r3, r3, #16
 8008248:	eba8 0801 	sub.w	r8, r8, r1
 800824c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008250:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008254:	fa1f f888 	uxth.w	r8, r8
 8008258:	1419      	asrs	r1, r3, #16
 800825a:	454e      	cmp	r6, r9
 800825c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008260:	f84a 3b04 	str.w	r3, [sl], #4
 8008264:	d8e8      	bhi.n	8008238 <__mdiff+0x80>
 8008266:	1b33      	subs	r3, r6, r4
 8008268:	3b15      	subs	r3, #21
 800826a:	f023 0303 	bic.w	r3, r3, #3
 800826e:	3304      	adds	r3, #4
 8008270:	3415      	adds	r4, #21
 8008272:	42a6      	cmp	r6, r4
 8008274:	bf38      	it	cc
 8008276:	2304      	movcc	r3, #4
 8008278:	441d      	add	r5, r3
 800827a:	4473      	add	r3, lr
 800827c:	469e      	mov	lr, r3
 800827e:	462e      	mov	r6, r5
 8008280:	4566      	cmp	r6, ip
 8008282:	d30e      	bcc.n	80082a2 <__mdiff+0xea>
 8008284:	f10c 0203 	add.w	r2, ip, #3
 8008288:	1b52      	subs	r2, r2, r5
 800828a:	f022 0203 	bic.w	r2, r2, #3
 800828e:	3d03      	subs	r5, #3
 8008290:	45ac      	cmp	ip, r5
 8008292:	bf38      	it	cc
 8008294:	2200      	movcc	r2, #0
 8008296:	4413      	add	r3, r2
 8008298:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800829c:	b17a      	cbz	r2, 80082be <__mdiff+0x106>
 800829e:	6107      	str	r7, [r0, #16]
 80082a0:	e7a4      	b.n	80081ec <__mdiff+0x34>
 80082a2:	f856 8b04 	ldr.w	r8, [r6], #4
 80082a6:	fa11 f288 	uxtah	r2, r1, r8
 80082aa:	1414      	asrs	r4, r2, #16
 80082ac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80082b0:	b292      	uxth	r2, r2
 80082b2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80082b6:	f84e 2b04 	str.w	r2, [lr], #4
 80082ba:	1421      	asrs	r1, r4, #16
 80082bc:	e7e0      	b.n	8008280 <__mdiff+0xc8>
 80082be:	3f01      	subs	r7, #1
 80082c0:	e7ea      	b.n	8008298 <__mdiff+0xe0>
 80082c2:	bf00      	nop
 80082c4:	080089a0 	.word	0x080089a0
 80082c8:	080089c2 	.word	0x080089c2

080082cc <__d2b>:
 80082cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80082d0:	460f      	mov	r7, r1
 80082d2:	2101      	movs	r1, #1
 80082d4:	ec59 8b10 	vmov	r8, r9, d0
 80082d8:	4616      	mov	r6, r2
 80082da:	f7ff fcd5 	bl	8007c88 <_Balloc>
 80082de:	4604      	mov	r4, r0
 80082e0:	b930      	cbnz	r0, 80082f0 <__d2b+0x24>
 80082e2:	4602      	mov	r2, r0
 80082e4:	4b24      	ldr	r3, [pc, #144]	; (8008378 <__d2b+0xac>)
 80082e6:	4825      	ldr	r0, [pc, #148]	; (800837c <__d2b+0xb0>)
 80082e8:	f240 310f 	movw	r1, #783	; 0x30f
 80082ec:	f000 f9f8 	bl	80086e0 <__assert_func>
 80082f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80082f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80082f8:	bb2d      	cbnz	r5, 8008346 <__d2b+0x7a>
 80082fa:	9301      	str	r3, [sp, #4]
 80082fc:	f1b8 0300 	subs.w	r3, r8, #0
 8008300:	d026      	beq.n	8008350 <__d2b+0x84>
 8008302:	4668      	mov	r0, sp
 8008304:	9300      	str	r3, [sp, #0]
 8008306:	f7ff fd87 	bl	8007e18 <__lo0bits>
 800830a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800830e:	b1e8      	cbz	r0, 800834c <__d2b+0x80>
 8008310:	f1c0 0320 	rsb	r3, r0, #32
 8008314:	fa02 f303 	lsl.w	r3, r2, r3
 8008318:	430b      	orrs	r3, r1
 800831a:	40c2      	lsrs	r2, r0
 800831c:	6163      	str	r3, [r4, #20]
 800831e:	9201      	str	r2, [sp, #4]
 8008320:	9b01      	ldr	r3, [sp, #4]
 8008322:	61a3      	str	r3, [r4, #24]
 8008324:	2b00      	cmp	r3, #0
 8008326:	bf14      	ite	ne
 8008328:	2202      	movne	r2, #2
 800832a:	2201      	moveq	r2, #1
 800832c:	6122      	str	r2, [r4, #16]
 800832e:	b1bd      	cbz	r5, 8008360 <__d2b+0x94>
 8008330:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008334:	4405      	add	r5, r0
 8008336:	603d      	str	r5, [r7, #0]
 8008338:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800833c:	6030      	str	r0, [r6, #0]
 800833e:	4620      	mov	r0, r4
 8008340:	b003      	add	sp, #12
 8008342:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008346:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800834a:	e7d6      	b.n	80082fa <__d2b+0x2e>
 800834c:	6161      	str	r1, [r4, #20]
 800834e:	e7e7      	b.n	8008320 <__d2b+0x54>
 8008350:	a801      	add	r0, sp, #4
 8008352:	f7ff fd61 	bl	8007e18 <__lo0bits>
 8008356:	9b01      	ldr	r3, [sp, #4]
 8008358:	6163      	str	r3, [r4, #20]
 800835a:	3020      	adds	r0, #32
 800835c:	2201      	movs	r2, #1
 800835e:	e7e5      	b.n	800832c <__d2b+0x60>
 8008360:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008364:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008368:	6038      	str	r0, [r7, #0]
 800836a:	6918      	ldr	r0, [r3, #16]
 800836c:	f7ff fd34 	bl	8007dd8 <__hi0bits>
 8008370:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008374:	e7e2      	b.n	800833c <__d2b+0x70>
 8008376:	bf00      	nop
 8008378:	080089a0 	.word	0x080089a0
 800837c:	080089c2 	.word	0x080089c2

08008380 <__sread>:
 8008380:	b510      	push	{r4, lr}
 8008382:	460c      	mov	r4, r1
 8008384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008388:	f000 f978 	bl	800867c <_read_r>
 800838c:	2800      	cmp	r0, #0
 800838e:	bfab      	itete	ge
 8008390:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008392:	89a3      	ldrhlt	r3, [r4, #12]
 8008394:	181b      	addge	r3, r3, r0
 8008396:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800839a:	bfac      	ite	ge
 800839c:	6563      	strge	r3, [r4, #84]	; 0x54
 800839e:	81a3      	strhlt	r3, [r4, #12]
 80083a0:	bd10      	pop	{r4, pc}

080083a2 <__swrite>:
 80083a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083a6:	461f      	mov	r7, r3
 80083a8:	898b      	ldrh	r3, [r1, #12]
 80083aa:	05db      	lsls	r3, r3, #23
 80083ac:	4605      	mov	r5, r0
 80083ae:	460c      	mov	r4, r1
 80083b0:	4616      	mov	r6, r2
 80083b2:	d505      	bpl.n	80083c0 <__swrite+0x1e>
 80083b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083b8:	2302      	movs	r3, #2
 80083ba:	2200      	movs	r2, #0
 80083bc:	f000 f94c 	bl	8008658 <_lseek_r>
 80083c0:	89a3      	ldrh	r3, [r4, #12]
 80083c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083ca:	81a3      	strh	r3, [r4, #12]
 80083cc:	4632      	mov	r2, r6
 80083ce:	463b      	mov	r3, r7
 80083d0:	4628      	mov	r0, r5
 80083d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083d6:	f000 b963 	b.w	80086a0 <_write_r>

080083da <__sseek>:
 80083da:	b510      	push	{r4, lr}
 80083dc:	460c      	mov	r4, r1
 80083de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083e2:	f000 f939 	bl	8008658 <_lseek_r>
 80083e6:	1c43      	adds	r3, r0, #1
 80083e8:	89a3      	ldrh	r3, [r4, #12]
 80083ea:	bf15      	itete	ne
 80083ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80083ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80083f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80083f6:	81a3      	strheq	r3, [r4, #12]
 80083f8:	bf18      	it	ne
 80083fa:	81a3      	strhne	r3, [r4, #12]
 80083fc:	bd10      	pop	{r4, pc}

080083fe <__sclose>:
 80083fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008402:	f000 b8f7 	b.w	80085f4 <_close_r>

08008406 <__swbuf_r>:
 8008406:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008408:	460e      	mov	r6, r1
 800840a:	4614      	mov	r4, r2
 800840c:	4605      	mov	r5, r0
 800840e:	b118      	cbz	r0, 8008418 <__swbuf_r+0x12>
 8008410:	6a03      	ldr	r3, [r0, #32]
 8008412:	b90b      	cbnz	r3, 8008418 <__swbuf_r+0x12>
 8008414:	f7fe fa90 	bl	8006938 <__sinit>
 8008418:	69a3      	ldr	r3, [r4, #24]
 800841a:	60a3      	str	r3, [r4, #8]
 800841c:	89a3      	ldrh	r3, [r4, #12]
 800841e:	071a      	lsls	r2, r3, #28
 8008420:	d525      	bpl.n	800846e <__swbuf_r+0x68>
 8008422:	6923      	ldr	r3, [r4, #16]
 8008424:	b31b      	cbz	r3, 800846e <__swbuf_r+0x68>
 8008426:	6823      	ldr	r3, [r4, #0]
 8008428:	6922      	ldr	r2, [r4, #16]
 800842a:	1a98      	subs	r0, r3, r2
 800842c:	6963      	ldr	r3, [r4, #20]
 800842e:	b2f6      	uxtb	r6, r6
 8008430:	4283      	cmp	r3, r0
 8008432:	4637      	mov	r7, r6
 8008434:	dc04      	bgt.n	8008440 <__swbuf_r+0x3a>
 8008436:	4621      	mov	r1, r4
 8008438:	4628      	mov	r0, r5
 800843a:	f7ff fbfd 	bl	8007c38 <_fflush_r>
 800843e:	b9e0      	cbnz	r0, 800847a <__swbuf_r+0x74>
 8008440:	68a3      	ldr	r3, [r4, #8]
 8008442:	3b01      	subs	r3, #1
 8008444:	60a3      	str	r3, [r4, #8]
 8008446:	6823      	ldr	r3, [r4, #0]
 8008448:	1c5a      	adds	r2, r3, #1
 800844a:	6022      	str	r2, [r4, #0]
 800844c:	701e      	strb	r6, [r3, #0]
 800844e:	6962      	ldr	r2, [r4, #20]
 8008450:	1c43      	adds	r3, r0, #1
 8008452:	429a      	cmp	r2, r3
 8008454:	d004      	beq.n	8008460 <__swbuf_r+0x5a>
 8008456:	89a3      	ldrh	r3, [r4, #12]
 8008458:	07db      	lsls	r3, r3, #31
 800845a:	d506      	bpl.n	800846a <__swbuf_r+0x64>
 800845c:	2e0a      	cmp	r6, #10
 800845e:	d104      	bne.n	800846a <__swbuf_r+0x64>
 8008460:	4621      	mov	r1, r4
 8008462:	4628      	mov	r0, r5
 8008464:	f7ff fbe8 	bl	8007c38 <_fflush_r>
 8008468:	b938      	cbnz	r0, 800847a <__swbuf_r+0x74>
 800846a:	4638      	mov	r0, r7
 800846c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800846e:	4621      	mov	r1, r4
 8008470:	4628      	mov	r0, r5
 8008472:	f000 f805 	bl	8008480 <__swsetup_r>
 8008476:	2800      	cmp	r0, #0
 8008478:	d0d5      	beq.n	8008426 <__swbuf_r+0x20>
 800847a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800847e:	e7f4      	b.n	800846a <__swbuf_r+0x64>

08008480 <__swsetup_r>:
 8008480:	b538      	push	{r3, r4, r5, lr}
 8008482:	4b2a      	ldr	r3, [pc, #168]	; (800852c <__swsetup_r+0xac>)
 8008484:	4605      	mov	r5, r0
 8008486:	6818      	ldr	r0, [r3, #0]
 8008488:	460c      	mov	r4, r1
 800848a:	b118      	cbz	r0, 8008494 <__swsetup_r+0x14>
 800848c:	6a03      	ldr	r3, [r0, #32]
 800848e:	b90b      	cbnz	r3, 8008494 <__swsetup_r+0x14>
 8008490:	f7fe fa52 	bl	8006938 <__sinit>
 8008494:	89a3      	ldrh	r3, [r4, #12]
 8008496:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800849a:	0718      	lsls	r0, r3, #28
 800849c:	d422      	bmi.n	80084e4 <__swsetup_r+0x64>
 800849e:	06d9      	lsls	r1, r3, #27
 80084a0:	d407      	bmi.n	80084b2 <__swsetup_r+0x32>
 80084a2:	2309      	movs	r3, #9
 80084a4:	602b      	str	r3, [r5, #0]
 80084a6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80084aa:	81a3      	strh	r3, [r4, #12]
 80084ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084b0:	e034      	b.n	800851c <__swsetup_r+0x9c>
 80084b2:	0758      	lsls	r0, r3, #29
 80084b4:	d512      	bpl.n	80084dc <__swsetup_r+0x5c>
 80084b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084b8:	b141      	cbz	r1, 80084cc <__swsetup_r+0x4c>
 80084ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084be:	4299      	cmp	r1, r3
 80084c0:	d002      	beq.n	80084c8 <__swsetup_r+0x48>
 80084c2:	4628      	mov	r0, r5
 80084c4:	f7ff f9a2 	bl	800780c <_free_r>
 80084c8:	2300      	movs	r3, #0
 80084ca:	6363      	str	r3, [r4, #52]	; 0x34
 80084cc:	89a3      	ldrh	r3, [r4, #12]
 80084ce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80084d2:	81a3      	strh	r3, [r4, #12]
 80084d4:	2300      	movs	r3, #0
 80084d6:	6063      	str	r3, [r4, #4]
 80084d8:	6923      	ldr	r3, [r4, #16]
 80084da:	6023      	str	r3, [r4, #0]
 80084dc:	89a3      	ldrh	r3, [r4, #12]
 80084de:	f043 0308 	orr.w	r3, r3, #8
 80084e2:	81a3      	strh	r3, [r4, #12]
 80084e4:	6923      	ldr	r3, [r4, #16]
 80084e6:	b94b      	cbnz	r3, 80084fc <__swsetup_r+0x7c>
 80084e8:	89a3      	ldrh	r3, [r4, #12]
 80084ea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80084ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084f2:	d003      	beq.n	80084fc <__swsetup_r+0x7c>
 80084f4:	4621      	mov	r1, r4
 80084f6:	4628      	mov	r0, r5
 80084f8:	f000 f840 	bl	800857c <__smakebuf_r>
 80084fc:	89a0      	ldrh	r0, [r4, #12]
 80084fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008502:	f010 0301 	ands.w	r3, r0, #1
 8008506:	d00a      	beq.n	800851e <__swsetup_r+0x9e>
 8008508:	2300      	movs	r3, #0
 800850a:	60a3      	str	r3, [r4, #8]
 800850c:	6963      	ldr	r3, [r4, #20]
 800850e:	425b      	negs	r3, r3
 8008510:	61a3      	str	r3, [r4, #24]
 8008512:	6923      	ldr	r3, [r4, #16]
 8008514:	b943      	cbnz	r3, 8008528 <__swsetup_r+0xa8>
 8008516:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800851a:	d1c4      	bne.n	80084a6 <__swsetup_r+0x26>
 800851c:	bd38      	pop	{r3, r4, r5, pc}
 800851e:	0781      	lsls	r1, r0, #30
 8008520:	bf58      	it	pl
 8008522:	6963      	ldrpl	r3, [r4, #20]
 8008524:	60a3      	str	r3, [r4, #8]
 8008526:	e7f4      	b.n	8008512 <__swsetup_r+0x92>
 8008528:	2000      	movs	r0, #0
 800852a:	e7f7      	b.n	800851c <__swsetup_r+0x9c>
 800852c:	200000dc 	.word	0x200000dc

08008530 <__swhatbuf_r>:
 8008530:	b570      	push	{r4, r5, r6, lr}
 8008532:	460c      	mov	r4, r1
 8008534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008538:	2900      	cmp	r1, #0
 800853a:	b096      	sub	sp, #88	; 0x58
 800853c:	4615      	mov	r5, r2
 800853e:	461e      	mov	r6, r3
 8008540:	da0d      	bge.n	800855e <__swhatbuf_r+0x2e>
 8008542:	89a3      	ldrh	r3, [r4, #12]
 8008544:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008548:	f04f 0100 	mov.w	r1, #0
 800854c:	bf0c      	ite	eq
 800854e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008552:	2340      	movne	r3, #64	; 0x40
 8008554:	2000      	movs	r0, #0
 8008556:	6031      	str	r1, [r6, #0]
 8008558:	602b      	str	r3, [r5, #0]
 800855a:	b016      	add	sp, #88	; 0x58
 800855c:	bd70      	pop	{r4, r5, r6, pc}
 800855e:	466a      	mov	r2, sp
 8008560:	f000 f858 	bl	8008614 <_fstat_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	dbec      	blt.n	8008542 <__swhatbuf_r+0x12>
 8008568:	9901      	ldr	r1, [sp, #4]
 800856a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800856e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008572:	4259      	negs	r1, r3
 8008574:	4159      	adcs	r1, r3
 8008576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800857a:	e7eb      	b.n	8008554 <__swhatbuf_r+0x24>

0800857c <__smakebuf_r>:
 800857c:	898b      	ldrh	r3, [r1, #12]
 800857e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008580:	079d      	lsls	r5, r3, #30
 8008582:	4606      	mov	r6, r0
 8008584:	460c      	mov	r4, r1
 8008586:	d507      	bpl.n	8008598 <__smakebuf_r+0x1c>
 8008588:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800858c:	6023      	str	r3, [r4, #0]
 800858e:	6123      	str	r3, [r4, #16]
 8008590:	2301      	movs	r3, #1
 8008592:	6163      	str	r3, [r4, #20]
 8008594:	b002      	add	sp, #8
 8008596:	bd70      	pop	{r4, r5, r6, pc}
 8008598:	ab01      	add	r3, sp, #4
 800859a:	466a      	mov	r2, sp
 800859c:	f7ff ffc8 	bl	8008530 <__swhatbuf_r>
 80085a0:	9900      	ldr	r1, [sp, #0]
 80085a2:	4605      	mov	r5, r0
 80085a4:	4630      	mov	r0, r6
 80085a6:	f7fd ff1f 	bl	80063e8 <_malloc_r>
 80085aa:	b948      	cbnz	r0, 80085c0 <__smakebuf_r+0x44>
 80085ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085b0:	059a      	lsls	r2, r3, #22
 80085b2:	d4ef      	bmi.n	8008594 <__smakebuf_r+0x18>
 80085b4:	f023 0303 	bic.w	r3, r3, #3
 80085b8:	f043 0302 	orr.w	r3, r3, #2
 80085bc:	81a3      	strh	r3, [r4, #12]
 80085be:	e7e3      	b.n	8008588 <__smakebuf_r+0xc>
 80085c0:	89a3      	ldrh	r3, [r4, #12]
 80085c2:	6020      	str	r0, [r4, #0]
 80085c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085c8:	81a3      	strh	r3, [r4, #12]
 80085ca:	9b00      	ldr	r3, [sp, #0]
 80085cc:	6163      	str	r3, [r4, #20]
 80085ce:	9b01      	ldr	r3, [sp, #4]
 80085d0:	6120      	str	r0, [r4, #16]
 80085d2:	b15b      	cbz	r3, 80085ec <__smakebuf_r+0x70>
 80085d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085d8:	4630      	mov	r0, r6
 80085da:	f000 f82d 	bl	8008638 <_isatty_r>
 80085de:	b128      	cbz	r0, 80085ec <__smakebuf_r+0x70>
 80085e0:	89a3      	ldrh	r3, [r4, #12]
 80085e2:	f023 0303 	bic.w	r3, r3, #3
 80085e6:	f043 0301 	orr.w	r3, r3, #1
 80085ea:	81a3      	strh	r3, [r4, #12]
 80085ec:	89a3      	ldrh	r3, [r4, #12]
 80085ee:	431d      	orrs	r5, r3
 80085f0:	81a5      	strh	r5, [r4, #12]
 80085f2:	e7cf      	b.n	8008594 <__smakebuf_r+0x18>

080085f4 <_close_r>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	4d06      	ldr	r5, [pc, #24]	; (8008610 <_close_r+0x1c>)
 80085f8:	2300      	movs	r3, #0
 80085fa:	4604      	mov	r4, r0
 80085fc:	4608      	mov	r0, r1
 80085fe:	602b      	str	r3, [r5, #0]
 8008600:	f7f9 fe4d 	bl	800229e <_close>
 8008604:	1c43      	adds	r3, r0, #1
 8008606:	d102      	bne.n	800860e <_close_r+0x1a>
 8008608:	682b      	ldr	r3, [r5, #0]
 800860a:	b103      	cbz	r3, 800860e <_close_r+0x1a>
 800860c:	6023      	str	r3, [r4, #0]
 800860e:	bd38      	pop	{r3, r4, r5, pc}
 8008610:	2000069c 	.word	0x2000069c

08008614 <_fstat_r>:
 8008614:	b538      	push	{r3, r4, r5, lr}
 8008616:	4d07      	ldr	r5, [pc, #28]	; (8008634 <_fstat_r+0x20>)
 8008618:	2300      	movs	r3, #0
 800861a:	4604      	mov	r4, r0
 800861c:	4608      	mov	r0, r1
 800861e:	4611      	mov	r1, r2
 8008620:	602b      	str	r3, [r5, #0]
 8008622:	f7f9 fe48 	bl	80022b6 <_fstat>
 8008626:	1c43      	adds	r3, r0, #1
 8008628:	d102      	bne.n	8008630 <_fstat_r+0x1c>
 800862a:	682b      	ldr	r3, [r5, #0]
 800862c:	b103      	cbz	r3, 8008630 <_fstat_r+0x1c>
 800862e:	6023      	str	r3, [r4, #0]
 8008630:	bd38      	pop	{r3, r4, r5, pc}
 8008632:	bf00      	nop
 8008634:	2000069c 	.word	0x2000069c

08008638 <_isatty_r>:
 8008638:	b538      	push	{r3, r4, r5, lr}
 800863a:	4d06      	ldr	r5, [pc, #24]	; (8008654 <_isatty_r+0x1c>)
 800863c:	2300      	movs	r3, #0
 800863e:	4604      	mov	r4, r0
 8008640:	4608      	mov	r0, r1
 8008642:	602b      	str	r3, [r5, #0]
 8008644:	f7f9 fe47 	bl	80022d6 <_isatty>
 8008648:	1c43      	adds	r3, r0, #1
 800864a:	d102      	bne.n	8008652 <_isatty_r+0x1a>
 800864c:	682b      	ldr	r3, [r5, #0]
 800864e:	b103      	cbz	r3, 8008652 <_isatty_r+0x1a>
 8008650:	6023      	str	r3, [r4, #0]
 8008652:	bd38      	pop	{r3, r4, r5, pc}
 8008654:	2000069c 	.word	0x2000069c

08008658 <_lseek_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	4d07      	ldr	r5, [pc, #28]	; (8008678 <_lseek_r+0x20>)
 800865c:	4604      	mov	r4, r0
 800865e:	4608      	mov	r0, r1
 8008660:	4611      	mov	r1, r2
 8008662:	2200      	movs	r2, #0
 8008664:	602a      	str	r2, [r5, #0]
 8008666:	461a      	mov	r2, r3
 8008668:	f7f9 fe40 	bl	80022ec <_lseek>
 800866c:	1c43      	adds	r3, r0, #1
 800866e:	d102      	bne.n	8008676 <_lseek_r+0x1e>
 8008670:	682b      	ldr	r3, [r5, #0]
 8008672:	b103      	cbz	r3, 8008676 <_lseek_r+0x1e>
 8008674:	6023      	str	r3, [r4, #0]
 8008676:	bd38      	pop	{r3, r4, r5, pc}
 8008678:	2000069c 	.word	0x2000069c

0800867c <_read_r>:
 800867c:	b538      	push	{r3, r4, r5, lr}
 800867e:	4d07      	ldr	r5, [pc, #28]	; (800869c <_read_r+0x20>)
 8008680:	4604      	mov	r4, r0
 8008682:	4608      	mov	r0, r1
 8008684:	4611      	mov	r1, r2
 8008686:	2200      	movs	r2, #0
 8008688:	602a      	str	r2, [r5, #0]
 800868a:	461a      	mov	r2, r3
 800868c:	f7f9 fdea 	bl	8002264 <_read>
 8008690:	1c43      	adds	r3, r0, #1
 8008692:	d102      	bne.n	800869a <_read_r+0x1e>
 8008694:	682b      	ldr	r3, [r5, #0]
 8008696:	b103      	cbz	r3, 800869a <_read_r+0x1e>
 8008698:	6023      	str	r3, [r4, #0]
 800869a:	bd38      	pop	{r3, r4, r5, pc}
 800869c:	2000069c 	.word	0x2000069c

080086a0 <_write_r>:
 80086a0:	b538      	push	{r3, r4, r5, lr}
 80086a2:	4d07      	ldr	r5, [pc, #28]	; (80086c0 <_write_r+0x20>)
 80086a4:	4604      	mov	r4, r0
 80086a6:	4608      	mov	r0, r1
 80086a8:	4611      	mov	r1, r2
 80086aa:	2200      	movs	r2, #0
 80086ac:	602a      	str	r2, [r5, #0]
 80086ae:	461a      	mov	r2, r3
 80086b0:	f7f9 f8c2 	bl	8001838 <_write>
 80086b4:	1c43      	adds	r3, r0, #1
 80086b6:	d102      	bne.n	80086be <_write_r+0x1e>
 80086b8:	682b      	ldr	r3, [r5, #0]
 80086ba:	b103      	cbz	r3, 80086be <_write_r+0x1e>
 80086bc:	6023      	str	r3, [r4, #0]
 80086be:	bd38      	pop	{r3, r4, r5, pc}
 80086c0:	2000069c 	.word	0x2000069c

080086c4 <memcpy>:
 80086c4:	440a      	add	r2, r1
 80086c6:	4291      	cmp	r1, r2
 80086c8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80086cc:	d100      	bne.n	80086d0 <memcpy+0xc>
 80086ce:	4770      	bx	lr
 80086d0:	b510      	push	{r4, lr}
 80086d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086da:	4291      	cmp	r1, r2
 80086dc:	d1f9      	bne.n	80086d2 <memcpy+0xe>
 80086de:	bd10      	pop	{r4, pc}

080086e0 <__assert_func>:
 80086e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086e2:	4614      	mov	r4, r2
 80086e4:	461a      	mov	r2, r3
 80086e6:	4b09      	ldr	r3, [pc, #36]	; (800870c <__assert_func+0x2c>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4605      	mov	r5, r0
 80086ec:	68d8      	ldr	r0, [r3, #12]
 80086ee:	b14c      	cbz	r4, 8008704 <__assert_func+0x24>
 80086f0:	4b07      	ldr	r3, [pc, #28]	; (8008710 <__assert_func+0x30>)
 80086f2:	9100      	str	r1, [sp, #0]
 80086f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086f8:	4906      	ldr	r1, [pc, #24]	; (8008714 <__assert_func+0x34>)
 80086fa:	462b      	mov	r3, r5
 80086fc:	f000 f836 	bl	800876c <fiprintf>
 8008700:	f000 f853 	bl	80087aa <abort>
 8008704:	4b04      	ldr	r3, [pc, #16]	; (8008718 <__assert_func+0x38>)
 8008706:	461c      	mov	r4, r3
 8008708:	e7f3      	b.n	80086f2 <__assert_func+0x12>
 800870a:	bf00      	nop
 800870c:	200000dc 	.word	0x200000dc
 8008710:	08008c27 	.word	0x08008c27
 8008714:	08008c34 	.word	0x08008c34
 8008718:	08008c62 	.word	0x08008c62

0800871c <_calloc_r>:
 800871c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800871e:	fba1 2402 	umull	r2, r4, r1, r2
 8008722:	b94c      	cbnz	r4, 8008738 <_calloc_r+0x1c>
 8008724:	4611      	mov	r1, r2
 8008726:	9201      	str	r2, [sp, #4]
 8008728:	f7fd fe5e 	bl	80063e8 <_malloc_r>
 800872c:	9a01      	ldr	r2, [sp, #4]
 800872e:	4605      	mov	r5, r0
 8008730:	b930      	cbnz	r0, 8008740 <_calloc_r+0x24>
 8008732:	4628      	mov	r0, r5
 8008734:	b003      	add	sp, #12
 8008736:	bd30      	pop	{r4, r5, pc}
 8008738:	220c      	movs	r2, #12
 800873a:	6002      	str	r2, [r0, #0]
 800873c:	2500      	movs	r5, #0
 800873e:	e7f8      	b.n	8008732 <_calloc_r+0x16>
 8008740:	4621      	mov	r1, r4
 8008742:	f7fe f99d 	bl	8006a80 <memset>
 8008746:	e7f4      	b.n	8008732 <_calloc_r+0x16>

08008748 <__ascii_mbtowc>:
 8008748:	b082      	sub	sp, #8
 800874a:	b901      	cbnz	r1, 800874e <__ascii_mbtowc+0x6>
 800874c:	a901      	add	r1, sp, #4
 800874e:	b142      	cbz	r2, 8008762 <__ascii_mbtowc+0x1a>
 8008750:	b14b      	cbz	r3, 8008766 <__ascii_mbtowc+0x1e>
 8008752:	7813      	ldrb	r3, [r2, #0]
 8008754:	600b      	str	r3, [r1, #0]
 8008756:	7812      	ldrb	r2, [r2, #0]
 8008758:	1e10      	subs	r0, r2, #0
 800875a:	bf18      	it	ne
 800875c:	2001      	movne	r0, #1
 800875e:	b002      	add	sp, #8
 8008760:	4770      	bx	lr
 8008762:	4610      	mov	r0, r2
 8008764:	e7fb      	b.n	800875e <__ascii_mbtowc+0x16>
 8008766:	f06f 0001 	mvn.w	r0, #1
 800876a:	e7f8      	b.n	800875e <__ascii_mbtowc+0x16>

0800876c <fiprintf>:
 800876c:	b40e      	push	{r1, r2, r3}
 800876e:	b503      	push	{r0, r1, lr}
 8008770:	4601      	mov	r1, r0
 8008772:	ab03      	add	r3, sp, #12
 8008774:	4805      	ldr	r0, [pc, #20]	; (800878c <fiprintf+0x20>)
 8008776:	f853 2b04 	ldr.w	r2, [r3], #4
 800877a:	6800      	ldr	r0, [r0, #0]
 800877c:	9301      	str	r3, [sp, #4]
 800877e:	f7ff f8bb 	bl	80078f8 <_vfiprintf_r>
 8008782:	b002      	add	sp, #8
 8008784:	f85d eb04 	ldr.w	lr, [sp], #4
 8008788:	b003      	add	sp, #12
 800878a:	4770      	bx	lr
 800878c:	200000dc 	.word	0x200000dc

08008790 <__ascii_wctomb>:
 8008790:	b149      	cbz	r1, 80087a6 <__ascii_wctomb+0x16>
 8008792:	2aff      	cmp	r2, #255	; 0xff
 8008794:	bf85      	ittet	hi
 8008796:	238a      	movhi	r3, #138	; 0x8a
 8008798:	6003      	strhi	r3, [r0, #0]
 800879a:	700a      	strbls	r2, [r1, #0]
 800879c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80087a0:	bf98      	it	ls
 80087a2:	2001      	movls	r0, #1
 80087a4:	4770      	bx	lr
 80087a6:	4608      	mov	r0, r1
 80087a8:	4770      	bx	lr

080087aa <abort>:
 80087aa:	b508      	push	{r3, lr}
 80087ac:	2006      	movs	r0, #6
 80087ae:	f000 f82b 	bl	8008808 <raise>
 80087b2:	2001      	movs	r0, #1
 80087b4:	f7f9 fd4c 	bl	8002250 <_exit>

080087b8 <_raise_r>:
 80087b8:	291f      	cmp	r1, #31
 80087ba:	b538      	push	{r3, r4, r5, lr}
 80087bc:	4604      	mov	r4, r0
 80087be:	460d      	mov	r5, r1
 80087c0:	d904      	bls.n	80087cc <_raise_r+0x14>
 80087c2:	2316      	movs	r3, #22
 80087c4:	6003      	str	r3, [r0, #0]
 80087c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087ca:	bd38      	pop	{r3, r4, r5, pc}
 80087cc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80087ce:	b112      	cbz	r2, 80087d6 <_raise_r+0x1e>
 80087d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087d4:	b94b      	cbnz	r3, 80087ea <_raise_r+0x32>
 80087d6:	4620      	mov	r0, r4
 80087d8:	f000 f830 	bl	800883c <_getpid_r>
 80087dc:	462a      	mov	r2, r5
 80087de:	4601      	mov	r1, r0
 80087e0:	4620      	mov	r0, r4
 80087e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087e6:	f000 b817 	b.w	8008818 <_kill_r>
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	d00a      	beq.n	8008804 <_raise_r+0x4c>
 80087ee:	1c59      	adds	r1, r3, #1
 80087f0:	d103      	bne.n	80087fa <_raise_r+0x42>
 80087f2:	2316      	movs	r3, #22
 80087f4:	6003      	str	r3, [r0, #0]
 80087f6:	2001      	movs	r0, #1
 80087f8:	e7e7      	b.n	80087ca <_raise_r+0x12>
 80087fa:	2400      	movs	r4, #0
 80087fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008800:	4628      	mov	r0, r5
 8008802:	4798      	blx	r3
 8008804:	2000      	movs	r0, #0
 8008806:	e7e0      	b.n	80087ca <_raise_r+0x12>

08008808 <raise>:
 8008808:	4b02      	ldr	r3, [pc, #8]	; (8008814 <raise+0xc>)
 800880a:	4601      	mov	r1, r0
 800880c:	6818      	ldr	r0, [r3, #0]
 800880e:	f7ff bfd3 	b.w	80087b8 <_raise_r>
 8008812:	bf00      	nop
 8008814:	200000dc 	.word	0x200000dc

08008818 <_kill_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	4d07      	ldr	r5, [pc, #28]	; (8008838 <_kill_r+0x20>)
 800881c:	2300      	movs	r3, #0
 800881e:	4604      	mov	r4, r0
 8008820:	4608      	mov	r0, r1
 8008822:	4611      	mov	r1, r2
 8008824:	602b      	str	r3, [r5, #0]
 8008826:	f7f9 fd03 	bl	8002230 <_kill>
 800882a:	1c43      	adds	r3, r0, #1
 800882c:	d102      	bne.n	8008834 <_kill_r+0x1c>
 800882e:	682b      	ldr	r3, [r5, #0]
 8008830:	b103      	cbz	r3, 8008834 <_kill_r+0x1c>
 8008832:	6023      	str	r3, [r4, #0]
 8008834:	bd38      	pop	{r3, r4, r5, pc}
 8008836:	bf00      	nop
 8008838:	2000069c 	.word	0x2000069c

0800883c <_getpid_r>:
 800883c:	f7f9 bcf0 	b.w	8002220 <_getpid>

08008840 <_init>:
 8008840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008842:	bf00      	nop
 8008844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008846:	bc08      	pop	{r3}
 8008848:	469e      	mov	lr, r3
 800884a:	4770      	bx	lr

0800884c <_fini>:
 800884c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800884e:	bf00      	nop
 8008850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008852:	bc08      	pop	{r3}
 8008854:	469e      	mov	lr, r3
 8008856:	4770      	bx	lr
