# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final.srcs/sources_1/new/flower_pollination.vhd" \
"../../../../final.srcs/sim_1/new/flower_pollination_tb.vhd" \

# Do not sort compile order
nosort
