Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun 26 16:01:12 2024
| Host         : ZA-WASADIE running 64-bit major release  (build 9200)
| Command      : report_methodology -file mvt_top_wrapper_methodology_drc_routed.rpt -pb mvt_top_wrapper_methodology_drc_routed.pb -rpx mvt_top_wrapper_methodology_drc_routed.rpx
| Design       : mvt_top_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_mvt_top_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+----------+------------------+----------------------------------+------------+
| Rule     | Severity         | Description                      | Violations |
+----------+------------------+----------------------------------+------------+
| TIMING-2 | Critical Warning | Invalid primary clock source pin | 1          |
+----------+------------------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1 is created on an inappropriate pin mvt_top_i/Processor_Subsystem/clk_wiz_0/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>


