// Seed: 257601477
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri  id_3;
  wire id_4;
  id_5(
      .id_0(1'h0), .id_1(1), .id_2(1 <= 1), .id_3(1'b0), .id_4()
  );
  wire id_6;
  assign id_3 = 1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  initial begin : LABEL_0
    id_7 = id_2 - id_1;
    if (id_8) id_5 <= id_6;
    else id_7 = 1 <-> id_1;
  end
  assign id_3 = id_1;
endmodule
