<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 139 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>
defines: 
time_elapsed: 1.100s
ram usage: 36088 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpxx6h8f9x/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>: No timescale set for &#34;dut&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:9</a>: No timescale set for &#34;tb&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:27</a>: No timescale set for &#34;sva_svtb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>: Compile module &#34;work@dut&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:27</a>: Compile module &#34;work@sva_svtb&#34;.

[INF:CP0306] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:9</a>: Compile program &#34;work@tb&#34;.

[WRN:CP0314] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:9</a>: Using programs is discouraged &#34;work@tb&#34;, programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:27</a>: Top level module &#34;work@sva_svtb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpxx6h8f9x/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dut
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpxx6h8f9x/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpxx6h8f9x/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sva_svtb)
 |vpiName:work@sva_svtb
 |uhdmallPackages:
 \_package: builtin, parent:work@sva_svtb
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallPrograms:
 \_program: work@tb, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:9, parent:work@sva_svtb
   |vpiDefName:work@tb
   |vpiFullName:work@tb
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:17
       |vpiFullName:work@tb
       |vpiStmt:
       \_assignment: , line:18
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:18
           |vpiName:a
           |vpiFullName:work@tb.a
         |vpiRhs:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:19
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:19
           |vpiName:b
           |vpiFullName:work@tb.b
         |vpiRhs:
         \_constant: , line:19
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:20
       |vpiStmt:
       \_assignment: , line:21
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:21
           |vpiName:b
           |vpiFullName:work@tb.b
         |vpiRhs:
         \_constant: , line:21
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:22
       |vpiStmt:
       \_assignment: , line:23
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:23
           |vpiName:a
           |vpiFullName:work@tb.a
         |vpiRhs:
         \_constant: , line:23
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiPort:
   \_port: (clk), line:9
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:9
         |vpiName:clk
         |vpiFullName:work@tb.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (a), line:9
     |vpiName:a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:9
         |vpiName:a
         |vpiFullName:work@tb.a
         |vpiNetType:36
   |vpiPort:
   \_port: (b), line:9
     |vpiName:b
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:9
         |vpiName:b
         |vpiFullName:work@tb.b
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:9
   |vpiNet:
   \_logic_net: (a), line:9
   |vpiNet:
   \_logic_net: (b), line:9
 |uhdmallModules:
 \_module: work@dut, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:1, parent:work@sva_svtb
   |vpiDefName:work@dut
   |vpiFullName:work@dut
   |vpiProcess:
   \_always: , line:3
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:3
       |vpiCondition:
       \_operation: , line:3
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:3
           |vpiName:clk
           |vpiFullName:work@dut.clk
       |vpiStmt:
       \_assignment: , line:4
         |vpiLhs:
         \_ref_obj: (c), line:4
           |vpiName:c
           |vpiFullName:work@dut.c
         |vpiRhs:
         \_ref_obj: (b), line:4
           |vpiName:b
           |vpiFullName:work@dut.b
   |vpiPort:
   \_port: (clk), line:1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1
         |vpiName:clk
         |vpiFullName:work@dut.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (a), line:1
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1
         |vpiName:a
         |vpiFullName:work@dut.a
         |vpiNetType:36
   |vpiPort:
   \_port: (b), line:1
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:1
         |vpiName:b
         |vpiFullName:work@dut.b
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:1
   |vpiNet:
   \_logic_net: (a), line:1
   |vpiNet:
   \_logic_net: (b), line:1
   |vpiNet:
   \_logic_net: (c), line:2
     |vpiName:c
     |vpiFullName:work@dut.c
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@sva_svtb, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:27, parent:work@sva_svtb
   |vpiDefName:work@sva_svtb
   |vpiFullName:work@sva_svtb
   |vpiNet:
   \_logic_net: (clk), line:28
     |vpiName:clk
     |vpiFullName:work@sva_svtb.clk
   |vpiNet:
   \_logic_net: (a), line:29
     |vpiName:a
     |vpiFullName:work@sva_svtb.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:29
     |vpiName:b
     |vpiFullName:work@sva_svtb.b
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@sva_svtb (work@sva_svtb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:27
   |vpiDefName:work@sva_svtb
   |vpiName:work@sva_svtb
   |vpiModule:
   \_module: work@dut (dut), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:31, parent:work@sva_svtb
     |vpiDefName:work@dut
     |vpiName:dut
     |vpiFullName:work@sva_svtb.dut
     |vpiPort:
     \_port: (clk), line:1, parent:dut
       |vpiName:clk
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:1, parent:dut
           |vpiName:clk
           |vpiFullName:work@sva_svtb.dut.clk
           |vpiNetType:36
     |vpiPort:
     \_port: (a), line:1, parent:dut
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:1, parent:dut
           |vpiName:a
           |vpiFullName:work@sva_svtb.dut.a
           |vpiNetType:36
     |vpiPort:
     \_port: (b), line:1, parent:dut
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:1, parent:dut
           |vpiName:b
           |vpiFullName:work@sva_svtb.dut.b
           |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:1, parent:dut
     |vpiNet:
     \_logic_net: (a), line:1, parent:dut
     |vpiNet:
     \_logic_net: (b), line:1, parent:dut
     |vpiNet:
     \_logic_net: (c), line:2, parent:dut
       |vpiName:c
       |vpiFullName:work@sva_svtb.dut.c
       |vpiNetType:36
     |vpiInstance:
     \_module: work@sva_svtb (work@sva_svtb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:27
   |vpiNet:
   \_logic_net: (clk), line:28, parent:work@sva_svtb
     |vpiName:clk
     |vpiFullName:work@sva_svtb.clk
   |vpiNet:
   \_logic_net: (a), line:29, parent:work@sva_svtb
     |vpiName:a
     |vpiFullName:work@sva_svtb.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:29, parent:work@sva_svtb
     |vpiName:b
     |vpiFullName:work@sva_svtb.b
     |vpiNetType:36
   |vpiProgram:
   \_program: work@tb (tb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:32, parent:work@sva_svtb
     |vpiDefName:work@tb
     |vpiName:tb
     |vpiFullName:work@sva_svtb.tb
     |vpiPort:
     \_port: (clk), line:9, parent:tb
       |vpiName:clk
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:9, parent:tb
           |vpiName:clk
           |vpiFullName:work@sva_svtb.tb.clk
           |vpiNetType:36
     |vpiPort:
     \_port: (a), line:9, parent:tb
       |vpiName:a
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:9, parent:tb
           |vpiName:a
           |vpiFullName:work@sva_svtb.tb.a
           |vpiNetType:36
     |vpiPort:
     \_port: (b), line:9, parent:tb
       |vpiName:b
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:9, parent:tb
           |vpiName:b
           |vpiFullName:work@sva_svtb.tb.b
           |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:9, parent:tb
     |vpiNet:
     \_logic_net: (a), line:9, parent:tb
     |vpiNet:
     \_logic_net: (b), line:9, parent:tb
     |vpiInstance:
     \_module: work@sva_svtb (work@sva_svtb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:27
Object: \work_sva_svtb of type 3000
Object: \work_sva_svtb of type 32
Object: \dut of type 32
Object: \clk of type 44
Object: \a of type 44
Object: \b of type 44
VPI ERROR: Bad usage of vpi_get_str
Segmentation fault

</pre>
</body>