
stm32_coursework.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002630  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800273c  0800273c  0001273c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027b0  080027b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080027b0  080027b0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027b0  080027b0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027b0  080027b0  000127b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027b4  080027b4  000127b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080027b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000070  08002828  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  08002828  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006831  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001442  00000000  00000000  000268ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  00027d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000660  00000000  00000000  00028400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e8a  00000000  00000000  00028a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008dcf  00000000  00000000  0003f8ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082532  00000000  00000000  000486b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cabeb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f44  00000000  00000000  000cac3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002724 	.word	0x08002724

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002724 	.word	0x08002724

0800014c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af02      	add	r7, sp, #8
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	f023 030f 	bic.w	r3, r3, #15
 800015c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800015e:	79fb      	ldrb	r3, [r7, #7]
 8000160:	011b      	lsls	r3, r3, #4
 8000162:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000164:	7bfb      	ldrb	r3, [r7, #15]
 8000166:	f043 030c 	orr.w	r3, r3, #12
 800016a:	b2db      	uxtb	r3, r3
 800016c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800016e:	7bfb      	ldrb	r3, [r7, #15]
 8000170:	f043 0308 	orr.w	r3, r3, #8
 8000174:	b2db      	uxtb	r3, r3
 8000176:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000178:	7bbb      	ldrb	r3, [r7, #14]
 800017a:	f043 030c 	orr.w	r3, r3, #12
 800017e:	b2db      	uxtb	r3, r3
 8000180:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000182:	7bbb      	ldrb	r3, [r7, #14]
 8000184:	f043 0308 	orr.w	r3, r3, #8
 8000188:	b2db      	uxtb	r3, r3
 800018a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800018c:	f107 0208 	add.w	r2, r7, #8
 8000190:	2364      	movs	r3, #100	; 0x64
 8000192:	9300      	str	r3, [sp, #0]
 8000194:	2304      	movs	r3, #4
 8000196:	214e      	movs	r1, #78	; 0x4e
 8000198:	4803      	ldr	r0, [pc, #12]	; (80001a8 <lcd_send_cmd+0x5c>)
 800019a:	f000 ff0b 	bl	8000fb4 <HAL_I2C_Master_Transmit>
}
 800019e:	bf00      	nop
 80001a0:	3710      	adds	r7, #16
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bd80      	pop	{r7, pc}
 80001a6:	bf00      	nop
 80001a8:	2000008c 	.word	0x2000008c

080001ac <lcd_send_data>:

void lcd_send_data (char data)
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b086      	sub	sp, #24
 80001b0:	af02      	add	r7, sp, #8
 80001b2:	4603      	mov	r3, r0
 80001b4:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80001b6:	79fb      	ldrb	r3, [r7, #7]
 80001b8:	f023 030f 	bic.w	r3, r3, #15
 80001bc:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80001be:	79fb      	ldrb	r3, [r7, #7]
 80001c0:	011b      	lsls	r3, r3, #4
 80001c2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80001c4:	7bfb      	ldrb	r3, [r7, #15]
 80001c6:	f043 030d 	orr.w	r3, r3, #13
 80001ca:	b2db      	uxtb	r3, r3
 80001cc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80001ce:	7bfb      	ldrb	r3, [r7, #15]
 80001d0:	f043 0309 	orr.w	r3, r3, #9
 80001d4:	b2db      	uxtb	r3, r3
 80001d6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80001d8:	7bbb      	ldrb	r3, [r7, #14]
 80001da:	f043 030d 	orr.w	r3, r3, #13
 80001de:	b2db      	uxtb	r3, r3
 80001e0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80001e2:	7bbb      	ldrb	r3, [r7, #14]
 80001e4:	f043 0309 	orr.w	r3, r3, #9
 80001e8:	b2db      	uxtb	r3, r3
 80001ea:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80001ec:	f107 0208 	add.w	r2, r7, #8
 80001f0:	2364      	movs	r3, #100	; 0x64
 80001f2:	9300      	str	r3, [sp, #0]
 80001f4:	2304      	movs	r3, #4
 80001f6:	214e      	movs	r1, #78	; 0x4e
 80001f8:	4803      	ldr	r0, [pc, #12]	; (8000208 <lcd_send_data+0x5c>)
 80001fa:	f000 fedb 	bl	8000fb4 <HAL_I2C_Master_Transmit>
}
 80001fe:	bf00      	nop
 8000200:	3710      	adds	r7, #16
 8000202:	46bd      	mov	sp, r7
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	2000008c 	.word	0x2000008c

0800020c <lcd_clear>:

void lcd_clear (void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b082      	sub	sp, #8
 8000210:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8000212:	2080      	movs	r0, #128	; 0x80
 8000214:	f7ff ff9a 	bl	800014c <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8000218:	2300      	movs	r3, #0
 800021a:	607b      	str	r3, [r7, #4]
 800021c:	e005      	b.n	800022a <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800021e:	2020      	movs	r0, #32
 8000220:	f7ff ffc4 	bl	80001ac <lcd_send_data>
	for (int i=0; i<70; i++)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	3301      	adds	r3, #1
 8000228:	607b      	str	r3, [r7, #4]
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	2b45      	cmp	r3, #69	; 0x45
 800022e:	ddf6      	ble.n	800021e <lcd_clear+0x12>
	}
}
 8000230:	bf00      	nop
 8000232:	bf00      	nop
 8000234:	3708      	adds	r7, #8
 8000236:	46bd      	mov	sp, r7
 8000238:	bd80      	pop	{r7, pc}

0800023a <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800023a:	b580      	push	{r7, lr}
 800023c:	b082      	sub	sp, #8
 800023e:	af00      	add	r7, sp, #0
 8000240:	6078      	str	r0, [r7, #4]
 8000242:	6039      	str	r1, [r7, #0]
    switch (row)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	2b00      	cmp	r3, #0
 8000248:	d003      	beq.n	8000252 <lcd_put_cur+0x18>
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	2b01      	cmp	r3, #1
 800024e:	d005      	beq.n	800025c <lcd_put_cur+0x22>
 8000250:	e009      	b.n	8000266 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000252:	683b      	ldr	r3, [r7, #0]
 8000254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000258:	603b      	str	r3, [r7, #0]
            break;
 800025a:	e004      	b.n	8000266 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 800025c:	683b      	ldr	r3, [r7, #0]
 800025e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000262:	603b      	str	r3, [r7, #0]
            break;
 8000264:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000266:	683b      	ldr	r3, [r7, #0]
 8000268:	b2db      	uxtb	r3, r3
 800026a:	4618      	mov	r0, r3
 800026c:	f7ff ff6e 	bl	800014c <lcd_send_cmd>
}
 8000270:	bf00      	nop
 8000272:	3708      	adds	r7, #8
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}

08000278 <lcd_init>:


void lcd_init (void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800027c:	2032      	movs	r0, #50	; 0x32
 800027e:	f000 fab1 	bl	80007e4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000282:	2030      	movs	r0, #48	; 0x30
 8000284:	f7ff ff62 	bl	800014c <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000288:	2005      	movs	r0, #5
 800028a:	f000 faab 	bl	80007e4 <HAL_Delay>
	lcd_send_cmd (0x30);
 800028e:	2030      	movs	r0, #48	; 0x30
 8000290:	f7ff ff5c 	bl	800014c <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000294:	2001      	movs	r0, #1
 8000296:	f000 faa5 	bl	80007e4 <HAL_Delay>
	lcd_send_cmd (0x30);
 800029a:	2030      	movs	r0, #48	; 0x30
 800029c:	f7ff ff56 	bl	800014c <lcd_send_cmd>
	HAL_Delay(10);
 80002a0:	200a      	movs	r0, #10
 80002a2:	f000 fa9f 	bl	80007e4 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80002a6:	2020      	movs	r0, #32
 80002a8:	f7ff ff50 	bl	800014c <lcd_send_cmd>
	HAL_Delay(10);
 80002ac:	200a      	movs	r0, #10
 80002ae:	f000 fa99 	bl	80007e4 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80002b2:	2028      	movs	r0, #40	; 0x28
 80002b4:	f7ff ff4a 	bl	800014c <lcd_send_cmd>
	HAL_Delay(1);
 80002b8:	2001      	movs	r0, #1
 80002ba:	f000 fa93 	bl	80007e4 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80002be:	2008      	movs	r0, #8
 80002c0:	f7ff ff44 	bl	800014c <lcd_send_cmd>
	HAL_Delay(1);
 80002c4:	2001      	movs	r0, #1
 80002c6:	f000 fa8d 	bl	80007e4 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80002ca:	2001      	movs	r0, #1
 80002cc:	f7ff ff3e 	bl	800014c <lcd_send_cmd>
	HAL_Delay(1);
 80002d0:	2001      	movs	r0, #1
 80002d2:	f000 fa87 	bl	80007e4 <HAL_Delay>
	HAL_Delay(1);
 80002d6:	2001      	movs	r0, #1
 80002d8:	f000 fa84 	bl	80007e4 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80002dc:	2006      	movs	r0, #6
 80002de:	f7ff ff35 	bl	800014c <lcd_send_cmd>
	HAL_Delay(1);
 80002e2:	2001      	movs	r0, #1
 80002e4:	f000 fa7e 	bl	80007e4 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80002e8:	200c      	movs	r0, #12
 80002ea:	f7ff ff2f 	bl	800014c <lcd_send_cmd>
}
 80002ee:	bf00      	nop
 80002f0:	bd80      	pop	{r7, pc}

080002f2 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80002f2:	b580      	push	{r7, lr}
 80002f4:	b082      	sub	sp, #8
 80002f6:	af00      	add	r7, sp, #0
 80002f8:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80002fa:	e006      	b.n	800030a <lcd_send_string+0x18>
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	1c5a      	adds	r2, r3, #1
 8000300:	607a      	str	r2, [r7, #4]
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	4618      	mov	r0, r3
 8000306:	f7ff ff51 	bl	80001ac <lcd_send_data>
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d1f4      	bne.n	80002fc <lcd_send_string+0xa>
}
 8000312:	bf00      	nop
 8000314:	bf00      	nop
 8000316:	3708      	adds	r7, #8
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}

0800031c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b084      	sub	sp, #16
 8000320:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000322:	f000 f9fd 	bl	8000720 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000326:	f000 f833 	bl	8000390 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800032a:	f000 f8a5 	bl	8000478 <MX_GPIO_Init>
  MX_I2C1_Init();
 800032e:	f000 f875 	bl	800041c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  lcd_init();
 8000332:	f7ff ffa1 	bl	8000278 <lcd_init>
  int BTN1_Left = 0;
 8000336:	2300      	movs	r3, #0
 8000338:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == 1) {
 800033a:	2180      	movs	r1, #128	; 0x80
 800033c:	4811      	ldr	r0, [pc, #68]	; (8000384 <main+0x68>)
 800033e:	f000 fcdd 	bl	8000cfc <HAL_GPIO_ReadPin>
 8000342:	4603      	mov	r3, r0
 8000344:	2b01      	cmp	r3, #1
 8000346:	d108      	bne.n	800035a <main+0x3e>
		  BTN1_Left += 1;
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	3301      	adds	r3, #1
 800034c:	60fb      	str	r3, [r7, #12]
		  sprintf(BTN1_Left_str, "%d", BTN1_Left);
 800034e:	463b      	mov	r3, r7
 8000350:	68fa      	ldr	r2, [r7, #12]
 8000352:	490d      	ldr	r1, [pc, #52]	; (8000388 <main+0x6c>)
 8000354:	4618      	mov	r0, r3
 8000356:	f001 fd6b 	bl	8001e30 <siprintf>
	  };
	  lcd_put_cur(0, 0);
 800035a:	2100      	movs	r1, #0
 800035c:	2000      	movs	r0, #0
 800035e:	f7ff ff6c 	bl	800023a <lcd_put_cur>
	  lcd_send_string("<- Exposition ->");
 8000362:	480a      	ldr	r0, [pc, #40]	; (800038c <main+0x70>)
 8000364:	f7ff ffc5 	bl	80002f2 <lcd_send_string>
	  lcd_put_cur(1, 8);
 8000368:	2108      	movs	r1, #8
 800036a:	2001      	movs	r0, #1
 800036c:	f7ff ff65 	bl	800023a <lcd_put_cur>
	  lcd_send_string(BTN1_Left_str);
 8000370:	463b      	mov	r3, r7
 8000372:	4618      	mov	r0, r3
 8000374:	f7ff ffbd 	bl	80002f2 <lcd_send_string>
	  HAL_Delay(120);
 8000378:	2078      	movs	r0, #120	; 0x78
 800037a:	f000 fa33 	bl	80007e4 <HAL_Delay>
	  lcd_clear();
 800037e:	f7ff ff45 	bl	800020c <lcd_clear>
	  if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == 1) {
 8000382:	e7da      	b.n	800033a <main+0x1e>
 8000384:	40010c00 	.word	0x40010c00
 8000388:	0800273c 	.word	0x0800273c
 800038c:	08002740 	.word	0x08002740

08000390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b090      	sub	sp, #64	; 0x40
 8000394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000396:	f107 0318 	add.w	r3, r7, #24
 800039a:	2228      	movs	r2, #40	; 0x28
 800039c:	2100      	movs	r1, #0
 800039e:	4618      	mov	r0, r3
 80003a0:	f001 fd3e 	bl	8001e20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003b2:	2301      	movs	r3, #1
 80003b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003c0:	2301      	movs	r3, #1
 80003c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003c4:	2302      	movs	r3, #2
 80003c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003ce:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d4:	f107 0318 	add.w	r3, r7, #24
 80003d8:	4618      	mov	r0, r3
 80003da:	f001 f8f1 	bl	80015c0 <HAL_RCC_OscConfig>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d001      	beq.n	80003e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003e4:	f000 f88a 	bl	80004fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e8:	230f      	movs	r3, #15
 80003ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ec:	2302      	movs	r3, #2
 80003ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f0:	2300      	movs	r3, #0
 80003f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003fa:	2300      	movs	r3, #0
 80003fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2102      	movs	r1, #2
 8000402:	4618      	mov	r0, r3
 8000404:	f001 fb5e 	bl	8001ac4 <HAL_RCC_ClockConfig>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800040e:	f000 f875 	bl	80004fc <Error_Handler>
  }
}
 8000412:	bf00      	nop
 8000414:	3740      	adds	r7, #64	; 0x40
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
	...

0800041c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000420:	4b12      	ldr	r3, [pc, #72]	; (800046c <MX_I2C1_Init+0x50>)
 8000422:	4a13      	ldr	r2, [pc, #76]	; (8000470 <MX_I2C1_Init+0x54>)
 8000424:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000426:	4b11      	ldr	r3, [pc, #68]	; (800046c <MX_I2C1_Init+0x50>)
 8000428:	4a12      	ldr	r2, [pc, #72]	; (8000474 <MX_I2C1_Init+0x58>)
 800042a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800042c:	4b0f      	ldr	r3, [pc, #60]	; (800046c <MX_I2C1_Init+0x50>)
 800042e:	2200      	movs	r2, #0
 8000430:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000432:	4b0e      	ldr	r3, [pc, #56]	; (800046c <MX_I2C1_Init+0x50>)
 8000434:	2200      	movs	r2, #0
 8000436:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000438:	4b0c      	ldr	r3, [pc, #48]	; (800046c <MX_I2C1_Init+0x50>)
 800043a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800043e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000440:	4b0a      	ldr	r3, [pc, #40]	; (800046c <MX_I2C1_Init+0x50>)
 8000442:	2200      	movs	r2, #0
 8000444:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000446:	4b09      	ldr	r3, [pc, #36]	; (800046c <MX_I2C1_Init+0x50>)
 8000448:	2200      	movs	r2, #0
 800044a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800044c:	4b07      	ldr	r3, [pc, #28]	; (800046c <MX_I2C1_Init+0x50>)
 800044e:	2200      	movs	r2, #0
 8000450:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000452:	4b06      	ldr	r3, [pc, #24]	; (800046c <MX_I2C1_Init+0x50>)
 8000454:	2200      	movs	r2, #0
 8000456:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000458:	4804      	ldr	r0, [pc, #16]	; (800046c <MX_I2C1_Init+0x50>)
 800045a:	f000 fc67 	bl	8000d2c <HAL_I2C_Init>
 800045e:	4603      	mov	r3, r0
 8000460:	2b00      	cmp	r3, #0
 8000462:	d001      	beq.n	8000468 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000464:	f000 f84a 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}
 800046c:	2000008c 	.word	0x2000008c
 8000470:	40005400 	.word	0x40005400
 8000474:	000186a0 	.word	0x000186a0

08000478 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b088      	sub	sp, #32
 800047c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047e:	f107 0310 	add.w	r3, r7, #16
 8000482:	2200      	movs	r2, #0
 8000484:	601a      	str	r2, [r3, #0]
 8000486:	605a      	str	r2, [r3, #4]
 8000488:	609a      	str	r2, [r3, #8]
 800048a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800048c:	4b19      	ldr	r3, [pc, #100]	; (80004f4 <MX_GPIO_Init+0x7c>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	4a18      	ldr	r2, [pc, #96]	; (80004f4 <MX_GPIO_Init+0x7c>)
 8000492:	f043 0320 	orr.w	r3, r3, #32
 8000496:	6193      	str	r3, [r2, #24]
 8000498:	4b16      	ldr	r3, [pc, #88]	; (80004f4 <MX_GPIO_Init+0x7c>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	f003 0320 	and.w	r3, r3, #32
 80004a0:	60fb      	str	r3, [r7, #12]
 80004a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a4:	4b13      	ldr	r3, [pc, #76]	; (80004f4 <MX_GPIO_Init+0x7c>)
 80004a6:	699b      	ldr	r3, [r3, #24]
 80004a8:	4a12      	ldr	r2, [pc, #72]	; (80004f4 <MX_GPIO_Init+0x7c>)
 80004aa:	f043 0304 	orr.w	r3, r3, #4
 80004ae:	6193      	str	r3, [r2, #24]
 80004b0:	4b10      	ldr	r3, [pc, #64]	; (80004f4 <MX_GPIO_Init+0x7c>)
 80004b2:	699b      	ldr	r3, [r3, #24]
 80004b4:	f003 0304 	and.w	r3, r3, #4
 80004b8:	60bb      	str	r3, [r7, #8]
 80004ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004bc:	4b0d      	ldr	r3, [pc, #52]	; (80004f4 <MX_GPIO_Init+0x7c>)
 80004be:	699b      	ldr	r3, [r3, #24]
 80004c0:	4a0c      	ldr	r2, [pc, #48]	; (80004f4 <MX_GPIO_Init+0x7c>)
 80004c2:	f043 0308 	orr.w	r3, r3, #8
 80004c6:	6193      	str	r3, [r2, #24]
 80004c8:	4b0a      	ldr	r3, [pc, #40]	; (80004f4 <MX_GPIO_Init+0x7c>)
 80004ca:	699b      	ldr	r3, [r3, #24]
 80004cc:	f003 0308 	and.w	r3, r3, #8
 80004d0:	607b      	str	r3, [r7, #4]
 80004d2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : BTN5_Pin BTN4_Pin BTN3_Pin BTN2_Pin
                           BTN1_Pin */
  GPIO_InitStruct.Pin = BTN5_Pin|BTN4_Pin|BTN3_Pin|BTN2_Pin
 80004d4:	23f8      	movs	r3, #248	; 0xf8
 80004d6:	613b      	str	r3, [r7, #16]
                          |BTN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d8:	2300      	movs	r3, #0
 80004da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004dc:	2300      	movs	r3, #0
 80004de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004e0:	f107 0310 	add.w	r3, r7, #16
 80004e4:	4619      	mov	r1, r3
 80004e6:	4804      	ldr	r0, [pc, #16]	; (80004f8 <MX_GPIO_Init+0x80>)
 80004e8:	f000 fa84 	bl	80009f4 <HAL_GPIO_Init>

}
 80004ec:	bf00      	nop
 80004ee:	3720      	adds	r7, #32
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	40021000 	.word	0x40021000
 80004f8:	40010c00 	.word	0x40010c00

080004fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000500:	b672      	cpsid	i
}
 8000502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000504:	e7fe      	b.n	8000504 <Error_Handler+0x8>
	...

08000508 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800050e:	4b15      	ldr	r3, [pc, #84]	; (8000564 <HAL_MspInit+0x5c>)
 8000510:	699b      	ldr	r3, [r3, #24]
 8000512:	4a14      	ldr	r2, [pc, #80]	; (8000564 <HAL_MspInit+0x5c>)
 8000514:	f043 0301 	orr.w	r3, r3, #1
 8000518:	6193      	str	r3, [r2, #24]
 800051a:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_MspInit+0x5c>)
 800051c:	699b      	ldr	r3, [r3, #24]
 800051e:	f003 0301 	and.w	r3, r3, #1
 8000522:	60bb      	str	r3, [r7, #8]
 8000524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000526:	4b0f      	ldr	r3, [pc, #60]	; (8000564 <HAL_MspInit+0x5c>)
 8000528:	69db      	ldr	r3, [r3, #28]
 800052a:	4a0e      	ldr	r2, [pc, #56]	; (8000564 <HAL_MspInit+0x5c>)
 800052c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000530:	61d3      	str	r3, [r2, #28]
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <HAL_MspInit+0x5c>)
 8000534:	69db      	ldr	r3, [r3, #28]
 8000536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800053e:	4b0a      	ldr	r3, [pc, #40]	; (8000568 <HAL_MspInit+0x60>)
 8000540:	685b      	ldr	r3, [r3, #4]
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	4a04      	ldr	r2, [pc, #16]	; (8000568 <HAL_MspInit+0x60>)
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	40021000 	.word	0x40021000
 8000568:	40010000 	.word	0x40010000

0800056c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000574:	f107 0314 	add.w	r3, r7, #20
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	4a1d      	ldr	r2, [pc, #116]	; (80005fc <HAL_I2C_MspInit+0x90>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d132      	bne.n	80005f2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800058c:	4b1c      	ldr	r3, [pc, #112]	; (8000600 <HAL_I2C_MspInit+0x94>)
 800058e:	699b      	ldr	r3, [r3, #24]
 8000590:	4a1b      	ldr	r2, [pc, #108]	; (8000600 <HAL_I2C_MspInit+0x94>)
 8000592:	f043 0308 	orr.w	r3, r3, #8
 8000596:	6193      	str	r3, [r2, #24]
 8000598:	4b19      	ldr	r3, [pc, #100]	; (8000600 <HAL_I2C_MspInit+0x94>)
 800059a:	699b      	ldr	r3, [r3, #24]
 800059c:	f003 0308 	and.w	r3, r3, #8
 80005a0:	613b      	str	r3, [r7, #16]
 80005a2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80005a4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80005a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005aa:	2312      	movs	r3, #18
 80005ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ae:	2303      	movs	r3, #3
 80005b0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005b2:	f107 0314 	add.w	r3, r7, #20
 80005b6:	4619      	mov	r1, r3
 80005b8:	4812      	ldr	r0, [pc, #72]	; (8000604 <HAL_I2C_MspInit+0x98>)
 80005ba:	f000 fa1b 	bl	80009f4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80005be:	4b12      	ldr	r3, [pc, #72]	; (8000608 <HAL_I2C_MspInit+0x9c>)
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	627b      	str	r3, [r7, #36]	; 0x24
 80005c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005c6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80005ca:	627b      	str	r3, [r7, #36]	; 0x24
 80005cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ce:	f043 0302 	orr.w	r3, r3, #2
 80005d2:	627b      	str	r3, [r7, #36]	; 0x24
 80005d4:	4a0c      	ldr	r2, [pc, #48]	; (8000608 <HAL_I2C_MspInit+0x9c>)
 80005d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005d8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005da:	4b09      	ldr	r3, [pc, #36]	; (8000600 <HAL_I2C_MspInit+0x94>)
 80005dc:	69db      	ldr	r3, [r3, #28]
 80005de:	4a08      	ldr	r2, [pc, #32]	; (8000600 <HAL_I2C_MspInit+0x94>)
 80005e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005e4:	61d3      	str	r3, [r2, #28]
 80005e6:	4b06      	ldr	r3, [pc, #24]	; (8000600 <HAL_I2C_MspInit+0x94>)
 80005e8:	69db      	ldr	r3, [r3, #28]
 80005ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80005f2:	bf00      	nop
 80005f4:	3728      	adds	r7, #40	; 0x28
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	40005400 	.word	0x40005400
 8000600:	40021000 	.word	0x40021000
 8000604:	40010c00 	.word	0x40010c00
 8000608:	40010000 	.word	0x40010000

0800060c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000610:	e7fe      	b.n	8000610 <NMI_Handler+0x4>

08000612 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000612:	b480      	push	{r7}
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000616:	e7fe      	b.n	8000616 <HardFault_Handler+0x4>

08000618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800061c:	e7fe      	b.n	800061c <MemManage_Handler+0x4>

0800061e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800061e:	b480      	push	{r7}
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000622:	e7fe      	b.n	8000622 <BusFault_Handler+0x4>

08000624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000628:	e7fe      	b.n	8000628 <UsageFault_Handler+0x4>

0800062a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800062a:	b480      	push	{r7}
 800062c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800062e:	bf00      	nop
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr

08000636 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000636:	b480      	push	{r7}
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800063a:	bf00      	nop
 800063c:	46bd      	mov	sp, r7
 800063e:	bc80      	pop	{r7}
 8000640:	4770      	bx	lr

08000642 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000642:	b480      	push	{r7}
 8000644:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000646:	bf00      	nop
 8000648:	46bd      	mov	sp, r7
 800064a:	bc80      	pop	{r7}
 800064c:	4770      	bx	lr

0800064e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000652:	f000 f8ab 	bl	80007ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}
	...

0800065c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000664:	4a14      	ldr	r2, [pc, #80]	; (80006b8 <_sbrk+0x5c>)
 8000666:	4b15      	ldr	r3, [pc, #84]	; (80006bc <_sbrk+0x60>)
 8000668:	1ad3      	subs	r3, r2, r3
 800066a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000670:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <_sbrk+0x64>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d102      	bne.n	800067e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <_sbrk+0x64>)
 800067a:	4a12      	ldr	r2, [pc, #72]	; (80006c4 <_sbrk+0x68>)
 800067c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800067e:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <_sbrk+0x64>)
 8000680:	681a      	ldr	r2, [r3, #0]
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4413      	add	r3, r2
 8000686:	693a      	ldr	r2, [r7, #16]
 8000688:	429a      	cmp	r2, r3
 800068a:	d207      	bcs.n	800069c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800068c:	f001 fb9e 	bl	8001dcc <__errno>
 8000690:	4603      	mov	r3, r0
 8000692:	220c      	movs	r2, #12
 8000694:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000696:	f04f 33ff 	mov.w	r3, #4294967295
 800069a:	e009      	b.n	80006b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800069c:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <_sbrk+0x64>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006a2:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <_sbrk+0x64>)
 80006a4:	681a      	ldr	r2, [r3, #0]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4413      	add	r3, r2
 80006aa:	4a05      	ldr	r2, [pc, #20]	; (80006c0 <_sbrk+0x64>)
 80006ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006ae:	68fb      	ldr	r3, [r7, #12]
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3718      	adds	r7, #24
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	20005000 	.word	0x20005000
 80006bc:	00000400 	.word	0x00000400
 80006c0:	200000e0 	.word	0x200000e0
 80006c4:	200000f8 	.word	0x200000f8

080006c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006cc:	bf00      	nop
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bc80      	pop	{r7}
 80006d2:	4770      	bx	lr

080006d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006d4:	480c      	ldr	r0, [pc, #48]	; (8000708 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006d6:	490d      	ldr	r1, [pc, #52]	; (800070c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006d8:	4a0d      	ldr	r2, [pc, #52]	; (8000710 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006dc:	e002      	b.n	80006e4 <LoopCopyDataInit>

080006de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006e2:	3304      	adds	r3, #4

080006e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006e8:	d3f9      	bcc.n	80006de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ea:	4a0a      	ldr	r2, [pc, #40]	; (8000714 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006ec:	4c0a      	ldr	r4, [pc, #40]	; (8000718 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006f0:	e001      	b.n	80006f6 <LoopFillZerobss>

080006f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006f4:	3204      	adds	r2, #4

080006f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006f8:	d3fb      	bcc.n	80006f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006fa:	f7ff ffe5 	bl	80006c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006fe:	f001 fb6b 	bl	8001dd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000702:	f7ff fe0b 	bl	800031c <main>
  bx lr
 8000706:	4770      	bx	lr
  ldr r0, =_sdata
 8000708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800070c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000710:	080027b8 	.word	0x080027b8
  ldr r2, =_sbss
 8000714:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000718:	200000f8 	.word	0x200000f8

0800071c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800071c:	e7fe      	b.n	800071c <ADC1_2_IRQHandler>
	...

08000720 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000724:	4b08      	ldr	r3, [pc, #32]	; (8000748 <HAL_Init+0x28>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a07      	ldr	r2, [pc, #28]	; (8000748 <HAL_Init+0x28>)
 800072a:	f043 0310 	orr.w	r3, r3, #16
 800072e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000730:	2003      	movs	r0, #3
 8000732:	f000 f92b 	bl	800098c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000736:	200f      	movs	r0, #15
 8000738:	f000 f808 	bl	800074c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800073c:	f7ff fee4 	bl	8000508 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000740:	2300      	movs	r3, #0
}
 8000742:	4618      	mov	r0, r3
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40022000 	.word	0x40022000

0800074c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000754:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <HAL_InitTick+0x54>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <HAL_InitTick+0x58>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	4619      	mov	r1, r3
 800075e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000762:	fbb3 f3f1 	udiv	r3, r3, r1
 8000766:	fbb2 f3f3 	udiv	r3, r2, r3
 800076a:	4618      	mov	r0, r3
 800076c:	f000 f935 	bl	80009da <HAL_SYSTICK_Config>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000776:	2301      	movs	r3, #1
 8000778:	e00e      	b.n	8000798 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2b0f      	cmp	r3, #15
 800077e:	d80a      	bhi.n	8000796 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000780:	2200      	movs	r2, #0
 8000782:	6879      	ldr	r1, [r7, #4]
 8000784:	f04f 30ff 	mov.w	r0, #4294967295
 8000788:	f000 f90b 	bl	80009a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800078c:	4a06      	ldr	r2, [pc, #24]	; (80007a8 <HAL_InitTick+0x5c>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000792:	2300      	movs	r3, #0
 8000794:	e000      	b.n	8000798 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
}
 8000798:	4618      	mov	r0, r3
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	20000008 	.word	0x20000008
 80007a8:	20000004 	.word	0x20000004

080007ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007b0:	4b05      	ldr	r3, [pc, #20]	; (80007c8 <HAL_IncTick+0x1c>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	461a      	mov	r2, r3
 80007b6:	4b05      	ldr	r3, [pc, #20]	; (80007cc <HAL_IncTick+0x20>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4413      	add	r3, r2
 80007bc:	4a03      	ldr	r2, [pc, #12]	; (80007cc <HAL_IncTick+0x20>)
 80007be:	6013      	str	r3, [r2, #0]
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bc80      	pop	{r7}
 80007c6:	4770      	bx	lr
 80007c8:	20000008 	.word	0x20000008
 80007cc:	200000e4 	.word	0x200000e4

080007d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  return uwTick;
 80007d4:	4b02      	ldr	r3, [pc, #8]	; (80007e0 <HAL_GetTick+0x10>)
 80007d6:	681b      	ldr	r3, [r3, #0]
}
 80007d8:	4618      	mov	r0, r3
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr
 80007e0:	200000e4 	.word	0x200000e4

080007e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007ec:	f7ff fff0 	bl	80007d0 <HAL_GetTick>
 80007f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007fc:	d005      	beq.n	800080a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fe:	4b0a      	ldr	r3, [pc, #40]	; (8000828 <HAL_Delay+0x44>)
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	461a      	mov	r2, r3
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	4413      	add	r3, r2
 8000808:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800080a:	bf00      	nop
 800080c:	f7ff ffe0 	bl	80007d0 <HAL_GetTick>
 8000810:	4602      	mov	r2, r0
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	1ad3      	subs	r3, r2, r3
 8000816:	68fa      	ldr	r2, [r7, #12]
 8000818:	429a      	cmp	r2, r3
 800081a:	d8f7      	bhi.n	800080c <HAL_Delay+0x28>
  {
  }
}
 800081c:	bf00      	nop
 800081e:	bf00      	nop
 8000820:	3710      	adds	r7, #16
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	20000008 	.word	0x20000008

0800082c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f003 0307 	and.w	r3, r3, #7
 800083a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800083c:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <__NVIC_SetPriorityGrouping+0x44>)
 800083e:	68db      	ldr	r3, [r3, #12]
 8000840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000842:	68ba      	ldr	r2, [r7, #8]
 8000844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000848:	4013      	ands	r3, r2
 800084a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800085c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800085e:	4a04      	ldr	r2, [pc, #16]	; (8000870 <__NVIC_SetPriorityGrouping+0x44>)
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	60d3      	str	r3, [r2, #12]
}
 8000864:	bf00      	nop
 8000866:	3714      	adds	r7, #20
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000878:	4b04      	ldr	r3, [pc, #16]	; (800088c <__NVIC_GetPriorityGrouping+0x18>)
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	0a1b      	lsrs	r3, r3, #8
 800087e:	f003 0307 	and.w	r3, r3, #7
}
 8000882:	4618      	mov	r0, r3
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	6039      	str	r1, [r7, #0]
 800089a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800089c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	db0a      	blt.n	80008ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	490c      	ldr	r1, [pc, #48]	; (80008dc <__NVIC_SetPriority+0x4c>)
 80008aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ae:	0112      	lsls	r2, r2, #4
 80008b0:	b2d2      	uxtb	r2, r2
 80008b2:	440b      	add	r3, r1
 80008b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008b8:	e00a      	b.n	80008d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	b2da      	uxtb	r2, r3
 80008be:	4908      	ldr	r1, [pc, #32]	; (80008e0 <__NVIC_SetPriority+0x50>)
 80008c0:	79fb      	ldrb	r3, [r7, #7]
 80008c2:	f003 030f 	and.w	r3, r3, #15
 80008c6:	3b04      	subs	r3, #4
 80008c8:	0112      	lsls	r2, r2, #4
 80008ca:	b2d2      	uxtb	r2, r2
 80008cc:	440b      	add	r3, r1
 80008ce:	761a      	strb	r2, [r3, #24]
}
 80008d0:	bf00      	nop
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bc80      	pop	{r7}
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100
 80008e0:	e000ed00 	.word	0xe000ed00

080008e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b089      	sub	sp, #36	; 0x24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f003 0307 	and.w	r3, r3, #7
 80008f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008f8:	69fb      	ldr	r3, [r7, #28]
 80008fa:	f1c3 0307 	rsb	r3, r3, #7
 80008fe:	2b04      	cmp	r3, #4
 8000900:	bf28      	it	cs
 8000902:	2304      	movcs	r3, #4
 8000904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	3304      	adds	r3, #4
 800090a:	2b06      	cmp	r3, #6
 800090c:	d902      	bls.n	8000914 <NVIC_EncodePriority+0x30>
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3b03      	subs	r3, #3
 8000912:	e000      	b.n	8000916 <NVIC_EncodePriority+0x32>
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000918:	f04f 32ff 	mov.w	r2, #4294967295
 800091c:	69bb      	ldr	r3, [r7, #24]
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	43da      	mvns	r2, r3
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	401a      	ands	r2, r3
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800092c:	f04f 31ff 	mov.w	r1, #4294967295
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	fa01 f303 	lsl.w	r3, r1, r3
 8000936:	43d9      	mvns	r1, r3
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800093c:	4313      	orrs	r3, r2
         );
}
 800093e:	4618      	mov	r0, r3
 8000940:	3724      	adds	r7, #36	; 0x24
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr

08000948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3b01      	subs	r3, #1
 8000954:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000958:	d301      	bcc.n	800095e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800095a:	2301      	movs	r3, #1
 800095c:	e00f      	b.n	800097e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800095e:	4a0a      	ldr	r2, [pc, #40]	; (8000988 <SysTick_Config+0x40>)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3b01      	subs	r3, #1
 8000964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000966:	210f      	movs	r1, #15
 8000968:	f04f 30ff 	mov.w	r0, #4294967295
 800096c:	f7ff ff90 	bl	8000890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000970:	4b05      	ldr	r3, [pc, #20]	; (8000988 <SysTick_Config+0x40>)
 8000972:	2200      	movs	r2, #0
 8000974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000976:	4b04      	ldr	r3, [pc, #16]	; (8000988 <SysTick_Config+0x40>)
 8000978:	2207      	movs	r2, #7
 800097a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	e000e010 	.word	0xe000e010

0800098c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff ff49 	bl	800082c <__NVIC_SetPriorityGrouping>
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b086      	sub	sp, #24
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	4603      	mov	r3, r0
 80009aa:	60b9      	str	r1, [r7, #8]
 80009ac:	607a      	str	r2, [r7, #4]
 80009ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009b4:	f7ff ff5e 	bl	8000874 <__NVIC_GetPriorityGrouping>
 80009b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009ba:	687a      	ldr	r2, [r7, #4]
 80009bc:	68b9      	ldr	r1, [r7, #8]
 80009be:	6978      	ldr	r0, [r7, #20]
 80009c0:	f7ff ff90 	bl	80008e4 <NVIC_EncodePriority>
 80009c4:	4602      	mov	r2, r0
 80009c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ca:	4611      	mov	r1, r2
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff ff5f 	bl	8000890 <__NVIC_SetPriority>
}
 80009d2:	bf00      	nop
 80009d4:	3718      	adds	r7, #24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009da:	b580      	push	{r7, lr}
 80009dc:	b082      	sub	sp, #8
 80009de:	af00      	add	r7, sp, #0
 80009e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f7ff ffb0 	bl	8000948 <SysTick_Config>
 80009e8:	4603      	mov	r3, r0
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
	...

080009f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b08b      	sub	sp, #44	; 0x2c
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009fe:	2300      	movs	r3, #0
 8000a00:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a02:	2300      	movs	r3, #0
 8000a04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a06:	e169      	b.n	8000cdc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	69fa      	ldr	r2, [r7, #28]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a1c:	69ba      	ldr	r2, [r7, #24]
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	f040 8158 	bne.w	8000cd6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	4a9a      	ldr	r2, [pc, #616]	; (8000c94 <HAL_GPIO_Init+0x2a0>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d05e      	beq.n	8000aee <HAL_GPIO_Init+0xfa>
 8000a30:	4a98      	ldr	r2, [pc, #608]	; (8000c94 <HAL_GPIO_Init+0x2a0>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d875      	bhi.n	8000b22 <HAL_GPIO_Init+0x12e>
 8000a36:	4a98      	ldr	r2, [pc, #608]	; (8000c98 <HAL_GPIO_Init+0x2a4>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d058      	beq.n	8000aee <HAL_GPIO_Init+0xfa>
 8000a3c:	4a96      	ldr	r2, [pc, #600]	; (8000c98 <HAL_GPIO_Init+0x2a4>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d86f      	bhi.n	8000b22 <HAL_GPIO_Init+0x12e>
 8000a42:	4a96      	ldr	r2, [pc, #600]	; (8000c9c <HAL_GPIO_Init+0x2a8>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d052      	beq.n	8000aee <HAL_GPIO_Init+0xfa>
 8000a48:	4a94      	ldr	r2, [pc, #592]	; (8000c9c <HAL_GPIO_Init+0x2a8>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d869      	bhi.n	8000b22 <HAL_GPIO_Init+0x12e>
 8000a4e:	4a94      	ldr	r2, [pc, #592]	; (8000ca0 <HAL_GPIO_Init+0x2ac>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d04c      	beq.n	8000aee <HAL_GPIO_Init+0xfa>
 8000a54:	4a92      	ldr	r2, [pc, #584]	; (8000ca0 <HAL_GPIO_Init+0x2ac>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d863      	bhi.n	8000b22 <HAL_GPIO_Init+0x12e>
 8000a5a:	4a92      	ldr	r2, [pc, #584]	; (8000ca4 <HAL_GPIO_Init+0x2b0>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d046      	beq.n	8000aee <HAL_GPIO_Init+0xfa>
 8000a60:	4a90      	ldr	r2, [pc, #576]	; (8000ca4 <HAL_GPIO_Init+0x2b0>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d85d      	bhi.n	8000b22 <HAL_GPIO_Init+0x12e>
 8000a66:	2b12      	cmp	r3, #18
 8000a68:	d82a      	bhi.n	8000ac0 <HAL_GPIO_Init+0xcc>
 8000a6a:	2b12      	cmp	r3, #18
 8000a6c:	d859      	bhi.n	8000b22 <HAL_GPIO_Init+0x12e>
 8000a6e:	a201      	add	r2, pc, #4	; (adr r2, 8000a74 <HAL_GPIO_Init+0x80>)
 8000a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a74:	08000aef 	.word	0x08000aef
 8000a78:	08000ac9 	.word	0x08000ac9
 8000a7c:	08000adb 	.word	0x08000adb
 8000a80:	08000b1d 	.word	0x08000b1d
 8000a84:	08000b23 	.word	0x08000b23
 8000a88:	08000b23 	.word	0x08000b23
 8000a8c:	08000b23 	.word	0x08000b23
 8000a90:	08000b23 	.word	0x08000b23
 8000a94:	08000b23 	.word	0x08000b23
 8000a98:	08000b23 	.word	0x08000b23
 8000a9c:	08000b23 	.word	0x08000b23
 8000aa0:	08000b23 	.word	0x08000b23
 8000aa4:	08000b23 	.word	0x08000b23
 8000aa8:	08000b23 	.word	0x08000b23
 8000aac:	08000b23 	.word	0x08000b23
 8000ab0:	08000b23 	.word	0x08000b23
 8000ab4:	08000b23 	.word	0x08000b23
 8000ab8:	08000ad1 	.word	0x08000ad1
 8000abc:	08000ae5 	.word	0x08000ae5
 8000ac0:	4a79      	ldr	r2, [pc, #484]	; (8000ca8 <HAL_GPIO_Init+0x2b4>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d013      	beq.n	8000aee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ac6:	e02c      	b.n	8000b22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	623b      	str	r3, [r7, #32]
          break;
 8000ace:	e029      	b.n	8000b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	3304      	adds	r3, #4
 8000ad6:	623b      	str	r3, [r7, #32]
          break;
 8000ad8:	e024      	b.n	8000b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	68db      	ldr	r3, [r3, #12]
 8000ade:	3308      	adds	r3, #8
 8000ae0:	623b      	str	r3, [r7, #32]
          break;
 8000ae2:	e01f      	b.n	8000b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	330c      	adds	r3, #12
 8000aea:	623b      	str	r3, [r7, #32]
          break;
 8000aec:	e01a      	b.n	8000b24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	689b      	ldr	r3, [r3, #8]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d102      	bne.n	8000afc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000af6:	2304      	movs	r3, #4
 8000af8:	623b      	str	r3, [r7, #32]
          break;
 8000afa:	e013      	b.n	8000b24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d105      	bne.n	8000b10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b04:	2308      	movs	r3, #8
 8000b06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	69fa      	ldr	r2, [r7, #28]
 8000b0c:	611a      	str	r2, [r3, #16]
          break;
 8000b0e:	e009      	b.n	8000b24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b10:	2308      	movs	r3, #8
 8000b12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	69fa      	ldr	r2, [r7, #28]
 8000b18:	615a      	str	r2, [r3, #20]
          break;
 8000b1a:	e003      	b.n	8000b24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	623b      	str	r3, [r7, #32]
          break;
 8000b20:	e000      	b.n	8000b24 <HAL_GPIO_Init+0x130>
          break;
 8000b22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	2bff      	cmp	r3, #255	; 0xff
 8000b28:	d801      	bhi.n	8000b2e <HAL_GPIO_Init+0x13a>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	e001      	b.n	8000b32 <HAL_GPIO_Init+0x13e>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	3304      	adds	r3, #4
 8000b32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b34:	69bb      	ldr	r3, [r7, #24]
 8000b36:	2bff      	cmp	r3, #255	; 0xff
 8000b38:	d802      	bhi.n	8000b40 <HAL_GPIO_Init+0x14c>
 8000b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	e002      	b.n	8000b46 <HAL_GPIO_Init+0x152>
 8000b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b42:	3b08      	subs	r3, #8
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	210f      	movs	r1, #15
 8000b4e:	693b      	ldr	r3, [r7, #16]
 8000b50:	fa01 f303 	lsl.w	r3, r1, r3
 8000b54:	43db      	mvns	r3, r3
 8000b56:	401a      	ands	r2, r3
 8000b58:	6a39      	ldr	r1, [r7, #32]
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b60:	431a      	orrs	r2, r3
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	f000 80b1 	beq.w	8000cd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b74:	4b4d      	ldr	r3, [pc, #308]	; (8000cac <HAL_GPIO_Init+0x2b8>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	4a4c      	ldr	r2, [pc, #304]	; (8000cac <HAL_GPIO_Init+0x2b8>)
 8000b7a:	f043 0301 	orr.w	r3, r3, #1
 8000b7e:	6193      	str	r3, [r2, #24]
 8000b80:	4b4a      	ldr	r3, [pc, #296]	; (8000cac <HAL_GPIO_Init+0x2b8>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	f003 0301 	and.w	r3, r3, #1
 8000b88:	60bb      	str	r3, [r7, #8]
 8000b8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b8c:	4a48      	ldr	r2, [pc, #288]	; (8000cb0 <HAL_GPIO_Init+0x2bc>)
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b90:	089b      	lsrs	r3, r3, #2
 8000b92:	3302      	adds	r3, #2
 8000b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b9c:	f003 0303 	and.w	r3, r3, #3
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	220f      	movs	r2, #15
 8000ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	4013      	ands	r3, r2
 8000bae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a40      	ldr	r2, [pc, #256]	; (8000cb4 <HAL_GPIO_Init+0x2c0>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d013      	beq.n	8000be0 <HAL_GPIO_Init+0x1ec>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a3f      	ldr	r2, [pc, #252]	; (8000cb8 <HAL_GPIO_Init+0x2c4>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d00d      	beq.n	8000bdc <HAL_GPIO_Init+0x1e8>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a3e      	ldr	r2, [pc, #248]	; (8000cbc <HAL_GPIO_Init+0x2c8>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d007      	beq.n	8000bd8 <HAL_GPIO_Init+0x1e4>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a3d      	ldr	r2, [pc, #244]	; (8000cc0 <HAL_GPIO_Init+0x2cc>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d101      	bne.n	8000bd4 <HAL_GPIO_Init+0x1e0>
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	e006      	b.n	8000be2 <HAL_GPIO_Init+0x1ee>
 8000bd4:	2304      	movs	r3, #4
 8000bd6:	e004      	b.n	8000be2 <HAL_GPIO_Init+0x1ee>
 8000bd8:	2302      	movs	r3, #2
 8000bda:	e002      	b.n	8000be2 <HAL_GPIO_Init+0x1ee>
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e000      	b.n	8000be2 <HAL_GPIO_Init+0x1ee>
 8000be0:	2300      	movs	r3, #0
 8000be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000be4:	f002 0203 	and.w	r2, r2, #3
 8000be8:	0092      	lsls	r2, r2, #2
 8000bea:	4093      	lsls	r3, r2
 8000bec:	68fa      	ldr	r2, [r7, #12]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000bf2:	492f      	ldr	r1, [pc, #188]	; (8000cb0 <HAL_GPIO_Init+0x2bc>)
 8000bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf6:	089b      	lsrs	r3, r3, #2
 8000bf8:	3302      	adds	r3, #2
 8000bfa:	68fa      	ldr	r2, [r7, #12]
 8000bfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d006      	beq.n	8000c1a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c0c:	4b2d      	ldr	r3, [pc, #180]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	492c      	ldr	r1, [pc, #176]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c12:	69bb      	ldr	r3, [r7, #24]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	600b      	str	r3, [r1, #0]
 8000c18:	e006      	b.n	8000c28 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c1a:	4b2a      	ldr	r3, [pc, #168]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	43db      	mvns	r3, r3
 8000c22:	4928      	ldr	r1, [pc, #160]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c24:	4013      	ands	r3, r2
 8000c26:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d006      	beq.n	8000c42 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c34:	4b23      	ldr	r3, [pc, #140]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c36:	685a      	ldr	r2, [r3, #4]
 8000c38:	4922      	ldr	r1, [pc, #136]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c3a:	69bb      	ldr	r3, [r7, #24]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	604b      	str	r3, [r1, #4]
 8000c40:	e006      	b.n	8000c50 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c42:	4b20      	ldr	r3, [pc, #128]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c44:	685a      	ldr	r2, [r3, #4]
 8000c46:	69bb      	ldr	r3, [r7, #24]
 8000c48:	43db      	mvns	r3, r3
 8000c4a:	491e      	ldr	r1, [pc, #120]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d006      	beq.n	8000c6a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c5c:	4b19      	ldr	r3, [pc, #100]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c5e:	689a      	ldr	r2, [r3, #8]
 8000c60:	4918      	ldr	r1, [pc, #96]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	4313      	orrs	r3, r2
 8000c66:	608b      	str	r3, [r1, #8]
 8000c68:	e006      	b.n	8000c78 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c6a:	4b16      	ldr	r3, [pc, #88]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c6c:	689a      	ldr	r2, [r3, #8]
 8000c6e:	69bb      	ldr	r3, [r7, #24]
 8000c70:	43db      	mvns	r3, r3
 8000c72:	4914      	ldr	r1, [pc, #80]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c74:	4013      	ands	r3, r2
 8000c76:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d021      	beq.n	8000cc8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c84:	4b0f      	ldr	r3, [pc, #60]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c86:	68da      	ldr	r2, [r3, #12]
 8000c88:	490e      	ldr	r1, [pc, #56]	; (8000cc4 <HAL_GPIO_Init+0x2d0>)
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	60cb      	str	r3, [r1, #12]
 8000c90:	e021      	b.n	8000cd6 <HAL_GPIO_Init+0x2e2>
 8000c92:	bf00      	nop
 8000c94:	10320000 	.word	0x10320000
 8000c98:	10310000 	.word	0x10310000
 8000c9c:	10220000 	.word	0x10220000
 8000ca0:	10210000 	.word	0x10210000
 8000ca4:	10120000 	.word	0x10120000
 8000ca8:	10110000 	.word	0x10110000
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	40010000 	.word	0x40010000
 8000cb4:	40010800 	.word	0x40010800
 8000cb8:	40010c00 	.word	0x40010c00
 8000cbc:	40011000 	.word	0x40011000
 8000cc0:	40011400 	.word	0x40011400
 8000cc4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cc8:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <HAL_GPIO_Init+0x304>)
 8000cca:	68da      	ldr	r2, [r3, #12]
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	4909      	ldr	r1, [pc, #36]	; (8000cf8 <HAL_GPIO_Init+0x304>)
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd8:	3301      	adds	r3, #1
 8000cda:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f47f ae8e 	bne.w	8000a08 <HAL_GPIO_Init+0x14>
  }
}
 8000cec:	bf00      	nop
 8000cee:	bf00      	nop
 8000cf0:	372c      	adds	r7, #44	; 0x2c
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr
 8000cf8:	40010400 	.word	0x40010400

08000cfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	460b      	mov	r3, r1
 8000d06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	689a      	ldr	r2, [r3, #8]
 8000d0c:	887b      	ldrh	r3, [r7, #2]
 8000d0e:	4013      	ands	r3, r2
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d002      	beq.n	8000d1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d14:	2301      	movs	r3, #1
 8000d16:	73fb      	strb	r3, [r7, #15]
 8000d18:	e001      	b.n	8000d1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bc80      	pop	{r7}
 8000d28:	4770      	bx	lr
	...

08000d2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d101      	bne.n	8000d3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e12b      	b.n	8000f96 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d106      	bne.n	8000d58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f7ff fc0a 	bl	800056c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2224      	movs	r2, #36	; 0x24
 8000d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f022 0201 	bic.w	r2, r2, #1
 8000d6e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d7e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d8e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000d90:	f000 ffea 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8000d94:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	4a81      	ldr	r2, [pc, #516]	; (8000fa0 <HAL_I2C_Init+0x274>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d807      	bhi.n	8000db0 <HAL_I2C_Init+0x84>
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	4a80      	ldr	r2, [pc, #512]	; (8000fa4 <HAL_I2C_Init+0x278>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	bf94      	ite	ls
 8000da8:	2301      	movls	r3, #1
 8000daa:	2300      	movhi	r3, #0
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	e006      	b.n	8000dbe <HAL_I2C_Init+0x92>
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	4a7d      	ldr	r2, [pc, #500]	; (8000fa8 <HAL_I2C_Init+0x27c>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	bf94      	ite	ls
 8000db8:	2301      	movls	r3, #1
 8000dba:	2300      	movhi	r3, #0
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e0e7      	b.n	8000f96 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	4a78      	ldr	r2, [pc, #480]	; (8000fac <HAL_I2C_Init+0x280>)
 8000dca:	fba2 2303 	umull	r2, r3, r2, r3
 8000dce:	0c9b      	lsrs	r3, r3, #18
 8000dd0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	68ba      	ldr	r2, [r7, #8]
 8000de2:	430a      	orrs	r2, r1
 8000de4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	6a1b      	ldr	r3, [r3, #32]
 8000dec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	4a6a      	ldr	r2, [pc, #424]	; (8000fa0 <HAL_I2C_Init+0x274>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d802      	bhi.n	8000e00 <HAL_I2C_Init+0xd4>
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	e009      	b.n	8000e14 <HAL_I2C_Init+0xe8>
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e06:	fb02 f303 	mul.w	r3, r2, r3
 8000e0a:	4a69      	ldr	r2, [pc, #420]	; (8000fb0 <HAL_I2C_Init+0x284>)
 8000e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e10:	099b      	lsrs	r3, r3, #6
 8000e12:	3301      	adds	r3, #1
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	6812      	ldr	r2, [r2, #0]
 8000e18:	430b      	orrs	r3, r1
 8000e1a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000e26:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	495c      	ldr	r1, [pc, #368]	; (8000fa0 <HAL_I2C_Init+0x274>)
 8000e30:	428b      	cmp	r3, r1
 8000e32:	d819      	bhi.n	8000e68 <HAL_I2C_Init+0x13c>
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	1e59      	subs	r1, r3, #1
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e42:	1c59      	adds	r1, r3, #1
 8000e44:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000e48:	400b      	ands	r3, r1
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d00a      	beq.n	8000e64 <HAL_I2C_Init+0x138>
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	1e59      	subs	r1, r3, #1
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e62:	e051      	b.n	8000f08 <HAL_I2C_Init+0x1dc>
 8000e64:	2304      	movs	r3, #4
 8000e66:	e04f      	b.n	8000f08 <HAL_I2C_Init+0x1dc>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d111      	bne.n	8000e94 <HAL_I2C_Init+0x168>
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	1e58      	subs	r0, r3, #1
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6859      	ldr	r1, [r3, #4]
 8000e78:	460b      	mov	r3, r1
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	440b      	add	r3, r1
 8000e7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e82:	3301      	adds	r3, #1
 8000e84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	bf0c      	ite	eq
 8000e8c:	2301      	moveq	r3, #1
 8000e8e:	2300      	movne	r3, #0
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	e012      	b.n	8000eba <HAL_I2C_Init+0x18e>
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	1e58      	subs	r0, r3, #1
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6859      	ldr	r1, [r3, #4]
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	440b      	add	r3, r1
 8000ea2:	0099      	lsls	r1, r3, #2
 8000ea4:	440b      	add	r3, r1
 8000ea6:	fbb0 f3f3 	udiv	r3, r0, r3
 8000eaa:	3301      	adds	r3, #1
 8000eac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	bf0c      	ite	eq
 8000eb4:	2301      	moveq	r3, #1
 8000eb6:	2300      	movne	r3, #0
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <HAL_I2C_Init+0x196>
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e022      	b.n	8000f08 <HAL_I2C_Init+0x1dc>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d10e      	bne.n	8000ee8 <HAL_I2C_Init+0x1bc>
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	1e58      	subs	r0, r3, #1
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6859      	ldr	r1, [r3, #4]
 8000ed2:	460b      	mov	r3, r1
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	440b      	add	r3, r1
 8000ed8:	fbb0 f3f3 	udiv	r3, r0, r3
 8000edc:	3301      	adds	r3, #1
 8000ede:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ee2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ee6:	e00f      	b.n	8000f08 <HAL_I2C_Init+0x1dc>
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	1e58      	subs	r0, r3, #1
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6859      	ldr	r1, [r3, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	440b      	add	r3, r1
 8000ef6:	0099      	lsls	r1, r3, #2
 8000ef8:	440b      	add	r3, r1
 8000efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8000efe:	3301      	adds	r3, #1
 8000f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	6809      	ldr	r1, [r1, #0]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	69da      	ldr	r2, [r3, #28]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a1b      	ldr	r3, [r3, #32]
 8000f22:	431a      	orrs	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000f36:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	6911      	ldr	r1, [r2, #16]
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	68d2      	ldr	r2, [r2, #12]
 8000f42:	4311      	orrs	r1, r2
 8000f44:	687a      	ldr	r2, [r7, #4]
 8000f46:	6812      	ldr	r2, [r2, #0]
 8000f48:	430b      	orrs	r3, r1
 8000f4a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	68db      	ldr	r3, [r3, #12]
 8000f52:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	695a      	ldr	r2, [r3, #20]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	431a      	orrs	r2, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	430a      	orrs	r2, r1
 8000f66:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f042 0201 	orr.w	r2, r2, #1
 8000f76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2220      	movs	r2, #32
 8000f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	000186a0 	.word	0x000186a0
 8000fa4:	001e847f 	.word	0x001e847f
 8000fa8:	003d08ff 	.word	0x003d08ff
 8000fac:	431bde83 	.word	0x431bde83
 8000fb0:	10624dd3 	.word	0x10624dd3

08000fb4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b088      	sub	sp, #32
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	607a      	str	r2, [r7, #4]
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	817b      	strh	r3, [r7, #10]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8000fc8:	f7ff fc02 	bl	80007d0 <HAL_GetTick>
 8000fcc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	2b20      	cmp	r3, #32
 8000fd8:	f040 80e0 	bne.w	800119c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	2319      	movs	r3, #25
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4970      	ldr	r1, [pc, #448]	; (80011a8 <HAL_I2C_Master_Transmit+0x1f4>)
 8000fe6:	68f8      	ldr	r0, [r7, #12]
 8000fe8:	f000 f964 	bl	80012b4 <I2C_WaitOnFlagUntilTimeout>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	e0d3      	b.n	800119e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d101      	bne.n	8001004 <HAL_I2C_Master_Transmit+0x50>
 8001000:	2302      	movs	r3, #2
 8001002:	e0cc      	b.n	800119e <HAL_I2C_Master_Transmit+0x1ea>
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	2201      	movs	r2, #1
 8001008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	2b01      	cmp	r3, #1
 8001018:	d007      	beq.n	800102a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f042 0201 	orr.w	r2, r2, #1
 8001028:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001038:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	2221      	movs	r2, #33	; 0x21
 800103e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	2210      	movs	r2, #16
 8001046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	2200      	movs	r2, #0
 800104e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	893a      	ldrh	r2, [r7, #8]
 800105a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001060:	b29a      	uxth	r2, r3
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4a50      	ldr	r2, [pc, #320]	; (80011ac <HAL_I2C_Master_Transmit+0x1f8>)
 800106a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800106c:	8979      	ldrh	r1, [r7, #10]
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	6a3a      	ldr	r2, [r7, #32]
 8001072:	68f8      	ldr	r0, [r7, #12]
 8001074:	f000 f89c 	bl	80011b0 <I2C_MasterRequestWrite>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e08d      	b.n	800119e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	613b      	str	r3, [r7, #16]
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	613b      	str	r3, [r7, #16]
 8001096:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001098:	e066      	b.n	8001168 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	6a39      	ldr	r1, [r7, #32]
 800109e:	68f8      	ldr	r0, [r7, #12]
 80010a0:	f000 f9de 	bl	8001460 <I2C_WaitOnTXEFlagUntilTimeout>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d00d      	beq.n	80010c6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ae:	2b04      	cmp	r3, #4
 80010b0:	d107      	bne.n	80010c2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80010c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e06b      	b.n	800119e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ca:	781a      	ldrb	r2, [r3, #0]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d6:	1c5a      	adds	r2, r3, #1
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	3b01      	subs	r3, #1
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010ee:	3b01      	subs	r3, #1
 80010f0:	b29a      	uxth	r2, r3
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	2b04      	cmp	r3, #4
 8001102:	d11b      	bne.n	800113c <HAL_I2C_Master_Transmit+0x188>
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001108:	2b00      	cmp	r3, #0
 800110a:	d017      	beq.n	800113c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001110:	781a      	ldrb	r2, [r3, #0]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111c:	1c5a      	adds	r2, r3, #1
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001126:	b29b      	uxth	r3, r3
 8001128:	3b01      	subs	r3, #1
 800112a:	b29a      	uxth	r2, r3
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001134:	3b01      	subs	r3, #1
 8001136:	b29a      	uxth	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800113c:	697a      	ldr	r2, [r7, #20]
 800113e:	6a39      	ldr	r1, [r7, #32]
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f000 f9ce 	bl	80014e2 <I2C_WaitOnBTFFlagUntilTimeout>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d00d      	beq.n	8001168 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001150:	2b04      	cmp	r3, #4
 8001152:	d107      	bne.n	8001164 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001162:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001164:	2301      	movs	r3, #1
 8001166:	e01a      	b.n	800119e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800116c:	2b00      	cmp	r3, #0
 800116e:	d194      	bne.n	800109a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800117e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2220      	movs	r2, #32
 8001184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	2200      	movs	r2, #0
 800118c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2200      	movs	r2, #0
 8001194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001198:	2300      	movs	r3, #0
 800119a:	e000      	b.n	800119e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800119c:	2302      	movs	r3, #2
  }
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3718      	adds	r7, #24
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	00100002 	.word	0x00100002
 80011ac:	ffff0000 	.word	0xffff0000

080011b0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af02      	add	r7, sp, #8
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	607a      	str	r2, [r7, #4]
 80011ba:	603b      	str	r3, [r7, #0]
 80011bc:	460b      	mov	r3, r1
 80011be:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	2b08      	cmp	r3, #8
 80011ca:	d006      	beq.n	80011da <I2C_MasterRequestWrite+0x2a>
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d003      	beq.n	80011da <I2C_MasterRequestWrite+0x2a>
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80011d8:	d108      	bne.n	80011ec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	e00b      	b.n	8001204 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f0:	2b12      	cmp	r3, #18
 80011f2:	d107      	bne.n	8001204 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001202:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001210:	68f8      	ldr	r0, [r7, #12]
 8001212:	f000 f84f 	bl	80012b4 <I2C_WaitOnFlagUntilTimeout>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00d      	beq.n	8001238 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001226:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800122a:	d103      	bne.n	8001234 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001232:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e035      	b.n	80012a4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	691b      	ldr	r3, [r3, #16]
 800123c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001240:	d108      	bne.n	8001254 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001242:	897b      	ldrh	r3, [r7, #10]
 8001244:	b2db      	uxtb	r3, r3
 8001246:	461a      	mov	r2, r3
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001250:	611a      	str	r2, [r3, #16]
 8001252:	e01b      	b.n	800128c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001254:	897b      	ldrh	r3, [r7, #10]
 8001256:	11db      	asrs	r3, r3, #7
 8001258:	b2db      	uxtb	r3, r3
 800125a:	f003 0306 	and.w	r3, r3, #6
 800125e:	b2db      	uxtb	r3, r3
 8001260:	f063 030f 	orn	r3, r3, #15
 8001264:	b2da      	uxtb	r2, r3
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	490e      	ldr	r1, [pc, #56]	; (80012ac <I2C_MasterRequestWrite+0xfc>)
 8001272:	68f8      	ldr	r0, [r7, #12]
 8001274:	f000 f875 	bl	8001362 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e010      	b.n	80012a4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001282:	897b      	ldrh	r3, [r7, #10]
 8001284:	b2da      	uxtb	r2, r3
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	4907      	ldr	r1, [pc, #28]	; (80012b0 <I2C_MasterRequestWrite+0x100>)
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	f000 f865 	bl	8001362 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e000      	b.n	80012a4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80012a2:	2300      	movs	r3, #0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	00010008 	.word	0x00010008
 80012b0:	00010002 	.word	0x00010002

080012b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	603b      	str	r3, [r7, #0]
 80012c0:	4613      	mov	r3, r2
 80012c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80012c4:	e025      	b.n	8001312 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012cc:	d021      	beq.n	8001312 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012ce:	f7ff fa7f 	bl	80007d0 <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	683a      	ldr	r2, [r7, #0]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d302      	bcc.n	80012e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d116      	bne.n	8001312 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2200      	movs	r2, #0
 80012e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2220      	movs	r2, #32
 80012ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	f043 0220 	orr.w	r2, r3, #32
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	2200      	movs	r2, #0
 800130a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e023      	b.n	800135a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	0c1b      	lsrs	r3, r3, #16
 8001316:	b2db      	uxtb	r3, r3
 8001318:	2b01      	cmp	r3, #1
 800131a:	d10d      	bne.n	8001338 <I2C_WaitOnFlagUntilTimeout+0x84>
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	43da      	mvns	r2, r3
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	4013      	ands	r3, r2
 8001328:	b29b      	uxth	r3, r3
 800132a:	2b00      	cmp	r3, #0
 800132c:	bf0c      	ite	eq
 800132e:	2301      	moveq	r3, #1
 8001330:	2300      	movne	r3, #0
 8001332:	b2db      	uxtb	r3, r3
 8001334:	461a      	mov	r2, r3
 8001336:	e00c      	b.n	8001352 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	43da      	mvns	r2, r3
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	4013      	ands	r3, r2
 8001344:	b29b      	uxth	r3, r3
 8001346:	2b00      	cmp	r3, #0
 8001348:	bf0c      	ite	eq
 800134a:	2301      	moveq	r3, #1
 800134c:	2300      	movne	r3, #0
 800134e:	b2db      	uxtb	r3, r3
 8001350:	461a      	mov	r2, r3
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	429a      	cmp	r2, r3
 8001356:	d0b6      	beq.n	80012c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b084      	sub	sp, #16
 8001366:	af00      	add	r7, sp, #0
 8001368:	60f8      	str	r0, [r7, #12]
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
 800136e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001370:	e051      	b.n	8001416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800137c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001380:	d123      	bne.n	80013ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001390:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800139a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2200      	movs	r2, #0
 80013a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	2220      	movs	r2, #32
 80013a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2200      	movs	r2, #0
 80013ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b6:	f043 0204 	orr.w	r2, r3, #4
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	2200      	movs	r2, #0
 80013c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e046      	b.n	8001458 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d0:	d021      	beq.n	8001416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80013d2:	f7ff f9fd 	bl	80007d0 <HAL_GetTick>
 80013d6:	4602      	mov	r2, r0
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d302      	bcc.n	80013e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d116      	bne.n	8001416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	2200      	movs	r2, #0
 80013ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2220      	movs	r2, #32
 80013f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	2200      	movs	r2, #0
 80013fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	f043 0220 	orr.w	r2, r3, #32
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2200      	movs	r2, #0
 800140e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e020      	b.n	8001458 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	0c1b      	lsrs	r3, r3, #16
 800141a:	b2db      	uxtb	r3, r3
 800141c:	2b01      	cmp	r3, #1
 800141e:	d10c      	bne.n	800143a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	43da      	mvns	r2, r3
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	4013      	ands	r3, r2
 800142c:	b29b      	uxth	r3, r3
 800142e:	2b00      	cmp	r3, #0
 8001430:	bf14      	ite	ne
 8001432:	2301      	movne	r3, #1
 8001434:	2300      	moveq	r3, #0
 8001436:	b2db      	uxtb	r3, r3
 8001438:	e00b      	b.n	8001452 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	43da      	mvns	r2, r3
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	4013      	ands	r3, r2
 8001446:	b29b      	uxth	r3, r3
 8001448:	2b00      	cmp	r3, #0
 800144a:	bf14      	ite	ne
 800144c:	2301      	movne	r3, #1
 800144e:	2300      	moveq	r3, #0
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d18d      	bne.n	8001372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001456:	2300      	movs	r3, #0
}
 8001458:	4618      	mov	r0, r3
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800146c:	e02d      	b.n	80014ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800146e:	68f8      	ldr	r0, [r7, #12]
 8001470:	f000 f878 	bl	8001564 <I2C_IsAcknowledgeFailed>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e02d      	b.n	80014da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001484:	d021      	beq.n	80014ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001486:	f7ff f9a3 	bl	80007d0 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	68ba      	ldr	r2, [r7, #8]
 8001492:	429a      	cmp	r2, r3
 8001494:	d302      	bcc.n	800149c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d116      	bne.n	80014ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2200      	movs	r2, #0
 80014a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	2220      	movs	r2, #32
 80014a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b6:	f043 0220 	orr.w	r2, r3, #32
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2200      	movs	r2, #0
 80014c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e007      	b.n	80014da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014d4:	2b80      	cmp	r3, #128	; 0x80
 80014d6:	d1ca      	bne.n	800146e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b084      	sub	sp, #16
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	60f8      	str	r0, [r7, #12]
 80014ea:	60b9      	str	r1, [r7, #8]
 80014ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80014ee:	e02d      	b.n	800154c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80014f0:	68f8      	ldr	r0, [r7, #12]
 80014f2:	f000 f837 	bl	8001564 <I2C_IsAcknowledgeFailed>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e02d      	b.n	800155c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001506:	d021      	beq.n	800154c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001508:	f7ff f962 	bl	80007d0 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	68ba      	ldr	r2, [r7, #8]
 8001514:	429a      	cmp	r2, r3
 8001516:	d302      	bcc.n	800151e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d116      	bne.n	800154c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2200      	movs	r2, #0
 8001522:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2220      	movs	r2, #32
 8001528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2200      	movs	r2, #0
 8001530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001538:	f043 0220 	orr.w	r2, r3, #32
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2200      	movs	r2, #0
 8001544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e007      	b.n	800155c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	695b      	ldr	r3, [r3, #20]
 8001552:	f003 0304 	and.w	r3, r3, #4
 8001556:	2b04      	cmp	r3, #4
 8001558:	d1ca      	bne.n	80014f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3710      	adds	r7, #16
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001576:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800157a:	d11b      	bne.n	80015b4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001584:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2220      	movs	r2, #32
 8001590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2200      	movs	r2, #0
 8001598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a0:	f043 0204 	orr.w	r2, r3, #4
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e000      	b.n	80015b6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr

080015c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d101      	bne.n	80015d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e272      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	2b00      	cmp	r3, #0
 80015dc:	f000 8087 	beq.w	80016ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015e0:	4b92      	ldr	r3, [pc, #584]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f003 030c 	and.w	r3, r3, #12
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d00c      	beq.n	8001606 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015ec:	4b8f      	ldr	r3, [pc, #572]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 030c 	and.w	r3, r3, #12
 80015f4:	2b08      	cmp	r3, #8
 80015f6:	d112      	bne.n	800161e <HAL_RCC_OscConfig+0x5e>
 80015f8:	4b8c      	ldr	r3, [pc, #560]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001600:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001604:	d10b      	bne.n	800161e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001606:	4b89      	ldr	r3, [pc, #548]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d06c      	beq.n	80016ec <HAL_RCC_OscConfig+0x12c>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d168      	bne.n	80016ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e24c      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001626:	d106      	bne.n	8001636 <HAL_RCC_OscConfig+0x76>
 8001628:	4b80      	ldr	r3, [pc, #512]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a7f      	ldr	r2, [pc, #508]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 800162e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001632:	6013      	str	r3, [r2, #0]
 8001634:	e02e      	b.n	8001694 <HAL_RCC_OscConfig+0xd4>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d10c      	bne.n	8001658 <HAL_RCC_OscConfig+0x98>
 800163e:	4b7b      	ldr	r3, [pc, #492]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a7a      	ldr	r2, [pc, #488]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001644:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001648:	6013      	str	r3, [r2, #0]
 800164a:	4b78      	ldr	r3, [pc, #480]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a77      	ldr	r2, [pc, #476]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001650:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001654:	6013      	str	r3, [r2, #0]
 8001656:	e01d      	b.n	8001694 <HAL_RCC_OscConfig+0xd4>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001660:	d10c      	bne.n	800167c <HAL_RCC_OscConfig+0xbc>
 8001662:	4b72      	ldr	r3, [pc, #456]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a71      	ldr	r2, [pc, #452]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001668:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800166c:	6013      	str	r3, [r2, #0]
 800166e:	4b6f      	ldr	r3, [pc, #444]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a6e      	ldr	r2, [pc, #440]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001678:	6013      	str	r3, [r2, #0]
 800167a:	e00b      	b.n	8001694 <HAL_RCC_OscConfig+0xd4>
 800167c:	4b6b      	ldr	r3, [pc, #428]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a6a      	ldr	r2, [pc, #424]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001682:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	4b68      	ldr	r3, [pc, #416]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a67      	ldr	r2, [pc, #412]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 800168e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001692:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d013      	beq.n	80016c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169c:	f7ff f898 	bl	80007d0 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016a4:	f7ff f894 	bl	80007d0 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b64      	cmp	r3, #100	; 0x64
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e200      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016b6:	4b5d      	ldr	r3, [pc, #372]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0f0      	beq.n	80016a4 <HAL_RCC_OscConfig+0xe4>
 80016c2:	e014      	b.n	80016ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c4:	f7ff f884 	bl	80007d0 <HAL_GetTick>
 80016c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ca:	e008      	b.n	80016de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016cc:	f7ff f880 	bl	80007d0 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b64      	cmp	r3, #100	; 0x64
 80016d8:	d901      	bls.n	80016de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e1ec      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016de:	4b53      	ldr	r3, [pc, #332]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1f0      	bne.n	80016cc <HAL_RCC_OscConfig+0x10c>
 80016ea:	e000      	b.n	80016ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d063      	beq.n	80017c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016fa:	4b4c      	ldr	r3, [pc, #304]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f003 030c 	and.w	r3, r3, #12
 8001702:	2b00      	cmp	r3, #0
 8001704:	d00b      	beq.n	800171e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001706:	4b49      	ldr	r3, [pc, #292]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f003 030c 	and.w	r3, r3, #12
 800170e:	2b08      	cmp	r3, #8
 8001710:	d11c      	bne.n	800174c <HAL_RCC_OscConfig+0x18c>
 8001712:	4b46      	ldr	r3, [pc, #280]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d116      	bne.n	800174c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800171e:	4b43      	ldr	r3, [pc, #268]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d005      	beq.n	8001736 <HAL_RCC_OscConfig+0x176>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	2b01      	cmp	r3, #1
 8001730:	d001      	beq.n	8001736 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e1c0      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001736:	4b3d      	ldr	r3, [pc, #244]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	695b      	ldr	r3, [r3, #20]
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	4939      	ldr	r1, [pc, #228]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001746:	4313      	orrs	r3, r2
 8001748:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174a:	e03a      	b.n	80017c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	691b      	ldr	r3, [r3, #16]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d020      	beq.n	8001796 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001754:	4b36      	ldr	r3, [pc, #216]	; (8001830 <HAL_RCC_OscConfig+0x270>)
 8001756:	2201      	movs	r2, #1
 8001758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175a:	f7ff f839 	bl	80007d0 <HAL_GetTick>
 800175e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001762:	f7ff f835 	bl	80007d0 <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e1a1      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001774:	4b2d      	ldr	r3, [pc, #180]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0302 	and.w	r3, r3, #2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f0      	beq.n	8001762 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001780:	4b2a      	ldr	r3, [pc, #168]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	695b      	ldr	r3, [r3, #20]
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	4927      	ldr	r1, [pc, #156]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 8001790:	4313      	orrs	r3, r2
 8001792:	600b      	str	r3, [r1, #0]
 8001794:	e015      	b.n	80017c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001796:	4b26      	ldr	r3, [pc, #152]	; (8001830 <HAL_RCC_OscConfig+0x270>)
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179c:	f7ff f818 	bl	80007d0 <HAL_GetTick>
 80017a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017a2:	e008      	b.n	80017b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017a4:	f7ff f814 	bl	80007d0 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e180      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017b6:	4b1d      	ldr	r3, [pc, #116]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1f0      	bne.n	80017a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0308 	and.w	r3, r3, #8
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d03a      	beq.n	8001844 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d019      	beq.n	800180a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017d6:	4b17      	ldr	r3, [pc, #92]	; (8001834 <HAL_RCC_OscConfig+0x274>)
 80017d8:	2201      	movs	r2, #1
 80017da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017dc:	f7fe fff8 	bl	80007d0 <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e4:	f7fe fff4 	bl	80007d0 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e160      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <HAL_RCC_OscConfig+0x26c>)
 80017f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d0f0      	beq.n	80017e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001802:	2001      	movs	r0, #1
 8001804:	f000 fac4 	bl	8001d90 <RCC_Delay>
 8001808:	e01c      	b.n	8001844 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <HAL_RCC_OscConfig+0x274>)
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001810:	f7fe ffde 	bl	80007d0 <HAL_GetTick>
 8001814:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001816:	e00f      	b.n	8001838 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001818:	f7fe ffda 	bl	80007d0 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d908      	bls.n	8001838 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e146      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
 800182a:	bf00      	nop
 800182c:	40021000 	.word	0x40021000
 8001830:	42420000 	.word	0x42420000
 8001834:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001838:	4b92      	ldr	r3, [pc, #584]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 800183a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d1e9      	bne.n	8001818 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0304 	and.w	r3, r3, #4
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 80a6 	beq.w	800199e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001852:	2300      	movs	r3, #0
 8001854:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001856:	4b8b      	ldr	r3, [pc, #556]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10d      	bne.n	800187e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	4b88      	ldr	r3, [pc, #544]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	4a87      	ldr	r2, [pc, #540]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800186c:	61d3      	str	r3, [r2, #28]
 800186e:	4b85      	ldr	r3, [pc, #532]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800187a:	2301      	movs	r3, #1
 800187c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187e:	4b82      	ldr	r3, [pc, #520]	; (8001a88 <HAL_RCC_OscConfig+0x4c8>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001886:	2b00      	cmp	r3, #0
 8001888:	d118      	bne.n	80018bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800188a:	4b7f      	ldr	r3, [pc, #508]	; (8001a88 <HAL_RCC_OscConfig+0x4c8>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a7e      	ldr	r2, [pc, #504]	; (8001a88 <HAL_RCC_OscConfig+0x4c8>)
 8001890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001894:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001896:	f7fe ff9b 	bl	80007d0 <HAL_GetTick>
 800189a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800189c:	e008      	b.n	80018b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800189e:	f7fe ff97 	bl	80007d0 <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b64      	cmp	r3, #100	; 0x64
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e103      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b0:	4b75      	ldr	r3, [pc, #468]	; (8001a88 <HAL_RCC_OscConfig+0x4c8>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0f0      	beq.n	800189e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d106      	bne.n	80018d2 <HAL_RCC_OscConfig+0x312>
 80018c4:	4b6f      	ldr	r3, [pc, #444]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80018c6:	6a1b      	ldr	r3, [r3, #32]
 80018c8:	4a6e      	ldr	r2, [pc, #440]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	6213      	str	r3, [r2, #32]
 80018d0:	e02d      	b.n	800192e <HAL_RCC_OscConfig+0x36e>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d10c      	bne.n	80018f4 <HAL_RCC_OscConfig+0x334>
 80018da:	4b6a      	ldr	r3, [pc, #424]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80018dc:	6a1b      	ldr	r3, [r3, #32]
 80018de:	4a69      	ldr	r2, [pc, #420]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80018e0:	f023 0301 	bic.w	r3, r3, #1
 80018e4:	6213      	str	r3, [r2, #32]
 80018e6:	4b67      	ldr	r3, [pc, #412]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80018e8:	6a1b      	ldr	r3, [r3, #32]
 80018ea:	4a66      	ldr	r2, [pc, #408]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80018ec:	f023 0304 	bic.w	r3, r3, #4
 80018f0:	6213      	str	r3, [r2, #32]
 80018f2:	e01c      	b.n	800192e <HAL_RCC_OscConfig+0x36e>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	2b05      	cmp	r3, #5
 80018fa:	d10c      	bne.n	8001916 <HAL_RCC_OscConfig+0x356>
 80018fc:	4b61      	ldr	r3, [pc, #388]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80018fe:	6a1b      	ldr	r3, [r3, #32]
 8001900:	4a60      	ldr	r2, [pc, #384]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001902:	f043 0304 	orr.w	r3, r3, #4
 8001906:	6213      	str	r3, [r2, #32]
 8001908:	4b5e      	ldr	r3, [pc, #376]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 800190a:	6a1b      	ldr	r3, [r3, #32]
 800190c:	4a5d      	ldr	r2, [pc, #372]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 800190e:	f043 0301 	orr.w	r3, r3, #1
 8001912:	6213      	str	r3, [r2, #32]
 8001914:	e00b      	b.n	800192e <HAL_RCC_OscConfig+0x36e>
 8001916:	4b5b      	ldr	r3, [pc, #364]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001918:	6a1b      	ldr	r3, [r3, #32]
 800191a:	4a5a      	ldr	r2, [pc, #360]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 800191c:	f023 0301 	bic.w	r3, r3, #1
 8001920:	6213      	str	r3, [r2, #32]
 8001922:	4b58      	ldr	r3, [pc, #352]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001924:	6a1b      	ldr	r3, [r3, #32]
 8001926:	4a57      	ldr	r2, [pc, #348]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001928:	f023 0304 	bic.w	r3, r3, #4
 800192c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d015      	beq.n	8001962 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001936:	f7fe ff4b 	bl	80007d0 <HAL_GetTick>
 800193a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800193c:	e00a      	b.n	8001954 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800193e:	f7fe ff47 	bl	80007d0 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	f241 3288 	movw	r2, #5000	; 0x1388
 800194c:	4293      	cmp	r3, r2
 800194e:	d901      	bls.n	8001954 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001950:	2303      	movs	r3, #3
 8001952:	e0b1      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001954:	4b4b      	ldr	r3, [pc, #300]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001956:	6a1b      	ldr	r3, [r3, #32]
 8001958:	f003 0302 	and.w	r3, r3, #2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d0ee      	beq.n	800193e <HAL_RCC_OscConfig+0x37e>
 8001960:	e014      	b.n	800198c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001962:	f7fe ff35 	bl	80007d0 <HAL_GetTick>
 8001966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001968:	e00a      	b.n	8001980 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196a:	f7fe ff31 	bl	80007d0 <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	f241 3288 	movw	r2, #5000	; 0x1388
 8001978:	4293      	cmp	r3, r2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e09b      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001980:	4b40      	ldr	r3, [pc, #256]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d1ee      	bne.n	800196a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800198c:	7dfb      	ldrb	r3, [r7, #23]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d105      	bne.n	800199e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001992:	4b3c      	ldr	r3, [pc, #240]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	4a3b      	ldr	r2, [pc, #236]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001998:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800199c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	f000 8087 	beq.w	8001ab6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019a8:	4b36      	ldr	r3, [pc, #216]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f003 030c 	and.w	r3, r3, #12
 80019b0:	2b08      	cmp	r3, #8
 80019b2:	d061      	beq.n	8001a78 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d146      	bne.n	8001a4a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019bc:	4b33      	ldr	r3, [pc, #204]	; (8001a8c <HAL_RCC_OscConfig+0x4cc>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c2:	f7fe ff05 	bl	80007d0 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ca:	f7fe ff01 	bl	80007d0 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e06d      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019dc:	4b29      	ldr	r3, [pc, #164]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f0      	bne.n	80019ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019f0:	d108      	bne.n	8001a04 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019f2:	4b24      	ldr	r3, [pc, #144]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	4921      	ldr	r1, [pc, #132]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001a00:	4313      	orrs	r3, r2
 8001a02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a04:	4b1f      	ldr	r3, [pc, #124]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a19      	ldr	r1, [r3, #32]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a14:	430b      	orrs	r3, r1
 8001a16:	491b      	ldr	r1, [pc, #108]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a1c:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <HAL_RCC_OscConfig+0x4cc>)
 8001a1e:	2201      	movs	r2, #1
 8001a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a22:	f7fe fed5 	bl	80007d0 <HAL_GetTick>
 8001a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a28:	e008      	b.n	8001a3c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a2a:	f7fe fed1 	bl	80007d0 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e03d      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a3c:	4b11      	ldr	r3, [pc, #68]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d0f0      	beq.n	8001a2a <HAL_RCC_OscConfig+0x46a>
 8001a48:	e035      	b.n	8001ab6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4a:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <HAL_RCC_OscConfig+0x4cc>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a50:	f7fe febe 	bl	80007d0 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a58:	f7fe feba 	bl	80007d0 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e026      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a6a:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <HAL_RCC_OscConfig+0x4c4>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1f0      	bne.n	8001a58 <HAL_RCC_OscConfig+0x498>
 8001a76:	e01e      	b.n	8001ab6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	69db      	ldr	r3, [r3, #28]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d107      	bne.n	8001a90 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e019      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40007000 	.word	0x40007000
 8001a8c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a90:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <HAL_RCC_OscConfig+0x500>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a1b      	ldr	r3, [r3, #32]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d106      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d001      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e000      	b.n	8001ab8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40021000 	.word	0x40021000

08001ac4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d101      	bne.n	8001ad8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e0d0      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ad8:	4b6a      	ldr	r3, [pc, #424]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d910      	bls.n	8001b08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae6:	4b67      	ldr	r3, [pc, #412]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 0207 	bic.w	r2, r3, #7
 8001aee:	4965      	ldr	r1, [pc, #404]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af6:	4b63      	ldr	r3, [pc, #396]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d001      	beq.n	8001b08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e0b8      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d020      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0304 	and.w	r3, r3, #4
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d005      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b20:	4b59      	ldr	r3, [pc, #356]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	4a58      	ldr	r2, [pc, #352]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0308 	and.w	r3, r3, #8
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d005      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b38:	4b53      	ldr	r3, [pc, #332]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	4a52      	ldr	r2, [pc, #328]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b44:	4b50      	ldr	r3, [pc, #320]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	494d      	ldr	r1, [pc, #308]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d040      	beq.n	8001be4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d107      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6a:	4b47      	ldr	r3, [pc, #284]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d115      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e07f      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d107      	bne.n	8001b92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b82:	4b41      	ldr	r3, [pc, #260]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d109      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e073      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b92:	4b3d      	ldr	r3, [pc, #244]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d101      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e06b      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ba2:	4b39      	ldr	r3, [pc, #228]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f023 0203 	bic.w	r2, r3, #3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	4936      	ldr	r1, [pc, #216]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bb4:	f7fe fe0c 	bl	80007d0 <HAL_GetTick>
 8001bb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bba:	e00a      	b.n	8001bd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bbc:	f7fe fe08 	bl	80007d0 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e053      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd2:	4b2d      	ldr	r3, [pc, #180]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f003 020c 	and.w	r2, r3, #12
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d1eb      	bne.n	8001bbc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001be4:	4b27      	ldr	r3, [pc, #156]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0307 	and.w	r3, r3, #7
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d210      	bcs.n	8001c14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf2:	4b24      	ldr	r3, [pc, #144]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f023 0207 	bic.w	r2, r3, #7
 8001bfa:	4922      	ldr	r1, [pc, #136]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c02:	4b20      	ldr	r3, [pc, #128]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d001      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e032      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d008      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c20:	4b19      	ldr	r3, [pc, #100]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	4916      	ldr	r1, [pc, #88]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d009      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	490e      	ldr	r1, [pc, #56]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c52:	f000 f821 	bl	8001c98 <HAL_RCC_GetSysClockFreq>
 8001c56:	4602      	mov	r2, r0
 8001c58:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	f003 030f 	and.w	r3, r3, #15
 8001c62:	490a      	ldr	r1, [pc, #40]	; (8001c8c <HAL_RCC_ClockConfig+0x1c8>)
 8001c64:	5ccb      	ldrb	r3, [r1, r3]
 8001c66:	fa22 f303 	lsr.w	r3, r2, r3
 8001c6a:	4a09      	ldr	r2, [pc, #36]	; (8001c90 <HAL_RCC_ClockConfig+0x1cc>)
 8001c6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c6e:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <HAL_RCC_ClockConfig+0x1d0>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fd6a 	bl	800074c <HAL_InitTick>

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40022000 	.word	0x40022000
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	08002764 	.word	0x08002764
 8001c90:	20000000 	.word	0x20000000
 8001c94:	20000004 	.word	0x20000004

08001c98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c98:	b490      	push	{r4, r7}
 8001c9a:	b08a      	sub	sp, #40	; 0x28
 8001c9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c9e:	4b29      	ldr	r3, [pc, #164]	; (8001d44 <HAL_RCC_GetSysClockFreq+0xac>)
 8001ca0:	1d3c      	adds	r4, r7, #4
 8001ca2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ca4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ca8:	f240 2301 	movw	r3, #513	; 0x201
 8001cac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61bb      	str	r3, [r7, #24]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cc2:	4b21      	ldr	r3, [pc, #132]	; (8001d48 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f003 030c 	and.w	r3, r3, #12
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	d002      	beq.n	8001cd8 <HAL_RCC_GetSysClockFreq+0x40>
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	d003      	beq.n	8001cde <HAL_RCC_GetSysClockFreq+0x46>
 8001cd6:	e02b      	b.n	8001d30 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cd8:	4b1c      	ldr	r3, [pc, #112]	; (8001d4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001cda:	623b      	str	r3, [r7, #32]
      break;
 8001cdc:	e02b      	b.n	8001d36 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	0c9b      	lsrs	r3, r3, #18
 8001ce2:	f003 030f 	and.w	r3, r3, #15
 8001ce6:	3328      	adds	r3, #40	; 0x28
 8001ce8:	443b      	add	r3, r7
 8001cea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cee:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d012      	beq.n	8001d20 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001cfa:	4b13      	ldr	r3, [pc, #76]	; (8001d48 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	0c5b      	lsrs	r3, r3, #17
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	3328      	adds	r3, #40	; 0x28
 8001d06:	443b      	add	r3, r7
 8001d08:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d0c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	4a0e      	ldr	r2, [pc, #56]	; (8001d4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d12:	fb03 f202 	mul.w	r2, r3, r2
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d1e:	e004      	b.n	8001d2a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	4a0b      	ldr	r2, [pc, #44]	; (8001d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d24:	fb02 f303 	mul.w	r3, r2, r3
 8001d28:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2c:	623b      	str	r3, [r7, #32]
      break;
 8001d2e:	e002      	b.n	8001d36 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d32:	623b      	str	r3, [r7, #32]
      break;
 8001d34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d36:	6a3b      	ldr	r3, [r7, #32]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3728      	adds	r7, #40	; 0x28
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bc90      	pop	{r4, r7}
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	08002754 	.word	0x08002754
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	007a1200 	.word	0x007a1200
 8001d50:	003d0900 	.word	0x003d0900

08001d54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d58:	4b02      	ldr	r3, [pc, #8]	; (8001d64 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bc80      	pop	{r7}
 8001d62:	4770      	bx	lr
 8001d64:	20000000 	.word	0x20000000

08001d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d6c:	f7ff fff2 	bl	8001d54 <HAL_RCC_GetHCLKFreq>
 8001d70:	4602      	mov	r2, r0
 8001d72:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	0a1b      	lsrs	r3, r3, #8
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	4903      	ldr	r1, [pc, #12]	; (8001d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d7e:	5ccb      	ldrb	r3, [r1, r3]
 8001d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	08002774 	.word	0x08002774

08001d90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d98:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <RCC_Delay+0x34>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a0a      	ldr	r2, [pc, #40]	; (8001dc8 <RCC_Delay+0x38>)
 8001d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001da2:	0a5b      	lsrs	r3, r3, #9
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	fb02 f303 	mul.w	r3, r2, r3
 8001daa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001dac:	bf00      	nop
  }
  while (Delay --);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	1e5a      	subs	r2, r3, #1
 8001db2:	60fa      	str	r2, [r7, #12]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d1f9      	bne.n	8001dac <RCC_Delay+0x1c>
}
 8001db8:	bf00      	nop
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	20000000 	.word	0x20000000
 8001dc8:	10624dd3 	.word	0x10624dd3

08001dcc <__errno>:
 8001dcc:	4b01      	ldr	r3, [pc, #4]	; (8001dd4 <__errno+0x8>)
 8001dce:	6818      	ldr	r0, [r3, #0]
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	2000000c 	.word	0x2000000c

08001dd8 <__libc_init_array>:
 8001dd8:	b570      	push	{r4, r5, r6, lr}
 8001dda:	2600      	movs	r6, #0
 8001ddc:	4d0c      	ldr	r5, [pc, #48]	; (8001e10 <__libc_init_array+0x38>)
 8001dde:	4c0d      	ldr	r4, [pc, #52]	; (8001e14 <__libc_init_array+0x3c>)
 8001de0:	1b64      	subs	r4, r4, r5
 8001de2:	10a4      	asrs	r4, r4, #2
 8001de4:	42a6      	cmp	r6, r4
 8001de6:	d109      	bne.n	8001dfc <__libc_init_array+0x24>
 8001de8:	f000 fc9c 	bl	8002724 <_init>
 8001dec:	2600      	movs	r6, #0
 8001dee:	4d0a      	ldr	r5, [pc, #40]	; (8001e18 <__libc_init_array+0x40>)
 8001df0:	4c0a      	ldr	r4, [pc, #40]	; (8001e1c <__libc_init_array+0x44>)
 8001df2:	1b64      	subs	r4, r4, r5
 8001df4:	10a4      	asrs	r4, r4, #2
 8001df6:	42a6      	cmp	r6, r4
 8001df8:	d105      	bne.n	8001e06 <__libc_init_array+0x2e>
 8001dfa:	bd70      	pop	{r4, r5, r6, pc}
 8001dfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e00:	4798      	blx	r3
 8001e02:	3601      	adds	r6, #1
 8001e04:	e7ee      	b.n	8001de4 <__libc_init_array+0xc>
 8001e06:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e0a:	4798      	blx	r3
 8001e0c:	3601      	adds	r6, #1
 8001e0e:	e7f2      	b.n	8001df6 <__libc_init_array+0x1e>
 8001e10:	080027b0 	.word	0x080027b0
 8001e14:	080027b0 	.word	0x080027b0
 8001e18:	080027b0 	.word	0x080027b0
 8001e1c:	080027b4 	.word	0x080027b4

08001e20 <memset>:
 8001e20:	4603      	mov	r3, r0
 8001e22:	4402      	add	r2, r0
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d100      	bne.n	8001e2a <memset+0xa>
 8001e28:	4770      	bx	lr
 8001e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8001e2e:	e7f9      	b.n	8001e24 <memset+0x4>

08001e30 <siprintf>:
 8001e30:	b40e      	push	{r1, r2, r3}
 8001e32:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001e36:	b500      	push	{lr}
 8001e38:	b09c      	sub	sp, #112	; 0x70
 8001e3a:	ab1d      	add	r3, sp, #116	; 0x74
 8001e3c:	9002      	str	r0, [sp, #8]
 8001e3e:	9006      	str	r0, [sp, #24]
 8001e40:	9107      	str	r1, [sp, #28]
 8001e42:	9104      	str	r1, [sp, #16]
 8001e44:	4808      	ldr	r0, [pc, #32]	; (8001e68 <siprintf+0x38>)
 8001e46:	4909      	ldr	r1, [pc, #36]	; (8001e6c <siprintf+0x3c>)
 8001e48:	f853 2b04 	ldr.w	r2, [r3], #4
 8001e4c:	9105      	str	r1, [sp, #20]
 8001e4e:	6800      	ldr	r0, [r0, #0]
 8001e50:	a902      	add	r1, sp, #8
 8001e52:	9301      	str	r3, [sp, #4]
 8001e54:	f000 f868 	bl	8001f28 <_svfiprintf_r>
 8001e58:	2200      	movs	r2, #0
 8001e5a:	9b02      	ldr	r3, [sp, #8]
 8001e5c:	701a      	strb	r2, [r3, #0]
 8001e5e:	b01c      	add	sp, #112	; 0x70
 8001e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8001e64:	b003      	add	sp, #12
 8001e66:	4770      	bx	lr
 8001e68:	2000000c 	.word	0x2000000c
 8001e6c:	ffff0208 	.word	0xffff0208

08001e70 <__ssputs_r>:
 8001e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e74:	688e      	ldr	r6, [r1, #8]
 8001e76:	4682      	mov	sl, r0
 8001e78:	429e      	cmp	r6, r3
 8001e7a:	460c      	mov	r4, r1
 8001e7c:	4690      	mov	r8, r2
 8001e7e:	461f      	mov	r7, r3
 8001e80:	d838      	bhi.n	8001ef4 <__ssputs_r+0x84>
 8001e82:	898a      	ldrh	r2, [r1, #12]
 8001e84:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001e88:	d032      	beq.n	8001ef0 <__ssputs_r+0x80>
 8001e8a:	6825      	ldr	r5, [r4, #0]
 8001e8c:	6909      	ldr	r1, [r1, #16]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	eba5 0901 	sub.w	r9, r5, r1
 8001e94:	6965      	ldr	r5, [r4, #20]
 8001e96:	444b      	add	r3, r9
 8001e98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001e9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001ea0:	106d      	asrs	r5, r5, #1
 8001ea2:	429d      	cmp	r5, r3
 8001ea4:	bf38      	it	cc
 8001ea6:	461d      	movcc	r5, r3
 8001ea8:	0553      	lsls	r3, r2, #21
 8001eaa:	d531      	bpl.n	8001f10 <__ssputs_r+0xa0>
 8001eac:	4629      	mov	r1, r5
 8001eae:	f000 fb6f 	bl	8002590 <_malloc_r>
 8001eb2:	4606      	mov	r6, r0
 8001eb4:	b950      	cbnz	r0, 8001ecc <__ssputs_r+0x5c>
 8001eb6:	230c      	movs	r3, #12
 8001eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ebc:	f8ca 3000 	str.w	r3, [sl]
 8001ec0:	89a3      	ldrh	r3, [r4, #12]
 8001ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ec6:	81a3      	strh	r3, [r4, #12]
 8001ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ecc:	464a      	mov	r2, r9
 8001ece:	6921      	ldr	r1, [r4, #16]
 8001ed0:	f000 face 	bl	8002470 <memcpy>
 8001ed4:	89a3      	ldrh	r3, [r4, #12]
 8001ed6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001eda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ede:	81a3      	strh	r3, [r4, #12]
 8001ee0:	6126      	str	r6, [r4, #16]
 8001ee2:	444e      	add	r6, r9
 8001ee4:	6026      	str	r6, [r4, #0]
 8001ee6:	463e      	mov	r6, r7
 8001ee8:	6165      	str	r5, [r4, #20]
 8001eea:	eba5 0509 	sub.w	r5, r5, r9
 8001eee:	60a5      	str	r5, [r4, #8]
 8001ef0:	42be      	cmp	r6, r7
 8001ef2:	d900      	bls.n	8001ef6 <__ssputs_r+0x86>
 8001ef4:	463e      	mov	r6, r7
 8001ef6:	4632      	mov	r2, r6
 8001ef8:	4641      	mov	r1, r8
 8001efa:	6820      	ldr	r0, [r4, #0]
 8001efc:	f000 fac6 	bl	800248c <memmove>
 8001f00:	68a3      	ldr	r3, [r4, #8]
 8001f02:	2000      	movs	r0, #0
 8001f04:	1b9b      	subs	r3, r3, r6
 8001f06:	60a3      	str	r3, [r4, #8]
 8001f08:	6823      	ldr	r3, [r4, #0]
 8001f0a:	4433      	add	r3, r6
 8001f0c:	6023      	str	r3, [r4, #0]
 8001f0e:	e7db      	b.n	8001ec8 <__ssputs_r+0x58>
 8001f10:	462a      	mov	r2, r5
 8001f12:	f000 fbb1 	bl	8002678 <_realloc_r>
 8001f16:	4606      	mov	r6, r0
 8001f18:	2800      	cmp	r0, #0
 8001f1a:	d1e1      	bne.n	8001ee0 <__ssputs_r+0x70>
 8001f1c:	4650      	mov	r0, sl
 8001f1e:	6921      	ldr	r1, [r4, #16]
 8001f20:	f000 face 	bl	80024c0 <_free_r>
 8001f24:	e7c7      	b.n	8001eb6 <__ssputs_r+0x46>
	...

08001f28 <_svfiprintf_r>:
 8001f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f2c:	4698      	mov	r8, r3
 8001f2e:	898b      	ldrh	r3, [r1, #12]
 8001f30:	4607      	mov	r7, r0
 8001f32:	061b      	lsls	r3, r3, #24
 8001f34:	460d      	mov	r5, r1
 8001f36:	4614      	mov	r4, r2
 8001f38:	b09d      	sub	sp, #116	; 0x74
 8001f3a:	d50e      	bpl.n	8001f5a <_svfiprintf_r+0x32>
 8001f3c:	690b      	ldr	r3, [r1, #16]
 8001f3e:	b963      	cbnz	r3, 8001f5a <_svfiprintf_r+0x32>
 8001f40:	2140      	movs	r1, #64	; 0x40
 8001f42:	f000 fb25 	bl	8002590 <_malloc_r>
 8001f46:	6028      	str	r0, [r5, #0]
 8001f48:	6128      	str	r0, [r5, #16]
 8001f4a:	b920      	cbnz	r0, 8001f56 <_svfiprintf_r+0x2e>
 8001f4c:	230c      	movs	r3, #12
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	f04f 30ff 	mov.w	r0, #4294967295
 8001f54:	e0d1      	b.n	80020fa <_svfiprintf_r+0x1d2>
 8001f56:	2340      	movs	r3, #64	; 0x40
 8001f58:	616b      	str	r3, [r5, #20]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	9309      	str	r3, [sp, #36]	; 0x24
 8001f5e:	2320      	movs	r3, #32
 8001f60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001f64:	2330      	movs	r3, #48	; 0x30
 8001f66:	f04f 0901 	mov.w	r9, #1
 8001f6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8001f6e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002114 <_svfiprintf_r+0x1ec>
 8001f72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001f76:	4623      	mov	r3, r4
 8001f78:	469a      	mov	sl, r3
 8001f7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001f7e:	b10a      	cbz	r2, 8001f84 <_svfiprintf_r+0x5c>
 8001f80:	2a25      	cmp	r2, #37	; 0x25
 8001f82:	d1f9      	bne.n	8001f78 <_svfiprintf_r+0x50>
 8001f84:	ebba 0b04 	subs.w	fp, sl, r4
 8001f88:	d00b      	beq.n	8001fa2 <_svfiprintf_r+0x7a>
 8001f8a:	465b      	mov	r3, fp
 8001f8c:	4622      	mov	r2, r4
 8001f8e:	4629      	mov	r1, r5
 8001f90:	4638      	mov	r0, r7
 8001f92:	f7ff ff6d 	bl	8001e70 <__ssputs_r>
 8001f96:	3001      	adds	r0, #1
 8001f98:	f000 80aa 	beq.w	80020f0 <_svfiprintf_r+0x1c8>
 8001f9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001f9e:	445a      	add	r2, fp
 8001fa0:	9209      	str	r2, [sp, #36]	; 0x24
 8001fa2:	f89a 3000 	ldrb.w	r3, [sl]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	f000 80a2 	beq.w	80020f0 <_svfiprintf_r+0x1c8>
 8001fac:	2300      	movs	r3, #0
 8001fae:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001fb6:	f10a 0a01 	add.w	sl, sl, #1
 8001fba:	9304      	str	r3, [sp, #16]
 8001fbc:	9307      	str	r3, [sp, #28]
 8001fbe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001fc2:	931a      	str	r3, [sp, #104]	; 0x68
 8001fc4:	4654      	mov	r4, sl
 8001fc6:	2205      	movs	r2, #5
 8001fc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001fcc:	4851      	ldr	r0, [pc, #324]	; (8002114 <_svfiprintf_r+0x1ec>)
 8001fce:	f000 fa41 	bl	8002454 <memchr>
 8001fd2:	9a04      	ldr	r2, [sp, #16]
 8001fd4:	b9d8      	cbnz	r0, 800200e <_svfiprintf_r+0xe6>
 8001fd6:	06d0      	lsls	r0, r2, #27
 8001fd8:	bf44      	itt	mi
 8001fda:	2320      	movmi	r3, #32
 8001fdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001fe0:	0711      	lsls	r1, r2, #28
 8001fe2:	bf44      	itt	mi
 8001fe4:	232b      	movmi	r3, #43	; 0x2b
 8001fe6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001fea:	f89a 3000 	ldrb.w	r3, [sl]
 8001fee:	2b2a      	cmp	r3, #42	; 0x2a
 8001ff0:	d015      	beq.n	800201e <_svfiprintf_r+0xf6>
 8001ff2:	4654      	mov	r4, sl
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f04f 0c0a 	mov.w	ip, #10
 8001ffa:	9a07      	ldr	r2, [sp, #28]
 8001ffc:	4621      	mov	r1, r4
 8001ffe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002002:	3b30      	subs	r3, #48	; 0x30
 8002004:	2b09      	cmp	r3, #9
 8002006:	d94e      	bls.n	80020a6 <_svfiprintf_r+0x17e>
 8002008:	b1b0      	cbz	r0, 8002038 <_svfiprintf_r+0x110>
 800200a:	9207      	str	r2, [sp, #28]
 800200c:	e014      	b.n	8002038 <_svfiprintf_r+0x110>
 800200e:	eba0 0308 	sub.w	r3, r0, r8
 8002012:	fa09 f303 	lsl.w	r3, r9, r3
 8002016:	4313      	orrs	r3, r2
 8002018:	46a2      	mov	sl, r4
 800201a:	9304      	str	r3, [sp, #16]
 800201c:	e7d2      	b.n	8001fc4 <_svfiprintf_r+0x9c>
 800201e:	9b03      	ldr	r3, [sp, #12]
 8002020:	1d19      	adds	r1, r3, #4
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	9103      	str	r1, [sp, #12]
 8002026:	2b00      	cmp	r3, #0
 8002028:	bfbb      	ittet	lt
 800202a:	425b      	neglt	r3, r3
 800202c:	f042 0202 	orrlt.w	r2, r2, #2
 8002030:	9307      	strge	r3, [sp, #28]
 8002032:	9307      	strlt	r3, [sp, #28]
 8002034:	bfb8      	it	lt
 8002036:	9204      	strlt	r2, [sp, #16]
 8002038:	7823      	ldrb	r3, [r4, #0]
 800203a:	2b2e      	cmp	r3, #46	; 0x2e
 800203c:	d10c      	bne.n	8002058 <_svfiprintf_r+0x130>
 800203e:	7863      	ldrb	r3, [r4, #1]
 8002040:	2b2a      	cmp	r3, #42	; 0x2a
 8002042:	d135      	bne.n	80020b0 <_svfiprintf_r+0x188>
 8002044:	9b03      	ldr	r3, [sp, #12]
 8002046:	3402      	adds	r4, #2
 8002048:	1d1a      	adds	r2, r3, #4
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	9203      	str	r2, [sp, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	bfb8      	it	lt
 8002052:	f04f 33ff 	movlt.w	r3, #4294967295
 8002056:	9305      	str	r3, [sp, #20]
 8002058:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002118 <_svfiprintf_r+0x1f0>
 800205c:	2203      	movs	r2, #3
 800205e:	4650      	mov	r0, sl
 8002060:	7821      	ldrb	r1, [r4, #0]
 8002062:	f000 f9f7 	bl	8002454 <memchr>
 8002066:	b140      	cbz	r0, 800207a <_svfiprintf_r+0x152>
 8002068:	2340      	movs	r3, #64	; 0x40
 800206a:	eba0 000a 	sub.w	r0, r0, sl
 800206e:	fa03 f000 	lsl.w	r0, r3, r0
 8002072:	9b04      	ldr	r3, [sp, #16]
 8002074:	3401      	adds	r4, #1
 8002076:	4303      	orrs	r3, r0
 8002078:	9304      	str	r3, [sp, #16]
 800207a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800207e:	2206      	movs	r2, #6
 8002080:	4826      	ldr	r0, [pc, #152]	; (800211c <_svfiprintf_r+0x1f4>)
 8002082:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002086:	f000 f9e5 	bl	8002454 <memchr>
 800208a:	2800      	cmp	r0, #0
 800208c:	d038      	beq.n	8002100 <_svfiprintf_r+0x1d8>
 800208e:	4b24      	ldr	r3, [pc, #144]	; (8002120 <_svfiprintf_r+0x1f8>)
 8002090:	bb1b      	cbnz	r3, 80020da <_svfiprintf_r+0x1b2>
 8002092:	9b03      	ldr	r3, [sp, #12]
 8002094:	3307      	adds	r3, #7
 8002096:	f023 0307 	bic.w	r3, r3, #7
 800209a:	3308      	adds	r3, #8
 800209c:	9303      	str	r3, [sp, #12]
 800209e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80020a0:	4433      	add	r3, r6
 80020a2:	9309      	str	r3, [sp, #36]	; 0x24
 80020a4:	e767      	b.n	8001f76 <_svfiprintf_r+0x4e>
 80020a6:	460c      	mov	r4, r1
 80020a8:	2001      	movs	r0, #1
 80020aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80020ae:	e7a5      	b.n	8001ffc <_svfiprintf_r+0xd4>
 80020b0:	2300      	movs	r3, #0
 80020b2:	f04f 0c0a 	mov.w	ip, #10
 80020b6:	4619      	mov	r1, r3
 80020b8:	3401      	adds	r4, #1
 80020ba:	9305      	str	r3, [sp, #20]
 80020bc:	4620      	mov	r0, r4
 80020be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80020c2:	3a30      	subs	r2, #48	; 0x30
 80020c4:	2a09      	cmp	r2, #9
 80020c6:	d903      	bls.n	80020d0 <_svfiprintf_r+0x1a8>
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d0c5      	beq.n	8002058 <_svfiprintf_r+0x130>
 80020cc:	9105      	str	r1, [sp, #20]
 80020ce:	e7c3      	b.n	8002058 <_svfiprintf_r+0x130>
 80020d0:	4604      	mov	r4, r0
 80020d2:	2301      	movs	r3, #1
 80020d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80020d8:	e7f0      	b.n	80020bc <_svfiprintf_r+0x194>
 80020da:	ab03      	add	r3, sp, #12
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	462a      	mov	r2, r5
 80020e0:	4638      	mov	r0, r7
 80020e2:	4b10      	ldr	r3, [pc, #64]	; (8002124 <_svfiprintf_r+0x1fc>)
 80020e4:	a904      	add	r1, sp, #16
 80020e6:	f3af 8000 	nop.w
 80020ea:	1c42      	adds	r2, r0, #1
 80020ec:	4606      	mov	r6, r0
 80020ee:	d1d6      	bne.n	800209e <_svfiprintf_r+0x176>
 80020f0:	89ab      	ldrh	r3, [r5, #12]
 80020f2:	065b      	lsls	r3, r3, #25
 80020f4:	f53f af2c 	bmi.w	8001f50 <_svfiprintf_r+0x28>
 80020f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80020fa:	b01d      	add	sp, #116	; 0x74
 80020fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002100:	ab03      	add	r3, sp, #12
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	462a      	mov	r2, r5
 8002106:	4638      	mov	r0, r7
 8002108:	4b06      	ldr	r3, [pc, #24]	; (8002124 <_svfiprintf_r+0x1fc>)
 800210a:	a904      	add	r1, sp, #16
 800210c:	f000 f87c 	bl	8002208 <_printf_i>
 8002110:	e7eb      	b.n	80020ea <_svfiprintf_r+0x1c2>
 8002112:	bf00      	nop
 8002114:	0800277c 	.word	0x0800277c
 8002118:	08002782 	.word	0x08002782
 800211c:	08002786 	.word	0x08002786
 8002120:	00000000 	.word	0x00000000
 8002124:	08001e71 	.word	0x08001e71

08002128 <_printf_common>:
 8002128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800212c:	4616      	mov	r6, r2
 800212e:	4699      	mov	r9, r3
 8002130:	688a      	ldr	r2, [r1, #8]
 8002132:	690b      	ldr	r3, [r1, #16]
 8002134:	4607      	mov	r7, r0
 8002136:	4293      	cmp	r3, r2
 8002138:	bfb8      	it	lt
 800213a:	4613      	movlt	r3, r2
 800213c:	6033      	str	r3, [r6, #0]
 800213e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002142:	460c      	mov	r4, r1
 8002144:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002148:	b10a      	cbz	r2, 800214e <_printf_common+0x26>
 800214a:	3301      	adds	r3, #1
 800214c:	6033      	str	r3, [r6, #0]
 800214e:	6823      	ldr	r3, [r4, #0]
 8002150:	0699      	lsls	r1, r3, #26
 8002152:	bf42      	ittt	mi
 8002154:	6833      	ldrmi	r3, [r6, #0]
 8002156:	3302      	addmi	r3, #2
 8002158:	6033      	strmi	r3, [r6, #0]
 800215a:	6825      	ldr	r5, [r4, #0]
 800215c:	f015 0506 	ands.w	r5, r5, #6
 8002160:	d106      	bne.n	8002170 <_printf_common+0x48>
 8002162:	f104 0a19 	add.w	sl, r4, #25
 8002166:	68e3      	ldr	r3, [r4, #12]
 8002168:	6832      	ldr	r2, [r6, #0]
 800216a:	1a9b      	subs	r3, r3, r2
 800216c:	42ab      	cmp	r3, r5
 800216e:	dc28      	bgt.n	80021c2 <_printf_common+0x9a>
 8002170:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002174:	1e13      	subs	r3, r2, #0
 8002176:	6822      	ldr	r2, [r4, #0]
 8002178:	bf18      	it	ne
 800217a:	2301      	movne	r3, #1
 800217c:	0692      	lsls	r2, r2, #26
 800217e:	d42d      	bmi.n	80021dc <_printf_common+0xb4>
 8002180:	4649      	mov	r1, r9
 8002182:	4638      	mov	r0, r7
 8002184:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002188:	47c0      	blx	r8
 800218a:	3001      	adds	r0, #1
 800218c:	d020      	beq.n	80021d0 <_printf_common+0xa8>
 800218e:	6823      	ldr	r3, [r4, #0]
 8002190:	68e5      	ldr	r5, [r4, #12]
 8002192:	f003 0306 	and.w	r3, r3, #6
 8002196:	2b04      	cmp	r3, #4
 8002198:	bf18      	it	ne
 800219a:	2500      	movne	r5, #0
 800219c:	6832      	ldr	r2, [r6, #0]
 800219e:	f04f 0600 	mov.w	r6, #0
 80021a2:	68a3      	ldr	r3, [r4, #8]
 80021a4:	bf08      	it	eq
 80021a6:	1aad      	subeq	r5, r5, r2
 80021a8:	6922      	ldr	r2, [r4, #16]
 80021aa:	bf08      	it	eq
 80021ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80021b0:	4293      	cmp	r3, r2
 80021b2:	bfc4      	itt	gt
 80021b4:	1a9b      	subgt	r3, r3, r2
 80021b6:	18ed      	addgt	r5, r5, r3
 80021b8:	341a      	adds	r4, #26
 80021ba:	42b5      	cmp	r5, r6
 80021bc:	d11a      	bne.n	80021f4 <_printf_common+0xcc>
 80021be:	2000      	movs	r0, #0
 80021c0:	e008      	b.n	80021d4 <_printf_common+0xac>
 80021c2:	2301      	movs	r3, #1
 80021c4:	4652      	mov	r2, sl
 80021c6:	4649      	mov	r1, r9
 80021c8:	4638      	mov	r0, r7
 80021ca:	47c0      	blx	r8
 80021cc:	3001      	adds	r0, #1
 80021ce:	d103      	bne.n	80021d8 <_printf_common+0xb0>
 80021d0:	f04f 30ff 	mov.w	r0, #4294967295
 80021d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021d8:	3501      	adds	r5, #1
 80021da:	e7c4      	b.n	8002166 <_printf_common+0x3e>
 80021dc:	2030      	movs	r0, #48	; 0x30
 80021de:	18e1      	adds	r1, r4, r3
 80021e0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80021ea:	4422      	add	r2, r4
 80021ec:	3302      	adds	r3, #2
 80021ee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80021f2:	e7c5      	b.n	8002180 <_printf_common+0x58>
 80021f4:	2301      	movs	r3, #1
 80021f6:	4622      	mov	r2, r4
 80021f8:	4649      	mov	r1, r9
 80021fa:	4638      	mov	r0, r7
 80021fc:	47c0      	blx	r8
 80021fe:	3001      	adds	r0, #1
 8002200:	d0e6      	beq.n	80021d0 <_printf_common+0xa8>
 8002202:	3601      	adds	r6, #1
 8002204:	e7d9      	b.n	80021ba <_printf_common+0x92>
	...

08002208 <_printf_i>:
 8002208:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800220c:	7e0f      	ldrb	r7, [r1, #24]
 800220e:	4691      	mov	r9, r2
 8002210:	2f78      	cmp	r7, #120	; 0x78
 8002212:	4680      	mov	r8, r0
 8002214:	460c      	mov	r4, r1
 8002216:	469a      	mov	sl, r3
 8002218:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800221a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800221e:	d807      	bhi.n	8002230 <_printf_i+0x28>
 8002220:	2f62      	cmp	r7, #98	; 0x62
 8002222:	d80a      	bhi.n	800223a <_printf_i+0x32>
 8002224:	2f00      	cmp	r7, #0
 8002226:	f000 80d9 	beq.w	80023dc <_printf_i+0x1d4>
 800222a:	2f58      	cmp	r7, #88	; 0x58
 800222c:	f000 80a4 	beq.w	8002378 <_printf_i+0x170>
 8002230:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002234:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002238:	e03a      	b.n	80022b0 <_printf_i+0xa8>
 800223a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800223e:	2b15      	cmp	r3, #21
 8002240:	d8f6      	bhi.n	8002230 <_printf_i+0x28>
 8002242:	a101      	add	r1, pc, #4	; (adr r1, 8002248 <_printf_i+0x40>)
 8002244:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002248:	080022a1 	.word	0x080022a1
 800224c:	080022b5 	.word	0x080022b5
 8002250:	08002231 	.word	0x08002231
 8002254:	08002231 	.word	0x08002231
 8002258:	08002231 	.word	0x08002231
 800225c:	08002231 	.word	0x08002231
 8002260:	080022b5 	.word	0x080022b5
 8002264:	08002231 	.word	0x08002231
 8002268:	08002231 	.word	0x08002231
 800226c:	08002231 	.word	0x08002231
 8002270:	08002231 	.word	0x08002231
 8002274:	080023c3 	.word	0x080023c3
 8002278:	080022e5 	.word	0x080022e5
 800227c:	080023a5 	.word	0x080023a5
 8002280:	08002231 	.word	0x08002231
 8002284:	08002231 	.word	0x08002231
 8002288:	080023e5 	.word	0x080023e5
 800228c:	08002231 	.word	0x08002231
 8002290:	080022e5 	.word	0x080022e5
 8002294:	08002231 	.word	0x08002231
 8002298:	08002231 	.word	0x08002231
 800229c:	080023ad 	.word	0x080023ad
 80022a0:	682b      	ldr	r3, [r5, #0]
 80022a2:	1d1a      	adds	r2, r3, #4
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	602a      	str	r2, [r5, #0]
 80022a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80022ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80022b0:	2301      	movs	r3, #1
 80022b2:	e0a4      	b.n	80023fe <_printf_i+0x1f6>
 80022b4:	6820      	ldr	r0, [r4, #0]
 80022b6:	6829      	ldr	r1, [r5, #0]
 80022b8:	0606      	lsls	r6, r0, #24
 80022ba:	f101 0304 	add.w	r3, r1, #4
 80022be:	d50a      	bpl.n	80022d6 <_printf_i+0xce>
 80022c0:	680e      	ldr	r6, [r1, #0]
 80022c2:	602b      	str	r3, [r5, #0]
 80022c4:	2e00      	cmp	r6, #0
 80022c6:	da03      	bge.n	80022d0 <_printf_i+0xc8>
 80022c8:	232d      	movs	r3, #45	; 0x2d
 80022ca:	4276      	negs	r6, r6
 80022cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80022d0:	230a      	movs	r3, #10
 80022d2:	485e      	ldr	r0, [pc, #376]	; (800244c <_printf_i+0x244>)
 80022d4:	e019      	b.n	800230a <_printf_i+0x102>
 80022d6:	680e      	ldr	r6, [r1, #0]
 80022d8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80022dc:	602b      	str	r3, [r5, #0]
 80022de:	bf18      	it	ne
 80022e0:	b236      	sxthne	r6, r6
 80022e2:	e7ef      	b.n	80022c4 <_printf_i+0xbc>
 80022e4:	682b      	ldr	r3, [r5, #0]
 80022e6:	6820      	ldr	r0, [r4, #0]
 80022e8:	1d19      	adds	r1, r3, #4
 80022ea:	6029      	str	r1, [r5, #0]
 80022ec:	0601      	lsls	r1, r0, #24
 80022ee:	d501      	bpl.n	80022f4 <_printf_i+0xec>
 80022f0:	681e      	ldr	r6, [r3, #0]
 80022f2:	e002      	b.n	80022fa <_printf_i+0xf2>
 80022f4:	0646      	lsls	r6, r0, #25
 80022f6:	d5fb      	bpl.n	80022f0 <_printf_i+0xe8>
 80022f8:	881e      	ldrh	r6, [r3, #0]
 80022fa:	2f6f      	cmp	r7, #111	; 0x6f
 80022fc:	bf0c      	ite	eq
 80022fe:	2308      	moveq	r3, #8
 8002300:	230a      	movne	r3, #10
 8002302:	4852      	ldr	r0, [pc, #328]	; (800244c <_printf_i+0x244>)
 8002304:	2100      	movs	r1, #0
 8002306:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800230a:	6865      	ldr	r5, [r4, #4]
 800230c:	2d00      	cmp	r5, #0
 800230e:	bfa8      	it	ge
 8002310:	6821      	ldrge	r1, [r4, #0]
 8002312:	60a5      	str	r5, [r4, #8]
 8002314:	bfa4      	itt	ge
 8002316:	f021 0104 	bicge.w	r1, r1, #4
 800231a:	6021      	strge	r1, [r4, #0]
 800231c:	b90e      	cbnz	r6, 8002322 <_printf_i+0x11a>
 800231e:	2d00      	cmp	r5, #0
 8002320:	d04d      	beq.n	80023be <_printf_i+0x1b6>
 8002322:	4615      	mov	r5, r2
 8002324:	fbb6 f1f3 	udiv	r1, r6, r3
 8002328:	fb03 6711 	mls	r7, r3, r1, r6
 800232c:	5dc7      	ldrb	r7, [r0, r7]
 800232e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002332:	4637      	mov	r7, r6
 8002334:	42bb      	cmp	r3, r7
 8002336:	460e      	mov	r6, r1
 8002338:	d9f4      	bls.n	8002324 <_printf_i+0x11c>
 800233a:	2b08      	cmp	r3, #8
 800233c:	d10b      	bne.n	8002356 <_printf_i+0x14e>
 800233e:	6823      	ldr	r3, [r4, #0]
 8002340:	07de      	lsls	r6, r3, #31
 8002342:	d508      	bpl.n	8002356 <_printf_i+0x14e>
 8002344:	6923      	ldr	r3, [r4, #16]
 8002346:	6861      	ldr	r1, [r4, #4]
 8002348:	4299      	cmp	r1, r3
 800234a:	bfde      	ittt	le
 800234c:	2330      	movle	r3, #48	; 0x30
 800234e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002352:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002356:	1b52      	subs	r2, r2, r5
 8002358:	6122      	str	r2, [r4, #16]
 800235a:	464b      	mov	r3, r9
 800235c:	4621      	mov	r1, r4
 800235e:	4640      	mov	r0, r8
 8002360:	f8cd a000 	str.w	sl, [sp]
 8002364:	aa03      	add	r2, sp, #12
 8002366:	f7ff fedf 	bl	8002128 <_printf_common>
 800236a:	3001      	adds	r0, #1
 800236c:	d14c      	bne.n	8002408 <_printf_i+0x200>
 800236e:	f04f 30ff 	mov.w	r0, #4294967295
 8002372:	b004      	add	sp, #16
 8002374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002378:	4834      	ldr	r0, [pc, #208]	; (800244c <_printf_i+0x244>)
 800237a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800237e:	6829      	ldr	r1, [r5, #0]
 8002380:	6823      	ldr	r3, [r4, #0]
 8002382:	f851 6b04 	ldr.w	r6, [r1], #4
 8002386:	6029      	str	r1, [r5, #0]
 8002388:	061d      	lsls	r5, r3, #24
 800238a:	d514      	bpl.n	80023b6 <_printf_i+0x1ae>
 800238c:	07df      	lsls	r7, r3, #31
 800238e:	bf44      	itt	mi
 8002390:	f043 0320 	orrmi.w	r3, r3, #32
 8002394:	6023      	strmi	r3, [r4, #0]
 8002396:	b91e      	cbnz	r6, 80023a0 <_printf_i+0x198>
 8002398:	6823      	ldr	r3, [r4, #0]
 800239a:	f023 0320 	bic.w	r3, r3, #32
 800239e:	6023      	str	r3, [r4, #0]
 80023a0:	2310      	movs	r3, #16
 80023a2:	e7af      	b.n	8002304 <_printf_i+0xfc>
 80023a4:	6823      	ldr	r3, [r4, #0]
 80023a6:	f043 0320 	orr.w	r3, r3, #32
 80023aa:	6023      	str	r3, [r4, #0]
 80023ac:	2378      	movs	r3, #120	; 0x78
 80023ae:	4828      	ldr	r0, [pc, #160]	; (8002450 <_printf_i+0x248>)
 80023b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80023b4:	e7e3      	b.n	800237e <_printf_i+0x176>
 80023b6:	0659      	lsls	r1, r3, #25
 80023b8:	bf48      	it	mi
 80023ba:	b2b6      	uxthmi	r6, r6
 80023bc:	e7e6      	b.n	800238c <_printf_i+0x184>
 80023be:	4615      	mov	r5, r2
 80023c0:	e7bb      	b.n	800233a <_printf_i+0x132>
 80023c2:	682b      	ldr	r3, [r5, #0]
 80023c4:	6826      	ldr	r6, [r4, #0]
 80023c6:	1d18      	adds	r0, r3, #4
 80023c8:	6961      	ldr	r1, [r4, #20]
 80023ca:	6028      	str	r0, [r5, #0]
 80023cc:	0635      	lsls	r5, r6, #24
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	d501      	bpl.n	80023d6 <_printf_i+0x1ce>
 80023d2:	6019      	str	r1, [r3, #0]
 80023d4:	e002      	b.n	80023dc <_printf_i+0x1d4>
 80023d6:	0670      	lsls	r0, r6, #25
 80023d8:	d5fb      	bpl.n	80023d2 <_printf_i+0x1ca>
 80023da:	8019      	strh	r1, [r3, #0]
 80023dc:	2300      	movs	r3, #0
 80023de:	4615      	mov	r5, r2
 80023e0:	6123      	str	r3, [r4, #16]
 80023e2:	e7ba      	b.n	800235a <_printf_i+0x152>
 80023e4:	682b      	ldr	r3, [r5, #0]
 80023e6:	2100      	movs	r1, #0
 80023e8:	1d1a      	adds	r2, r3, #4
 80023ea:	602a      	str	r2, [r5, #0]
 80023ec:	681d      	ldr	r5, [r3, #0]
 80023ee:	6862      	ldr	r2, [r4, #4]
 80023f0:	4628      	mov	r0, r5
 80023f2:	f000 f82f 	bl	8002454 <memchr>
 80023f6:	b108      	cbz	r0, 80023fc <_printf_i+0x1f4>
 80023f8:	1b40      	subs	r0, r0, r5
 80023fa:	6060      	str	r0, [r4, #4]
 80023fc:	6863      	ldr	r3, [r4, #4]
 80023fe:	6123      	str	r3, [r4, #16]
 8002400:	2300      	movs	r3, #0
 8002402:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002406:	e7a8      	b.n	800235a <_printf_i+0x152>
 8002408:	462a      	mov	r2, r5
 800240a:	4649      	mov	r1, r9
 800240c:	4640      	mov	r0, r8
 800240e:	6923      	ldr	r3, [r4, #16]
 8002410:	47d0      	blx	sl
 8002412:	3001      	adds	r0, #1
 8002414:	d0ab      	beq.n	800236e <_printf_i+0x166>
 8002416:	6823      	ldr	r3, [r4, #0]
 8002418:	079b      	lsls	r3, r3, #30
 800241a:	d413      	bmi.n	8002444 <_printf_i+0x23c>
 800241c:	68e0      	ldr	r0, [r4, #12]
 800241e:	9b03      	ldr	r3, [sp, #12]
 8002420:	4298      	cmp	r0, r3
 8002422:	bfb8      	it	lt
 8002424:	4618      	movlt	r0, r3
 8002426:	e7a4      	b.n	8002372 <_printf_i+0x16a>
 8002428:	2301      	movs	r3, #1
 800242a:	4632      	mov	r2, r6
 800242c:	4649      	mov	r1, r9
 800242e:	4640      	mov	r0, r8
 8002430:	47d0      	blx	sl
 8002432:	3001      	adds	r0, #1
 8002434:	d09b      	beq.n	800236e <_printf_i+0x166>
 8002436:	3501      	adds	r5, #1
 8002438:	68e3      	ldr	r3, [r4, #12]
 800243a:	9903      	ldr	r1, [sp, #12]
 800243c:	1a5b      	subs	r3, r3, r1
 800243e:	42ab      	cmp	r3, r5
 8002440:	dcf2      	bgt.n	8002428 <_printf_i+0x220>
 8002442:	e7eb      	b.n	800241c <_printf_i+0x214>
 8002444:	2500      	movs	r5, #0
 8002446:	f104 0619 	add.w	r6, r4, #25
 800244a:	e7f5      	b.n	8002438 <_printf_i+0x230>
 800244c:	0800278d 	.word	0x0800278d
 8002450:	0800279e 	.word	0x0800279e

08002454 <memchr>:
 8002454:	4603      	mov	r3, r0
 8002456:	b510      	push	{r4, lr}
 8002458:	b2c9      	uxtb	r1, r1
 800245a:	4402      	add	r2, r0
 800245c:	4293      	cmp	r3, r2
 800245e:	4618      	mov	r0, r3
 8002460:	d101      	bne.n	8002466 <memchr+0x12>
 8002462:	2000      	movs	r0, #0
 8002464:	e003      	b.n	800246e <memchr+0x1a>
 8002466:	7804      	ldrb	r4, [r0, #0]
 8002468:	3301      	adds	r3, #1
 800246a:	428c      	cmp	r4, r1
 800246c:	d1f6      	bne.n	800245c <memchr+0x8>
 800246e:	bd10      	pop	{r4, pc}

08002470 <memcpy>:
 8002470:	440a      	add	r2, r1
 8002472:	4291      	cmp	r1, r2
 8002474:	f100 33ff 	add.w	r3, r0, #4294967295
 8002478:	d100      	bne.n	800247c <memcpy+0xc>
 800247a:	4770      	bx	lr
 800247c:	b510      	push	{r4, lr}
 800247e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002482:	4291      	cmp	r1, r2
 8002484:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002488:	d1f9      	bne.n	800247e <memcpy+0xe>
 800248a:	bd10      	pop	{r4, pc}

0800248c <memmove>:
 800248c:	4288      	cmp	r0, r1
 800248e:	b510      	push	{r4, lr}
 8002490:	eb01 0402 	add.w	r4, r1, r2
 8002494:	d902      	bls.n	800249c <memmove+0x10>
 8002496:	4284      	cmp	r4, r0
 8002498:	4623      	mov	r3, r4
 800249a:	d807      	bhi.n	80024ac <memmove+0x20>
 800249c:	1e43      	subs	r3, r0, #1
 800249e:	42a1      	cmp	r1, r4
 80024a0:	d008      	beq.n	80024b4 <memmove+0x28>
 80024a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80024a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80024aa:	e7f8      	b.n	800249e <memmove+0x12>
 80024ac:	4601      	mov	r1, r0
 80024ae:	4402      	add	r2, r0
 80024b0:	428a      	cmp	r2, r1
 80024b2:	d100      	bne.n	80024b6 <memmove+0x2a>
 80024b4:	bd10      	pop	{r4, pc}
 80024b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80024ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80024be:	e7f7      	b.n	80024b0 <memmove+0x24>

080024c0 <_free_r>:
 80024c0:	b538      	push	{r3, r4, r5, lr}
 80024c2:	4605      	mov	r5, r0
 80024c4:	2900      	cmp	r1, #0
 80024c6:	d040      	beq.n	800254a <_free_r+0x8a>
 80024c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80024cc:	1f0c      	subs	r4, r1, #4
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	bfb8      	it	lt
 80024d2:	18e4      	addlt	r4, r4, r3
 80024d4:	f000 f910 	bl	80026f8 <__malloc_lock>
 80024d8:	4a1c      	ldr	r2, [pc, #112]	; (800254c <_free_r+0x8c>)
 80024da:	6813      	ldr	r3, [r2, #0]
 80024dc:	b933      	cbnz	r3, 80024ec <_free_r+0x2c>
 80024de:	6063      	str	r3, [r4, #4]
 80024e0:	6014      	str	r4, [r2, #0]
 80024e2:	4628      	mov	r0, r5
 80024e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80024e8:	f000 b90c 	b.w	8002704 <__malloc_unlock>
 80024ec:	42a3      	cmp	r3, r4
 80024ee:	d908      	bls.n	8002502 <_free_r+0x42>
 80024f0:	6820      	ldr	r0, [r4, #0]
 80024f2:	1821      	adds	r1, r4, r0
 80024f4:	428b      	cmp	r3, r1
 80024f6:	bf01      	itttt	eq
 80024f8:	6819      	ldreq	r1, [r3, #0]
 80024fa:	685b      	ldreq	r3, [r3, #4]
 80024fc:	1809      	addeq	r1, r1, r0
 80024fe:	6021      	streq	r1, [r4, #0]
 8002500:	e7ed      	b.n	80024de <_free_r+0x1e>
 8002502:	461a      	mov	r2, r3
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	b10b      	cbz	r3, 800250c <_free_r+0x4c>
 8002508:	42a3      	cmp	r3, r4
 800250a:	d9fa      	bls.n	8002502 <_free_r+0x42>
 800250c:	6811      	ldr	r1, [r2, #0]
 800250e:	1850      	adds	r0, r2, r1
 8002510:	42a0      	cmp	r0, r4
 8002512:	d10b      	bne.n	800252c <_free_r+0x6c>
 8002514:	6820      	ldr	r0, [r4, #0]
 8002516:	4401      	add	r1, r0
 8002518:	1850      	adds	r0, r2, r1
 800251a:	4283      	cmp	r3, r0
 800251c:	6011      	str	r1, [r2, #0]
 800251e:	d1e0      	bne.n	80024e2 <_free_r+0x22>
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	4401      	add	r1, r0
 8002526:	6011      	str	r1, [r2, #0]
 8002528:	6053      	str	r3, [r2, #4]
 800252a:	e7da      	b.n	80024e2 <_free_r+0x22>
 800252c:	d902      	bls.n	8002534 <_free_r+0x74>
 800252e:	230c      	movs	r3, #12
 8002530:	602b      	str	r3, [r5, #0]
 8002532:	e7d6      	b.n	80024e2 <_free_r+0x22>
 8002534:	6820      	ldr	r0, [r4, #0]
 8002536:	1821      	adds	r1, r4, r0
 8002538:	428b      	cmp	r3, r1
 800253a:	bf01      	itttt	eq
 800253c:	6819      	ldreq	r1, [r3, #0]
 800253e:	685b      	ldreq	r3, [r3, #4]
 8002540:	1809      	addeq	r1, r1, r0
 8002542:	6021      	streq	r1, [r4, #0]
 8002544:	6063      	str	r3, [r4, #4]
 8002546:	6054      	str	r4, [r2, #4]
 8002548:	e7cb      	b.n	80024e2 <_free_r+0x22>
 800254a:	bd38      	pop	{r3, r4, r5, pc}
 800254c:	200000e8 	.word	0x200000e8

08002550 <sbrk_aligned>:
 8002550:	b570      	push	{r4, r5, r6, lr}
 8002552:	4e0e      	ldr	r6, [pc, #56]	; (800258c <sbrk_aligned+0x3c>)
 8002554:	460c      	mov	r4, r1
 8002556:	6831      	ldr	r1, [r6, #0]
 8002558:	4605      	mov	r5, r0
 800255a:	b911      	cbnz	r1, 8002562 <sbrk_aligned+0x12>
 800255c:	f000 f8bc 	bl	80026d8 <_sbrk_r>
 8002560:	6030      	str	r0, [r6, #0]
 8002562:	4621      	mov	r1, r4
 8002564:	4628      	mov	r0, r5
 8002566:	f000 f8b7 	bl	80026d8 <_sbrk_r>
 800256a:	1c43      	adds	r3, r0, #1
 800256c:	d00a      	beq.n	8002584 <sbrk_aligned+0x34>
 800256e:	1cc4      	adds	r4, r0, #3
 8002570:	f024 0403 	bic.w	r4, r4, #3
 8002574:	42a0      	cmp	r0, r4
 8002576:	d007      	beq.n	8002588 <sbrk_aligned+0x38>
 8002578:	1a21      	subs	r1, r4, r0
 800257a:	4628      	mov	r0, r5
 800257c:	f000 f8ac 	bl	80026d8 <_sbrk_r>
 8002580:	3001      	adds	r0, #1
 8002582:	d101      	bne.n	8002588 <sbrk_aligned+0x38>
 8002584:	f04f 34ff 	mov.w	r4, #4294967295
 8002588:	4620      	mov	r0, r4
 800258a:	bd70      	pop	{r4, r5, r6, pc}
 800258c:	200000ec 	.word	0x200000ec

08002590 <_malloc_r>:
 8002590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002594:	1ccd      	adds	r5, r1, #3
 8002596:	f025 0503 	bic.w	r5, r5, #3
 800259a:	3508      	adds	r5, #8
 800259c:	2d0c      	cmp	r5, #12
 800259e:	bf38      	it	cc
 80025a0:	250c      	movcc	r5, #12
 80025a2:	2d00      	cmp	r5, #0
 80025a4:	4607      	mov	r7, r0
 80025a6:	db01      	blt.n	80025ac <_malloc_r+0x1c>
 80025a8:	42a9      	cmp	r1, r5
 80025aa:	d905      	bls.n	80025b8 <_malloc_r+0x28>
 80025ac:	230c      	movs	r3, #12
 80025ae:	2600      	movs	r6, #0
 80025b0:	603b      	str	r3, [r7, #0]
 80025b2:	4630      	mov	r0, r6
 80025b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80025b8:	4e2e      	ldr	r6, [pc, #184]	; (8002674 <_malloc_r+0xe4>)
 80025ba:	f000 f89d 	bl	80026f8 <__malloc_lock>
 80025be:	6833      	ldr	r3, [r6, #0]
 80025c0:	461c      	mov	r4, r3
 80025c2:	bb34      	cbnz	r4, 8002612 <_malloc_r+0x82>
 80025c4:	4629      	mov	r1, r5
 80025c6:	4638      	mov	r0, r7
 80025c8:	f7ff ffc2 	bl	8002550 <sbrk_aligned>
 80025cc:	1c43      	adds	r3, r0, #1
 80025ce:	4604      	mov	r4, r0
 80025d0:	d14d      	bne.n	800266e <_malloc_r+0xde>
 80025d2:	6834      	ldr	r4, [r6, #0]
 80025d4:	4626      	mov	r6, r4
 80025d6:	2e00      	cmp	r6, #0
 80025d8:	d140      	bne.n	800265c <_malloc_r+0xcc>
 80025da:	6823      	ldr	r3, [r4, #0]
 80025dc:	4631      	mov	r1, r6
 80025de:	4638      	mov	r0, r7
 80025e0:	eb04 0803 	add.w	r8, r4, r3
 80025e4:	f000 f878 	bl	80026d8 <_sbrk_r>
 80025e8:	4580      	cmp	r8, r0
 80025ea:	d13a      	bne.n	8002662 <_malloc_r+0xd2>
 80025ec:	6821      	ldr	r1, [r4, #0]
 80025ee:	3503      	adds	r5, #3
 80025f0:	1a6d      	subs	r5, r5, r1
 80025f2:	f025 0503 	bic.w	r5, r5, #3
 80025f6:	3508      	adds	r5, #8
 80025f8:	2d0c      	cmp	r5, #12
 80025fa:	bf38      	it	cc
 80025fc:	250c      	movcc	r5, #12
 80025fe:	4638      	mov	r0, r7
 8002600:	4629      	mov	r1, r5
 8002602:	f7ff ffa5 	bl	8002550 <sbrk_aligned>
 8002606:	3001      	adds	r0, #1
 8002608:	d02b      	beq.n	8002662 <_malloc_r+0xd2>
 800260a:	6823      	ldr	r3, [r4, #0]
 800260c:	442b      	add	r3, r5
 800260e:	6023      	str	r3, [r4, #0]
 8002610:	e00e      	b.n	8002630 <_malloc_r+0xa0>
 8002612:	6822      	ldr	r2, [r4, #0]
 8002614:	1b52      	subs	r2, r2, r5
 8002616:	d41e      	bmi.n	8002656 <_malloc_r+0xc6>
 8002618:	2a0b      	cmp	r2, #11
 800261a:	d916      	bls.n	800264a <_malloc_r+0xba>
 800261c:	1961      	adds	r1, r4, r5
 800261e:	42a3      	cmp	r3, r4
 8002620:	6025      	str	r5, [r4, #0]
 8002622:	bf18      	it	ne
 8002624:	6059      	strne	r1, [r3, #4]
 8002626:	6863      	ldr	r3, [r4, #4]
 8002628:	bf08      	it	eq
 800262a:	6031      	streq	r1, [r6, #0]
 800262c:	5162      	str	r2, [r4, r5]
 800262e:	604b      	str	r3, [r1, #4]
 8002630:	4638      	mov	r0, r7
 8002632:	f104 060b 	add.w	r6, r4, #11
 8002636:	f000 f865 	bl	8002704 <__malloc_unlock>
 800263a:	f026 0607 	bic.w	r6, r6, #7
 800263e:	1d23      	adds	r3, r4, #4
 8002640:	1af2      	subs	r2, r6, r3
 8002642:	d0b6      	beq.n	80025b2 <_malloc_r+0x22>
 8002644:	1b9b      	subs	r3, r3, r6
 8002646:	50a3      	str	r3, [r4, r2]
 8002648:	e7b3      	b.n	80025b2 <_malloc_r+0x22>
 800264a:	6862      	ldr	r2, [r4, #4]
 800264c:	42a3      	cmp	r3, r4
 800264e:	bf0c      	ite	eq
 8002650:	6032      	streq	r2, [r6, #0]
 8002652:	605a      	strne	r2, [r3, #4]
 8002654:	e7ec      	b.n	8002630 <_malloc_r+0xa0>
 8002656:	4623      	mov	r3, r4
 8002658:	6864      	ldr	r4, [r4, #4]
 800265a:	e7b2      	b.n	80025c2 <_malloc_r+0x32>
 800265c:	4634      	mov	r4, r6
 800265e:	6876      	ldr	r6, [r6, #4]
 8002660:	e7b9      	b.n	80025d6 <_malloc_r+0x46>
 8002662:	230c      	movs	r3, #12
 8002664:	4638      	mov	r0, r7
 8002666:	603b      	str	r3, [r7, #0]
 8002668:	f000 f84c 	bl	8002704 <__malloc_unlock>
 800266c:	e7a1      	b.n	80025b2 <_malloc_r+0x22>
 800266e:	6025      	str	r5, [r4, #0]
 8002670:	e7de      	b.n	8002630 <_malloc_r+0xa0>
 8002672:	bf00      	nop
 8002674:	200000e8 	.word	0x200000e8

08002678 <_realloc_r>:
 8002678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800267c:	4680      	mov	r8, r0
 800267e:	4614      	mov	r4, r2
 8002680:	460e      	mov	r6, r1
 8002682:	b921      	cbnz	r1, 800268e <_realloc_r+0x16>
 8002684:	4611      	mov	r1, r2
 8002686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800268a:	f7ff bf81 	b.w	8002590 <_malloc_r>
 800268e:	b92a      	cbnz	r2, 800269c <_realloc_r+0x24>
 8002690:	f7ff ff16 	bl	80024c0 <_free_r>
 8002694:	4625      	mov	r5, r4
 8002696:	4628      	mov	r0, r5
 8002698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800269c:	f000 f838 	bl	8002710 <_malloc_usable_size_r>
 80026a0:	4284      	cmp	r4, r0
 80026a2:	4607      	mov	r7, r0
 80026a4:	d802      	bhi.n	80026ac <_realloc_r+0x34>
 80026a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80026aa:	d812      	bhi.n	80026d2 <_realloc_r+0x5a>
 80026ac:	4621      	mov	r1, r4
 80026ae:	4640      	mov	r0, r8
 80026b0:	f7ff ff6e 	bl	8002590 <_malloc_r>
 80026b4:	4605      	mov	r5, r0
 80026b6:	2800      	cmp	r0, #0
 80026b8:	d0ed      	beq.n	8002696 <_realloc_r+0x1e>
 80026ba:	42bc      	cmp	r4, r7
 80026bc:	4622      	mov	r2, r4
 80026be:	4631      	mov	r1, r6
 80026c0:	bf28      	it	cs
 80026c2:	463a      	movcs	r2, r7
 80026c4:	f7ff fed4 	bl	8002470 <memcpy>
 80026c8:	4631      	mov	r1, r6
 80026ca:	4640      	mov	r0, r8
 80026cc:	f7ff fef8 	bl	80024c0 <_free_r>
 80026d0:	e7e1      	b.n	8002696 <_realloc_r+0x1e>
 80026d2:	4635      	mov	r5, r6
 80026d4:	e7df      	b.n	8002696 <_realloc_r+0x1e>
	...

080026d8 <_sbrk_r>:
 80026d8:	b538      	push	{r3, r4, r5, lr}
 80026da:	2300      	movs	r3, #0
 80026dc:	4d05      	ldr	r5, [pc, #20]	; (80026f4 <_sbrk_r+0x1c>)
 80026de:	4604      	mov	r4, r0
 80026e0:	4608      	mov	r0, r1
 80026e2:	602b      	str	r3, [r5, #0]
 80026e4:	f7fd ffba 	bl	800065c <_sbrk>
 80026e8:	1c43      	adds	r3, r0, #1
 80026ea:	d102      	bne.n	80026f2 <_sbrk_r+0x1a>
 80026ec:	682b      	ldr	r3, [r5, #0]
 80026ee:	b103      	cbz	r3, 80026f2 <_sbrk_r+0x1a>
 80026f0:	6023      	str	r3, [r4, #0]
 80026f2:	bd38      	pop	{r3, r4, r5, pc}
 80026f4:	200000f0 	.word	0x200000f0

080026f8 <__malloc_lock>:
 80026f8:	4801      	ldr	r0, [pc, #4]	; (8002700 <__malloc_lock+0x8>)
 80026fa:	f000 b811 	b.w	8002720 <__retarget_lock_acquire_recursive>
 80026fe:	bf00      	nop
 8002700:	200000f4 	.word	0x200000f4

08002704 <__malloc_unlock>:
 8002704:	4801      	ldr	r0, [pc, #4]	; (800270c <__malloc_unlock+0x8>)
 8002706:	f000 b80c 	b.w	8002722 <__retarget_lock_release_recursive>
 800270a:	bf00      	nop
 800270c:	200000f4 	.word	0x200000f4

08002710 <_malloc_usable_size_r>:
 8002710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002714:	1f18      	subs	r0, r3, #4
 8002716:	2b00      	cmp	r3, #0
 8002718:	bfbc      	itt	lt
 800271a:	580b      	ldrlt	r3, [r1, r0]
 800271c:	18c0      	addlt	r0, r0, r3
 800271e:	4770      	bx	lr

08002720 <__retarget_lock_acquire_recursive>:
 8002720:	4770      	bx	lr

08002722 <__retarget_lock_release_recursive>:
 8002722:	4770      	bx	lr

08002724 <_init>:
 8002724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002726:	bf00      	nop
 8002728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800272a:	bc08      	pop	{r3}
 800272c:	469e      	mov	lr, r3
 800272e:	4770      	bx	lr

08002730 <_fini>:
 8002730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002732:	bf00      	nop
 8002734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002736:	bc08      	pop	{r3}
 8002738:	469e      	mov	lr, r3
 800273a:	4770      	bx	lr
