//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_86
.address_size 64

	// .globl	triton_mm               // -- Begin function triton_mm
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_mm
.visible .entry triton_mm(
	.param .u64 .ptr .global .align 1 triton_mm_param_0,
	.param .u64 .ptr .global .align 1 triton_mm_param_1,
	.param .u64 .ptr .global .align 1 triton_mm_param_2,
	.param .u64 .ptr .global .align 1 triton_mm_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<38>;
	.reg .b32 	%r<479>;
	.reg .b64 	%rd<42>;
	.loc	1 17 0                          // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:17:0
$L__func_begin0:
	.loc	1 17 0                          // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:17:0

// %bb.0:
	ld.param.u64 	%rd9, [triton_mm_param_2];
	ld.param.u64 	%rd17, [triton_mm_param_0];
	ld.param.u64 	%rd18, [triton_mm_param_1];
$L__tmp0:
	.loc	1 40 24                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:40:24
	mov.u32 	%r96, %ctaid.x;
	.loc	1 46 22                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:46:22
	mul.hi.s32 	%r97, %r96, 715827883;
	shr.u32 	%r98, %r97, 31;
	shr.s32 	%r99, %r97, 5;
	add.s32 	%r100, %r99, %r98;
	.loc	1 47 41                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:47:41
	shl.b32 	%r101, %r100, 3;
	.loc	1 47 30                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:47:30
	sub.s32 	%r102, 8, %r101;
	.loc	1 47 50                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:47:50
	min.s32 	%r103, %r102, 8;
	.loc	1 48 40                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:48:40
	rem.s32 	%r104, %r96, %r103;
	.loc	1 48 34                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:48:34
	add.s32 	%r105, %r104, %r101;
	.loc	1 49 19                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:49:19
	mul.lo.s32 	%r106, %r100, 192;
	sub.s32 	%r107, %r96, %r106;
	.loc	1 49 30                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:49:30
	div.s32 	%r108, %r107, %r103;
	.loc	1 51 17                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:51:17
	shl.b32 	%r1, %r105, 6;
	.loc	1 51 40                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:51:40
	mov.u32 	%r2, %tid.x;
	and.b32  	%r109, %r2, 8;
	and.b32  	%r3, %r2, 16;
	shr.u32 	%r110, %r2, 2;
	and.b32  	%r4, %r2, 128;
	bfe.u32 	%r111, %r2, 2, 6;
	.loc	1 51 27                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:51:27
	or.b32  	%r112, %r1, %r111;
	.loc	1 52 17                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:52:17
	shl.b32 	%r5, %r108, 7;
	.loc	1 52 40                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:52:40
	bfe.u32 	%r113, %r2, 1, 7;
	shl.b32 	%r6, %r2, 2;
	and.b32  	%r114, %r6, 16;
	.loc	1 52 27                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:52:27
	or.b32  	%r115, %r5, %r113;
	.loc	1 54 57                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:54:57
	bfe.s32 	%r116, %r105, 25, 1;
	shr.u32 	%r117, %r116, 23;
	add.s32 	%r118, %r112, %r117;
	and.b32  	%r119, %r118, 4193792;
	sub.s32 	%r120, %r112, %r119;
	.loc	1 58 57                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:58:57
	mul.hi.s32 	%r121, %r115, 715827883;
	shr.u32 	%r122, %r121, 31;
	shr.u32 	%r123, %r121, 9;
	add.s32 	%r124, %r123, %r122;
	mul.lo.s32 	%r125, %r124, 3072;
	sub.s32 	%r126, %r115, %r125;
	.loc	1 66 30                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:66:30
	shl.b32 	%r127, %r2, 3;
	and.b32  	%r128, %r127, 24;
	.loc	1 67 30                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:67:30
	shl.b32 	%r129, %r2, 4;
	and.b32  	%r130, %r129, 16;
	.loc	1 71 30                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:71:30
	mul.lo.s32 	%r131, %r120, 3072;
	.loc	1 77 55                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:55
	mul.lo.s32 	%r132, %r126, 3072;
	.loc	1 71 25                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:71:25
	or.b32  	%r133, %r131, %r128;
	.loc	1 72 25                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:72:25
	cvt.s64.s32 	%rd19, %r133;
	.loc	1 72 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:72:20
	xor.b32  	%r134, %r128, %r3;
	shl.b32 	%r135, %r111, 5;
	or.b32  	%r136, %r134, %r135;
	mov.u32 	%r137, global_smem;
	add.s32 	%r138, %r137, %r136;
	add.s32 	%r81, %r138, 12288;
	.loc	1 64 26                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:64:26
	add.s64 	%rd10, %rd19, %rd17;
	mov.b32 	%r82, 8;
	.loc	1 72 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:72:20
	// begin inline asm
	cp.async.ca.shared.global [ %r81 + 0 ], [ %rd10 + 0 ], 0x8, %r82;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 50                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:50
	or.b32  	%r139, %r132, %r130;
	.loc	1 77 25                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:25
	cvt.s64.s32 	%rd20, %r139;
	.loc	1 77 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:20
	shl.b32 	%r140, %r109, 1;
	xor.b32  	%r141, %r130, %r140;
	shl.b32 	%r142, %r113, 5;
	or.b32  	%r143, %r141, %r142;
	add.s32 	%r83, %r137, %r143;
	.loc	1 64 26                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:64:26
	add.s64 	%rd11, %rd20, %rd18;
	mov.b32 	%r84, 16;
	.loc	1 77 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:20
	// begin inline asm
	cp.async.cg.shared.global [ %r83 + 0 ], [ %rd11 + 0 ], 0x10, %r84;
	// end inline asm
	cp.async.commit_group;
	.loc	1 72 25                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:72:25
	add.s64 	%rd12, %rd10, 32;
	.loc	1 72 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:72:20
	bar.sync 	0;
	add.s32 	%r85, %r138, 14336;
	// begin inline asm
	cp.async.ca.shared.global [ %r85 + 0 ], [ %rd12 + 0 ], 0x8, %r82;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 25                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:25
	add.s64 	%rd13, %rd11, 32;
	.loc	1 77 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:20
	add.s32 	%r87, %r83, 4096;
	// begin inline asm
	cp.async.cg.shared.global [ %r87 + 0 ], [ %rd13 + 0 ], 0x10, %r84;
	// end inline asm
	cp.async.commit_group;
	.loc	1 72 25                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:72:25
	add.s64 	%rd14, %rd10, 64;
	.loc	1 72 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:72:20
	bar.sync 	0;
	add.s32 	%r89, %r138, 16384;
	// begin inline asm
	cp.async.ca.shared.global [ %r89 + 0 ], [ %rd14 + 0 ], 0x8, %r82;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 25                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:25
	add.s64 	%rd15, %rd11, 64;
	.loc	1 77 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:20
	add.s32 	%r91, %r83, 8192;
	// begin inline asm
	cp.async.cg.shared.global [ %r91 + 0 ], [ %rd15 + 0 ], 0x10, %r84;
	// end inline asm
	cp.async.commit_group;
	and.b32  	%r144, %r2, 7;
	.loc	1 64 26                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:64:26
	or.b32  	%r145, %r109, %r144;
	and.b32  	%r146, %r2, 15;
	xor.b32  	%r147, %r114, %r3;
	shr.u32 	%r148, %r4, 3;
	or.b32  	%r149, %r148, %r146;
	shl.b32 	%r150, %r149, 5;
	or.b32  	%r9, %r150, %r147;
	or.b32  	%r151, %r145, %r148;
	shl.b32 	%r152, %r151, 5;
	or.b32  	%r153, %r152, %r147;
	or.b32  	%r10, %r153, 1024;
	xor.b32  	%r154, %r114, %r140;
	and.b32  	%r11, %r110, 24;
	or.b32  	%r155, %r11, %r144;
	shl.b32 	%r156, %r155, 5;
	or.b32  	%r12, %r156, %r154;
	add.s64 	%rd40, %rd11, 96;
	add.s64 	%rd39, %rd10, 96;
	mov.b32 	%r447, 0;
	mov.b32 	%r446, 2;
	mov.b32 	%r445, -1;
	mov.b64 	%rd41, 0;
	mov.u32 	%r448, %r447;
	mov.u32 	%r449, %r447;
	mov.u32 	%r450, %r447;
	mov.u32 	%r451, %r447;
	mov.u32 	%r452, %r447;
	mov.u32 	%r453, %r447;
	mov.u32 	%r454, %r447;
	mov.u32 	%r455, %r447;
	mov.u32 	%r456, %r447;
	mov.u32 	%r457, %r447;
	mov.u32 	%r458, %r447;
	mov.u32 	%r459, %r447;
	mov.u32 	%r460, %r447;
	mov.u32 	%r461, %r447;
	mov.u32 	%r462, %r447;
	mov.u32 	%r463, %r447;
	mov.u32 	%r464, %r447;
	mov.u32 	%r465, %r447;
	mov.u32 	%r466, %r447;
	mov.u32 	%r467, %r447;
	mov.u32 	%r468, %r447;
	mov.u32 	%r469, %r447;
	mov.u32 	%r470, %r447;
	mov.u32 	%r471, %r447;
	mov.u32 	%r472, %r447;
	mov.u32 	%r473, %r447;
	mov.u32 	%r474, %r447;
	mov.u32 	%r475, %r447;
	mov.u32 	%r476, %r447;
	mov.u32 	%r477, %r447;
	mov.u32 	%r478, %r447;
$L__BB0_1:                              // =>This Inner Loop Header: Depth=1
	setp.lt.u64 	%p1, %rd41, 93;
	add.s32 	%r295, %r445, 1;
	setp.lt.s32 	%p2, %r295, 3;
	selp.b32 	%r445, %r295, 0, %p2;
	.loc	1 72 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:72:20
	cp.async.wait_group 4;
	bar.sync 	0;
	shl.b32 	%r296, %r445, 11;
	add.s32 	%r298, %r137, %r296;
	add.s32 	%r299, %r298, 12288;
	add.s32 	%r161, %r299, %r9;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r187, %r188, %r189, %r190}, [%r161];
	// end inline asm
	add.s32 	%r166, %r299, %r10;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r243, %r244, %r245, %r246}, [%r166];
	// end inline asm
	.loc	1 77 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:20
	shl.b32 	%r300, %r445, 12;
	add.s32 	%r301, %r137, %r300;
	add.s32 	%r169, %r301, %r12;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r191, %r192}, [%r169];
	// end inline asm
	add.s32 	%r172, %r169, 1024;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r205, %r206}, [%r172];
	// end inline asm
	add.s32 	%r175, %r169, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r219, %r220}, [%r175];
	// end inline asm
	add.s32 	%r178, %r169, 3072;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r233, %r234}, [%r178];
	// end inline asm
	.loc	1 78 25                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:78:25
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r447, %r448, %r449, %r450 }, { %r187, %r188, %r189, %r190 }, { %r191, %r192 }, { %r447, %r448, %r449, %r450 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r451, %r452, %r453, %r454 }, { %r187, %r188, %r189, %r190 }, { %r205, %r206 }, { %r451, %r452, %r453, %r454 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r455, %r456, %r457, %r458 }, { %r187, %r188, %r189, %r190 }, { %r219, %r220 }, { %r455, %r456, %r457, %r458 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r459, %r460, %r461, %r462 }, { %r187, %r188, %r189, %r190 }, { %r233, %r234 }, { %r459, %r460, %r461, %r462 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r463, %r464, %r465, %r466 }, { %r243, %r244, %r245, %r246 }, { %r191, %r192 }, { %r463, %r464, %r465, %r466 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r467, %r468, %r469, %r470 }, { %r243, %r244, %r245, %r246 }, { %r205, %r206 }, { %r467, %r468, %r469, %r470 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r471, %r472, %r473, %r474 }, { %r243, %r244, %r245, %r246 }, { %r219, %r220 }, { %r471, %r472, %r473, %r474 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r475, %r476, %r477, %r478 }, { %r243, %r244, %r245, %r246 }, { %r233, %r234 }, { %r475, %r476, %r477, %r478 };
	// end inline asm
	.loc	1 64 26                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:64:26
	add.s32 	%r302, %r446, 1;
	setp.lt.s32 	%p3, %r302, 3;
	selp.b32 	%r446, %r302, 0, %p3;
	.loc	1 72 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:72:20
	shl.b32 	%r303, %r446, 11;
	bar.sync 	0;
	add.s32 	%r291, %r81, %r303;
	selp.b32 	%r292, 8, 0, %p1;
	// begin inline asm
	cp.async.ca.shared.global [ %r291 + 0 ], [ %rd39 + 0 ], 0x8, %r292;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:77:20
	shl.b32 	%r304, %r446, 12;
	add.s32 	%r293, %r83, %r304;
	selp.b32 	%r294, 16, 0, %p1;
	// begin inline asm
	cp.async.cg.shared.global [ %r293 + 0 ], [ %rd40 + 0 ], 0x10, %r294;
	// end inline asm
	cp.async.commit_group;
	.loc	1 64 26                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:64:26
	add.s64 	%rd41, %rd41, 1;
	add.s64 	%rd40, %rd40, 32;
	add.s64 	%rd39, %rd39, 32;
	setp.ne.s64 	%p4, %rd41, 96;
	@%p4 bra 	$L__BB0_1;
// %bb.2:
	.loc	1 52 40                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:52:40
	and.b32  	%r385, %r6, 124;
	.loc	1 52 27                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:52:27
	or.b32  	%r386, %r5, %r385;
	.loc	1 51 40                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:51:40
	bfe.u32 	%r387, %r2, 5, 3;
	.loc	1 51 27                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:51:27
	or.b32  	%r388, %r387, %r1;
	or.b32  	%r389, %r388, 56;
	or.b32  	%r390, %r388, 48;
	or.b32  	%r391, %r388, 40;
	or.b32  	%r392, %r388, 32;
	or.b32  	%r393, %r388, 24;
	or.b32  	%r394, %r388, 16;
	or.b32  	%r395, %r388, 8;
	.loc	1 64 26                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:64:26
	cp.async.wait_group 0;
	bar.sync 	0;
	.loc	1 85 20                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:85:20
	setp.lt.s32 	%p29, %r388, 512;
	setp.lt.s32 	%p30, %r395, 512;
	setp.lt.s32 	%p31, %r394, 512;
	setp.lt.s32 	%p32, %r393, 512;
	setp.lt.s32 	%p33, %r392, 512;
	setp.lt.s32 	%p34, %r391, 512;
	setp.lt.s32 	%p35, %r390, 512;
	setp.lt.s32 	%p36, %r389, 512;
	.loc	1 85 34                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:85:34
	setp.lt.s32 	%p37, %r386, 3072;
	.loc	1 85 26                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:85:26
	and.pred  	%p21, %p29, %p37;
	and.pred  	%p22, %p30, %p37;
	and.pred  	%p23, %p31, %p37;
	and.pred  	%p24, %p32, %p37;
	and.pred  	%p25, %p33, %p37;
	and.pred  	%p26, %p34, %p37;
	and.pred  	%p27, %p35, %p37;
	and.pred  	%p28, %p36, %p37;
	.loc	1 88 26                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:88:26
	mad.lo.s32 	%r396, %r388, 3072, %r386;
	add.s32 	%r397, %r396, 24576;
	add.s32 	%r398, %r396, 49152;
	add.s32 	%r399, %r396, 73728;
	add.s32 	%r400, %r396, 98304;
	add.s32 	%r401, %r396, 122880;
	add.s32 	%r402, %r396, 147456;
	.loc	1 88 21                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:88:21
	add.s32 	%r403, %r396, 172032;
	.loc	1 89 25                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:89:25
	mul.wide.s32 	%rd31, %r396, 4;
	add.s64 	%rd23, %rd9, %rd31;
	mul.wide.s32 	%rd32, %r397, 4;
	add.s64 	%rd24, %rd9, %rd32;
	mul.wide.s32 	%rd33, %r398, 4;
	add.s64 	%rd25, %rd9, %rd33;
	mul.wide.s32 	%rd34, %r399, 4;
	add.s64 	%rd26, %rd9, %rd34;
	mul.wide.s32 	%rd35, %r400, 4;
	add.s64 	%rd27, %rd9, %rd35;
	mul.wide.s32 	%rd36, %r401, 4;
	add.s64 	%rd28, %rd9, %rd36;
	mul.wide.s32 	%rd37, %r402, 4;
	add.s64 	%rd29, %rd9, %rd37;
	mul.wide.s32 	%rd38, %r403, 4;
	add.s64 	%rd30, %rd9, %rd38;
	.loc	1 89 67                         // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:89:67
	shl.b32 	%r404, %r2, 1;
	and.b32  	%r405, %r404, 6;
	shl.b32 	%r406, %r2, 5;
	and.b32  	%r407, %r406, 384;
	or.b32  	%r408, %r407, %r405;
	shl.b32 	%r409, %r3, 5;
	or.b32  	%r410, %r408, %r409;
	shl.b32 	%r411, %r4, 4;
	or.b32  	%r412, %r410, %r411;
	or.b32  	%r413, %r11, %r412;
	and.b32  	%r414, %r6, 1020;
	shr.u32 	%r415, %r412, 3;
	and.b32  	%r416, %r415, 508;
	add.s32 	%r418, %r137, %r416;
	shl.b32 	%r419, %r413, 2;
	add.s32 	%r305, %r418, %r419;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r305 + 0 ], { %r447, %r448 };
	// end inline asm
	or.b32  	%r420, %r412, 1024;
	shr.u32 	%r421, %r420, 3;
	and.b32  	%r422, %r421, 496;
	add.s32 	%r423, %r137, %r422;
	add.s32 	%r424, %r423, %r419;
	add.s32 	%r308, %r424, 4096;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r308 + 0 ], { %r449, %r450 };
	// end inline asm
	add.s32 	%r311, %r305, 128;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r311 + 0 ], { %r451, %r452 };
	// end inline asm
	add.s32 	%r314, %r424, 4224;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r314 + 0 ], { %r453, %r454 };
	// end inline asm
	add.s32 	%r317, %r305, 256;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r317 + 0 ], { %r455, %r456 };
	// end inline asm
	add.s32 	%r320, %r424, 4352;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r320 + 0 ], { %r457, %r458 };
	// end inline asm
	add.s32 	%r323, %r305, 384;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r323 + 0 ], { %r459, %r460 };
	// end inline asm
	add.s32 	%r326, %r424, 4480;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r326 + 0 ], { %r461, %r462 };
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r425, %r6, 3;
	and.b32  	%r426, %r425, 112;
	add.s32 	%r427, %r137, %r426;
	shl.b32 	%r428, %r414, 2;
	add.s32 	%r429, %r427, %r428;
	ld.shared.v4.u32 	{%r353, %r354, %r355, %r356}, [%r429];
	or.b32  	%r430, %r414, 1024;
	shr.u32 	%r431, %r430, 3;
	and.b32  	%r432, %r431, 240;
	add.s32 	%r433, %r137, %r432;
	add.s32 	%r434, %r433, %r428;
	ld.shared.v4.u32 	{%r357, %r358, %r359, %r360}, [%r434+4096];
	or.b32  	%r435, %r414, 2048;
	shr.u32 	%r436, %r435, 3;
	and.b32  	%r437, %r436, 368;
	add.s32 	%r438, %r137, %r437;
	add.s32 	%r439, %r438, %r428;
	ld.shared.v4.u32 	{%r361, %r362, %r363, %r364}, [%r439+8192];
	or.b32  	%r440, %r414, 3072;
	shr.u32 	%r441, %r440, 3;
	and.b32  	%r442, %r441, 496;
	add.s32 	%r443, %r137, %r442;
	add.s32 	%r444, %r443, %r428;
	ld.shared.v4.u32 	{%r365, %r366, %r367, %r368}, [%r444+12288];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r305 + 0 ], { %r463, %r464 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r308 + 0 ], { %r465, %r466 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r311 + 0 ], { %r467, %r468 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r314 + 0 ], { %r469, %r470 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r317 + 0 ], { %r471, %r472 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r320 + 0 ], { %r473, %r474 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r323 + 0 ], { %r475, %r476 };
	// end inline asm
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r326 + 0 ], { %r477, %r478 };
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r369, %r370, %r371, %r372}, [%r429];
	ld.shared.v4.u32 	{%r373, %r374, %r375, %r376}, [%r434+4096];
	ld.shared.v4.u32 	{%r377, %r378, %r379, %r380}, [%r439+8192];
	ld.shared.v4.u32 	{%r381, %r382, %r383, %r384}, [%r444+12288];
	// begin inline asm
	@%p21 st.global.v4.b32 [ %rd23 + 0 ], { %r353, %r354, %r355, %r356 };
	// end inline asm
	// begin inline asm
	@%p22 st.global.v4.b32 [ %rd24 + 0 ], { %r357, %r358, %r359, %r360 };
	// end inline asm
	// begin inline asm
	@%p23 st.global.v4.b32 [ %rd25 + 0 ], { %r361, %r362, %r363, %r364 };
	// end inline asm
	// begin inline asm
	@%p24 st.global.v4.b32 [ %rd26 + 0 ], { %r365, %r366, %r367, %r368 };
	// end inline asm
	// begin inline asm
	@%p25 st.global.v4.b32 [ %rd27 + 0 ], { %r369, %r370, %r371, %r372 };
	// end inline asm
	// begin inline asm
	@%p26 st.global.v4.b32 [ %rd28 + 0 ], { %r373, %r374, %r375, %r376 };
	// end inline asm
	// begin inline asm
	@%p27 st.global.v4.b32 [ %rd29 + 0 ], { %r377, %r378, %r379, %r380 };
	// end inline asm
	// begin inline asm
	@%p28 st.global.v4.b32 [ %rd30 + 0 ], { %r381, %r382, %r383, %r384 };
	// end inline asm
	.loc	1 89 4                          // co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py:89:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/tmp/torchinductor_root/o5/co5zmxx4p4iuuado7mhcnveinikr3e25bfghzcwnu3leanox5wzc.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 104                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x61 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 111
.b8 53
.b8 122
.b8 109
.b8 120
.b8 120
.b8 52
.b8 112
.b8 52
.b8 105
.b8 117
.b8 117
.b8 97
.b8 100
.b8 111
.b8 55
.b8 109
.b8 104
.b8 99
.b8 110
.b8 118
.b8 101
.b8 105
.b8 110
.b8 105
.b8 107
.b8 114
.b8 51
.b8 101
.b8 50
.b8 53
.b8 98
.b8 102
.b8 103
.b8 104
.b8 122
.b8 99
.b8 119
.b8 110
.b8 117
.b8 51
.b8 108
.b8 101
.b8 97
.b8 110
.b8 111
.b8 120
.b8 53
.b8 119
.b8 122
.b8 99
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 111
.b8 53
.b8 0
	}
	.section	.debug_macinfo	{	}
