 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : System_Top
Version: K-2015.06
Date   : Mon Oct 31 03:20:35 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/U643/Y (OAI2BB2X1M)                          0.53       1.28 f
  U0_RegFile/regArr_reg[0][0]/D (DFFRQX2M)                0.00       1.28 f
  data arrival time                                                  1.28

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_RegFile/regArr_reg[0][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][2]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/U637/Y (OAI2BB2X1M)                          0.53       1.28 f
  U0_RegFile/regArr_reg[0][2]/D (DFFRQX2M)                0.00       1.28 f
  data arrival time                                                  1.28

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_RegFile/regArr_reg[0][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[0][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][3]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/U642/Y (OAI2BB2X1M)                          0.53       1.28 f
  U0_RegFile/regArr_reg[0][3]/D (DFFRQX2M)                0.00       1.28 f
  data arrival time                                                  1.28

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_RegFile/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[0][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][4]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/U641/Y (OAI2BB2X1M)                          0.53       1.28 f
  U0_RegFile/regArr_reg[0][4]/D (DFFRQX2M)                0.00       1.28 f
  data arrival time                                                  1.28

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_RegFile/regArr_reg[0][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][5]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/U640/Y (OAI2BB2X1M)                          0.53       1.28 f
  U0_RegFile/regArr_reg[0][5]/D (DFFRQX2M)                0.00       1.28 f
  data arrival time                                                  1.28

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_RegFile/regArr_reg[0][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[0][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][6]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/U636/Y (OAI2BB2X1M)                          0.53       1.28 f
  U0_RegFile/regArr_reg[0][6]/D (DFFRQX2M)                0.00       1.28 f
  data arrival time                                                  1.28

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_RegFile/regArr_reg[2][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][1]/CK (DFFRQX4M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][1]/Q (DFFRQX4M)                0.80       0.80 f
  U0_RegFile/U602/Y (OAI2BB2X1M)                          0.53       1.33 f
  U0_RegFile/regArr_reg[2][1]/D (DFFRQX4M)                0.00       1.33 f
  data arrival time                                                  1.33

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][1]/CK (DFFRQX4M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFSQX2M)                0.74       0.74 f
  U0_RegFile/U665/Y (OAI2BB2X1M)                          0.53       1.27 f
  U0_RegFile/regArr_reg[0][1]/D (DFFSQX2M)                0.00       1.27 f
  data arrival time                                                  1.27

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][1]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U0_RegFile/regArr_reg[4][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[4][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[4][7]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U632/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[4][7]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[4][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[4][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[4][6]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U631/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[4][6]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[4][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[4][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[4][4]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U630/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[4][4]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[4][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[4][3]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U629/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[4][3]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[4][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[4][2]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U628/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[4][2]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[4][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[4][1]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U627/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[4][1]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[4][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[4][0]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U626/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[4][0]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[4][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[4][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[4][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[4][5]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U625/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[4][5]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[4][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[3][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[3][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[3][7]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U624/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[3][7]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[3][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[3][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[3][6]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U623/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[3][6]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[3][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[3][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[3][5]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U622/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[3][5]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[3][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[3][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[3][4]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U621/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[3][4]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[3][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[3][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[3][3]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U620/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[3][3]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[3][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[3][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[3][2]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U619/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[3][2]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[3][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[3][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[3][1]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U618/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[3][1]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[3][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[3][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[3][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[3][0]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U617/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[3][0]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[3][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[5][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][7]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U616/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[5][7]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[5][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][6]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U615/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[5][6]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[5][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][5]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U614/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[5][5]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[5][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][4]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U613/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[5][4]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[5][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][3]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U612/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[5][3]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[5][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][2]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U611/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[5][2]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[5][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][1]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U610/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[5][1]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[5][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[5][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[5][0]/Q (DFFRQX1M)                0.82       0.82 f
  U0_RegFile/U609/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[5][0]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[5][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_RegFile/regArr_reg[6][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][7]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U654/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[6][7]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[6][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][6]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U653/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[6][6]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[6][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][4]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U652/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[6][4]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[6][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][3]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U651/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[6][3]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[6][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][2]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U650/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[6][2]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[6][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][1]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U645/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[6][1]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[6][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][0]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U644/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[6][0]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[6][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[6][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[6][5]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U649/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[6][5]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[7][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][7]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U662/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[7][7]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[7][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][6]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U661/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[7][6]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[7][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][4]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U660/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[7][4]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[7][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][3]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U659/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[7][3]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[7][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][2]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U658/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[7][2]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[7][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][1]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U657/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[7][1]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[7][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][0]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U656/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[7][0]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[7][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[7][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[7][5]/Q (DFFRQX1M)                0.83       0.83 f
  U0_RegFile/U655/Y (OAI2BB2X1M)                          0.55       1.38 f
  U0_RegFile/regArr_reg[7][5]/D (DFFRQX1M)                0.00       1.38 f
  data arrival time                                                  1.38

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U0_RegFile/regArr_reg[2][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][7]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][7]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U607/Y (OAI2BB2X1M)                          0.56       1.40 f
  U0_RegFile/regArr_reg[2][7]/D (DFFRQX2M)                0.00       1.40 f
  data arrival time                                                  1.40

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][7]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: U0_RegFile/regArr_reg[2][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][5]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U606/Y (OAI2BB2X1M)                          0.56       1.40 f
  U0_RegFile/regArr_reg[2][5]/D (DFFRQX2M)                0.00       1.40 f
  data arrival time                                                  1.40

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][5]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: U0_RegFile/regArr_reg[2][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][3]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U603/Y (OAI2BB2X1M)                          0.56       1.40 f
  U0_RegFile/regArr_reg[2][3]/D (DFFRQX2M)                0.00       1.40 f
  data arrival time                                                  1.40

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: U0_RegFile/regArr_reg[2][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][6]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U605/Y (OAI2BB2X1M)                          0.56       1.40 f
  U0_RegFile/regArr_reg[2][6]/D (DFFRQX2M)                0.00       1.40 f
  data arrival time                                                  1.40

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][6]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U0_RegFile/regArr_reg[2][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][4]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U604/Y (OAI2BB2X1M)                          0.56       1.40 f
  U0_RegFile/regArr_reg[2][4]/D (DFFRQX2M)                0.00       1.40 f
  data arrival time                                                  1.40

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][4]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U0_RegFile/regArr_reg[2][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][0]/Q (DFFRQX2M)                0.84       0.84 f
  U0_RegFile/U608/Y (OAI2BB2X1M)                          0.57       1.41 f
  U0_RegFile/regArr_reg[2][0]/D (DFFRQX2M)                0.00       1.41 f
  data arrival time                                                  1.41

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U0_RegFile/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[2][2]/Q (DFFSQX2M)                0.84       0.84 f
  U0_RegFile/U663/Y (OAI2BB2X1M)                          0.57       1.41 f
  U0_RegFile/regArr_reg[2][2]/D (DFFSQX2M)                0.00       1.41 f
  data arrival time                                                  1.41

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: U0_RegFile/regArr_reg[15][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][5]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][5]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U687/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U479/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[15][5]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[15][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][2]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U681/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U478/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[15][2]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[15][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][0]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U677/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U477/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[15][0]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[15][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][7]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][7]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U685/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U476/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[15][7]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[15][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][6]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][6]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U689/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U475/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[15][6]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[15][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][4]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U683/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U474/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[15][4]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[15][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][3]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U691/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U473/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[15][3]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[15][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[15][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[15][1]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U679/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U472/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[15][1]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[9][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][5]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U686/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U463/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[9][5]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[9][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][7]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U684/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U462/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[9][7]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[9][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][6]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U688/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U461/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[9][6]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[9][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][4]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U682/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U460/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[9][4]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[9][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][3]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U690/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U459/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[9][3]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[9][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][1]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U678/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U458/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[9][1]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[9][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][2]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U680/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U457/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[9][2]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[9][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[9][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[9][0]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U676/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U456/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[9][0]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[14][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][7]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][7]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U725/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U471/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[14][7]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[14][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][6]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][6]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U729/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U470/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[14][6]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[14][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][5]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][5]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U727/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U469/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[14][5]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[14][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][4]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U723/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U468/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[14][4]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[14][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][3]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U731/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U467/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[14][3]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[14][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][2]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U721/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U466/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[14][2]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[14][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][1]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U719/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U465/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[14][1]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[14][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[14][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[14][0]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U717/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U464/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[14][0]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[8][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][7]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][7]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U724/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U455/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[8][7]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[8][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][6]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][6]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U728/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U454/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[8][6]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[8][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][5]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][5]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U726/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U453/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[8][5]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[8][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][4]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][4]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U722/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U452/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[8][4]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[8][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][3]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][3]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U730/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U451/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[8][3]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[8][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][2]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][2]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U720/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U450/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[8][2]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[8][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][1]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U718/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U449/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[8][1]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[8][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[8][0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[8][0]/Q (DFFRQX1M)                0.68       0.68 f
  U0_RegFile/U716/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U448/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[8][0]/D (DFFRQX1M)                0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[12][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][4]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U698/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U484/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[12][4]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[12][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][3]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U706/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U483/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[12][3]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[12][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][2]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U697/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U482/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[12][2]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[12][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][1]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U694/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U481/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[12][1]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[12][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[12][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[12][0]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U692/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U480/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[12][0]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[10][7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][7]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][7]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U701/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U447/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[10][7]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[10][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][6]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][6]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U705/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U446/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[10][6]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[10][5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][5]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][5]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U703/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U445/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[10][5]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[10][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][4]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][4]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U699/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U444/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[10][4]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[10][3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][3]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][3]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U707/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U443/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[10][3]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[10][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][2]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][2]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U696/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U442/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[10][2]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[10][1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][1]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][1]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U695/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U441/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[10][1]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[10][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: CLK_DIV
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[10][0]/Q (DFFRQX1M)               0.68       0.68 f
  U0_RegFile/U693/Y (INVX2M)                              0.44       1.11 r
  U0_RegFile/U440/Y (OAI22X1M)                            0.40       1.51 f
  U0_RegFile/regArr_reg[10][0]/D (DFFRQX1M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U0_RegFile/regArr_reg[0][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][6]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/REG0[6] (RegFile)                            0.00       0.76 f
  U0_ALU/A[6] (ALU)                                       0.00       0.76 f
  U0_ALU/U214/Y (INVX2M)                                  0.52       1.28 r
  U0_ALU/U204/Y (INVX4M)                                  0.47       1.75 f
  U0_ALU/U217/Y (AOI222X2M)                               0.59       2.34 r
  U0_ALU/U215/Y (AOI31X2M)                                0.42       2.76 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       2.76 f
  data arrival time                                                  2.76

  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.74


  Startpoint: U0_RegFile/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][4]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/REG0[4] (RegFile)                            0.00       0.76 f
  U0_ALU/A[4] (ALU)                                       0.00       0.76 f
  U0_ALU/U245/Y (INVX2M)                                  0.52       1.28 r
  U0_ALU/U201/Y (INVX4M)                                  0.51       1.79 f
  U0_ALU/U168/Y (AOI222X2M)                               0.58       2.36 r
  U0_ALU/U166/Y (AOI31X2M)                                0.41       2.78 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       2.78 f
  data arrival time                                                  2.78

  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.76


  Startpoint: U0_RegFile/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][0]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/REG0[0] (RegFile)                            0.00       0.76 f
  U0_ALU/A[0] (ALU)                                       0.00       0.76 f
  U0_ALU/U254/Y (INVX2M)                                  0.54       1.30 r
  U0_ALU/U196/Y (INVX6M)                                  0.50       1.80 f
  U0_ALU/U208/Y (AOI222X2M)                               0.57       2.37 r
  U0_ALU/U205/Y (AOI31X2M)                                0.41       2.78 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00       2.78 f
  data arrival time                                                  2.78

  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.76


  Startpoint: U0_RegFile/regArr_reg[0][4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][4]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][4]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/REG0[4] (RegFile)                            0.00       0.76 f
  U0_ALU/A[4] (ALU)                                       0.00       0.76 f
  U0_ALU/U245/Y (INVX2M)                                  0.52       1.28 r
  U0_ALU/U201/Y (INVX4M)                                  0.51       1.79 f
  U0_ALU/U179/Y (AOI22X1M)                                0.59       2.38 r
  U0_ALU/U178/Y (AOI31X2M)                                0.43       2.81 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       2.81 f
  data arrival time                                                  2.81

  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.78


  Startpoint: U0_RegFile/regArr_reg[0][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][6]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/REG0[6] (RegFile)                            0.00       0.76 f
  U0_ALU/A[6] (ALU)                                       0.00       0.76 f
  U0_ALU/U214/Y (INVX2M)                                  0.52       1.28 r
  U0_ALU/U204/Y (INVX4M)                                  0.47       1.75 f
  U0_ALU/U164/Y (AOI221X2M)                               0.73       2.47 r
  U0_ALU/U163/Y (AOI21X2M)                                0.36       2.83 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       2.83 f
  data arrival time                                                  2.83

  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.80


  Startpoint: U0_RegFile/regArr_reg[0][6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][6]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/REG0[6] (RegFile)                            0.00       0.76 f
  U0_ALU/A[6] (ALU)                                       0.00       0.76 f
  U0_ALU/U214/Y (INVX2M)                                  0.52       1.28 r
  U0_ALU/U204/Y (INVX4M)                                  0.47       1.75 f
  U0_ALU/U212/Y (AOI221X2M)                               0.69       2.43 r
  U0_ALU/U209/Y (AOI31X2M)                                0.39       2.83 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       2.83 f
  data arrival time                                                  2.83

  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.80


  Startpoint: U0_RegFile/regArr_reg[0][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][2]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/REG0[2] (RegFile)                            0.00       0.76 f
  U0_ALU/A[2] (ALU)                                       0.00       0.76 f
  U0_ALU/U248/Y (INVX2M)                                  0.52       1.28 r
  U0_ALU/U197/Y (INVX4M)                                  0.55       1.83 f
  U0_ALU/U176/Y (AOI222X2M)                               0.60       2.42 r
  U0_ALU/U174/Y (AOI31X2M)                                0.41       2.84 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       2.84 f
  data arrival time                                                  2.84

  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                        2.82


  Startpoint: U0_RegFile/regArr_reg[0][2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][2]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][2]/Q (DFFRQX2M)                0.76       0.76 f
  U0_RegFile/REG0[2] (RegFile)                            0.00       0.76 f
  U0_ALU/A[2] (ALU)                                       0.00       0.76 f
  U0_ALU/U248/Y (INVX2M)                                  0.52       1.28 r
  U0_ALU/U197/Y (INVX4M)                                  0.55       1.83 f
  U0_ALU/U171/Y (AOI22X1M)                                0.61       2.44 r
  U0_ALU/U170/Y (AOI31X2M)                                0.43       2.87 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       2.87 f
  data arrival time                                                  2.87

  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: CLKG_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_CLK_GATE/Latch_Out_reg
            (negative level-sensitive latch clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  input external delay                                   20.00     120.00 r
  CLKG_EN (in)                                            0.00     120.00 r
  U0_CLK_GATE/CLK_EN (CLK_GATE)                           0.00     120.00 r
  U0_CLK_GATE/Latch_Out_reg/D (TLATNX2M)                  0.00     120.00 r
  data arrival time                                                120.00

  clock MASTER_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  U0_CLK_GATE/Latch_Out_reg/GN (TLATNX2M)                 0.00     100.00 r
  library hold time                                      -0.05      99.95
  data required time                                                99.95
  --------------------------------------------------------------------------
  data required time                                                99.95
  data arrival time                                               -120.00
  --------------------------------------------------------------------------
  slack (MET)                                                       20.05


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  ALU_Enable (in)                          0.20      20.20 f
  U0_ALU/Enable (ALU)                      0.00      20.20 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)        0.00      20.20 f
  data arrival time                                  20.20

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                 -20.20
  -----------------------------------------------------------
  slack (MET)                                        20.17


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  ALU_Enable (in)                          0.20      20.20 f
  U0_ALU/Enable (ALU)                      0.00      20.20 f
  U0_ALU/U246/Y (INVX4M)                   0.81      21.01 r
  U0_ALU/U163/Y (AOI21X2M)                 0.32      21.34 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)       0.00      21.34 f
  data arrival time                                  21.34

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                 -21.34
  -----------------------------------------------------------
  slack (MET)                                        21.31


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  ALU_Enable (in)                          0.20      20.20 f
  U0_ALU/Enable (ALU)                      0.00      20.20 f
  U0_ALU/U246/Y (INVX4M)                   0.81      21.01 r
  U0_ALU/U209/Y (AOI31X2M)                 0.32      21.33 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)       0.00      21.33 f
  data arrival time                                  21.33

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                 -21.33
  -----------------------------------------------------------
  slack (MET)                                        21.31


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  ALU_Enable (in)                          0.20      20.20 f
  U0_ALU/Enable (ALU)                      0.00      20.20 f
  U0_ALU/U246/Y (INVX4M)                   0.81      21.01 r
  U0_ALU/U215/Y (AOI31X2M)                 0.32      21.33 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)       0.00      21.33 f
  data arrival time                                  21.33

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                 -21.33
  -----------------------------------------------------------
  slack (MET)                                        21.31


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  ALU_Enable (in)                          0.20      20.20 f
  U0_ALU/Enable (ALU)                      0.00      20.20 f
  U0_ALU/U246/Y (INVX4M)                   0.81      21.01 r
  U0_ALU/U166/Y (AOI31X2M)                 0.32      21.33 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)       0.00      21.33 f
  data arrival time                                  21.33

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                 -21.33
  -----------------------------------------------------------
  slack (MET)                                        21.31


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  ALU_Enable (in)                          0.20      20.20 f
  U0_ALU/Enable (ALU)                      0.00      20.20 f
  U0_ALU/U246/Y (INVX4M)                   0.81      21.01 r
  U0_ALU/U178/Y (AOI31X2M)                 0.32      21.33 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)       0.00      21.33 f
  data arrival time                                  21.33

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                 -21.33
  -----------------------------------------------------------
  slack (MET)                                        21.31


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  ALU_Enable (in)                          0.20      20.20 f
  U0_ALU/Enable (ALU)                      0.00      20.20 f
  U0_ALU/U246/Y (INVX4M)                   0.81      21.01 r
  U0_ALU/U174/Y (AOI31X2M)                 0.32      21.33 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)       0.00      21.33 f
  data arrival time                                  21.33

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                 -21.33
  -----------------------------------------------------------
  slack (MET)                                        21.31


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  ALU_Enable (in)                          0.20      20.20 f
  U0_ALU/Enable (ALU)                      0.00      20.20 f
  U0_ALU/U246/Y (INVX4M)                   0.81      21.01 r
  U0_ALU/U170/Y (AOI31X2M)                 0.32      21.33 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)       0.00      21.33 f
  data arrival time                                  21.33

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                 -21.33
  -----------------------------------------------------------
  slack (MET)                                        21.31


  Startpoint: ALU_Enable (input port clocked by CLK_GATED)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  ALU_Enable (in)                          0.20      20.20 f
  U0_ALU/Enable (ALU)                      0.00      20.20 f
  U0_ALU/U246/Y (INVX4M)                   0.81      21.01 r
  U0_ALU/U205/Y (AOI31X2M)                 0.32      21.33 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)       0.00      21.33 f
  data arrival time                                  21.33

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                 -21.33
  -----------------------------------------------------------
  slack (MET)                                        21.31


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.53      20.72 f
  U0_ClkDiv/U65/Y (AO22XLM)                0.67      21.39 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX4M)      0.00      21.39 f
  data arrival time                                  21.39

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX4M)     0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -21.39
  -----------------------------------------------------------
  slack (MET)                                        21.48


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  CLKDIV_EN (in)                           0.19      20.19 r
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.19 r
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.53      20.72 f
  U0_ClkDiv/U66/Y (AO22XLM)                0.67      21.39 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX4M)      0.00      21.39 f
  data arrival time                                  21.39

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)     0.00       0.00 r
  library hold time                       -0.09      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                 -21.39
  -----------------------------------------------------------
  slack (MET)                                        21.48


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  CLKDIV_EN (in)                           0.11      20.11 f
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.11 f
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.61      20.73 r
  U0_ClkDiv/U9/Y (NOR3X12M)                0.33      21.06 f
  U0_ClkDiv/U62/Y (OAI2BB2X1M)             0.49      21.55 f
  U0_ClkDiv/count_reg[5]/D (DFFRX1M)       0.00      21.55 f
  data arrival time                                  21.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (DFFRX1M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -21.55
  -----------------------------------------------------------
  slack (MET)                                        21.63


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  CLKDIV_EN (in)                           0.11      20.11 f
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.11 f
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.61      20.73 r
  U0_ClkDiv/U9/Y (NOR3X12M)                0.33      21.06 f
  U0_ClkDiv/U61/Y (OAI2BB2X1M)             0.49      21.55 f
  U0_ClkDiv/count_reg[3]/D (DFFRX1M)       0.00      21.55 f
  data arrival time                                  21.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (DFFRX1M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -21.55
  -----------------------------------------------------------
  slack (MET)                                        21.63


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  CLKDIV_EN (in)                           0.11      20.11 f
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.11 f
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.61      20.73 r
  U0_ClkDiv/U9/Y (NOR3X12M)                0.33      21.06 f
  U0_ClkDiv/U60/Y (OAI2BB2X1M)             0.49      21.55 f
  U0_ClkDiv/count_reg[4]/D (DFFRX2M)       0.00      21.55 f
  data arrival time                                  21.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (DFFRX2M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -21.55
  -----------------------------------------------------------
  slack (MET)                                        21.63


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  CLKDIV_EN (in)                           0.11      20.11 f
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.11 f
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.61      20.73 r
  U0_ClkDiv/U9/Y (NOR3X12M)                0.33      21.06 f
  U0_ClkDiv/U58/Y (OAI2BB2X1M)             0.49      21.55 f
  U0_ClkDiv/count_reg[6]/D (DFFRX2M)       0.00      21.55 f
  data arrival time                                  21.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (DFFRX2M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -21.55
  -----------------------------------------------------------
  slack (MET)                                        21.63


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  CLKDIV_EN (in)                           0.11      20.11 f
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.11 f
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.61      20.73 r
  U0_ClkDiv/U9/Y (NOR3X12M)                0.33      21.06 f
  U0_ClkDiv/U59/Y (OAI2BB2X1M)             0.49      21.55 f
  U0_ClkDiv/count_reg[2]/D (DFFRX2M)       0.00      21.55 f
  data arrival time                                  21.55

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRX2M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                 -21.55
  -----------------------------------------------------------
  slack (MET)                                        21.63


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  CLKDIV_EN (in)                           0.11      20.11 f
  U0_ClkDiv/i_clk_en (ClkDiv)              0.00      20.11 f
  U0_ClkDiv/U15/Y (OAI2BB1X4M)             0.61      20.73 r
  U0_ClkDiv/U52/Y (INVX4M)                 0.62      21.35 f
  U0_ClkDiv/U64/Y (OAI21X2M)               0.39      21.74 r
  U0_ClkDiv/U63/Y (XNOR2X2M)               0.30      22.03 f
  U0_ClkDiv/div_clk_reg/D (DFFRX1M)        0.00      22.03 f
  data arrival time                                  22.03

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRX1M)       0.00       0.00 r
  library hold time                       -0.07      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                 -22.03
  -----------------------------------------------------------
  slack (MET)                                        22.10


  Startpoint: CLKDIV_EN (input port clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  CLKDIV_EN (in)                                          0.11      20.11 f
  U0_ClkDiv/i_clk_en (ClkDiv)                             0.00      20.11 f
  U0_ClkDiv/U15/Y (OAI2BB1X4M)                            0.61      20.73 r
  U0_ClkDiv/U52/Y (INVX4M)                                0.62      21.35 f
  U0_ClkDiv/U54/Y (NAND2X2M)                              0.39      21.74 r
  U0_ClkDiv/U53/Y (CLKXOR2X2M)                            0.45      22.19 r
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSX2M)                  0.00      22.19 r
  data arrival time                                                 22.19

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSX2M)                 0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                -22.19
  --------------------------------------------------------------------------
  slack (MET)                                                       22.32


  Startpoint: RdEn (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  RdEn (in)                                               0.21      40.21 f
  U0_RegFile/RdEn (RegFile)                               0.00      40.21 f
  U0_RegFile/U667/Y (AND3X4M)                             0.61      40.82 f
  U0_RegFile/RdData_reg[0]/E (EDFFHQX2M)                  0.00      40.82 f
  data arrival time                                                 40.82

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[0]/CK (EDFFHQX2M)                 0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                -40.82
  --------------------------------------------------------------------------
  slack (MET)                                                       41.12


  Startpoint: RdEn (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  RdEn (in)                                               0.21      40.21 f
  U0_RegFile/RdEn (RegFile)                               0.00      40.21 f
  U0_RegFile/U667/Y (AND3X4M)                             0.61      40.82 f
  U0_RegFile/RdData_reg[2]/E (EDFFHQX2M)                  0.00      40.82 f
  data arrival time                                                 40.82

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[2]/CK (EDFFHQX2M)                 0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                -40.82
  --------------------------------------------------------------------------
  slack (MET)                                                       41.12


  Startpoint: RdEn (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  RdEn (in)                                               0.21      40.21 f
  U0_RegFile/RdEn (RegFile)                               0.00      40.21 f
  U0_RegFile/U667/Y (AND3X4M)                             0.61      40.82 f
  U0_RegFile/RdData_reg[7]/E (EDFFHQX2M)                  0.00      40.82 f
  data arrival time                                                 40.82

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[7]/CK (EDFFHQX2M)                 0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                -40.82
  --------------------------------------------------------------------------
  slack (MET)                                                       41.12


  Startpoint: RdEn (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  RdEn (in)                                               0.21      40.21 f
  U0_RegFile/RdEn (RegFile)                               0.00      40.21 f
  U0_RegFile/U667/Y (AND3X4M)                             0.61      40.82 f
  U0_RegFile/RdData_reg[1]/E (EDFFHQX2M)                  0.00      40.82 f
  data arrival time                                                 40.82

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[1]/CK (EDFFHQX2M)                 0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                -40.82
  --------------------------------------------------------------------------
  slack (MET)                                                       41.12


  Startpoint: RdEn (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  RdEn (in)                                               0.21      40.21 f
  U0_RegFile/RdEn (RegFile)                               0.00      40.21 f
  U0_RegFile/U667/Y (AND3X4M)                             0.61      40.82 f
  U0_RegFile/RdData_reg[6]/E (EDFFHQX2M)                  0.00      40.82 f
  data arrival time                                                 40.82

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[6]/CK (EDFFHQX2M)                 0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                -40.82
  --------------------------------------------------------------------------
  slack (MET)                                                       41.12


  Startpoint: RdEn (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  RdEn (in)                                               0.21      40.21 f
  U0_RegFile/RdEn (RegFile)                               0.00      40.21 f
  U0_RegFile/U667/Y (AND3X4M)                             0.61      40.82 f
  U0_RegFile/RdData_reg[5]/E (EDFFHQX2M)                  0.00      40.82 f
  data arrival time                                                 40.82

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[5]/CK (EDFFHQX2M)                 0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                -40.82
  --------------------------------------------------------------------------
  slack (MET)                                                       41.12


  Startpoint: RdEn (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  RdEn (in)                                               0.21      40.21 f
  U0_RegFile/RdEn (RegFile)                               0.00      40.21 f
  U0_RegFile/U667/Y (AND3X4M)                             0.61      40.82 f
  U0_RegFile/RdData_reg[4]/E (EDFFHQX2M)                  0.00      40.82 f
  data arrival time                                                 40.82

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[4]/CK (EDFFHQX2M)                 0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                -40.82
  --------------------------------------------------------------------------
  slack (MET)                                                       41.12


  Startpoint: RdEn (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  RdEn (in)                                               0.21      40.21 f
  U0_RegFile/RdEn (RegFile)                               0.00      40.21 f
  U0_RegFile/U667/Y (AND3X4M)                             0.61      40.82 f
  U0_RegFile/RdData_reg[3]/E (EDFFHQX2M)                  0.00      40.82 f
  data arrival time                                                 40.82

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/RdData_reg[3]/CK (EDFFHQX2M)                 0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                -40.82
  --------------------------------------------------------------------------
  slack (MET)                                                       41.12


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[2][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[2] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.18 r
  U0_RegFile/U670/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U529/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U663/Y (OAI2BB2X1M)                          0.75      41.74 r
  U0_RegFile/regArr_reg[2][2]/D (DFFSQX2M)                0.00      41.74 r
  data arrival time                                                 41.74

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[2][2]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                -41.74
  --------------------------------------------------------------------------
  slack (MET)                                                       41.73


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[3] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.18 r
  U0_RegFile/U671/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U530/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U664/Y (OAI2BB2X1M)                          0.75      41.74 r
  U0_RegFile/regArr_reg[1][3]/D (DFFSQX2M)                0.00      41.74 r
  data arrival time                                                 41.74

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[1][3]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                -41.74
  --------------------------------------------------------------------------
  slack (MET)                                                       41.73


  Startpoint: WrData[1] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[1] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[1] (RegFile)                          0.00      40.18 r
  U0_RegFile/U669/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U536/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U665/Y (OAI2BB2X1M)                          0.75      41.74 r
  U0_RegFile/regArr_reg[0][1]/D (DFFSQX2M)                0.00      41.74 r
  data arrival time                                                 41.74

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[0][1]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                -41.74
  --------------------------------------------------------------------------
  slack (MET)                                                       41.73


  Startpoint: WrData[7] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[7] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[7] (RegFile)                          0.00      40.18 r
  U0_RegFile/U674/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U533/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U662/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[7][7]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[6] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[6] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[6] (RegFile)                          0.00      40.18 r
  U0_RegFile/U673/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U532/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U661/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[7][6]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[4] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[4] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[4] (RegFile)                          0.00      40.18 r
  U0_RegFile/U672/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U531/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U660/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[7][4]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[3] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.18 r
  U0_RegFile/U671/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U530/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U659/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[7][3]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[2] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.18 r
  U0_RegFile/U670/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U529/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U658/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[7][2]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[5] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[5] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[5] (RegFile)                          0.00      40.18 r
  U0_RegFile/U675/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U534/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U655/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[7][5]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[7] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[7] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[7] (RegFile)                          0.00      40.18 r
  U0_RegFile/U674/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U533/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U654/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[6][7]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[6] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[6] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[6] (RegFile)                          0.00      40.18 r
  U0_RegFile/U673/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U532/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U653/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[6][6]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[4] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[4] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[4] (RegFile)                          0.00      40.18 r
  U0_RegFile/U672/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U531/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U652/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[6][4]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[3] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.18 r
  U0_RegFile/U671/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U530/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U651/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[6][3]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[2] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.18 r
  U0_RegFile/U670/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U529/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U650/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[6][2]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[5] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[6][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[5] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[5] (RegFile)                          0.00      40.18 r
  U0_RegFile/U675/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U534/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U649/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[6][5]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[6][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[1] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[1] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[1] (RegFile)                          0.00      40.18 r
  U0_RegFile/U669/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U536/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U657/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[7][1]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[7][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  WrData[0] (in)                                          0.18      40.18 r
  U0_RegFile/WrData[0] (RegFile)                          0.00      40.18 r
  U0_RegFile/U668/Y (INVX2M)                              0.29      40.46 f
  U0_RegFile/U535/Y (BUFX4M)                              0.53      41.00 f
  U0_RegFile/U656/Y (OAI2BB2X1M)                          0.73      41.73 r
  U0_RegFile/regArr_reg[7][0]/D (DFFRQX1M)                0.00      41.73 r
  data arrival time                                                 41.73

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[7][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                -41.73
  --------------------------------------------------------------------------
  slack (MET)                                                       41.85


  Startpoint: WrData[5] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[5] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[5] (RegFile)                          0.00      40.11 f
  U0_RegFile/U675/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U370/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U479/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[15][5]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[2] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.11 f
  U0_RegFile/U670/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U367/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U478/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[15][2]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[0] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[0] (RegFile)                          0.00      40.11 f
  U0_RegFile/U668/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U365/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U477/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[15][0]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[7] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[7] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[7] (RegFile)                          0.00      40.11 f
  U0_RegFile/U674/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U372/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U476/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[15][7]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[6] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[6] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[6] (RegFile)                          0.00      40.11 f
  U0_RegFile/U673/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U371/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U475/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[15][6]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[4] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[4] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[4] (RegFile)                          0.00      40.11 f
  U0_RegFile/U672/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U369/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U474/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[15][4]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[3] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.11 f
  U0_RegFile/U671/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U368/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U473/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[15][3]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[1] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[15][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[1] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[1] (RegFile)                          0.00      40.11 f
  U0_RegFile/U669/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U366/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U472/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[15][1]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[15][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[5] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[5] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[5] (RegFile)                          0.00      40.11 f
  U0_RegFile/U675/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U370/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U463/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[9][5]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[7] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[7] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[7] (RegFile)                          0.00      40.11 f
  U0_RegFile/U674/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U372/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U462/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[9][7]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[6] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[6] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[6] (RegFile)                          0.00      40.11 f
  U0_RegFile/U673/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U371/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U461/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[9][6]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[4] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[4] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[4] (RegFile)                          0.00      40.11 f
  U0_RegFile/U672/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U369/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U460/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[9][4]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[3] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.11 f
  U0_RegFile/U671/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U368/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U459/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[9][3]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[1] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[1] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[1] (RegFile)                          0.00      40.11 f
  U0_RegFile/U669/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U366/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U458/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[9][1]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[2] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.11 f
  U0_RegFile/U670/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U367/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U457/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[9][2]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[0] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[0] (RegFile)                          0.00      40.11 f
  U0_RegFile/U668/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U365/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U456/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[9][0]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[9][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[7] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[7] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[7] (RegFile)                          0.00      40.11 f
  U0_RegFile/U674/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U372/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U471/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[14][7]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[6] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[6] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[6] (RegFile)                          0.00      40.11 f
  U0_RegFile/U673/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U371/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U470/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[14][6]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[5] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[5] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[5] (RegFile)                          0.00      40.11 f
  U0_RegFile/U675/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U370/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U469/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[14][5]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[4] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[4] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[4] (RegFile)                          0.00      40.11 f
  U0_RegFile/U672/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U369/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U468/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[14][4]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[3] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.11 f
  U0_RegFile/U671/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U368/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U467/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[14][3]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[2] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.11 f
  U0_RegFile/U670/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U367/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U466/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[14][2]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[1] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[1] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[1] (RegFile)                          0.00      40.11 f
  U0_RegFile/U669/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U366/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U465/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[14][1]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[0] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[0] (RegFile)                          0.00      40.11 f
  U0_RegFile/U668/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U365/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U464/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[14][0]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[14][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[7] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[7] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[7] (RegFile)                          0.00      40.11 f
  U0_RegFile/U674/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U372/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U455/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[8][7]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[6] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[6] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[6] (RegFile)                          0.00      40.11 f
  U0_RegFile/U673/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U371/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U454/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[8][6]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[5] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[5] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[5] (RegFile)                          0.00      40.11 f
  U0_RegFile/U675/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U370/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U453/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[8][5]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[4] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[4] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[4] (RegFile)                          0.00      40.11 f
  U0_RegFile/U672/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U369/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U452/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[8][4]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[3] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.11 f
  U0_RegFile/U671/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U368/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U451/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[8][3]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[2] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.11 f
  U0_RegFile/U670/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U367/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U450/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[8][2]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[1] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[1] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[1] (RegFile)                          0.00      40.11 f
  U0_RegFile/U669/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U366/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U449/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[8][1]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[8][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[0] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[0] (RegFile)                          0.00      40.11 f
  U0_RegFile/U668/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U365/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U448/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[8][0]/D (DFFRQX1M)                0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[8][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[7] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[7] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[7] (RegFile)                          0.00      40.11 f
  U0_RegFile/U674/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U372/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U516/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[11][7]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[6] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[6] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[6] (RegFile)                          0.00      40.11 f
  U0_RegFile/U673/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U371/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U515/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[11][6]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[5] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[5] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[5] (RegFile)                          0.00      40.11 f
  U0_RegFile/U675/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U370/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U514/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[11][5]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[4] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[4] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[4] (RegFile)                          0.00      40.11 f
  U0_RegFile/U672/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U369/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U513/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[11][4]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[3] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.11 f
  U0_RegFile/U671/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U368/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U512/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[11][3]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[2] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.11 f
  U0_RegFile/U670/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U367/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U511/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[11][2]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[1] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[1] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[1] (RegFile)                          0.00      40.11 f
  U0_RegFile/U669/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U366/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U510/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[11][1]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[11][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[0] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[0] (RegFile)                          0.00      40.11 f
  U0_RegFile/U668/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U365/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U509/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[11][0]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[11][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[7] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[7] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[7] (RegFile)                          0.00      40.11 f
  U0_RegFile/U674/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U372/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U487/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[12][7]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[6] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[6] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[6] (RegFile)                          0.00      40.11 f
  U0_RegFile/U673/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U371/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U486/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[12][6]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[5] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[5] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[5] (RegFile)                          0.00      40.11 f
  U0_RegFile/U675/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U370/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U485/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[12][5]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[4] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[4] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[4] (RegFile)                          0.00      40.11 f
  U0_RegFile/U672/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U369/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U484/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[12][4]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[3] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.11 f
  U0_RegFile/U671/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U368/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U483/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[12][3]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[2] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.11 f
  U0_RegFile/U670/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U367/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U482/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[12][2]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[1] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[1] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[1] (RegFile)                          0.00      40.11 f
  U0_RegFile/U669/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U366/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U481/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[12][1]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[12][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[0] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[0] (RegFile)                          0.00      40.11 f
  U0_RegFile/U668/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U365/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U480/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[12][0]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[12][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[7] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][7]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[7] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[7] (RegFile)                          0.00      40.11 f
  U0_RegFile/U674/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U372/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U447/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[10][7]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[6] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][6]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[6] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[6] (RegFile)                          0.00      40.11 f
  U0_RegFile/U673/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U371/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U446/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[10][6]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[5] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][5]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[5] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[5] (RegFile)                          0.00      40.11 f
  U0_RegFile/U675/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U370/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U445/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[10][5]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[4] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][4]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[4] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[4] (RegFile)                          0.00      40.11 f
  U0_RegFile/U672/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U369/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U444/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[10][4]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[3] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][3]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[3] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[3] (RegFile)                          0.00      40.11 f
  U0_RegFile/U671/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U368/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U443/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[10][3]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[2] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][2]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[2] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[2] (RegFile)                          0.00      40.11 f
  U0_RegFile/U670/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U367/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U442/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[10][2]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[1] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][1]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[1] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[1] (RegFile)                          0.00      40.11 f
  U0_RegFile/U669/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U366/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U441/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[10][1]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: WrData[0] (input port clocked by CLK_DIV)
  Endpoint: U0_RegFile/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by CLK_DIV)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 f
  WrData[0] (in)                                          0.11      40.11 f
  U0_RegFile/WrData[0] (RegFile)                          0.00      40.11 f
  U0_RegFile/U668/Y (INVX2M)                              0.41      40.51 r
  U0_RegFile/U365/Y (BUFX4M)                              0.87      41.38 r
  U0_RegFile/U440/Y (OAI22X1M)                            0.51      41.89 f
  U0_RegFile/regArr_reg[10][0]/D (DFFRQX1M)               0.00      41.89 f
  data arrival time                                                 41.89

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -41.89
  --------------------------------------------------------------------------
  slack (MET)                                                       41.86


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSX2M)                 0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/QN (DFFSX2M)                 0.67       0.67 f
  U0_ClkDiv/U53/Y (CLKXOR2X2M)                            0.45       1.12 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSX2M)                  0.00       1.12 f
  data arrival time                                                  1.12

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSX2M)                 0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRX1M)       0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRX1M)        0.84       0.84 f
  U0_ClkDiv/U63/Y (XNOR2X2M)               0.38       1.22 f
  U0_ClkDiv/div_clk_reg/D (DFFRX1M)        0.00       1.22 f
  data arrival time                                   1.22

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRX1M)       0.00       0.00 r
  library hold time                       -0.07      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         1.29


  Startpoint: U0_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (DFFRX1M)      0.00       0.00 r
  U0_ClkDiv/count_reg[5]/QN (DFFRX1M)      0.82       0.82 r
  U0_ClkDiv/U62/Y (OAI2BB2X1M)             0.49       1.30 f
  U0_ClkDiv/count_reg[5]/D (DFFRX1M)       0.00       1.30 f
  data arrival time                                   1.30

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (DFFRX1M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         1.39


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (DFFRX1M)      0.00       0.00 r
  U0_ClkDiv/count_reg[3]/QN (DFFRX1M)      0.82       0.82 r
  U0_ClkDiv/U61/Y (OAI2BB2X1M)             0.49       1.30 f
  U0_ClkDiv/count_reg[3]/D (DFFRX1M)       0.00       1.30 f
  data arrival time                                   1.30

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (DFFRX1M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         1.39


  Startpoint: U0_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (DFFRX2M)      0.00       0.00 r
  U0_ClkDiv/count_reg[4]/QN (DFFRX2M)      0.85       0.85 r
  U0_ClkDiv/U60/Y (OAI2BB2X1M)             0.49       1.34 f
  U0_ClkDiv/count_reg[4]/D (DFFRX2M)       0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (DFFRX2M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.42


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRX2M)      0.00       0.00 r
  U0_ClkDiv/count_reg[2]/QN (DFFRX2M)      0.85       0.85 r
  U0_ClkDiv/U59/Y (OAI2BB2X1M)             0.49       1.34 f
  U0_ClkDiv/count_reg[2]/D (DFFRX2M)       0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRX2M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.42


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (DFFRX2M)      0.00       0.00 r
  U0_ClkDiv/count_reg[6]/QN (DFFRX2M)      0.85       0.85 r
  U0_ClkDiv/U58/Y (OAI2BB2X1M)             0.50       1.35 f
  U0_ClkDiv/count_reg[6]/D (DFFRX2M)       0.00       1.35 f
  data arrival time                                   1.35

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (DFFRX2M)      0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                         1.43


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX4M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX4M)                     0.75       0.75 f
  U0_ClkDiv/U65/Y (AO22XLM)                               0.59       1.34 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX4M)                     0.00       1.34 f
  data arrival time                                                  1.34

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX4M)                    0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (DFFRQX4M)                     0.83       0.83 f
  U0_ClkDiv/U66/Y (AO22XLM)                               0.63       1.46 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX4M)                     0.00       1.46 f
  data arrival time                                                  1.46

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX4M)                    0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_VLD (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)       0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (DFFRQX2M)        0.58       0.58 f
  U0_ALU/OUT_VALID (ALU)                   0.00       0.58 f
  U20/Y (CLKINVX1M)                        0.76       1.34 r
  U21/Y (CLKINVX40M)                      20.95      22.28 f
  ALU_VLD (out)                            0.00      22.28 f
  data arrival time                                  22.28

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                 -22.28
  -----------------------------------------------------------
  slack (MET)                                        42.18


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[7] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)       0.58       0.58 f
  U0_ALU/ALU_OUT[7] (ALU)                  0.00       0.58 f
  U18/Y (CLKINVX1M)                        0.76       1.34 r
  U19/Y (CLKINVX40M)                      20.95      22.28 f
  ALU_OUT[7] (out)                         0.00      22.28 f
  data arrival time                                  22.28

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                 -22.28
  -----------------------------------------------------------
  slack (MET)                                        42.18


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[6] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)       0.58       0.58 f
  U0_ALU/ALU_OUT[6] (ALU)                  0.00       0.58 f
  U16/Y (CLKINVX1M)                        0.76       1.34 r
  U17/Y (CLKINVX40M)                      20.95      22.28 f
  ALU_OUT[6] (out)                         0.00      22.28 f
  data arrival time                                  22.28

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                 -22.28
  -----------------------------------------------------------
  slack (MET)                                        42.18


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[5] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)       0.58       0.58 f
  U0_ALU/ALU_OUT[5] (ALU)                  0.00       0.58 f
  U14/Y (CLKINVX1M)                        0.76       1.34 r
  U15/Y (CLKINVX40M)                      20.95      22.28 f
  ALU_OUT[5] (out)                         0.00      22.28 f
  data arrival time                                  22.28

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                 -22.28
  -----------------------------------------------------------
  slack (MET)                                        42.18


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[4] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)       0.58       0.58 f
  U0_ALU/ALU_OUT[4] (ALU)                  0.00       0.58 f
  U12/Y (CLKINVX1M)                        0.76       1.34 r
  U13/Y (CLKINVX40M)                      20.95      22.28 f
  ALU_OUT[4] (out)                         0.00      22.28 f
  data arrival time                                  22.28

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                 -22.28
  -----------------------------------------------------------
  slack (MET)                                        42.18


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[3] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)       0.58       0.58 f
  U0_ALU/ALU_OUT[3] (ALU)                  0.00       0.58 f
  U10/Y (CLKINVX1M)                        0.76       1.34 r
  U11/Y (CLKINVX40M)                      20.95      22.28 f
  ALU_OUT[3] (out)                         0.00      22.28 f
  data arrival time                                  22.28

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                 -22.28
  -----------------------------------------------------------
  slack (MET)                                        42.18


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[2] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)       0.58       0.58 f
  U0_ALU/ALU_OUT[2] (ALU)                  0.00       0.58 f
  U8/Y (CLKINVX1M)                         0.76       1.34 r
  U9/Y (CLKINVX40M)                       20.95      22.28 f
  ALU_OUT[2] (out)                         0.00      22.28 f
  data arrival time                                  22.28

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                 -22.28
  -----------------------------------------------------------
  slack (MET)                                        42.18


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[1] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)       0.58       0.58 f
  U0_ALU/ALU_OUT[1] (ALU)                  0.00       0.58 f
  U6/Y (CLKINVX1M)                         0.76       1.34 r
  U7/Y (CLKINVX40M)                       20.95      22.28 f
  ALU_OUT[1] (out)                         0.00      22.28 f
  data arrival time                                  22.28

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                 -22.28
  -----------------------------------------------------------
  slack (MET)                                        42.18


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: ALU_OUT[0] (output port clocked by CLK_GATED)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (DFFRQX2M)       0.58       0.58 f
  U0_ALU/ALU_OUT[0] (ALU)                  0.00       0.58 f
  U4/Y (CLKINVX1M)                         0.76       1.34 r
  U5/Y (CLKINVX40M)                       20.95      22.28 f
  ALU_OUT[0] (out)                         0.00      22.28 f
  data arrival time                                  22.28

  clock CLK_GATED (rise edge)              0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                 -22.28
  -----------------------------------------------------------
  slack (MET)                                        42.18


  Startpoint: U0_RegFile/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[7] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[7]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[7]/Q (EDFFHQX2M)                  0.35       0.35 f
  U0_RegFile/U350/Y (CLKINVX1M)                           0.76       1.11 r
  U0_RegFile/U351/Y (CLKINVX40M)                         20.95      22.05 f
  U0_RegFile/RdData[7] (RegFile)                          0.00      22.05 f
  RdData[7] (out)                                         0.00      22.05 f
  data arrival time                                                 22.05

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -40.00     -39.90
  data required time                                               -39.90
  --------------------------------------------------------------------------
  data required time                                               -39.90
  data arrival time                                                -22.05
  --------------------------------------------------------------------------
  slack (MET)                                                       61.95


  Startpoint: U0_RegFile/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[6] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[6]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[6]/Q (EDFFHQX2M)                  0.35       0.35 f
  U0_RegFile/U346/Y (CLKINVX1M)                           0.76       1.11 r
  U0_RegFile/U347/Y (CLKINVX40M)                         20.95      22.05 f
  U0_RegFile/RdData[6] (RegFile)                          0.00      22.05 f
  RdData[6] (out)                                         0.00      22.05 f
  data arrival time                                                 22.05

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -40.00     -39.90
  data required time                                               -39.90
  --------------------------------------------------------------------------
  data required time                                               -39.90
  data arrival time                                                -22.05
  --------------------------------------------------------------------------
  slack (MET)                                                       61.95


  Startpoint: U0_RegFile/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[5] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[5]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[5]/Q (EDFFHQX2M)                  0.35       0.35 f
  U0_RegFile/U344/Y (CLKINVX1M)                           0.76       1.11 r
  U0_RegFile/U345/Y (CLKINVX40M)                         20.95      22.05 f
  U0_RegFile/RdData[5] (RegFile)                          0.00      22.05 f
  RdData[5] (out)                                         0.00      22.05 f
  data arrival time                                                 22.05

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -40.00     -39.90
  data required time                                               -39.90
  --------------------------------------------------------------------------
  data required time                                               -39.90
  data arrival time                                                -22.05
  --------------------------------------------------------------------------
  slack (MET)                                                       61.95


  Startpoint: U0_RegFile/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[4] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[4]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[4]/Q (EDFFHQX2M)                  0.35       0.35 f
  U0_RegFile/U342/Y (CLKINVX1M)                           0.76       1.11 r
  U0_RegFile/U343/Y (CLKINVX40M)                         20.95      22.05 f
  U0_RegFile/RdData[4] (RegFile)                          0.00      22.05 f
  RdData[4] (out)                                         0.00      22.05 f
  data arrival time                                                 22.05

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -40.00     -39.90
  data required time                                               -39.90
  --------------------------------------------------------------------------
  data required time                                               -39.90
  data arrival time                                                -22.05
  --------------------------------------------------------------------------
  slack (MET)                                                       61.95


  Startpoint: U0_RegFile/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[3] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[3]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[3]/Q (EDFFHQX2M)                  0.35       0.35 f
  U0_RegFile/U340/Y (CLKINVX1M)                           0.76       1.11 r
  U0_RegFile/U341/Y (CLKINVX40M)                         20.95      22.05 f
  U0_RegFile/RdData[3] (RegFile)                          0.00      22.05 f
  RdData[3] (out)                                         0.00      22.05 f
  data arrival time                                                 22.05

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -40.00     -39.90
  data required time                                               -39.90
  --------------------------------------------------------------------------
  data required time                                               -39.90
  data arrival time                                                -22.05
  --------------------------------------------------------------------------
  slack (MET)                                                       61.95


  Startpoint: U0_RegFile/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[2] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[2]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[2]/Q (EDFFHQX2M)                  0.35       0.35 f
  U0_RegFile/U352/Y (CLKINVX1M)                           0.76       1.11 r
  U0_RegFile/U353/Y (CLKINVX40M)                         20.95      22.05 f
  U0_RegFile/RdData[2] (RegFile)                          0.00      22.05 f
  RdData[2] (out)                                         0.00      22.05 f
  data arrival time                                                 22.05

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -40.00     -39.90
  data required time                                               -39.90
  --------------------------------------------------------------------------
  data required time                                               -39.90
  data arrival time                                                -22.05
  --------------------------------------------------------------------------
  slack (MET)                                                       61.95


  Startpoint: U0_RegFile/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[1] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[1]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[1]/Q (EDFFHQX2M)                  0.35       0.35 f
  U0_RegFile/U348/Y (CLKINVX1M)                           0.76       1.11 r
  U0_RegFile/U349/Y (CLKINVX40M)                         20.95      22.05 f
  U0_RegFile/RdData[1] (RegFile)                          0.00      22.05 f
  RdData[1] (out)                                         0.00      22.05 f
  data arrival time                                                 22.05

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -40.00     -39.90
  data required time                                               -39.90
  --------------------------------------------------------------------------
  data required time                                               -39.90
  data arrival time                                                -22.05
  --------------------------------------------------------------------------
  slack (MET)                                                       61.95


  Startpoint: U0_RegFile/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_DIV)
  Endpoint: RdData[0] (output port clocked by CLK_DIV)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_Top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RdData_reg[0]/CK (EDFFHQX2M)                 0.00       0.00 r
  U0_RegFile/RdData_reg[0]/Q (EDFFHQX2M)                  0.35       0.35 f
  U0_RegFile/U354/Y (CLKINVX1M)                           0.76       1.11 r
  U0_RegFile/U355/Y (CLKINVX40M)                         20.95      22.05 f
  U0_RegFile/RdData[0] (RegFile)                          0.00      22.05 f
  RdData[0] (out)                                         0.00      22.05 f
  data arrival time                                                 22.05

  clock CLK_DIV (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -40.00     -39.90
  data required time                                               -39.90
  --------------------------------------------------------------------------
  data required time                                               -39.90
  data arrival time                                                -22.05
  --------------------------------------------------------------------------
  slack (MET)                                                       61.95


1
