module divider(clk, clk_N);
	input clk;                      // ç³»ç»Ÿæ—¶é’Ÿ
	output reg clk_N;                   // åˆ†é¢‘åçš„æ—¶é’Ÿ
	parameter N = 100_000_000;      // 1Hzçš„æ—¶é’?,N=fclk/fclk_N
	reg [31:0] counter;             /* è®¡æ•°å™¨å˜é‡ï¼Œé€šè¿‡è®¡æ•°å®ç°åˆ†é¢‘ã€?
                                   å½“è®¡æ•°å™¨ä»?0è®¡æ•°åˆ?(N/2-1)æ—¶ï¼Œ
                                   è¾“å‡ºæ—¶é’Ÿç¿»è½¬ï¼Œè®¡æ•°å™¨æ¸…é›¶ */
	always @(posedge clk)  begin    // æ—¶é’Ÿä¸Šå‡æ²?
	// åŠŸèƒ½å®ç°
		if (counter==N/2-1) begin
			clk_N = ~clk_N;
			counter = 0;
			end
		else
			counter = counter + 1;
	end                           
endmodule