INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/comparison_checker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparison_checker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/memory_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/processor_internals.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_internals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/processor_internals_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_internals_tb
