# Cycle 2 â€“ Day 7 | Revision + Interview Training + Peres Gate Simulation

**Date:** 23 Nov 2025
**Status:** Present â€” Strong finish to the week
**Category:** Revision + Skills Polishing + Reversible Logic Practice

---

## ğŸ”¥ Todayâ€™s Work Summary

Day 7 was all about sharpening fundamentals and communication:

- Solved ECET & GATE past-year questions
- Deep evaluation & correction of 15 interview-style technical questions
- Learned the T3 (Think â†’ Talk â†’ Tie-back) communication method
- Studied how to form senior-level answers in digital, signals, and quantum
- Implemented and simulated the **Peres Gate** (reversible half-adder gate)
- Verified the entire truth table using Icarus Verilog
- Strengthened intuition about reversible adders & quantum-compatible logic

---

## ğŸ“‚ Files Added Today
- `peres_gate.v`
- `tb_peres_gate.v`
- Peres simulation output (terminal logs)

---

## ğŸ§  Key Learnings

- Setup/Hold â†’ must be defined in relation to **clock edge**, not transitions
- XOR â†’ core operator for parity, reversible logic, and CNOT
- Hadamard â†’ spreads amplitude â†’ superposition
- FM bandwidth â†’ proportional to deviation, hence larger
- CNOT truth table clarified
- Blocking vs Non-Blocking differences reinforced
- Ripple vs synchronous counters â†’ propagation delay vs concurrent clocking
- Entanglement explanation cleaned: â€œjoint state, not communicationâ€
- Reversible logic â†’ preserves info â†’ zero theoretical dissipation
- Peres Gate â†’ reversible half-adder + propagate line

---

## ğŸ§ª Peres Gate Behavior
Inputs â†’ (a, b, c)
Outputs â†’ (p = a, q = aâŠ•b, r = (a&b)âŠ•c)

Gate is used in:
- reversible adders
- quantum ALUs
- fault-tolerant arithmetic

---

## Notion reflection at (https://tough-catcher-45b.notion.site/Cycle-2-Day-7-2b4b47689bd58042b605dbe0576bee34?source=copy_link)
