Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon May 27 15:58:12 2019
| Host         : cod-VirtualBox running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_utilization -hierarchical -file /home/cod/prj5-riscv-cpu-Therock90421/hardware/scripts/../vivado_out/synth_rpt/synth_util_hier.rpt
| Design       : riscv_cpu_fpga
| Device       : xczu2egsfva625-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
|                                                   Instance                                                  |                               Module                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
| riscv_cpu_fpga                                                                                              |                                                             (top) |       4124 |       4004 |      56 |   64 | 3206 |      0 |      0 |    0 |            0 |
|   (riscv_cpu_fpga)                                                                                          |                                                             (top) |          2 |          2 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|   u_axi_lite_slave                                                                                          |                                                       axi_lite_if |         26 |         26 |       0 |    0 |   28 |      0 |      0 |    0 |            0 |
|   u_riscv_cpu_top                                                                                           |                                                     riscv_cpu_top |       1895 |       1895 |       0 |    0 | 1196 |      0 |      0 |    0 |            0 |
|     (u_riscv_cpu_top)                                                                                       |                                                     riscv_cpu_top |        143 |        143 |       0 |    0 |   73 |      0 |      0 |    0 |            0 |
|     u_riscv_cpu                                                                                             |                                                         riscv_cpu |       1752 |       1752 |       0 |    0 | 1123 |      0 |      0 |    0 |            0 |
|       (u_riscv_cpu)                                                                                         |                                                         riscv_cpu |        796 |        796 |       0 |    0 |  131 |      0 |      0 |    0 |            0 |
|       alu1                                                                                                  |                                                               alu |        349 |        349 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       reg_file1                                                                                             |                                                          reg_file |        607 |        607 |       0 |    0 |  992 |      0 |      0 |    0 |            0 |
|   u_zynq_soc_wrapper                                                                                        |                                                     mpsoc_wrapper |       2201 |       2081 |      56 |   64 | 1980 |      0 |      0 |    0 |            0 |
|     (u_zynq_soc_wrapper)                                                                                    |                                                     mpsoc_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|     mpsoc_i                                                                                                 |                                                             mpsoc |       2201 |       2081 |      56 |   64 | 1980 |      0 |      0 |    0 |            0 |
|       (mpsoc_i)                                                                                             |                                                             mpsoc |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|       arm_axi_ic                                                                                            |                                                mpsoc_arm_axi_ic_0 |       1352 |       1251 |      56 |   45 | 1480 |      0 |      0 |    0 |            0 |
|         (arm_axi_ic)                                                                                        |                                                mpsoc_arm_axi_ic_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|         s00_couplers                                                                                        |                                           s00_couplers_imp_EUWRR2 |       1352 |       1251 |      56 |   45 | 1480 |      0 |      0 |    0 |            0 |
|           (s00_couplers)                                                                                    |                                           s00_couplers_imp_EUWRR2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           auto_ds                                                                                           |                                                   mpsoc_auto_ds_0 |        889 |        833 |      56 |    0 |  968 |      0 |      0 |    0 |            0 |
|             (auto_ds)                                                                                       |                                                   mpsoc_auto_ds_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             inst                                                                                            |                                  axi_dwidth_converter_v2_1_13_top |        889 |        833 |      56 |    0 |  968 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                        |                                  axi_dwidth_converter_v2_1_13_top |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                         |                        axi_dwidth_converter_v2_1_13_axi_downsizer |        889 |        833 |      56 |    0 |  968 |      0 |      0 |    0 |            0 |
|                 (gen_downsizer.gen_simple_downsizer.axi_downsizer_inst)                                     |                        axi_dwidth_converter_v2_1_13_axi_downsizer |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 USE_READ.read_addr_inst                                                                     |          axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0 |        288 |        264 |      24 |    0 |  367 |      0 |      0 |    0 |            0 |
|                   (USE_READ.read_addr_inst)                                                                 |          axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0 |        232 |        232 |       0 |    0 |  259 |      0 |      0 |    0 |            0 |
|                   cmd_queue                                                                                 |                   axi_data_fifo_v2_1_12_axic_fifo__parameterized0 |         56 |         32 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                     (cmd_queue)                                                                             |                   axi_data_fifo_v2_1_12_axic_fifo__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                     inst                                                                                    |                    axi_data_fifo_v2_1_12_fifo_gen__parameterized0 |         56 |         32 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                       (inst)                                                                                |                    axi_data_fifo_v2_1_12_fifo_gen__parameterized0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                                         |                            fifo_generator_v13_1_4__parameterized0 |         54 |         30 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                         (fifo_gen_inst)                                                                     |                            fifo_generator_v13_1_4__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                                       |                      fifo_generator_v13_1_4_synth__parameterized0 |         54 |         30 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                           (inst_fifo_gen)                                                                   |                      fifo_generator_v13_1_4_synth__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                                      |                                fifo_generator_top__parameterized0 |         54 |         30 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                             (gconvfifo.rf)                                                                  |                                fifo_generator_top__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                                          |                            fifo_generator_ramfifo__parameterized0 |         54 |         30 |      24 |    0 |  108 |      0 |      0 |    0 |            0 |
|                               (grf.rf)                                                                      |                            fifo_generator_ramfifo__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                                      |                                                          rd_logic |         15 |         15 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.rd)                                                  |                                                          rd_logic |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                                           |                                                           rd_fwft |          7 |          7 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                                   |                                                rd_status_flags_ss |          5 |          5 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   (grss.rsts)                                                               |                                                rd_status_flags_ss |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   c1                                                                        |                                                        compare__1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                   c2                                                                        |                                                        compare__2 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                                       |                                                       rd_bin_cntr |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                                      |                                                          wr_logic |         11 |         11 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.wr)                                                  |                                                          wr_logic |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                                   |                                                wr_status_flags_ss |          7 |          7 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   (gwss.wsts)                                                               |                                                wr_status_flags_ss |          3 |          3 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   c0                                                                        |                                                        compare__3 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                   c1                                                                        |                                                           compare |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                                       |                                                       wr_bin_cntr |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                                         |                                            memory__parameterized0 |         26 |          2 |      24 |    0 |   58 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                                     |                                            memory__parameterized0 |          2 |          2 |       0 |    0 |   29 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                                               |                                              dmem__parameterized0 |         24 |          0 |      24 |    0 |   29 |      0 |      0 |    0 |            0 |
|                               rstblk                                                                        |                                                 reset_blk_ramfifo |          2 |          2 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                                    |                                                 reset_blk_ramfifo |          2 |          2 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |                                                synchronizer_ff__1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |                                                synchronizer_ff__2 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |                                                synchronizer_ff__3 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |                                                synchronizer_ff__4 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |                                                synchronizer_ff__5 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |                                                   synchronizer_ff |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 USE_READ.read_data_inst                                                                     |                          axi_dwidth_converter_v2_1_13_r_downsizer |        178 |        178 |       0 |    0 |  143 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                                                         |                          axi_dwidth_converter_v2_1_13_b_downsizer |         22 |         22 |       0 |    0 |   11 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.write_addr_inst                                                                   |                          axi_dwidth_converter_v2_1_13_a_downsizer |        329 |        297 |      32 |    0 |  434 |      0 |      0 |    0 |            0 |
|                   (USE_WRITE.write_addr_inst)                                                               |                          axi_dwidth_converter_v2_1_13_a_downsizer |        233 |        233 |       0 |    0 |  260 |      0 |      0 |    0 |            0 |
|                   USE_B_CHANNEL.cmd_b_queue                                                                 |                                   axi_data_fifo_v2_1_12_axic_fifo |         40 |         32 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                     (USE_B_CHANNEL.cmd_b_queue)                                                             |                                   axi_data_fifo_v2_1_12_axic_fifo |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                     inst                                                                                    |                                    axi_data_fifo_v2_1_12_fifo_gen |         40 |         32 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                       (inst)                                                                                |                                    axi_data_fifo_v2_1_12_fifo_gen |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                                         |                                            fifo_generator_v13_1_4 |         38 |         30 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                         (fifo_gen_inst)                                                                     |                                            fifo_generator_v13_1_4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                                       |                                      fifo_generator_v13_1_4_synth |         38 |         30 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                           (inst_fifo_gen)                                                                   |                                      fifo_generator_v13_1_4_synth |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                                      |                                                fifo_generator_top |         38 |         30 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                             (gconvfifo.rf)                                                                  |                                                fifo_generator_top |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                                          |                                            fifo_generator_ramfifo |         38 |         30 |       8 |    0 |   68 |      0 |      0 |    0 |            0 |
|                               (grf.rf)                                                                      |                                            fifo_generator_ramfifo |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                                      |                                                       rd_logic__1 |         15 |         15 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.rd)                                                  |                                                       rd_logic__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                                           |                                                        rd_fwft__1 |          7 |          7 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                                   |                                             rd_status_flags_ss__1 |          5 |          5 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   (grss.rsts)                                                               |                                             rd_status_flags_ss__1 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   c1                                                                        |                                                        compare__7 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                   c2                                                                        |                                                        compare__6 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                                       |                                                    rd_bin_cntr__1 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                                      |                                                       wr_logic__1 |         11 |         11 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.wr)                                                  |                                                       wr_logic__1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                                   |                                             wr_status_flags_ss__1 |          7 |          7 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   (gwss.wsts)                                                               |                                             wr_status_flags_ss__1 |          3 |          3 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   c0                                                                        |                                                        compare__5 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                   c1                                                                        |                                                        compare__4 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                                       |                                                    wr_bin_cntr__1 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                                         |                                                            memory |         10 |          2 |       8 |    0 |   18 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                                     |                                                            memory |          2 |          2 |       0 |    0 |    9 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                                               |                                                              dmem |          8 |          0 |       8 |    0 |    9 |      0 |      0 |    0 |            0 |
|                               rstblk                                                                        |                                              reset_blk_ramfifo__1 |          2 |          2 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                                    |                                              reset_blk_ramfifo__1 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |                                               synchronizer_ff__11 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |                                               synchronizer_ff__10 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |                                                synchronizer_ff__9 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |                                                synchronizer_ff__8 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |                                                synchronizer_ff__7 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |                                                synchronizer_ff__6 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                   cmd_queue                                                                                 |                axi_data_fifo_v2_1_12_axic_fifo__parameterized0__1 |         56 |         32 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                     (cmd_queue)                                                                             |                axi_data_fifo_v2_1_12_axic_fifo__parameterized0__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                     inst                                                                                    |                 axi_data_fifo_v2_1_12_fifo_gen__parameterized0__1 |         56 |         32 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                       (inst)                                                                                |                 axi_data_fifo_v2_1_12_fifo_gen__parameterized0__1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                       fifo_gen_inst                                                                         |                         fifo_generator_v13_1_4__parameterized0__1 |         54 |         30 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                         (fifo_gen_inst)                                                                     |                         fifo_generator_v13_1_4__parameterized0__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                         inst_fifo_gen                                                                       |                   fifo_generator_v13_1_4_synth__parameterized0__1 |         54 |         30 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                           (inst_fifo_gen)                                                                   |                   fifo_generator_v13_1_4_synth__parameterized0__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                           gconvfifo.rf                                                                      |                             fifo_generator_top__parameterized0__1 |         54 |         30 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                             (gconvfifo.rf)                                                                  |                             fifo_generator_top__parameterized0__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                             grf.rf                                                                          |                         fifo_generator_ramfifo__parameterized0__1 |         54 |         30 |      24 |    0 |  106 |      0 |      0 |    0 |            0 |
|                               (grf.rf)                                                                      |                         fifo_generator_ramfifo__parameterized0__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.rd                                                      |                                                       rd_logic__2 |         15 |         15 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.rd)                                                  |                                                       rd_logic__2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 gr1.gr1_int.rfwft                                                           |                                                        rd_fwft__2 |          7 |          7 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                                 grss.rsts                                                                   |                                             rd_status_flags_ss__2 |          5 |          5 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   (grss.rsts)                                                               |                                             rd_status_flags_ss__2 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   c1                                                                        |                                                       compare__11 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                   c2                                                                        |                                                       compare__10 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 rpntr                                                                       |                                                    rd_bin_cntr__2 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.gl0.wr                                                      |                                                       wr_logic__2 |         11 |         11 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.gl0.wr)                                                  |                                                       wr_logic__2 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 gwss.wsts                                                                   |                                             wr_status_flags_ss__2 |          7 |          7 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   (gwss.wsts)                                                               |                                             wr_status_flags_ss__2 |          3 |          3 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                                   c0                                                                        |                                                        compare__9 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                   c1                                                                        |                                                        compare__8 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                                 wpntr                                                                       |                                                    wr_bin_cntr__2 |          3 |          3 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|                               gntv_or_sync_fifo.mem                                                         |                                         memory__parameterized0__1 |         26 |          2 |      24 |    0 |   56 |      0 |      0 |    0 |            0 |
|                                 (gntv_or_sync_fifo.mem)                                                     |                                         memory__parameterized0__1 |          2 |          2 |       0 |    0 |   28 |      0 |      0 |    0 |            0 |
|                                 gdm.dm_gen.dm                                                               |                                           dmem__parameterized0__1 |         24 |          0 |      24 |    0 |   28 |      0 |      0 |    0 |            0 |
|                               rstblk                                                                        |                                              reset_blk_ramfifo__2 |          2 |          2 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|                                 (rstblk)                                                                    |                                              reset_blk_ramfifo__2 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |                                               synchronizer_ff__17 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |                                               synchronizer_ff__16 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |                                               synchronizer_ff__15 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |                                               synchronizer_ff__14 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                    |                                               synchronizer_ff__13 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                    |                                               synchronizer_ff__12 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 USE_WRITE.write_data_inst                                                                   |                          axi_dwidth_converter_v2_1_13_w_downsizer |         71 |         71 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|           auto_pc                                                                                           |                                                   mpsoc_auto_pc_0 |        463 |        418 |       0 |   45 |  512 |      0 |      0 |    0 |            0 |
|             (auto_pc)                                                                                       |                                                   mpsoc_auto_pc_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             inst                                                                                            |             axi_protocol_converter_v2_1_13_axi_protocol_converter |        463 |        418 |       0 |   45 |  512 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                        |             axi_protocol_converter_v2_1_13_axi_protocol_converter |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                          |                                axi_protocol_converter_v2_1_13_b2s |        463 |        418 |       0 |   45 |  512 |      0 |      0 |    0 |            0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                                                      |                                axi_protocol_converter_v2_1_13_b2s |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                 RD.ar_channel_0                                                                             |                     axi_protocol_converter_v2_1_13_b2s_ar_channel |        148 |        148 |       0 |    0 |   70 |      0 |      0 |    0 |            0 |
|                   (RD.ar_channel_0)                                                                         |                     axi_protocol_converter_v2_1_13_b2s_ar_channel |          3 |          3 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                   ar_cmd_fsm_0                                                                              |                     axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm |          4 |          4 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                                          |                 axi_protocol_converter_v2_1_13_b2s_cmd_translator |        141 |        141 |       0 |    0 |   68 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                                      |                 axi_protocol_converter_v2_1_13_b2s_cmd_translator |         15 |         15 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                                              |                       axi_protocol_converter_v2_1_13_b2s_incr_cmd |         50 |         50 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                                              |                       axi_protocol_converter_v2_1_13_b2s_wrap_cmd |         76 |         76 |       0 |    0 |   43 |      0 |      0 |    0 |            0 |
|                 RD.r_channel_0                                                                              |                      axi_protocol_converter_v2_1_13_b2s_r_channel |         50 |         15 |       0 |   35 |   32 |      0 |      0 |    0 |            0 |
|                   (RD.r_channel_0)                                                                          |                      axi_protocol_converter_v2_1_13_b2s_r_channel |          3 |          3 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   rd_data_fifo_0                                                                            |    axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1 |         40 |          6 |       0 |   34 |   25 |      0 |      0 |    0 |            0 |
|                   transaction_fifo_0                                                                        |    axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2 |          7 |          6 |       0 |    1 |    5 |      0 |      0 |    0 |            0 |
|                 SI_REG                                                                                      |                     axi_register_slice_v2_1_13_axi_register_slice |         88 |         88 |       0 |    0 |  310 |      0 |      0 |    0 |            0 |
|                   (SI_REG)                                                                                  |                     axi_register_slice_v2_1_13_axi_register_slice |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                   ar_pipe                                                                                   |                    axi_register_slice_v2_1_13_axic_register_slice |         31 |         31 |       0 |    0 |  114 |      0 |      0 |    0 |            0 |
|                   aw_pipe                                                                                   |                 axi_register_slice_v2_1_13_axic_register_slice__1 |         31 |         31 |       0 |    0 |  114 |      0 |      0 |    0 |            0 |
|                   b_pipe                                                                                    |    axi_register_slice_v2_1_13_axic_register_slice__parameterized1 |          4 |          4 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                   r_pipe                                                                                    |    axi_register_slice_v2_1_13_axic_register_slice__parameterized2 |         21 |         21 |       0 |    0 |   74 |      0 |      0 |    0 |            0 |
|                 WR.aw_channel_0                                                                             |                     axi_protocol_converter_v2_1_13_b2s_aw_channel |        147 |        147 |       0 |    0 |   78 |      0 |      0 |    0 |            0 |
|                   (WR.aw_channel_0)                                                                         |                     axi_protocol_converter_v2_1_13_b2s_aw_channel |          1 |          1 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                   aw_cmd_fsm_0                                                                              |                     axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm |          4 |          4 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                   cmd_translator_0                                                                          |              axi_protocol_converter_v2_1_13_b2s_cmd_translator__1 |        142 |        142 |       0 |    0 |   68 |      0 |      0 |    0 |            0 |
|                     (cmd_translator_0)                                                                      |              axi_protocol_converter_v2_1_13_b2s_cmd_translator__1 |         15 |         15 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|                     incr_cmd_0                                                                              |                    axi_protocol_converter_v2_1_13_b2s_incr_cmd__1 |         51 |         51 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|                     wrap_cmd_0                                                                              |                    axi_protocol_converter_v2_1_13_b2s_wrap_cmd__1 |         76 |         76 |       0 |    0 |   43 |      0 |      0 |    0 |            0 |
|                 WR.b_channel_0                                                                              |                      axi_protocol_converter_v2_1_13_b2s_b_channel |         29 |         19 |       0 |   10 |   21 |      0 |      0 |    0 |            0 |
|                   (WR.b_channel_0)                                                                          |                      axi_protocol_converter_v2_1_13_b2s_b_channel |         15 |         15 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|                   bid_fifo_0                                                                                |                    axi_protocol_converter_v2_1_13_b2s_simple_fifo |         10 |          2 |       0 |    8 |    6 |      0 |      0 |    0 |            0 |
|                   bresp_fifo_0                                                                              |    axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0 |          4 |          2 |       0 |    2 |    2 |      0 |      0 |    0 |            0 |
|       axi_uart                                                                                              |                                                  mpsoc_axi_uart_0 |        105 |         87 |       0 |   18 |   88 |      0 |      0 |    0 |            0 |
|         U0                                                                                                  |                                                      axi_uartlite |        105 |         87 |       0 |   18 |   88 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                              |                                                      axi_uartlite |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           AXI_LITE_IPIF_I                                                                                   |                                                     axi_lite_ipif |         25 |         25 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|             (AXI_LITE_IPIF_I)                                                                               |                                                     axi_lite_ipif |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             I_SLAVE_ATTACHMENT                                                                              |                                                  slave_attachment |         25 |         25 |       0 |    0 |   24 |      0 |      0 |    0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                                                          |                                                  slave_attachment |         15 |         15 |       0 |    0 |   19 |      0 |      0 |    0 |            0 |
|               I_DECODER                                                                                     |                                                   address_decoder |         10 |         10 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 (I_DECODER)                                                                                 |                                                   address_decoder |          6 |          6 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                               |                                                         pselect_f |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                               |                                         pselect_f__parameterized0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                               |                                         pselect_f__parameterized1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                               |                                         pselect_f__parameterized2 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           UARTLITE_CORE_I                                                                                   |                                                     uartlite_core |         79 |         61 |       0 |   18 |   64 |      0 |      0 |    0 |            0 |
|             (UARTLITE_CORE_I)                                                                               |                                                     uartlite_core |         16 |         16 |       0 |    0 |    9 |      0 |      0 |    0 |            0 |
|             BAUD_RATE_I                                                                                     |                                                          baudrate |          6 |          6 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|             UARTLITE_RX_I                                                                                   |                                                       uartlite_rx |         31 |         22 |       0 |    9 |   33 |      0 |      0 |    0 |            0 |
|               (UARTLITE_RX_I)                                                                               |                                                       uartlite_rx |         17 |         17 |       0 |    0 |   23 |      0 |      0 |    0 |            0 |
|               DELAY_16_I                                                                                    |                                                      dynshreg_i_f |          1 |          0 |       0 |    1 |    0 |      0 |      0 |    0 |            0 |
|               INPUT_DOUBLE_REGS3                                                                            |                                                          cdc_sync |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|               SRL_FIFO_I                                                                                    |                                                     srl_fifo_f__1 |         13 |          5 |       0 |    8 |    6 |      0 |      0 |    0 |            0 |
|                 (SRL_FIFO_I)                                                                                |                                                     srl_fifo_f__1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 I_SRL_FIFO_RBU_F                                                                            |                                                 srl_fifo_rbu_f__1 |         13 |          5 |       0 |    8 |    6 |      0 |      0 |    0 |            0 |
|                   (I_SRL_FIFO_RBU_F)                                                                        |                                                 srl_fifo_rbu_f__1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                   |                                          cntr_incr_decr_addn_f__1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                   DYNSHREG_F_I                                                                              |                                                     dynshreg_f__1 |          8 |          0 |       0 |    8 |    0 |      0 |      0 |    0 |            0 |
|             UARTLITE_TX_I                                                                                   |                                                       uartlite_tx |         26 |         17 |       0 |    9 |   15 |      0 |      0 |    0 |            0 |
|               (UARTLITE_TX_I)                                                                               |                                                       uartlite_tx |         12 |         12 |       0 |    0 |    9 |      0 |      0 |    0 |            0 |
|               MID_START_BIT_SRL16_I                                                                         |                                      dynshreg_i_f__parameterized0 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |    0 |            0 |
|               SRL_FIFO_I                                                                                    |                                                        srl_fifo_f |         13 |          5 |       0 |    8 |    6 |      0 |      0 |    0 |            0 |
|                 (SRL_FIFO_I)                                                                                |                                                        srl_fifo_f |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 I_SRL_FIFO_RBU_F                                                                            |                                                    srl_fifo_rbu_f |         13 |          5 |       0 |    8 |    6 |      0 |      0 |    0 |            0 |
|                   (I_SRL_FIFO_RBU_F)                                                                        |                                                    srl_fifo_rbu_f |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                   |                                             cntr_incr_decr_addn_f |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|                   DYNSHREG_F_I                                                                              |                                                        dynshreg_f |          8 |          0 |       0 |    8 |    0 |      0 |      0 |    0 |            0 |
|       riscv_axi_ic                                                                                          |                                              mpsoc_riscv_axi_ic_0 |        423 |        423 |       0 |    0 |  371 |      0 |      0 |    0 |            0 |
|         (riscv_axi_ic)                                                                                      |                                              mpsoc_riscv_axi_ic_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|         m00_couplers                                                                                        |                                           m00_couplers_imp_TL9DZI |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           (m00_couplers)                                                                                    |                                           m00_couplers_imp_TL9DZI |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           auto_pc                                                                                           |                                                   mpsoc_auto_pc_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|         m01_couplers                                                                                        |                                          m01_couplers_imp_1MNB9IE |        108 |        108 |       0 |    0 |   55 |      0 |      0 |    0 |            0 |
|           auto_ds                                                                                           |                                                   mpsoc_auto_ds_1 |        108 |        108 |       0 |    0 |   55 |      0 |      0 |    0 |            0 |
|             (auto_ds)                                                                                       |                                                   mpsoc_auto_ds_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             inst                                                                                            |                  axi_dwidth_converter_v2_1_13_top__parameterized0 |        108 |        108 |       0 |    0 |   55 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                        |                  axi_dwidth_converter_v2_1_13_top__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                                          |                   axi_dwidth_converter_v2_1_13_axi4lite_downsizer |        108 |        108 |       0 |    0 |   55 |      0 |      0 |    0 |            0 |
|         s00_couplers                                                                                        |                                           s00_couplers_imp_GVFY79 |         36 |         36 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|           auto_us                                                                                           |                                                   mpsoc_auto_us_0 |         36 |         36 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|             (auto_us)                                                                                       |                                                   mpsoc_auto_us_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             inst                                                                                            |                  axi_dwidth_converter_v2_1_13_top__parameterized1 |         36 |         36 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|               (inst)                                                                                        |                  axi_dwidth_converter_v2_1_13_top__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gen_upsizer.gen_lite_upsizer.lite_upsizer_inst                                                |                     axi_dwidth_converter_v2_1_13_axi4lite_upsizer |         36 |         36 |       0 |    0 |   13 |      0 |      0 |    0 |            0 |
|         s00_mmu                                                                                             |                                                   mpsoc_s00_mmu_0 |         86 |         86 |       0 |    0 |  109 |      0 |      0 |    0 |            0 |
|           (s00_mmu)                                                                                         |                                                   mpsoc_s00_mmu_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           inst                                                                                              |                                               axi_mmu_v2_1_11_top |         86 |         86 |       0 |    0 |  109 |      0 |      0 |    0 |            0 |
|             (inst)                                                                                          |                                               axi_mmu_v2_1_11_top |         67 |         67 |       0 |    0 |   25 |      0 |      0 |    0 |            0 |
|             decerr_slave_inst                                                                               |                                      axi_mmu_v2_1_11_decerr_slave |          4 |          4 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|             gen_read.read_decoder                                                                           |                                      axi_mmu_v2_1_11_addr_decoder |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             gen_write.write_decoder                                                                         |                                   axi_mmu_v2_1_11_addr_decoder__1 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             register_slice_inst                                                                             |     axi_register_slice_v2_1_13_axi_register_slice__parameterized1 |          7 |          7 |       0 |    0 |   80 |      0 |      0 |    0 |            0 |
|               (register_slice_inst)                                                                         |     axi_register_slice_v2_1_13_axi_register_slice__parameterized1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               ar_pipe                                                                                       |    axi_register_slice_v2_1_13_axic_register_slice__parameterized7 |          3 |          3 |       0 |    0 |   40 |      0 |      0 |    0 |            0 |
|               aw_pipe                                                                                       | axi_register_slice_v2_1_13_axic_register_slice__parameterized7__1 |          3 |          3 |       0 |    0 |   40 |      0 |      0 |    0 |            0 |
|         xbar                                                                                                |                                                      mpsoc_xbar_0 |        193 |        193 |       0 |    0 |  194 |      0 |      0 |    0 |            0 |
|           (xbar)                                                                                            |                                                      mpsoc_xbar_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|           inst                                                                                              |                                 axi_crossbar_v2_1_14_axi_crossbar |        193 |        193 |       0 |    0 |  194 |      0 |      0 |    0 |            0 |
|             (inst)                                                                                          |                                 axi_crossbar_v2_1_14_axi_crossbar |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|             gen_sasd.crossbar_sasd_0                                                                        |                                axi_crossbar_v2_1_14_crossbar_sasd |        193 |        193 |       0 |    0 |  194 |      0 |      0 |    0 |            0 |
|               (gen_sasd.crossbar_sasd_0)                                                                    |                                axi_crossbar_v2_1_14_crossbar_sasd |         16 |         16 |       0 |    0 |    6 |      0 |      0 |    0 |            0 |
|               addr_arbiter_inst                                                                             |                            axi_crossbar_v2_1_14_addr_arbiter_sasd |         44 |         44 |       0 |    0 |   41 |      0 |      0 |    0 |            0 |
|               gen_addr_decoder.addr_decoder_inst                                                            |                                 axi_crossbar_v2_1_14_addr_decoder |          9 |          9 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 (gen_addr_decoder.addr_decoder_inst)                                                        |                                 axi_crossbar_v2_1_14_addr_decoder |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |                       generic_baseblocks_v2_1_0_comparator_static |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator     |       generic_baseblocks_v2_1_0_comparator_static__parameterized0 |          7 |          7 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                   (gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator) |       generic_baseblocks_v2_1_0_comparator_static__parameterized0 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[2].compare_inst                                                                 |                            generic_baseblocks_v2_1_0_carry_and__8 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[3].compare_inst                                                                 |                            generic_baseblocks_v2_1_0_carry_and__9 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                   LUT_LEVEL[4].compare_inst                                                                 |                               generic_baseblocks_v2_1_0_carry_and |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               gen_decerr.decerr_slave_inst                                                                  |                                 axi_crossbar_v2_1_14_decerr_slave |          3 |          3 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|               mi_arready_mux_inst                                                                           |                              generic_baseblocks_v2_1_0_mux_enc__2 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               mi_awready_mux_inst                                                                           |                              generic_baseblocks_v2_1_0_mux_enc__1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               mi_bmesg_mux_inst                                                                             |                 generic_baseblocks_v2_1_0_mux_enc__parameterized2 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               mi_bvalid_mux_inst                                                                            |                                 generic_baseblocks_v2_1_0_mux_enc |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               mi_rmesg_mux_inst                                                                             |                 generic_baseblocks_v2_1_0_mux_enc__parameterized1 |         66 |         66 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               mi_rvalid_mux_inst                                                                            |                              generic_baseblocks_v2_1_0_mux_enc__4 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               mi_wready_mux_inst                                                                            |                              generic_baseblocks_v2_1_0_mux_enc__3 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               reg_slice_r                                                                                   |   axi_register_slice_v2_1_13_axic_register_slice__parameterized11 |         37 |         37 |       0 |    0 |  138 |      0 |      0 |    0 |            0 |
|               si_bready_mux_inst                                                                            |                 generic_baseblocks_v2_1_0_mux_enc__parameterized0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               si_rready_mux_inst                                                                            |              generic_baseblocks_v2_1_0_mux_enc__parameterized0__1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|               splitter_ar                                                                                   |                     axi_crossbar_v2_1_14_splitter__parameterized0 |          4 |          4 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|               splitter_aw                                                                                   |                                     axi_crossbar_v2_1_14_splitter |          5 |          5 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|       rst_zynq_mpsoc_99M                                                                                    |                                        mpsoc_rst_zynq_mpsoc_99M_0 |         21 |         20 |       0 |    1 |   40 |      0 |      0 |    0 |            0 |
|         U0                                                                                                  |                                                    proc_sys_reset |         21 |         20 |       0 |    1 |   40 |      0 |      0 |    0 |            0 |
|           (U0)                                                                                              |                                                    proc_sys_reset |          2 |          2 |       0 |    0 |    5 |      0 |      0 |    0 |            0 |
|           EXT_LPF                                                                                           |                                                               lpf |          6 |          5 |       0 |    1 |   17 |      0 |      0 |    0 |            0 |
|             (EXT_LPF)                                                                                       |                                                               lpf |          6 |          5 |       0 |    1 |    9 |      0 |      0 |    0 |            0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                       |                                          cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                       |                                       cdc_sync__parameterized0__1 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|           SEQ                                                                                               |                                                      sequence_psr |         13 |         13 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|             (SEQ)                                                                                           |                                                      sequence_psr |          8 |          8 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|             SEQ_COUNTER                                                                                     |                                                           upcnt_n |          5 |          5 |       0 |    0 |    6 |      0 |      0 |    0 |            0 |
|       zynq_mpsoc                                                                                            |                                                mpsoc_zynq_mpsoc_0 |        300 |        300 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         (zynq_mpsoc)                                                                                        |                                                mpsoc_zynq_mpsoc_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|         inst                                                                                                |                            zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e |        300 |        300 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+


