Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 20 21:56:33 2024
| Host         : HUNTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARMSOC_TOP_timing_summary_routed.rpt -pb ARMSOC_TOP_timing_summary_routed.pb -rpx ARMSOC_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ARMSOC_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 53 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.325        0.000                      0                15495        0.078        0.000                      0                15495        3.000        0.000                       0                  5889  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M      {0.000 5.000}      10.000          100.000         
dbg_tck_pin             {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M_1    {0.000 5.000}      10.000          100.000         
u_clk_25M/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_25M      {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_50M            8.910        0.000                      0                   99        0.197        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M                                                                                                                                                        7.845        0.000                       0                     3  
dbg_tck_pin                  17.091        0.000                      0                  444        0.148        0.000                      0                  444       19.500        0.000                       0                   328  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_50M_1          8.912        0.000                      0                   99        0.197        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M_1                                                                                                                                                      7.845        0.000                       0                     3  
u_clk_25M/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_25M            7.092        0.000                      0                11552        0.102        0.000                      0                11552       19.500        0.000                       0                  5498  
  clkfbout_clk_25M                                                                                                                                                       17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_50M_1  clk_out1_clk_50M          8.910        0.000                      0                   99        0.113        0.000                      0                   99  
clk_out1_clk_25M    clk_out1_clk_50M          6.713        0.000                      0                    9        1.272        0.000                      0                    9  
clk_out1_clk_25M    dbg_tck_pin              26.339        0.000                      0                  156        0.078        0.000                      0                  156  
clk_out1_clk_50M    clk_out1_clk_50M_1        8.910        0.000                      0                   99        0.113        0.000                      0                   99  
clk_out1_clk_25M    clk_out1_clk_50M_1        6.713        0.000                      0                    9        1.272        0.000                      0                    9  
clk_out1_clk_50M    clk_out1_clk_25M          4.325        0.000                      0                 1441        0.289        0.000                      0                 1441  
dbg_tck_pin         clk_out1_clk_25M         19.181        0.000                      0                  198        0.871        0.000                      0                  198  
clk_out1_clk_50M_1  clk_out1_clk_25M          4.326        0.000                      0                 1441        0.290        0.000                      0                 1441  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_25M    clk_out1_clk_25M         28.922        0.000                      0                 2900        0.590        0.000                      0                 2900  
**async_default**   clk_out1_clk_50M    clk_out1_clk_25M         11.547        0.000                      0                  130        0.650        0.000                      0                  130  
**async_default**   clk_out1_clk_50M_1  clk_out1_clk_25M         11.548        0.000                      0                  130        0.650        0.000                      0                  130  
**async_default**   dbg_tck_pin         dbg_tck_pin              17.036        0.000                      0                  281        0.673        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        8.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.890ns (8.141%)  route 10.043ns (91.859%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           2.538     8.148    cout[7]_i_12_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.272 r  cout[5]_i_2/O
                         net (fo=1, routed)           1.602     9.873    cout[5]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.997 r  cout[5]_i_1/O
                         net (fo=1, routed)           0.000     9.997    uAHBVGA/cin[5]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        10.803ns  (logic 0.890ns (8.238%)  route 9.913ns (91.762%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           2.346     7.955    cout[7]_i_12_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  cout[4]_i_2/O
                         net (fo=1, routed)           1.665     9.744    cout[4]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.868 r  cout[4]_i_1/O
                         net (fo=1, routed)           0.000     9.868    uAHBVGA/cin[4]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  9.040    

Slack (MET) :             9.324ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 0.890ns (8.462%)  route 9.627ns (91.538%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           1.987     7.596    cout[7]_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  cout[3]_i_2/O
                         net (fo=1, routed)           1.738     9.457    cout[3]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  cout[3]_i_1/O
                         net (fo=1, routed)           0.000     9.581    uAHBVGA/cin[3]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  9.324    

Slack (MET) :             11.404ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 0.890ns (10.491%)  route 7.593ns (89.509%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.937     6.546    cout[7]_i_12_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  cout[1]_i_2/O
                         net (fo=1, routed)           0.754     7.423    cout[1]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.547 r  cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.547    uAHBVGA/cin[1]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.077    18.951    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                 11.404    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.890ns (10.764%)  route 7.378ns (89.236%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           1.024     6.633    cout[7]_i_12_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  cout[6]_i_2/O
                         net (fo=1, routed)           0.452     7.209    cout[6]_i_2_n_0
    SLICE_X66Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.333 r  cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.333    uAHBVGA/cin[6]
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.077    18.953    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             12.078ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.766ns (9.761%)  route 7.082ns (90.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.778     5.361    reg_sys_rst_n
    SLICE_X72Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  cout[7]_i_6/O
                         net (fo=8, routed)           1.303     6.788    cout[7]_i_6_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.912 r  cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.912    uAHBVGA/cin[0]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                 12.078    

Slack (MET) :             12.297ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 0.890ns (11.670%)  route 6.736ns (88.330%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.679     6.288    cout[7]_i_12_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  cout[7]_i_7/O
                         net (fo=1, routed)           0.154     6.567    cout[7]_i_7_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.691 r  cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.691    uAHBVGA/cin[7]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.029    18.988    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 12.297    

Slack (MET) :             12.372ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.890ns (11.836%)  route 6.629ns (88.164%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.564     6.174    cout[7]_i_12_n_0
    SLICE_X70Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.298 r  cout[2]_i_2/O
                         net (fo=1, routed)           0.162     6.460    cout[2]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  cout[2]_i_1/O
                         net (fo=1, routed)           0.000     6.584    uAHBVGA/cin[2]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.081    18.955    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 12.372    

Slack (MET) :             14.204ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.126ns (21.845%)  route 4.028ns (78.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.703    -0.831    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.022     0.709    uAHBVGA/uVGAInterface/VertCount[3]
    SLICE_X72Y70         LUT5 (Prop_lut5_I0_O)        0.152     0.861 r  counter[8]_i_2/O
                         net (fo=9, routed)           0.999     1.860    counter[8]_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I0_O)        0.332     2.192 f  cout[7]_i_4/O
                         net (fo=1, routed)           0.980     3.172    cout[7]_i_4_n_0
    SLICE_X73Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  cout[7]_i_1/O
                         net (fo=8, routed)           1.027     4.323    cout[7]_i_1_n_0
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X64Y76         FDRE (Setup_fdre_C_R)       -0.429    18.527    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 14.204    

Slack (MET) :             14.204ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.126ns (21.845%)  route 4.028ns (78.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.703    -0.831    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.022     0.709    uAHBVGA/uVGAInterface/VertCount[3]
    SLICE_X72Y70         LUT5 (Prop_lut5_I0_O)        0.152     0.861 r  counter[8]_i_2/O
                         net (fo=9, routed)           0.999     1.860    counter[8]_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I0_O)        0.332     2.192 f  cout[7]_i_4/O
                         net (fo=1, routed)           0.980     3.172    cout[7]_i_4_n_0
    SLICE_X73Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  cout[7]_i_1/O
                         net (fo=8, routed)           1.027     4.323    cout[7]_i_1_n_0
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X64Y76         FDRE (Setup_fdre_C_R)       -0.429    18.527    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 14.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.308    uAHBVGA/uVGAInterface/VertCount[1]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.263    uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.854    -0.804    vgaclk
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X72Y70         FDRE (Hold_fdre_C_D)         0.092    -0.460    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.408%)  route 0.131ns (38.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.131    -0.268    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X76Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X76Y70         FDRE (Hold_fdre_C_D)         0.121    -0.428    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.050%)  route 0.133ns (38.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.133    -0.266    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X76Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X76Y70         FDRE (Hold_fdre_C_D)         0.120    -0.429    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.516%)  route 0.143ns (43.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.143    -0.280    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X72Y70         LUT5 (Prop_lut5_I2_O)        0.045    -0.235 r  counter[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.235    uAHBVGA/uVGAInterface/VertAddrCounter/counter[4]
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.854    -0.804    vgaclk
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X72Y70         FDRE (Hold_fdre_C_D)         0.092    -0.460    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.602%)  route 0.167ns (44.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.167    -0.232    uAHBVGA/uVGAInterface/HorzCount[1]
    SLICE_X74Y70         LUT5 (Prop_lut5_I0_O)        0.045    -0.187 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[5]
    SLICE_X74Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X74Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X74Y70         FDRE (Hold_fdre_C_D)         0.121    -0.428    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.253    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045    -0.208 r  counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    counter[0]_i_1__1_n_0
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X77Y70         FDRE (Hold_fdre_C_D)         0.091    -0.472    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.419%)  route 0.190ns (47.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.190    -0.209    uAHBVGA/uVGAInterface/HorzCount[3]
    SLICE_X76Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.164 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.856    -0.802    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X76Y71         FDRE (Hold_fdre_C_D)         0.120    -0.430    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.863%)  route 0.187ns (50.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.187    -0.237    uAHBVGA/uVGAInterface/VertCount[1]
    SLICE_X72Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    uAHBVGA/addrv0[5]
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.855    -0.803    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X72Y69         FDRE (Hold_fdre_C_D)         0.092    -0.458    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.336%)  route 0.243ns (56.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.243    -0.180    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X74Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.135 r  counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.135    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.858    -0.800    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X74Y69         FDRE (Hold_fdre_C_D)         0.121    -0.404    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.135%)  route 0.245ns (56.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.245    -0.178    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X74Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.133 r  counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.133    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.858    -0.800    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X74Y69         FDRE (Hold_fdre_C_D)         0.120    -0.405    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y70     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y70     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y70     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M
  To Clock:  clkfbout_clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.091ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 1.129ns (39.138%)  route 1.756ns (60.862%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.706     5.649    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X76Y82         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDPE (Prop_fdpe_C_Q)         0.478     6.127 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/Q
                         net (fo=37, routed)          1.081     7.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6
    SLICE_X75Y82         LUT5 (Prop_lut5_I0_O)        0.324     7.532 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6/O
                         net (fo=1, routed)           0.674     8.206    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_6_n_0
    SLICE_X75Y82         LUT3 (Prop_lut3_I2_O)        0.327     8.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.533    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X75Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    25.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X75Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.498    25.625    
                         clock uncertainty           -0.035    25.589    
    SLICE_X75Y82         FDCE (Setup_fdce_C_D)        0.035    25.624    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.624    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                 17.091    

Slack (MET) :             17.466ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bodoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
                            (falling edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.670ns (30.423%)  route 1.532ns (69.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.706     5.649    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X76Y82         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bodoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDPE (Prop_fdpe_C_Q)         0.518     6.167 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bodoz6_reg/Q
                         net (fo=37, routed)          1.022     7.189    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bodoz6
    SLICE_X75Y82         LUT3 (Prop_lut3_I2_O)        0.152     7.341 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_inv_i_1/O
                         net (fo=1, routed)           0.510     7.851    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_3770_in
    SLICE_X75Y82         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    25.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X75Y82         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.498    25.625    
                         clock uncertainty           -0.035    25.589    
    SLICE_X75Y82         FDPE (Setup_fdpe_C_D)       -0.272    25.317    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.317    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                 17.466    

Slack (MET) :             24.984ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.994ns  (logic 1.862ns (12.418%)  route 13.132ns (87.582%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 45.137 - 40.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.710     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518     6.171 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/Q
                         net (fo=8, routed)           0.879     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6
    SLICE_X78Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.183     8.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.481 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.920     9.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X69Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.659    10.184    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.334 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    12.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.723 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    14.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.637 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    15.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    17.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    17.769 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.754    20.523    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X81Y87         LUT6 (Prop_lut6_I2_O)        0.124    20.647 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_i_1/O
                         net (fo=1, routed)           0.000    20.647    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jqg8v6
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    45.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/C
                         clock pessimism              0.499    45.636    
                         clock uncertainty           -0.035    45.600    
    SLICE_X81Y87         FDCE (Setup_fdce_C_D)        0.031    45.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg
  -------------------------------------------------------------------
                         required time                         45.631    
                         arrival time                         -20.647    
  -------------------------------------------------------------------
                         slack                                 24.984    

Slack (MET) :             25.151ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.513ns  (logic 1.738ns (11.975%)  route 12.775ns (88.025%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 45.040 - 40.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.710     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518     6.171 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/Q
                         net (fo=8, routed)           0.879     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6
    SLICE_X78Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.183     8.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.481 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.920     9.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X69Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.659    10.184    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.334 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    12.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.723 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    14.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.637 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    15.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    17.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    17.769 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.397    20.166    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X66Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.499    45.040    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X66Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/C
                         clock pessimism              0.482    45.522    
                         clock uncertainty           -0.035    45.486    
    SLICE_X66Y81         FDCE (Setup_fdce_C_CE)      -0.169    45.317    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg
  -------------------------------------------------------------------
                         required time                         45.317    
                         arrival time                         -20.166    
  -------------------------------------------------------------------
                         slack                                 25.151    

Slack (MET) :             25.295ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.372ns  (logic 1.738ns (12.093%)  route 12.634ns (87.907%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 45.043 - 40.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.710     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518     6.171 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/Q
                         net (fo=8, routed)           0.879     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6
    SLICE_X78Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.183     8.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.481 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.920     9.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X69Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.659    10.184    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.334 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    12.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.723 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    14.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.637 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    15.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    17.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    17.769 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.256    20.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X66Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.502    45.043    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X66Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism              0.482    45.525    
                         clock uncertainty           -0.035    45.489    
    SLICE_X66Y83         FDCE (Setup_fdce_C_CE)      -0.169    45.320    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         45.320    
                         arrival time                         -20.025    
  -------------------------------------------------------------------
                         slack                                 25.295    

Slack (MET) :             25.332ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.642ns  (logic 1.862ns (12.717%)  route 12.780ns (87.283%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 45.135 - 40.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.710     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518     6.171 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/Q
                         net (fo=8, routed)           0.879     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6
    SLICE_X78Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.183     8.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.481 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.920     9.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X69Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.659    10.184    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.334 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    12.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.723 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    14.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.637 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    15.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    17.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    17.769 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.402    20.171    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X81Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.295 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_i_1/O
                         net (fo=1, routed)           0.000    20.295    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrg8v6
    SLICE_X81Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594    45.135    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
                         clock pessimism              0.499    45.634    
                         clock uncertainty           -0.035    45.598    
    SLICE_X81Y84         FDCE (Setup_fdce_C_D)        0.029    45.627    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg
  -------------------------------------------------------------------
                         required time                         45.627    
                         arrival time                         -20.295    
  -------------------------------------------------------------------
                         slack                                 25.332    

Slack (MET) :             25.385ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.593ns  (logic 1.862ns (12.759%)  route 12.731ns (87.241%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 45.137 - 40.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.710     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518     6.171 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/Q
                         net (fo=8, routed)           0.879     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6
    SLICE_X78Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.183     8.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.481 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.920     9.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X69Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.659    10.184    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.334 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    12.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.723 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    14.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.637 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    15.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    17.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    17.769 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.353    20.122    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X81Y87         LUT6 (Prop_lut6_I2_O)        0.124    20.246 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_i_1/O
                         net (fo=1, routed)           0.000    20.246    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qqg8v6
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    45.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                         clock pessimism              0.499    45.636    
                         clock uncertainty           -0.035    45.600    
    SLICE_X81Y87         FDCE (Setup_fdce_C_D)        0.031    45.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg
  -------------------------------------------------------------------
                         required time                         45.631    
                         arrival time                         -20.246    
  -------------------------------------------------------------------
                         slack                                 25.385    

Slack (MET) :             25.387ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.589ns  (logic 1.862ns (12.763%)  route 12.727ns (87.237%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 45.137 - 40.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.710     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518     6.171 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/Q
                         net (fo=8, routed)           0.879     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6
    SLICE_X78Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.183     8.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.481 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.920     9.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X69Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.659    10.184    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.334 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    12.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.723 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    14.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.637 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    15.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    17.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    17.769 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.349    20.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X81Y87         LUT6 (Prop_lut6_I2_O)        0.124    20.242 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_i_1/O
                         net (fo=1, routed)           0.000    20.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrg8v6
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    45.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.499    45.636    
                         clock uncertainty           -0.035    45.600    
    SLICE_X81Y87         FDCE (Setup_fdce_C_D)        0.029    45.629    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         45.629    
                         arrival time                         -20.242    
  -------------------------------------------------------------------
                         slack                                 25.387    

Slack (MET) :             25.473ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.529ns  (logic 1.862ns (12.815%)  route 12.667ns (87.185%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 45.132 - 40.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.710     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518     6.171 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/Q
                         net (fo=8, routed)           0.879     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6
    SLICE_X78Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.183     8.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.481 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.920     9.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X69Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.659    10.184    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.334 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    12.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.723 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    14.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.637 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    15.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    17.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    17.769 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.289    20.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X78Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.182 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_i_1/O
                         net (fo=1, routed)           0.000    20.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Erg8v6
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.591    45.132    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/C
                         clock pessimism              0.482    45.614    
                         clock uncertainty           -0.035    45.578    
    SLICE_X78Y84         FDCE (Setup_fdce_C_D)        0.077    45.655    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg
  -------------------------------------------------------------------
                         required time                         45.655    
                         arrival time                         -20.182    
  -------------------------------------------------------------------
                         slack                                 25.473    

Slack (MET) :             25.487ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.519ns  (logic 1.862ns (12.824%)  route 12.657ns (87.176%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 45.132 - 40.000 ) 
    Source Clock Delay      (SCD):    5.653ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.710     5.653    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_fdce_C_Q)         0.518     6.171 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6_reg/Q
                         net (fo=8, routed)           0.879     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H9doz6
    SLICE_X78Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.183     8.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.481 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.920     9.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X69Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.659    10.184    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X69Y79         LUT5 (Prop_lut5_I3_O)        0.150    10.334 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    12.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.723 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    14.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.637 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    15.763    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.887 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    17.645    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    17.769 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.279    20.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X78Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.172 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_i_1/O
                         net (fo=1, routed)           0.000    20.172    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gsg8v6
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.591    45.132    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/C
                         clock pessimism              0.482    45.614    
                         clock uncertainty           -0.035    45.578    
    SLICE_X78Y84         FDCE (Setup_fdce_C_D)        0.081    45.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg
  -------------------------------------------------------------------
                         required time                         45.659    
                         arrival time                         -20.172    
  -------------------------------------------------------------------
                         slack                                 25.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.589     1.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X72Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDCE (Prop_fdce_C_Q)         0.141     1.978 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/Q
                         net (fo=2, routed)           0.066     2.044    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07
    SLICE_X73Y86         LUT6 (Prop_lut6_I5_O)        0.045     2.089 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_i_1/O
                         net (fo=1, routed)           0.000     2.089    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dmh8v6
    SLICE_X73Y86         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.860     2.450    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X73Y86         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_reg/C
                         clock pessimism             -0.601     1.850    
    SLICE_X73Y86         FDRE (Hold_fdre_C_D)         0.091     1.941    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lxqoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Koeoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.702%)  route 0.117ns (45.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.562     1.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X71Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Koeoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDCE (Prop_fdce_C_Q)         0.141     1.951 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Koeoz6_reg/Q
                         net (fo=4, routed)           0.117     2.067    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Koeoz6
    SLICE_X68Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.833     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X68Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/C
                         clock pessimism             -0.599     1.825    
    SLICE_X68Y85         FDCE (Hold_fdce_C_D)         0.070     1.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O6ozz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.670%)  route 0.137ns (49.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.562     1.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X67Y86         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     1.951 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_reg/Q
                         net (fo=4, routed)           0.137     2.088    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6
    SLICE_X68Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O6ozz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.834     2.424    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X68Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O6ozz6_reg/C
                         clock pessimism             -0.577     1.848    
    SLICE_X68Y87         FDCE (Hold_fdce_C_D)         0.066     1.914    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O6ozz6_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.562     1.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X68Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDCE (Prop_fdce_C_Q)         0.141     1.951 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6_reg/Q
                         net (fo=4, routed)           0.124     2.074    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Chcoz6
    SLICE_X69Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.833     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X69Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg/C
                         clock pessimism             -0.599     1.825    
    SLICE_X69Y85         FDCE (Hold_fdce_C_D)         0.075     1.900    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qukzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fpkzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.712%)  route 0.122ns (46.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.560     1.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X69Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDCE (Prop_fdce_C_Q)         0.141     1.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6_reg/Q
                         net (fo=6, routed)           0.122     2.070    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zoizz6
    SLICE_X71Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fpkzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.831     2.421    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X71Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fpkzz6_reg/C
                         clock pessimism             -0.599     1.823    
    SLICE_X71Y83         FDCE (Hold_fdce_C_D)         0.070     1.893    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fpkzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Edeoz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ynroz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.500%)  route 0.118ns (45.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.559     1.807    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X64Y81         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Edeoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.141     1.948 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Edeoz6_reg/Q
                         net (fo=4, routed)           0.118     2.065    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Edeoz6
    SLICE_X67Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ynroz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.829     2.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X67Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ynroz6_reg/C
                         clock pessimism             -0.599     1.821    
    SLICE_X67Y81         FDCE (Hold_fdce_C_D)         0.066     1.887    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ynroz6_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N8noz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.445%)  route 0.149ns (44.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.557     1.805    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X69Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDCE (Prop_fdce_C_Q)         0.141     1.946 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/Q
                         net (fo=4, routed)           0.149     2.095    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6
    SLICE_X66Y79         LUT5 (Prop_lut5_I1_O)        0.045     2.140 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N8noz6_i_1/O
                         net (fo=1, routed)           0.000     2.140    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tnh8v6
    SLICE_X66Y79         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N8noz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.827     2.417    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X66Y79         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N8noz6_reg/C
                         clock pessimism             -0.577     1.841    
    SLICE_X66Y79         FDRE (Hold_fdre_C_D)         0.120     1.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N8noz6_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.187%)  route 0.124ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.591     1.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X77Y86         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg/Q
                         net (fo=4, routed)           0.124     2.104    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6
    SLICE_X75Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.863     2.453    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X75Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmezz6_reg/C
                         clock pessimism             -0.600     1.854    
    SLICE_X75Y86         FDCE (Hold_fdce_C_D)         0.070     1.924    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndpoz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlroz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.836%)  route 0.126ns (47.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.559     1.807    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X64Y81         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndpoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.141     1.948 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndpoz6_reg/Q
                         net (fo=4, routed)           0.126     2.073    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ndpoz6
    SLICE_X67Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlroz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.829     2.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X67Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlroz6_reg/C
                         clock pessimism             -0.599     1.821    
    SLICE_X67Y81         FDCE (Hold_fdce_C_D)         0.070     1.891    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlroz6_reg
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.958%)  route 0.135ns (42.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.586     1.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y73         FDCE (Prop_fdce_C_Q)         0.141     1.975 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6_reg/Q
                         net (fo=12, routed)          0.135     2.109    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nidoz6
    SLICE_X78Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.154 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_i_1/O
                         net (fo=1, routed)           0.000     2.154    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Woxmz6_0
    SLICE_X78Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.855     2.445    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y73         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg/C
                         clock pessimism             -0.599     1.847    
    SLICE_X78Y73         FDCE (Hold_fdce_C_D)         0.121     1.968    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fmdoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_tck_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X74Y87   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nudzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X65Y83   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nuizz6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X73Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X69Y85   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wxkzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X78Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X80Y87   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X79Y80   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X76Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1dzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X75Y84   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nwdoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1dzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X75Y84   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nwdoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fyazz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X74Y85   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X80Y79   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A7roz6_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X75Y84   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G8eoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y85   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Okcoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P5fzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X75Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yiczz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X65Y83   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nuizz6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X65Y83   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nuizz6_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X73Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X78Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X78Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X80Y87   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X80Y87   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X79Y80   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X76Y86   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1dzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X75Y78   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fxcoz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack        8.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.890ns (8.141%)  route 10.043ns (91.859%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           2.538     8.148    cout[7]_i_12_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.272 r  cout[5]_i_2/O
                         net (fo=1, routed)           1.602     9.873    cout[5]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.997 r  cout[5]_i_1/O
                         net (fo=1, routed)           0.000     9.997    uAHBVGA/cin[5]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.909    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  8.912    

Slack (MET) :             9.042ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        10.803ns  (logic 0.890ns (8.238%)  route 9.913ns (91.762%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           2.346     7.955    cout[7]_i_12_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  cout[4]_i_2/O
                         net (fo=1, routed)           1.665     9.744    cout[4]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.868 r  cout[4]_i_1/O
                         net (fo=1, routed)           0.000     9.868    uAHBVGA/cin[4]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.909    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  9.042    

Slack (MET) :             9.326ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 0.890ns (8.462%)  route 9.627ns (91.538%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           1.987     7.596    cout[7]_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  cout[3]_i_2/O
                         net (fo=1, routed)           1.738     9.457    cout[3]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  cout[3]_i_1/O
                         net (fo=1, routed)           0.000     9.581    uAHBVGA/cin[3]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.029    18.907    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  9.326    

Slack (MET) :             11.406ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 0.890ns (10.491%)  route 7.593ns (89.509%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.937     6.546    cout[7]_i_12_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  cout[1]_i_2/O
                         net (fo=1, routed)           0.754     7.423    cout[1]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.547 r  cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.547    uAHBVGA/cin[1]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.082    18.876    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.077    18.953    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                 11.406    

Slack (MET) :             11.622ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.890ns (10.764%)  route 7.378ns (89.236%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           1.024     6.633    cout[7]_i_12_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  cout[6]_i_2/O
                         net (fo=1, routed)           0.452     7.209    cout[6]_i_2_n_0
    SLICE_X66Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.333 r  cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.333    uAHBVGA/cin[6]
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.077    18.955    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                 11.622    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.766ns (9.761%)  route 7.082ns (90.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.778     5.361    reg_sys_rst_n
    SLICE_X72Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  cout[7]_i_6/O
                         net (fo=8, routed)           1.303     6.788    cout[7]_i_6_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.912 r  cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.912    uAHBVGA/cin[0]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.082    18.961    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.031    18.992    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.299ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 0.890ns (11.670%)  route 6.736ns (88.330%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.679     6.288    cout[7]_i_12_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  cout[7]_i_7/O
                         net (fo=1, routed)           0.154     6.567    cout[7]_i_7_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.691 r  cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.691    uAHBVGA/cin[7]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.082    18.961    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.029    18.990    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 12.299    

Slack (MET) :             12.374ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.890ns (11.836%)  route 6.629ns (88.164%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.564     6.174    cout[7]_i_12_n_0
    SLICE_X70Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.298 r  cout[2]_i_2/O
                         net (fo=1, routed)           0.162     6.460    cout[2]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  cout[2]_i_1/O
                         net (fo=1, routed)           0.000     6.584    uAHBVGA/cin[2]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.082    18.876    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.081    18.957    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 12.374    

Slack (MET) :             14.206ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.126ns (21.845%)  route 4.028ns (78.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.703    -0.831    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.022     0.709    uAHBVGA/uVGAInterface/VertCount[3]
    SLICE_X72Y70         LUT5 (Prop_lut5_I0_O)        0.152     0.861 r  counter[8]_i_2/O
                         net (fo=9, routed)           0.999     1.860    counter[8]_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I0_O)        0.332     2.192 f  cout[7]_i_4/O
                         net (fo=1, routed)           0.980     3.172    cout[7]_i_4_n_0
    SLICE_X73Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  cout[7]_i_1/O
                         net (fo=8, routed)           1.027     4.323    cout[7]_i_1_n_0
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.082    18.958    
    SLICE_X64Y76         FDRE (Setup_fdre_C_R)       -0.429    18.529    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 14.206    

Slack (MET) :             14.206ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.126ns (21.845%)  route 4.028ns (78.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.703    -0.831    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.022     0.709    uAHBVGA/uVGAInterface/VertCount[3]
    SLICE_X72Y70         LUT5 (Prop_lut5_I0_O)        0.152     0.861 r  counter[8]_i_2/O
                         net (fo=9, routed)           0.999     1.860    counter[8]_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I0_O)        0.332     2.192 f  cout[7]_i_4/O
                         net (fo=1, routed)           0.980     3.172    cout[7]_i_4_n_0
    SLICE_X73Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  cout[7]_i_1/O
                         net (fo=8, routed)           1.027     4.323    cout[7]_i_1_n_0
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.082    18.958    
    SLICE_X64Y76         FDRE (Setup_fdre_C_R)       -0.429    18.529    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 14.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.308    uAHBVGA/uVGAInterface/VertCount[1]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.263    uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.854    -0.804    vgaclk
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X72Y70         FDRE (Hold_fdre_C_D)         0.092    -0.460    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.408%)  route 0.131ns (38.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.131    -0.268    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X76Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X76Y70         FDRE (Hold_fdre_C_D)         0.121    -0.428    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.050%)  route 0.133ns (38.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.133    -0.266    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X76Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X76Y70         FDRE (Hold_fdre_C_D)         0.120    -0.429    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.516%)  route 0.143ns (43.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.143    -0.280    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X72Y70         LUT5 (Prop_lut5_I2_O)        0.045    -0.235 r  counter[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.235    uAHBVGA/uVGAInterface/VertAddrCounter/counter[4]
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.854    -0.804    vgaclk
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X72Y70         FDRE (Hold_fdre_C_D)         0.092    -0.460    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.602%)  route 0.167ns (44.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.167    -0.232    uAHBVGA/uVGAInterface/HorzCount[1]
    SLICE_X74Y70         LUT5 (Prop_lut5_I0_O)        0.045    -0.187 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[5]
    SLICE_X74Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X74Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X74Y70         FDRE (Hold_fdre_C_D)         0.121    -0.428    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.253    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045    -0.208 r  counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    counter[0]_i_1__1_n_0
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X77Y70         FDRE (Hold_fdre_C_D)         0.091    -0.472    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.419%)  route 0.190ns (47.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.190    -0.209    uAHBVGA/uVGAInterface/HorzCount[3]
    SLICE_X76Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.164 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.856    -0.802    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X76Y71         FDRE (Hold_fdre_C_D)         0.120    -0.430    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.863%)  route 0.187ns (50.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.187    -0.237    uAHBVGA/uVGAInterface/VertCount[1]
    SLICE_X72Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    uAHBVGA/addrv0[5]
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.855    -0.803    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X72Y69         FDRE (Hold_fdre_C_D)         0.092    -0.458    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.336%)  route 0.243ns (56.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.243    -0.180    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X74Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.135 r  counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.135    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.858    -0.800    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X74Y69         FDRE (Hold_fdre_C_D)         0.121    -0.404    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.135%)  route 0.245ns (56.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.245    -0.178    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X74Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.133 r  counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.133    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.858    -0.800    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X74Y69         FDRE (Hold_fdre_C_D)         0.120    -0.405    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y70     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y70     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y70     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y69     uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y70     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y70     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y71     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M_1
  To Clock:  clkfbout_clk_50M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_25M/inst/clk_in1
  To Clock:  u_clk_25M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_25M/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack        7.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        32.751ns  (logic 7.835ns (23.923%)  route 24.916ns (76.077%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 41.675 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.759    29.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y147        LUT6 (Prop_lut6_I4_O)        0.328    29.522 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.980    30.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.675    31.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X50Y135        LUT5 (Prop_lut5_I2_O)        0.150    31.451 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.120    32.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X50Y151        LUT2 (Prop_lut2_I1_O)        0.320    32.891 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.571    33.461    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X49Y152        LUT5 (Prop_lut5_I0_O)        0.322    33.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.457    34.240    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X48Y152        LUT6 (Prop_lut6_I2_O)        0.326    34.566 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_1/O
                         net (fo=1, routed)           0.000    34.566    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jmk8v6
    SLICE_X48Y152        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.675    41.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X48Y152        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/C
                         clock pessimism              0.087    41.762    
                         clock uncertainty           -0.135    41.627    
    SLICE_X48Y152        FDCE (Setup_fdce_C_D)        0.031    41.658    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg
  -------------------------------------------------------------------
                         required time                         41.658    
                         arrival time                         -34.566    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        32.747ns  (logic 7.835ns (23.926%)  route 24.912ns (76.074%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 41.675 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.759    29.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y147        LUT6 (Prop_lut6_I4_O)        0.328    29.522 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.980    30.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.675    31.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X50Y135        LUT5 (Prop_lut5_I2_O)        0.150    31.451 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.120    32.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X50Y151        LUT2 (Prop_lut2_I1_O)        0.320    32.891 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.571    33.461    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X49Y152        LUT5 (Prop_lut5_I0_O)        0.322    33.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.453    34.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X48Y152        LUT6 (Prop_lut6_I4_O)        0.326    34.562 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_i_1/O
                         net (fo=1, routed)           0.000    34.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vlk8v6
    SLICE_X48Y152        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.675    41.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X48Y152        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/C
                         clock pessimism              0.087    41.762    
                         clock uncertainty           -0.135    41.627    
    SLICE_X48Y152        FDCE (Setup_fdce_C_D)        0.029    41.656    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg
  -------------------------------------------------------------------
                         required time                         41.656    
                         arrival time                         -34.562    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        32.743ns  (logic 7.835ns (23.929%)  route 24.908ns (76.071%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=5 LUT4=2 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 41.675 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.759    29.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y147        LUT6 (Prop_lut6_I4_O)        0.328    29.522 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.980    30.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.675    31.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X50Y135        LUT5 (Prop_lut5_I2_O)        0.150    31.451 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.120    32.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X50Y151        LUT2 (Prop_lut2_I1_O)        0.320    32.891 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.571    33.461    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X49Y152        LUT5 (Prop_lut5_I0_O)        0.322    33.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.449    34.233    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X49Y152        LUT6 (Prop_lut6_I2_O)        0.326    34.559 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_i_1/O
                         net (fo=1, routed)           0.000    34.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cmk8v6
    SLICE_X49Y152        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.675    41.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X49Y152        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/C
                         clock pessimism              0.087    41.762    
                         clock uncertainty           -0.135    41.627    
    SLICE_X49Y152        FDCE (Setup_fdce_C_D)        0.031    41.658    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg
  -------------------------------------------------------------------
                         required time                         41.658    
                         arrival time                         -34.559    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        32.204ns  (logic 7.567ns (23.497%)  route 24.637ns (76.503%))
  Logic Levels:           32  (CARRY4=6 LUT2=1 LUT3=5 LUT4=3 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 41.675 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.759    29.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y147        LUT6 (Prop_lut6_I4_O)        0.328    29.522 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.980    30.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.124    30.625 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.675    31.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X50Y135        LUT5 (Prop_lut5_I2_O)        0.150    31.451 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.120    32.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X50Y151        LUT4 (Prop_lut4_I3_O)        0.328    32.899 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3/O
                         net (fo=3, routed)           0.331    33.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3_n_0
    SLICE_X49Y151        LUT6 (Prop_lut6_I5_O)        0.124    33.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6/O
                         net (fo=1, routed)           0.263    33.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6_n_0
    SLICE_X49Y151        LUT6 (Prop_lut6_I0_O)        0.124    33.741 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5/O
                         net (fo=1, routed)           0.154    33.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5_n_0
    SLICE_X49Y151        LUT6 (Prop_lut6_I4_O)        0.124    34.019 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1/O
                         net (fo=1, routed)           0.000    34.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1_n_0
    SLICE_X49Y151        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.675    41.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X49Y151        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/C
                         clock pessimism              0.087    41.762    
                         clock uncertainty           -0.135    41.627    
    SLICE_X49Y151        FDCE (Setup_fdce_C_D)        0.029    41.656    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg
  -------------------------------------------------------------------
                         required time                         41.656    
                         arrival time                         -34.019    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.982ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        31.858ns  (logic 7.515ns (23.589%)  route 24.343ns (76.411%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=5 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 41.672 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.759    29.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y147        LUT6 (Prop_lut6_I4_O)        0.328    29.522 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.980    30.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.124    30.625 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.675    31.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X50Y135        LUT5 (Prop_lut5_I2_O)        0.150    31.451 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           1.120    32.571    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X50Y151        LUT2 (Prop_lut2_I1_O)        0.320    32.891 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.454    33.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X51Y154        LUT6 (Prop_lut6_I4_O)        0.328    33.673 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1/O
                         net (fo=1, routed)           0.000    33.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1_n_0
    SLICE_X51Y154        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.672    41.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y154        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/C
                         clock pessimism              0.087    41.759    
                         clock uncertainty           -0.135    41.624    
    SLICE_X51Y154        FDCE (Setup_fdce_C_D)        0.031    41.655    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg
  -------------------------------------------------------------------
                         required time                         41.655    
                         arrival time                         -33.673    
  -------------------------------------------------------------------
                         slack                                  7.982    

Slack (MET) :             8.586ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        31.000ns  (logic 7.213ns (23.268%)  route 23.787ns (76.732%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=5 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.759    29.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y147        LUT6 (Prop_lut6_I4_O)        0.328    29.522 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.980    30.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.364    30.989    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X46Y134        LUT5 (Prop_lut5_I3_O)        0.124    31.113 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6/O
                         net (fo=1, routed)           0.592    31.706    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6_n_0
    SLICE_X37Y134        LUT6 (Prop_lut6_I2_O)        0.124    31.830 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3/O
                         net (fo=2, routed)           0.163    31.992    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3_n_0
    SLICE_X37Y134        LUT6 (Prop_lut6_I5_O)        0.124    32.116 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3/O
                         net (fo=1, routed)           0.575    32.691    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3_n_0
    SLICE_X37Y135        LUT6 (Prop_lut6_I1_O)        0.124    32.815 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_1/O
                         net (fo=1, routed)           0.000    32.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpfet6
    SLICE_X37Y135        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.501    41.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X37Y135        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/C
                         clock pessimism              0.007    41.508    
                         clock uncertainty           -0.135    41.373    
    SLICE_X37Y135        FDCE (Setup_fdce_C_D)        0.029    41.402    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg
  -------------------------------------------------------------------
                         required time                         41.402    
                         arrival time                         -32.815    
  -------------------------------------------------------------------
                         slack                                  8.586    

Slack (MET) :             8.895ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        30.591ns  (logic 6.965ns (22.768%)  route 23.626ns (77.232%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.759    29.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y147        LUT6 (Prop_lut6_I4_O)        0.328    29.522 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.980    30.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.124    30.625 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.675    31.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X50Y135        LUT4 (Prop_lut4_I2_O)        0.124    31.425 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_2/O
                         net (fo=3, routed)           0.479    31.904    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ib3nv6
    SLICE_X45Y135        LUT6 (Prop_lut6_I5_O)        0.124    32.028 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_i_1/O
                         net (fo=1, routed)           0.379    32.407    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ovfet6
    SLICE_X45Y135        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.497    41.497    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X45Y135        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/C
                         clock pessimism              0.007    41.504    
                         clock uncertainty           -0.135    41.369    
    SLICE_X45Y135        FDCE (Setup_fdce_C_D)       -0.067    41.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg
  -------------------------------------------------------------------
                         required time                         41.302    
                         arrival time                         -32.407    
  -------------------------------------------------------------------
                         slack                                  8.895    

Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        30.705ns  (logic 7.089ns (23.088%)  route 23.616ns (76.912%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=5 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.759    29.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y147        LUT6 (Prop_lut6_I4_O)        0.328    29.522 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.980    30.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.124    30.625 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.897    31.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X54Y127        LUT5 (Prop_lut5_I1_O)        0.124    31.646 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4/O
                         net (fo=1, routed)           0.162    31.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I0_O)        0.124    31.932 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3/O
                         net (fo=2, routed)           0.464    32.396    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3_n_0
    SLICE_X54Y127        LUT2 (Prop_lut2_I1_O)        0.124    32.520 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_1/O
                         net (fo=1, routed)           0.000    32.520    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ujx7v6
    SLICE_X54Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.477    41.477    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X54Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/C
                         clock pessimism              0.007    41.484    
                         clock uncertainty           -0.135    41.349    
    SLICE_X54Y127        FDCE (Setup_fdce_C_D)        0.077    41.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg
  -------------------------------------------------------------------
                         required time                         41.426    
                         arrival time                         -32.520    
  -------------------------------------------------------------------
                         slack                                  8.906    

Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        30.673ns  (logic 7.089ns (23.112%)  route 23.584ns (76.888%))
  Logic Levels:           30  (CARRY4=6 LUT2=1 LUT3=5 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.759    29.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y147        LUT6 (Prop_lut6_I4_O)        0.328    29.522 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.980    30.501    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X46Y135        LUT6 (Prop_lut6_I1_O)        0.124    30.625 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.897    31.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X54Y127        LUT5 (Prop_lut5_I1_O)        0.124    31.646 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4/O
                         net (fo=1, routed)           0.162    31.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4_n_0
    SLICE_X54Y127        LUT6 (Prop_lut6_I0_O)        0.124    31.932 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3/O
                         net (fo=2, routed)           0.432    32.364    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3_n_0
    SLICE_X56Y127        LUT6 (Prop_lut6_I3_O)        0.124    32.488 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_i_1/O
                         net (fo=1, routed)           0.000    32.488    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Znk8v6
    SLICE_X56Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.478    41.478    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X56Y127        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg/C
                         clock pessimism              0.007    41.485    
                         clock uncertainty           -0.135    41.350    
    SLICE_X56Y127        FDCE (Setup_fdce_C_D)        0.077    41.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3jnz6_reg
  -------------------------------------------------------------------
                         required time                         41.427    
                         arrival time                         -32.488    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ws5g07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        30.283ns  (logic 6.743ns (22.266%)  route 23.540ns (77.734%))
  Logic Levels:           27  (CARRY4=6 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 41.659 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.815     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X25Y150        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y150        FDCE (Prop_fdce_C_Q)         0.456     2.271 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.752     3.024    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X28Y147        LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.148    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X28Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X28Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.812 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3_n_0
    SLICE_X28Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.146 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.522     4.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[9]
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     5.503 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.620 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.621    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.840 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          2.802     8.642    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X63Y118        LUT3 (Prop_lut3_I2_O)        0.323     8.965 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.590    10.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I1_O)        0.326    10.881 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419/O
                         net (fo=1, routed)           0.670    11.551    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_419_n_0
    SLICE_X76Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.675 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235/O
                         net (fo=2, routed)           0.854    12.529    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_235_n_0
    SLICE_X70Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.653 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101/O
                         net (fo=1, routed)           0.809    13.463    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_101_n_0
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=4, routed)           1.107    14.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I0_O)        0.124    14.818 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13/O
                         net (fo=11, routed)          1.104    15.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_13_n_0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.152    16.074 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23/O
                         net (fo=5, routed)           1.055    17.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_23_n_0
    SLICE_X44Y111        LUT6 (Prop_lut6_I0_O)        0.332    17.461 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.488    17.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X45Y111        LUT6 (Prop_lut6_I4_O)        0.124    18.073 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.952    19.025    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X47Y110        LUT3 (Prop_lut3_I1_O)        0.152    19.177 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.458    19.635    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_6_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I3_O)        0.326    19.961 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.639    20.600    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yhqnv6
    SLICE_X52Y110        LUT4 (Prop_lut4_I2_O)        0.124    20.724 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           2.064    22.788    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X67Y145        LUT5 (Prop_lut5_I4_O)        0.118    22.906 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.642    23.548    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X69Y144        LUT4 (Prop_lut4_I0_O)        0.320    23.868 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.026    24.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X60Y146        LUT6 (Prop_lut6_I0_O)        0.326    25.220 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.737    25.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X60Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.082 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.827    26.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X66Y139        LUT3 (Prop_lut3_I2_O)        0.124    27.032 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         1.254    28.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X60Y142        LUT3 (Prop_lut3_I0_O)        0.148    28.435 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          1.769    30.204    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X54Y165        LUT6 (Prop_lut6_I0_O)        0.328    30.532 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_4/O
                         net (fo=34, routed)          0.923    31.455    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_4_n_0
    SLICE_X53Y165        LUT4 (Prop_lut4_I2_O)        0.150    31.605 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ws5g07_i_1/O
                         net (fo=1, routed)           0.494    32.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ji38v6
    SLICE_X53Y165        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ws5g07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.659    41.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X53Y165        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ws5g07_reg/C
                         clock pessimism              0.016    41.675    
                         clock uncertainty           -0.135    41.540    
    SLICE_X53Y165        FDCE (Setup_fdce_C_D)       -0.255    41.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ws5g07_reg
  -------------------------------------------------------------------
                         required time                         41.285    
                         arrival time                         -32.099    
  -------------------------------------------------------------------
                         slack                                  9.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W7ioz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kmknz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.231ns (50.660%)  route 0.225ns (49.340%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.547     0.547    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W7ioz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.141     0.688 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W7ioz6_reg/Q
                         net (fo=3, routed)           0.079     0.767    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W7ioz6
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.045     0.812 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kmknz6_i_2/O
                         net (fo=1, routed)           0.146     0.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kmknz6_i_2_n_0
    SLICE_X51Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.003 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kmknz6_i_1/O
                         net (fo=1, routed)           0.000     1.003    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kmknz6_i_1_n_0
    SLICE_X51Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kmknz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.815     0.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X51Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kmknz6_reg/C
                         clock pessimism             -0.005     0.810    
    SLICE_X51Y124        FDCE (Hold_fdce_C_D)         0.091     0.901    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kmknz6_reg
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ov8u07_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yvq917_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.247ns (52.869%)  route 0.220ns (47.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.572     0.572    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X14Y100        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ov8u07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.148     0.720 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ov8u07_reg/Q
                         net (fo=2, routed)           0.220     0.940    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ov8u07
    SLICE_X15Y99         LUT5 (Prop_lut5_I4_O)        0.099     1.039 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yvq917_i_1/O
                         net (fo=1, routed)           0.000     1.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xcv7v6
    SLICE_X15Y99         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yvq917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.845     0.845    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y99         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yvq917_reg/C
                         clock pessimism              0.000     0.845    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.092     0.937    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yvq917_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O4au07_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8q917_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.430%)  route 0.261ns (55.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.572     0.572    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X14Y100        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O4au07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164     0.736 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O4au07_reg/Q
                         net (fo=2, routed)           0.261     0.997    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O4au07
    SLICE_X15Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.042 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8q917_i_1/O
                         net (fo=1, routed)           0.000     1.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fav7v6
    SLICE_X15Y99         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8q917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.845     0.845    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X15Y99         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8q917_reg/C
                         clock pessimism              0.000     0.845    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.092     0.937    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8q917_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dufm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Owfm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.565     0.565    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X9Y80          FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dufm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dufm17_reg/Q
                         net (fo=1, routed)           0.054     0.760    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dufm17
    SLICE_X8Y80          LUT5 (Prop_lut5_I3_O)        0.045     0.805 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Owfm17_i_1/O
                         net (fo=1, routed)           0.000     0.805    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qpp7v6
    SLICE_X8Y80          FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Owfm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.834     0.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X8Y80          FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Owfm17_reg/C
                         clock pessimism             -0.256     0.578    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.121     0.699    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Owfm17_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0ya17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nm8m17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.565     0.565    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X9Y80          FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0ya17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0ya17_reg/Q
                         net (fo=1, routed)           0.056     0.762    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0ya17
    SLICE_X8Y80          LUT5 (Prop_lut5_I3_O)        0.045     0.807 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nm8m17_i_1/O
                         net (fo=1, routed)           0.000     0.807    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xpp7v6
    SLICE_X8Y80          FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nm8m17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.834     0.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X8Y80          FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nm8m17_reg/C
                         clock pessimism             -0.256     0.578    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.120     0.698    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nm8m17_reg
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uAHB2RAM/APhase_HWADDR_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHB2RAM/memory_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.438%)  route 0.232ns (58.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.589     0.589    fclk
    SLICE_X74Y82         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_fdce_C_Q)         0.164     0.753 r  uAHB2RAM/APhase_HWADDR_reg[11]/Q
                         net (fo=8, routed)           0.232     0.984    uAHB2RAM/APhase_HWADDR_reg_n_0_[11]
    RAMB36_X2Y16         RAMB36E1                                     r  uAHB2RAM/memory_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.900     0.900    fclk
    RAMB36_X2Y16         RAMB36E1                                     r  uAHB2RAM/memory_reg_0_0/CLKARDCLK
                         clock pessimism             -0.234     0.666    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.849    uAHB2RAM/memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0gu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2gu07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.770%)  route 0.291ns (58.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.567     0.567    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y104        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0gu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0gu07_reg/Q
                         net (fo=7, routed)           0.291     1.022    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D0gu07
    SLICE_X32Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.067 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2gu07_i_1/O
                         net (fo=1, routed)           0.000     1.067    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2gu07_i_1_n_0
    SLICE_X32Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2gu07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.841     0.841    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X32Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2gu07_reg/C
                         clock pessimism              0.000     0.841    
    SLICE_X32Y99         FDCE (Hold_fdce_C_D)         0.091     0.932    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2gu07_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uAHB2RAM/APhase_HWADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHB2RAM/memory_reg_0_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.293%)  route 0.233ns (58.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.589     0.589    fclk
    SLICE_X74Y82         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_fdce_C_Q)         0.164     0.753 r  uAHB2RAM/APhase_HWADDR_reg[5]/Q
                         net (fo=8, routed)           0.233     0.986    uAHB2RAM/APhase_HWADDR_reg_n_0_[5]
    RAMB36_X2Y16         RAMB36E1                                     r  uAHB2RAM/memory_reg_0_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.900     0.900    fclk
    RAMB36_X2Y16         RAMB36E1                                     r  uAHB2RAM/memory_reg_0_0/CLKARDCLK
                         clock pessimism             -0.234     0.666    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.849    uAHB2RAM/memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U2xg07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5xg07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.561     0.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X57Y144        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U2xg07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDCE (Prop_fdce_C_Q)         0.141     0.702 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U2xg07_reg/Q
                         net (fo=3, routed)           0.098     0.800    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U2xg07
    SLICE_X56Y144        LUT4 (Prop_lut4_I1_O)        0.048     0.848 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5xg07_i_1/O
                         net (fo=1, routed)           0.000     0.848    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A948v6
    SLICE_X56Y144        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5xg07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.831     0.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X56Y144        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5xg07_reg/C
                         clock pessimism             -0.257     0.574    
    SLICE_X56Y144        FDCE (Hold_fdce_C_D)         0.133     0.707    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5xg07_reg
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D5knz6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O7knz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.565     0.565    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X9Y80          FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D5knz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D5knz6_reg/Q
                         net (fo=1, routed)           0.091     0.797    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D5knz6
    SLICE_X8Y80          LUT5 (Prop_lut5_I3_O)        0.045     0.842 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O7knz6_i_1/O
                         net (fo=1, routed)           0.000     0.842    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lqp7v6
    SLICE_X8Y80          FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O7knz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.834     0.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X8Y80          FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O7knz6_reg/C
                         clock pessimism             -0.256     0.578    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.121     0.699    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O7knz6_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25M
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y16     uAHBVGA/uvga_image/uimage_ram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y23     uAHBVGA/uvga_image/uimage_ram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y5      uAHBVGA/uvga_image/uimage_ram/ram_reg_5_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y25     uAHBVGA/uvga_image/uimage_ram/ram_reg_7_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y27     uAHBVGA/uvga_image/uimage_ram/ram_reg_9_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y23     uAHBVGA/uvga_image/uimage_ram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y12     uAHBVGA/uvga_image/uimage_ram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y24     uAHBVGA/uvga_image/uimage_ram/ram_reg_5_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y26     uAHBVGA/uvga_image/uimage_ram/ram_reg_7_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y27     uAHBVGA/uvga_image/uimage_ram/ram_reg_9_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y163    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nt8007_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y94     u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ntam17_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y180    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ntia17_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y99      u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gm7a17_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y94     u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ntrnz6_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y104    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nuih07_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X77Y119    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gmpt07_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gn8t07_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y162    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nuxf07_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y94     uAHBVGA/last_HADDR_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y158    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsf007_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y121    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsig07_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y81     u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsku07_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsszz6_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y82      u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsxa17_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y80     u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nt5b17_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y163    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nt8007_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nt8u07_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y104    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wvvm17_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y140    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nt9u07_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25M
  To Clock:  clkfbout_clk_25M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    u_clk_25M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        8.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.890ns (8.141%)  route 10.043ns (91.859%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           2.538     8.148    cout[7]_i_12_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.272 r  cout[5]_i_2/O
                         net (fo=1, routed)           1.602     9.873    cout[5]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.997 r  cout[5]_i_1/O
                         net (fo=1, routed)           0.000     9.997    uAHBVGA/cin[5]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        10.803ns  (logic 0.890ns (8.238%)  route 9.913ns (91.762%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           2.346     7.955    cout[7]_i_12_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  cout[4]_i_2/O
                         net (fo=1, routed)           1.665     9.744    cout[4]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.868 r  cout[4]_i_1/O
                         net (fo=1, routed)           0.000     9.868    uAHBVGA/cin[4]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  9.040    

Slack (MET) :             9.324ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 0.890ns (8.462%)  route 9.627ns (91.538%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           1.987     7.596    cout[7]_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  cout[3]_i_2/O
                         net (fo=1, routed)           1.738     9.457    cout[3]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  cout[3]_i_1/O
                         net (fo=1, routed)           0.000     9.581    uAHBVGA/cin[3]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  9.324    

Slack (MET) :             11.404ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 0.890ns (10.491%)  route 7.593ns (89.509%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.937     6.546    cout[7]_i_12_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  cout[1]_i_2/O
                         net (fo=1, routed)           0.754     7.423    cout[1]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.547 r  cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.547    uAHBVGA/cin[1]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.077    18.951    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                 11.404    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.890ns (10.764%)  route 7.378ns (89.236%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           1.024     6.633    cout[7]_i_12_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  cout[6]_i_2/O
                         net (fo=1, routed)           0.452     7.209    cout[6]_i_2_n_0
    SLICE_X66Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.333 r  cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.333    uAHBVGA/cin[6]
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.077    18.953    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             12.078ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.766ns (9.761%)  route 7.082ns (90.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.778     5.361    reg_sys_rst_n
    SLICE_X72Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  cout[7]_i_6/O
                         net (fo=8, routed)           1.303     6.788    cout[7]_i_6_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.912 r  cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.912    uAHBVGA/cin[0]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                 12.078    

Slack (MET) :             12.297ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 0.890ns (11.670%)  route 6.736ns (88.330%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.679     6.288    cout[7]_i_12_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  cout[7]_i_7/O
                         net (fo=1, routed)           0.154     6.567    cout[7]_i_7_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.691 r  cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.691    uAHBVGA/cin[7]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.029    18.988    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 12.297    

Slack (MET) :             12.372ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.890ns (11.836%)  route 6.629ns (88.164%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.564     6.174    cout[7]_i_12_n_0
    SLICE_X70Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.298 r  cout[2]_i_2/O
                         net (fo=1, routed)           0.162     6.460    cout[2]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  cout[2]_i_1/O
                         net (fo=1, routed)           0.000     6.584    uAHBVGA/cin[2]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.081    18.955    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 12.372    

Slack (MET) :             14.204ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.126ns (21.845%)  route 4.028ns (78.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.703    -0.831    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.022     0.709    uAHBVGA/uVGAInterface/VertCount[3]
    SLICE_X72Y70         LUT5 (Prop_lut5_I0_O)        0.152     0.861 r  counter[8]_i_2/O
                         net (fo=9, routed)           0.999     1.860    counter[8]_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I0_O)        0.332     2.192 f  cout[7]_i_4/O
                         net (fo=1, routed)           0.980     3.172    cout[7]_i_4_n_0
    SLICE_X73Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  cout[7]_i_1/O
                         net (fo=8, routed)           1.027     4.323    cout[7]_i_1_n_0
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X64Y76         FDRE (Setup_fdre_C_R)       -0.429    18.527    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 14.204    

Slack (MET) :             14.204ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.126ns (21.845%)  route 4.028ns (78.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.703    -0.831    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.022     0.709    uAHBVGA/uVGAInterface/VertCount[3]
    SLICE_X72Y70         LUT5 (Prop_lut5_I0_O)        0.152     0.861 r  counter[8]_i_2/O
                         net (fo=9, routed)           0.999     1.860    counter[8]_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I0_O)        0.332     2.192 f  cout[7]_i_4/O
                         net (fo=1, routed)           0.980     3.172    cout[7]_i_4_n_0
    SLICE_X73Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  cout[7]_i_1/O
                         net (fo=8, routed)           1.027     4.323    cout[7]_i_1_n_0
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X64Y76         FDRE (Setup_fdre_C_R)       -0.429    18.527    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 14.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.308    uAHBVGA/uVGAInterface/VertCount[1]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.263    uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.854    -0.804    vgaclk
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.084    -0.468    
    SLICE_X72Y70         FDRE (Hold_fdre_C_D)         0.092    -0.376    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.408%)  route 0.131ns (38.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.131    -0.268    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X76Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X76Y70         FDRE (Hold_fdre_C_D)         0.121    -0.344    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.050%)  route 0.133ns (38.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.133    -0.266    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X76Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X76Y70         FDRE (Hold_fdre_C_D)         0.120    -0.345    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.516%)  route 0.143ns (43.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.143    -0.280    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X72Y70         LUT5 (Prop_lut5_I2_O)        0.045    -0.235 r  counter[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.235    uAHBVGA/uVGAInterface/VertAddrCounter/counter[4]
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.854    -0.804    vgaclk
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.084    -0.468    
    SLICE_X72Y70         FDRE (Hold_fdre_C_D)         0.092    -0.376    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.602%)  route 0.167ns (44.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.167    -0.232    uAHBVGA/uVGAInterface/HorzCount[1]
    SLICE_X74Y70         LUT5 (Prop_lut5_I0_O)        0.045    -0.187 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[5]
    SLICE_X74Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X74Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X74Y70         FDRE (Hold_fdre_C_D)         0.121    -0.344    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.253    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045    -0.208 r  counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    counter[0]_i_1__1_n_0
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.084    -0.479    
    SLICE_X77Y70         FDRE (Hold_fdre_C_D)         0.091    -0.388    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.419%)  route 0.190ns (47.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.190    -0.209    uAHBVGA/uVGAInterface/HorzCount[3]
    SLICE_X76Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.164 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.856    -0.802    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.084    -0.466    
    SLICE_X76Y71         FDRE (Hold_fdre_C_D)         0.120    -0.346    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.863%)  route 0.187ns (50.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.187    -0.237    uAHBVGA/uVGAInterface/VertCount[1]
    SLICE_X72Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    uAHBVGA/addrv0[5]
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.855    -0.803    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.084    -0.466    
    SLICE_X72Y69         FDRE (Hold_fdre_C_D)         0.092    -0.374    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.336%)  route 0.243ns (56.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.243    -0.180    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X74Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.135 r  counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.135    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.858    -0.800    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X74Y69         FDRE (Hold_fdre_C_D)         0.121    -0.320    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.135%)  route 0.245ns (56.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.245    -0.178    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X74Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.133 r  counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.133    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.858    -0.800    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X74Y69         FDRE (Hold_fdre_C_D)         0.120    -0.321    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        6.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_4_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 3.669ns (38.135%)  route 5.952ns (61.865%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.862     1.862    fclk
    RAMB36_X0Y0          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.734 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.799    uAHBVGA/uvga_image/uimage_ram/ram_reg_4_4_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.224 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_4/DOBDO[0]
                         net (fo=1, routed)           1.818     7.042    uAHBVGA/uvga_image/uimage_ram/ram_reg_5_4_n_67
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.166 r  cout[4]_i_3/O
                         net (fo=1, routed)           2.404     9.570    cout[4]_i_3_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  cout[4]_i_2/O
                         net (fo=1, routed)           1.665    11.359    cout[4]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.483 r  cout[4]_i_1/O
                         net (fo=1, routed)           0.000    11.483    uAHBVGA/cin[4]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.196    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 3.669ns (38.711%)  route 5.809ns (61.289%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.660     1.660    fclk
    RAMB36_X1Y21         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.532 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.598    uAHBVGA/uvga_image/uimage_ram/ram_reg_2_0_n_1
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.023 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_0/DOBDO[0]
                         net (fo=1, routed)           2.933     7.956    uAHBVGA/uvga_image/uimage_ram/ram_reg_3_0_n_67
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.080 r  cout[0]_i_3/O
                         net (fo=1, routed)           2.404    10.484    cout[0]_i_3_n_0
    SLICE_X73Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.608 r  cout[0]_i_2/O
                         net (fo=1, routed)           0.406    11.014    cout[0]_i_2_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.138 r  cout[0]_i_1/O
                         net (fo=1, routed)           0.000    11.138    uAHBVGA/cin[0]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.563    
                         clock uncertainty           -0.315    18.248    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.031    18.279    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.279    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_4_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 3.669ns (40.701%)  route 5.345ns (59.299%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.832     1.832    fclk
    RAMB36_X1Y4          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.704 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.769    uAHBVGA/uvga_image/uimage_ram/ram_reg_4_5_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.194 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_5/DOBDO[0]
                         net (fo=1, routed)           3.227     8.421    uAHBVGA/uvga_image/uimage_ram/ram_reg_5_5_n_67
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.545 r  cout[5]_i_3/O
                         net (fo=1, routed)           0.452     8.997    cout[5]_i_3_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.121 r  cout[5]_i_2/O
                         net (fo=1, routed)           1.602    10.722    cout[5]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.846 r  cout[5]_i_1/O
                         net (fo=1, routed)           0.000    10.846    uAHBVGA/cin[5]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.196    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.669ns (41.919%)  route 5.084ns (58.081%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.674     1.674    fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.546 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.611    uAHBVGA/uvga_image/uimage_ram/ram_reg_2_3_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.036 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_3/DOBDO[0]
                         net (fo=1, routed)           2.063     7.100    uAHBVGA/uvga_image/uimage_ram/ram_reg_3_3_n_67
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.224 r  cout[3]_i_3/O
                         net (fo=1, routed)           1.217     8.441    cout[3]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.565 r  cout[3]_i_2/O
                         net (fo=1, routed)           1.738    10.303    cout[3]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.427 r  cout[3]_i_1/O
                         net (fo=1, routed)           0.000    10.427    uAHBVGA/cin[3]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.029    18.194    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 3.669ns (44.296%)  route 4.614ns (55.704%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.860     1.860    fclk
    RAMB36_X0Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.732 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.797    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.222 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.763     7.985    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_2_n_67
    SLICE_X70Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  cout[2]_i_3/O
                         net (fo=1, routed)           1.623     9.733    cout[2]_i_3_n_0
    SLICE_X70Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.857 r  cout[2]_i_2/O
                         net (fo=1, routed)           0.162    10.019    cout[2]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124    10.143 r  cout[2]_i_1/O
                         net (fo=1, routed)           0.000    10.143    uAHBVGA/cin[2]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.081    18.244    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_6_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 3.669ns (44.797%)  route 4.521ns (55.203%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.888     1.888    fclk
    RAMB36_X2Y3          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.760 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.825    uAHBVGA/uvga_image/uimage_ram/ram_reg_6_1_n_1
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.250 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_1/DOBDO[0]
                         net (fo=1, routed)           1.718     6.968    uAHBVGA/uvga_image/uimage_ram/ram_reg_7_1_n_67
    SLICE_X71Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.092 r  cout[1]_i_3/O
                         net (fo=1, routed)           1.984     9.077    cout[1]_i_3_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I1_O)        0.124     9.201 r  cout[1]_i_2/O
                         net (fo=1, routed)           0.754     9.954    cout[1]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124    10.078 r  cout[1]_i_1/O
                         net (fo=1, routed)           0.000    10.078    uAHBVGA/cin[1]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.077    18.240    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.240    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             9.401ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_4_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 3.669ns (51.341%)  route 3.477ns (48.659%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.729     1.729    fclk
    RAMB36_X2Y24         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.601 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.667    uAHBVGA/uvga_image/uimage_ram/ram_reg_4_7_n_1
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.092 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_7/DOBDO[0]
                         net (fo=1, routed)           2.687     7.779    uAHBVGA/uvga_image/uimage_ram/ram_reg_5_7_n_67
    SLICE_X72Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.903 r  cout[7]_i_13/O
                         net (fo=1, routed)           0.570     8.474    cout[7]_i_13_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.598 r  cout[7]_i_7/O
                         net (fo=1, routed)           0.154     8.752    cout[7]_i_7_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I4_O)        0.124     8.876 r  cout[7]_i_2/O
                         net (fo=1, routed)           0.000     8.876    uAHBVGA/cin[7]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.563    
                         clock uncertainty           -0.315    18.248    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.029    18.277    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  9.401    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_6_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.669ns (51.217%)  route 3.495ns (48.783%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.642     1.642    fclk
    RAMB36_X1Y25         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.514 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.580    uAHBVGA/uvga_image/uimage_ram/ram_reg_6_6_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.005 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_6/DOBDO[0]
                         net (fo=1, routed)           2.816     7.820    uAHBVGA/uvga_image/uimage_ram/ram_reg_7_6_n_67
    SLICE_X66Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  cout[6]_i_3/O
                         net (fo=1, routed)           0.162     8.106    cout[6]_i_3_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.230 r  cout[6]_i_2/O
                         net (fo=1, routed)           0.452     8.682    cout[6]_i_2_n_0
    SLICE_X66Y76         LUT5 (Prop_lut5_I4_O)        0.124     8.806 r  cout[6]_i_1/O
                         net (fo=1, routed)           0.000     8.806    uAHBVGA/cin[6]
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.077    18.242    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.242    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             14.717ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.642ns (33.707%)  route 1.263ns (66.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.608     1.608    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X42Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDCE (Prop_fdce_C_Q)         0.518     2.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           1.263     3.389    sys_reset_req
    SLICE_X60Y122        LUT2 (Prop_lut2_I0_O)        0.124     3.513 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     3.513    reg_sys_rst_n_i_1_n_0
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.482    18.467    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.467    
                         clock uncertainty           -0.315    18.152    
    SLICE_X60Y122        FDCE (Setup_fdce_C_D)        0.077    18.229    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.229    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                 14.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X65Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[6]/Q
                         net (fo=1, routed)           0.132     0.827    uAHBVGA/r_text_color[6]
    SLICE_X66Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.872 r  cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.872    uAHBVGA/cin[6]
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    vgaclk
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.120    -0.400    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.306%)  route 0.117ns (38.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X63Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[5]/Q
                         net (fo=1, routed)           0.117     0.812    uAHBVGA/r_text_color[5]
    SLICE_X64Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.857 r  cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.857    uAHBVGA/cin[5]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.839%)  route 0.194ns (48.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y76         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_color_reg[1]/Q
                         net (fo=1, routed)           0.194     0.912    uAHBVGA/r_text_color[1]
    SLICE_X70Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.957 r  cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.957    uAHBVGA/cin[1]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.120    -0.401    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.918%)  route 0.228ns (55.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X63Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[3]/Q
                         net (fo=1, routed)           0.228     0.923    uAHBVGA/r_text_color[3]
    SLICE_X64Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.968 r  cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.968    uAHBVGA/cin[3]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.091    -0.429    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.916%)  route 0.267ns (56.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y76         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_color_reg[7]/Q
                         net (fo=1, routed)           0.267     0.985    uAHBVGA/r_text_color[7]
    SLICE_X73Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.030 r  cout[7]_i_2/O
                         net (fo=1, routed)           0.000     1.030    uAHBVGA/cin[7]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.850    -0.808    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.808    
                         clock uncertainty            0.315    -0.493    
    SLICE_X73Y76         FDRE (Hold_fdre_C_D)         0.091    -0.402    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.396%)  route 0.251ns (54.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X62Y76         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_back_color_reg[4]/Q
                         net (fo=1, routed)           0.251     0.969    uAHBVGA/r_text_back_color[4]
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.045     1.014 r  cout[4]_i_1/O
                         net (fo=1, routed)           0.000     1.014    uAHBVGA/cin[4]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.154%)  route 0.299ns (58.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y76         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_color_reg[0]/Q
                         net (fo=1, routed)           0.299     1.016    uAHBVGA/r_text_color[0]
    SLICE_X73Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.061 r  cout[0]_i_1/O
                         net (fo=1, routed)           0.000     1.061    uAHBVGA/cin[0]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.850    -0.808    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.808    
                         clock uncertainty            0.315    -0.493    
    SLICE_X73Y76         FDRE (Hold_fdre_C_D)         0.092    -0.401    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.766%)  route 0.334ns (64.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X71Y76         FDCE                                         r  uAHBVGA/r_text_back_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_back_color_reg[2]/Q
                         net (fo=1, routed)           0.334     1.029    uAHBVGA/r_text_back_color[2]
    SLICE_X70Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.074 r  cout[2]_i_1/O
                         net (fo=1, routed)           0.000     1.074    uAHBVGA/cin[2]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.121    -0.400    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.480%)  route 0.455ns (68.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X54Y133        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133        FDCE (Prop_fdce_C_Q)         0.164     0.719 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           0.455     1.174    lockup
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.045     1.219 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     1.219    reg_sys_rst_n_i_1_n_0
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.819    -0.838    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.315    -0.523    
    SLICE_X60Y122        FDCE (Hold_fdce_C_D)         0.120    -0.403    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.621    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       26.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.339ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 1.492ns (8.818%)  route 15.427ns (91.182%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 45.137 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.754    18.419    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X81Y87         LUT6 (Prop_lut6_I2_O)        0.124    18.543 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_i_1/O
                         net (fo=1, routed)           0.000    18.543    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jqg8v6
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    45.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg/C
                         clock pessimism              0.000    45.137    
                         clock uncertainty           -0.287    44.850    
    SLICE_X81Y87         FDCE (Setup_fdce_C_D)        0.031    44.881    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrcoz6_reg
  -------------------------------------------------------------------
                         required time                         44.881    
                         arrival time                         -18.543    
  -------------------------------------------------------------------
                         slack                                 26.339    

Slack (MET) :             26.523ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.438ns  (logic 1.368ns (8.322%)  route 15.070ns (91.678%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 45.040 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.397    18.062    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X66Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.499    45.040    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X66Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/C
                         clock pessimism              0.000    45.040    
                         clock uncertainty           -0.287    44.753    
    SLICE_X66Y81         FDCE (Setup_fdce_C_CE)      -0.169    44.584    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg
  -------------------------------------------------------------------
                         required time                         44.584    
                         arrival time                         -18.062    
  -------------------------------------------------------------------
                         slack                                 26.523    

Slack (MET) :             26.667ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.297ns  (logic 1.368ns (8.394%)  route 14.929ns (91.606%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 45.043 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.256    17.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X66Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.502    45.043    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X66Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism              0.000    45.043    
                         clock uncertainty           -0.287    44.756    
    SLICE_X66Y83         FDCE (Setup_fdce_C_CE)      -0.169    44.587    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         44.587    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                 26.667    

Slack (MET) :             26.687ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.567ns  (logic 1.492ns (9.006%)  route 15.075ns (90.994%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 45.135 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.402    18.067    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X81Y84         LUT6 (Prop_lut6_I2_O)        0.124    18.191 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_i_1/O
                         net (fo=1, routed)           0.000    18.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrg8v6
    SLICE_X81Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594    45.135    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
                         clock pessimism              0.000    45.135    
                         clock uncertainty           -0.287    44.848    
    SLICE_X81Y84         FDCE (Setup_fdce_C_D)        0.029    44.877    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg
  -------------------------------------------------------------------
                         required time                         44.877    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                 26.687    

Slack (MET) :             26.740ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.518ns  (logic 1.492ns (9.032%)  route 15.026ns (90.968%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 45.137 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.353    18.018    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X81Y87         LUT6 (Prop_lut6_I2_O)        0.124    18.142 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_i_1/O
                         net (fo=1, routed)           0.000    18.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qqg8v6
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    45.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                         clock pessimism              0.000    45.137    
                         clock uncertainty           -0.287    44.850    
    SLICE_X81Y87         FDCE (Setup_fdce_C_D)        0.031    44.881    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg
  -------------------------------------------------------------------
                         required time                         44.881    
                         arrival time                         -18.142    
  -------------------------------------------------------------------
                         slack                                 26.740    

Slack (MET) :             26.742ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.514ns  (logic 1.492ns (9.035%)  route 15.022ns (90.965%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 45.137 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.349    18.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X81Y87         LUT6 (Prop_lut6_I2_O)        0.124    18.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_i_1/O
                         net (fo=1, routed)           0.000    18.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrg8v6
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.596    45.137    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X81Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.000    45.137    
                         clock uncertainty           -0.287    44.850    
    SLICE_X81Y87         FDCE (Setup_fdce_C_D)        0.029    44.879    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         44.879    
                         arrival time                         -18.138    
  -------------------------------------------------------------------
                         slack                                 26.742    

Slack (MET) :             26.844ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.454ns  (logic 1.492ns (9.067%)  route 14.962ns (90.932%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 45.132 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.289    17.954    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X78Y84         LUT6 (Prop_lut6_I2_O)        0.124    18.078 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_i_1/O
                         net (fo=1, routed)           0.000    18.078    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Erg8v6
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.591    45.132    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/C
                         clock pessimism              0.000    45.132    
                         clock uncertainty           -0.287    44.845    
    SLICE_X78Y84         FDCE (Setup_fdce_C_D)        0.077    44.922    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg
  -------------------------------------------------------------------
                         required time                         44.922    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 26.844    

Slack (MET) :             26.858ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.444ns  (logic 1.492ns (9.073%)  route 14.952ns (90.927%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 45.132 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.279    17.944    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X78Y84         LUT6 (Prop_lut6_I2_O)        0.124    18.068 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_i_1/O
                         net (fo=1, routed)           0.000    18.068    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gsg8v6
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.591    45.132    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/C
                         clock pessimism              0.000    45.132    
                         clock uncertainty           -0.287    44.845    
    SLICE_X78Y84         FDCE (Setup_fdce_C_D)        0.081    44.926    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg
  -------------------------------------------------------------------
                         required time                         44.926    
                         arrival time                         -18.068    
  -------------------------------------------------------------------
                         slack                                 26.858    

Slack (MET) :             26.927ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.380ns  (logic 1.492ns (9.109%)  route 14.888ns (90.891%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.215    17.879    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X80Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.003 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_i_1/O
                         net (fo=1, routed)           0.000    18.003    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqg8v6
    SLICE_X80Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.595    45.136    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
                         clock pessimism              0.000    45.136    
                         clock uncertainty           -0.287    44.849    
    SLICE_X80Y86         FDCE (Setup_fdce_C_D)        0.081    44.930    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg
  -------------------------------------------------------------------
                         required time                         44.930    
                         arrival time                         -18.003    
  -------------------------------------------------------------------
                         slack                                 26.927    

Slack (MET) :             26.934ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        16.369ns  (logic 1.492ns (9.115%)  route 14.877ns (90.885%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.623     1.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           5.936     8.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X69Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.229 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.063    10.293    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X69Y78         LUT4 (Prop_lut4_I3_O)        0.326    10.619 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.790    12.409    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X74Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.126    13.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X73Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.757    15.540    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X71Y80         LUT4 (Prop_lut4_I0_O)        0.124    15.664 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.204    17.868    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X80Y86         LUT6 (Prop_lut6_I2_O)        0.124    17.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_i_1/O
                         net (fo=1, routed)           0.000    17.992    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Srg8v6
    SLICE_X80Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.595    45.136    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg/C
                         clock pessimism              0.000    45.136    
                         clock uncertainty           -0.287    44.849    
    SLICE_X80Y86         FDCE (Setup_fdce_C_D)        0.077    44.926    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blczz6_reg
  -------------------------------------------------------------------
                         required time                         44.926    
                         arrival time                         -17.992    
  -------------------------------------------------------------------
                         slack                                 26.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omqzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.418ns (8.883%)  route 4.288ns (91.117%))
  Logic Levels:           0  
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.651ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.505     1.505    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X70Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDCE (Prop_fdce_C_Q)         0.418     1.923 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/Q
                         net (fo=3, routed)           4.288     6.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6
    SLICE_X73Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omqzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.708     5.651    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X73Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omqzz6_reg/C
                         clock pessimism              0.000     5.651    
                         clock uncertainty            0.287     5.937    
    SLICE_X73Y85         FDCE (Hold_fdce_C_D)         0.196     6.133    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omqzz6_reg
  -------------------------------------------------------------------
                         required time                         -6.133    
                         arrival time                           6.211    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.467ns (9.764%)  route 4.316ns (90.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.595     1.595    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X81Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDCE (Prop_fdce_C_Q)         0.367     1.962 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/Q
                         net (fo=5, routed)           4.316     6.278    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[11]
    SLICE_X78Y84         LUT6 (Prop_lut6_I0_O)        0.100     6.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_i_1/O
                         net (fo=1, routed)           0.000     6.378    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qph8v6
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.712     5.655    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg/C
                         clock pessimism              0.000     5.655    
                         clock uncertainty            0.287     5.941    
    SLICE_X78Y84         FDCE (Hold_fdce_C_D)         0.331     6.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z2toz6_reg
  -------------------------------------------------------------------
                         required time                         -6.272    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J71107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.367ns (7.766%)  route 4.359ns (92.234%))
  Logic Levels:           0  
  Clock Path Skew:        4.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.659ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.590     1.590    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X72Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J71107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDCE (Prop_fdce_C_Q)         0.367     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J71107_reg/Q
                         net (fo=3, routed)           4.359     6.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J71107
    SLICE_X78Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.716     5.659    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg/C
                         clock pessimism              0.000     5.659    
                         clock uncertainty            0.287     5.945    
    SLICE_X78Y88         FDCE (Hold_fdce_C_D)         0.243     6.188    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E91107_reg
  -------------------------------------------------------------------
                         required time                         -6.188    
                         arrival time                           6.316    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K0bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.518ns (10.751%)  route 4.300ns (89.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.660ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.595     1.595    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X80Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDCE (Prop_fdce_C_Q)         0.418     2.013 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/Q
                         net (fo=6, routed)           4.300     6.314    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[8]
    SLICE_X80Y86         LUT5 (Prop_lut5_I1_O)        0.100     6.414 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K0bzz6_i_1/O
                         net (fo=1, routed)           0.000     6.414    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tpf8v6
    SLICE_X80Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K0bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K0bzz6_reg/C
                         clock pessimism              0.000     5.660    
                         clock uncertainty            0.287     5.946    
    SLICE_X80Y86         FDCE (Hold_fdce_C_D)         0.331     6.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K0bzz6_reg
  -------------------------------------------------------------------
                         required time                         -6.277    
                         arrival time                           6.414    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 0.367ns (7.829%)  route 4.321ns (92.171%))
  Logic Levels:           0  
  Clock Path Skew:        4.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.503     1.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X63Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.367     1.870 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_reg/Q
                         net (fo=3, routed)           4.321     6.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6
    SLICE_X65Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.622     5.565    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X65Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_reg/C
                         clock pessimism              0.000     5.565    
                         clock uncertainty            0.287     5.851    
    SLICE_X65Y82         FDCE (Hold_fdce_C_D)         0.196     6.047    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_reg
  -------------------------------------------------------------------
                         required time                         -6.047    
                         arrival time                           6.191    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pflzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xbcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.467ns (9.791%)  route 4.303ns (90.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.505     1.505    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X69Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pflzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDCE (Prop_fdce_C_Q)         0.367     1.872 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pflzz6_reg/Q
                         net (fo=3, routed)           4.303     6.175    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pflzz6
    SLICE_X69Y86         LUT5 (Prop_lut5_I1_O)        0.100     6.275 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xbcoz6_i_1/O
                         net (fo=1, routed)           0.000     6.275    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8h8v6
    SLICE_X69Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xbcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.626     5.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X69Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xbcoz6_reg/C
                         clock pessimism              0.000     5.569    
                         clock uncertainty            0.287     5.855    
    SLICE_X69Y86         FDCE (Hold_fdce_C_D)         0.270     6.125    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xbcoz6_reg
  -------------------------------------------------------------------
                         required time                         -6.125    
                         arrival time                           6.275    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.518ns (10.864%)  route 4.250ns (89.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.657ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.594     1.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X80Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.418     2.012 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/Q
                         net (fo=6, routed)           4.250     6.263    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[3]
    SLICE_X79Y85         LUT5 (Prop_lut5_I1_O)        0.100     6.363 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_i_1/O
                         net (fo=1, routed)           0.000     6.363    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Crf8v6
    SLICE_X79Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.714     5.657    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg/C
                         clock pessimism              0.000     5.657    
                         clock uncertainty            0.287     5.943    
    SLICE_X79Y85         FDCE (Hold_fdce_C_D)         0.269     6.212    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg
  -------------------------------------------------------------------
                         required time                         -6.212    
                         arrival time                           6.363    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.337ns (7.326%)  route 4.263ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.661ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.590     1.590    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X72Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDCE (Prop_fdce_C_Q)         0.337     1.927 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107_reg/Q
                         net (fo=3, routed)           4.263     6.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lm1107
    SLICE_X80Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.718     5.661    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
                         clock pessimism              0.000     5.661    
                         clock uncertainty            0.287     5.947    
    SLICE_X80Y87         FDCE (Hold_fdce_C_D)         0.091     6.038    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg
  -------------------------------------------------------------------
                         required time                         -6.038    
                         arrival time                           6.191    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.186ns (7.654%)  route 2.244ns (92.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.562     0.562    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X63Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_reg/Q
                         net (fo=3, routed)           2.244     2.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6
    SLICE_X66Y86         LUT5 (Prop_lut5_I3_O)        0.045     2.992 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_i_1/O
                         net (fo=1, routed)           0.000     2.992    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P7h8v6
    SLICE_X66Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.833     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X66Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/C
                         clock pessimism              0.000     2.423    
                         clock uncertainty            0.287     2.710    
    SLICE_X66Y86         FDCE (Hold_fdce_C_D)         0.121     2.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oivf07_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.367ns (7.701%)  route 4.399ns (92.299%))
  Logic Levels:           0  
  Clock Path Skew:        4.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.661ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680     1.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.014 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.091    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.590     1.590    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X72Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDCE (Prop_fdce_C_Q)         0.367     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07_reg/Q
                         net (fo=3, routed)           4.399     6.356    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgvf07
    SLICE_X80Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oivf07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.718     5.661    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oivf07_reg/C
                         clock pessimism              0.000     5.661    
                         clock uncertainty            0.287     5.947    
    SLICE_X80Y87         FDCE (Hold_fdce_C_D)         0.246     6.193    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oivf07_reg
  -------------------------------------------------------------------
                         required time                         -6.193    
                         arrival time                           6.356    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack        8.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 0.890ns (8.141%)  route 10.043ns (91.859%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           2.538     8.148    cout[7]_i_12_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.272 r  cout[5]_i_2/O
                         net (fo=1, routed)           1.602     9.873    cout[5]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.997 r  cout[5]_i_1/O
                         net (fo=1, routed)           0.000     9.997    uAHBVGA/cin[5]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        10.803ns  (logic 0.890ns (8.238%)  route 9.913ns (91.762%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           2.346     7.955    cout[7]_i_12_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  cout[4]_i_2/O
                         net (fo=1, routed)           1.665     9.744    cout[4]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.868 r  cout[4]_i_1/O
                         net (fo=1, routed)           0.000     9.868    uAHBVGA/cin[4]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  9.040    

Slack (MET) :             9.324ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        10.517ns  (logic 0.890ns (8.462%)  route 9.627ns (91.538%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           1.987     7.596    cout[7]_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  cout[3]_i_2/O
                         net (fo=1, routed)           1.738     9.457    cout[3]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  cout[3]_i_1/O
                         net (fo=1, routed)           0.000     9.581    uAHBVGA/cin[3]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  9.324    

Slack (MET) :             11.404ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 0.890ns (10.491%)  route 7.593ns (89.509%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.937     6.546    cout[7]_i_12_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.670 r  cout[1]_i_2/O
                         net (fo=1, routed)           0.754     7.423    cout[1]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.547 r  cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.547    uAHBVGA/cin[1]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.077    18.951    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                 11.404    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.890ns (10.764%)  route 7.378ns (89.236%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           1.024     6.633    cout[7]_i_12_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  cout[6]_i_2/O
                         net (fo=1, routed)           0.452     7.209    cout[6]_i_2_n_0
    SLICE_X66Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.333 r  cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.333    uAHBVGA/cin[6]
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.077    18.953    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             12.078ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.766ns (9.761%)  route 7.082ns (90.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.778     5.361    reg_sys_rst_n
    SLICE_X72Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  cout[7]_i_6/O
                         net (fo=8, routed)           1.303     6.788    cout[7]_i_6_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.912 r  cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.912    uAHBVGA/cin[0]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.031    18.990    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                 12.078    

Slack (MET) :             12.297ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 0.890ns (11.670%)  route 6.736ns (88.330%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.679     6.288    cout[7]_i_12_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.412 r  cout[7]_i_7/O
                         net (fo=1, routed)           0.154     6.567    cout[7]_i_7_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.691 r  cout[7]_i_2/O
                         net (fo=1, routed)           0.000     6.691    uAHBVGA/cin[7]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.084    18.959    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.029    18.988    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.988    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 12.297    

Slack (MET) :             12.372ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.890ns (11.836%)  route 6.629ns (88.164%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    -0.936    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.903     5.485    reg_sys_rst_n
    SLICE_X72Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.609 r  cout[7]_i_12/O
                         net (fo=8, routed)           0.564     6.174    cout[7]_i_12_n_0
    SLICE_X70Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.298 r  cout[2]_i_2/O
                         net (fo=1, routed)           0.162     6.460    cout[2]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  cout[2]_i_1/O
                         net (fo=1, routed)           0.000     6.584    uAHBVGA/cin[2]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.081    18.955    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 12.372    

Slack (MET) :             14.204ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.126ns (21.845%)  route 4.028ns (78.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.703    -0.831    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.022     0.709    uAHBVGA/uVGAInterface/VertCount[3]
    SLICE_X72Y70         LUT5 (Prop_lut5_I0_O)        0.152     0.861 r  counter[8]_i_2/O
                         net (fo=9, routed)           0.999     1.860    counter[8]_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I0_O)        0.332     2.192 f  cout[7]_i_4/O
                         net (fo=1, routed)           0.980     3.172    cout[7]_i_4_n_0
    SLICE_X73Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  cout[7]_i_1/O
                         net (fo=8, routed)           1.027     4.323    cout[7]_i_1_n_0
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X64Y76         FDRE (Setup_fdre_C_R)       -0.429    18.527    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 14.204    

Slack (MET) :             14.204ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.126ns (21.845%)  route 4.028ns (78.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.703    -0.831    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           1.022     0.709    uAHBVGA/uVGAInterface/VertCount[3]
    SLICE_X72Y70         LUT5 (Prop_lut5_I0_O)        0.152     0.861 r  counter[8]_i_2/O
                         net (fo=9, routed)           0.999     1.860    counter[8]_i_2_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I0_O)        0.332     2.192 f  cout[7]_i_4/O
                         net (fo=1, routed)           0.980     3.172    cout[7]_i_4_n_0
    SLICE_X73Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  cout[7]_i_1/O
                         net (fo=8, routed)           1.027     4.323    cout[7]_i_1_n_0
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X64Y76         FDRE (Setup_fdre_C_R)       -0.429    18.527    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                 14.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.116    -0.308    uAHBVGA/uVGAInterface/VertCount[1]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.263    uAHBVGA/uVGAInterface/VertAddrCounter/counter[9]
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.854    -0.804    vgaclk
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.084    -0.468    
    SLICE_X72Y70         FDRE (Hold_fdre_C_D)         0.092    -0.376    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.408%)  route 0.131ns (38.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.131    -0.268    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X76Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.223 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[1]
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X76Y70         FDRE (Hold_fdre_C_D)         0.121    -0.344    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.050%)  route 0.133ns (38.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/Q
                         net (fo=9, routed)           0.133    -0.266    uAHBVGA/uVGAInterface/HorzCount[2]
    SLICE_X76Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X76Y70         FDRE (Hold_fdre_C_D)         0.120    -0.345    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.516%)  route 0.143ns (43.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.143    -0.280    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X72Y70         LUT5 (Prop_lut5_I2_O)        0.045    -0.235 r  counter[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.235    uAHBVGA/uVGAInterface/VertAddrCounter/counter[4]
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.854    -0.804    vgaclk
    SLICE_X72Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.084    -0.468    
    SLICE_X72Y70         FDRE (Hold_fdre_C_D)         0.092    -0.376    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.602%)  route 0.167ns (44.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.167    -0.232    uAHBVGA/uVGAInterface/HorzCount[1]
    SLICE_X74Y70         LUT5 (Prop_lut5_I0_O)        0.045    -0.187 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[5]
    SLICE_X74Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X74Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X74Y70         FDRE (Hold_fdre_C_D)         0.121    -0.344    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.253    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045    -0.208 r  counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    counter[0]_i_1__1_n_0
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.857    -0.801    vgaclk
    SLICE_X77Y70         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.084    -0.479    
    SLICE_X77Y70         FDRE (Hold_fdre_C_D)         0.091    -0.388    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.419%)  route 0.190ns (47.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.586    -0.563    vgaclk
    SLICE_X76Y70         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.190    -0.209    uAHBVGA/uVGAInterface/HorzCount[3]
    SLICE_X76Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.164 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.856    -0.802    vgaclk
    SLICE_X76Y71         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.084    -0.466    
    SLICE_X76Y71         FDRE (Hold_fdre_C_D)         0.120    -0.346    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.863%)  route 0.187ns (50.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.187    -0.237    uAHBVGA/uVGAInterface/VertCount[1]
    SLICE_X72Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    uAHBVGA/addrv0[5]
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.855    -0.803    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.084    -0.466    
    SLICE_X72Y69         FDRE (Hold_fdre_C_D)         0.092    -0.374    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.336%)  route 0.243ns (56.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.243    -0.180    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X74Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.135 r  counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.135    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.858    -0.800    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X74Y69         FDRE (Hold_fdre_C_D)         0.121    -0.320    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.135%)  route 0.245ns (56.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.584    -0.565    vgaclk
    SLICE_X73Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.245    -0.178    uAHBVGA/uVGAInterface/VertCount[0]
    SLICE_X74Y69         LUT6 (Prop_lut6_I2_O)        0.045    -0.133 r  counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.133    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.858    -0.800    vgaclk
    SLICE_X74Y69         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X74Y69         FDRE (Hold_fdre_C_D)         0.120    -0.321    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack        6.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_4_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 3.669ns (38.135%)  route 5.952ns (61.865%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.862     1.862    fclk
    RAMB36_X0Y0          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.734 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.799    uAHBVGA/uvga_image/uimage_ram/ram_reg_4_4_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.224 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_4/DOBDO[0]
                         net (fo=1, routed)           1.818     7.042    uAHBVGA/uvga_image/uimage_ram/ram_reg_5_4_n_67
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124     7.166 r  cout[4]_i_3/O
                         net (fo=1, routed)           2.404     9.570    cout[4]_i_3_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  cout[4]_i_2/O
                         net (fo=1, routed)           1.665    11.359    cout[4]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.483 r  cout[4]_i_1/O
                         net (fo=1, routed)           0.000    11.483    uAHBVGA/cin[4]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.196    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 3.669ns (38.711%)  route 5.809ns (61.289%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.660     1.660    fclk
    RAMB36_X1Y21         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.532 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.598    uAHBVGA/uvga_image/uimage_ram/ram_reg_2_0_n_1
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.023 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_0/DOBDO[0]
                         net (fo=1, routed)           2.933     7.956    uAHBVGA/uvga_image/uimage_ram/ram_reg_3_0_n_67
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.080 r  cout[0]_i_3/O
                         net (fo=1, routed)           2.404    10.484    cout[0]_i_3_n_0
    SLICE_X73Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.608 r  cout[0]_i_2/O
                         net (fo=1, routed)           0.406    11.014    cout[0]_i_2_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.138 r  cout[0]_i_1/O
                         net (fo=1, routed)           0.000    11.138    uAHBVGA/cin[0]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.563    
                         clock uncertainty           -0.315    18.248    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.031    18.279    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.279    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_4_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 3.669ns (40.701%)  route 5.345ns (59.299%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.832     1.832    fclk
    RAMB36_X1Y4          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.704 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.769    uAHBVGA/uvga_image/uimage_ram/ram_reg_4_5_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.194 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_5/DOBDO[0]
                         net (fo=1, routed)           3.227     8.421    uAHBVGA/uvga_image/uimage_ram/ram_reg_5_5_n_67
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.545 r  cout[5]_i_3/O
                         net (fo=1, routed)           0.452     8.997    cout[5]_i_3_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.121 r  cout[5]_i_2/O
                         net (fo=1, routed)           1.602    10.722    cout[5]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.846 r  cout[5]_i_1/O
                         net (fo=1, routed)           0.000    10.846    uAHBVGA/cin[5]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.031    18.196    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.669ns (41.919%)  route 5.084ns (58.081%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.674     1.674    fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.546 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.611    uAHBVGA/uvga_image/uimage_ram/ram_reg_2_3_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.036 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_3/DOBDO[0]
                         net (fo=1, routed)           2.063     7.100    uAHBVGA/uvga_image/uimage_ram/ram_reg_3_3_n_67
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.224 r  cout[3]_i_3/O
                         net (fo=1, routed)           1.217     8.441    cout[3]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.565 r  cout[3]_i_2/O
                         net (fo=1, routed)           1.738    10.303    cout[3]_i_2_n_0
    SLICE_X64Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.427 r  cout[3]_i_1/O
                         net (fo=1, routed)           0.000    10.427    uAHBVGA/cin[3]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)        0.029    18.194    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 3.669ns (44.296%)  route 4.614ns (55.704%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.860     1.860    fclk
    RAMB36_X0Y8          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.732 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.797    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.222 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.763     7.985    uAHBVGA/uvga_image/uimage_ram/ram_reg_1_2_n_67
    SLICE_X70Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  cout[2]_i_3/O
                         net (fo=1, routed)           1.623     9.733    cout[2]_i_3_n_0
    SLICE_X70Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.857 r  cout[2]_i_2/O
                         net (fo=1, routed)           0.162    10.019    cout[2]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124    10.143 r  cout[2]_i_1/O
                         net (fo=1, routed)           0.000    10.143    uAHBVGA/cin[2]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.081    18.244    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_6_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 3.669ns (44.797%)  route 4.521ns (55.203%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.888     1.888    fclk
    RAMB36_X2Y3          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.760 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.825    uAHBVGA/uvga_image/uimage_ram/ram_reg_6_1_n_1
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.250 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_1/DOBDO[0]
                         net (fo=1, routed)           1.718     6.968    uAHBVGA/uvga_image/uimage_ram/ram_reg_7_1_n_67
    SLICE_X71Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.092 r  cout[1]_i_3/O
                         net (fo=1, routed)           1.984     9.077    cout[1]_i_3_n_0
    SLICE_X71Y71         LUT6 (Prop_lut6_I1_O)        0.124     9.201 r  cout[1]_i_2/O
                         net (fo=1, routed)           0.754     9.954    cout[1]_i_2_n_0
    SLICE_X70Y75         LUT5 (Prop_lut5_I4_O)        0.124    10.078 r  cout[1]_i_1/O
                         net (fo=1, routed)           0.000    10.078    uAHBVGA/cin[1]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.077    18.240    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.240    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             9.401ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_4_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 3.669ns (51.341%)  route 3.477ns (48.659%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.729     1.729    fclk
    RAMB36_X2Y24         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.601 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.667    uAHBVGA/uvga_image/uimage_ram/ram_reg_4_7_n_1
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.092 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_7/DOBDO[0]
                         net (fo=1, routed)           2.687     7.779    uAHBVGA/uvga_image/uimage_ram/ram_reg_5_7_n_67
    SLICE_X72Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.903 r  cout[7]_i_13/O
                         net (fo=1, routed)           0.570     8.474    cout[7]_i_13_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.598 r  cout[7]_i_7/O
                         net (fo=1, routed)           0.154     8.752    cout[7]_i_7_n_0
    SLICE_X73Y76         LUT5 (Prop_lut5_I4_O)        0.124     8.876 r  cout[7]_i_2/O
                         net (fo=1, routed)           0.000     8.876    uAHBVGA/cin[7]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.577    18.563    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.563    
                         clock uncertainty           -0.315    18.248    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.029    18.277    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  9.401    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_image/uimage_ram/ram_reg_6_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.669ns (51.217%)  route 3.495ns (48.783%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.642     1.642    fclk
    RAMB36_X1Y25         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.514 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.580    uAHBVGA/uvga_image/uimage_ram/ram_reg_6_6_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.005 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_6/DOBDO[0]
                         net (fo=1, routed)           2.816     7.820    uAHBVGA/uvga_image/uimage_ram/ram_reg_7_6_n_67
    SLICE_X66Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  cout[6]_i_3/O
                         net (fo=1, routed)           0.162     8.106    cout[6]_i_3_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.230 r  cout[6]_i_2/O
                         net (fo=1, routed)           0.452     8.682    cout[6]_i_2_n_0
    SLICE_X66Y76         LUT5 (Prop_lut5_I4_O)        0.124     8.806 r  cout[6]_i_1/O
                         net (fo=1, routed)           0.000     8.806    uAHBVGA/cin[6]
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    vgaclk
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.077    18.242    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.242    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             14.717ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.642ns (33.707%)  route 1.263ns (66.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.608     1.608    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X42Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDCE (Prop_fdce_C_Q)         0.518     2.126 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           1.263     3.389    sys_reset_req
    SLICE_X60Y122        LUT2 (Prop_lut2_I0_O)        0.124     3.513 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     3.513    reg_sys_rst_n_i_1_n_0
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.482    18.467    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.467    
                         clock uncertainty           -0.315    18.152    
    SLICE_X60Y122        FDCE (Setup_fdce_C_D)        0.077    18.229    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.229    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                 14.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X65Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[6]/Q
                         net (fo=1, routed)           0.132     0.827    uAHBVGA/r_text_color[6]
    SLICE_X66Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.872 r  cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.872    uAHBVGA/cin[6]
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    vgaclk
    SLICE_X66Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.120    -0.400    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.306%)  route 0.117ns (38.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X63Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[5]/Q
                         net (fo=1, routed)           0.117     0.812    uAHBVGA/r_text_color[5]
    SLICE_X64Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.857 r  cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.857    uAHBVGA/cin[5]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.839%)  route 0.194ns (48.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y76         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_color_reg[1]/Q
                         net (fo=1, routed)           0.194     0.912    uAHBVGA/r_text_color[1]
    SLICE_X70Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.957 r  cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.957    uAHBVGA/cin[1]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.120    -0.401    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.918%)  route 0.228ns (55.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X63Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[3]/Q
                         net (fo=1, routed)           0.228     0.923    uAHBVGA/r_text_color[3]
    SLICE_X64Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.968 r  cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.968    uAHBVGA/cin[3]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.091    -0.429    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.916%)  route 0.267ns (56.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y76         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_color_reg[7]/Q
                         net (fo=1, routed)           0.267     0.985    uAHBVGA/r_text_color[7]
    SLICE_X73Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.030 r  cout[7]_i_2/O
                         net (fo=1, routed)           0.000     1.030    uAHBVGA/cin[7]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.850    -0.808    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.808    
                         clock uncertainty            0.315    -0.493    
    SLICE_X73Y76         FDRE (Hold_fdre_C_D)         0.091    -0.402    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.396%)  route 0.251ns (54.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X62Y76         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_back_color_reg[4]/Q
                         net (fo=1, routed)           0.251     0.969    uAHBVGA/r_text_back_color[4]
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.045     1.014 r  cout[4]_i_1/O
                         net (fo=1, routed)           0.000     1.014    uAHBVGA/cin[4]
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    vgaclk
    SLICE_X64Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.154%)  route 0.299ns (58.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y76         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  uAHBVGA/r_text_color_reg[0]/Q
                         net (fo=1, routed)           0.299     1.016    uAHBVGA/r_text_color[0]
    SLICE_X73Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.061 r  cout[0]_i_1/O
                         net (fo=1, routed)           0.000     1.061    uAHBVGA/cin[0]
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.850    -0.808    vgaclk
    SLICE_X73Y76         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.808    
                         clock uncertainty            0.315    -0.493    
    SLICE_X73Y76         FDRE (Hold_fdre_C_D)         0.092    -0.401    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.766%)  route 0.334ns (64.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.554     0.554    fclk
    SLICE_X71Y76         FDCE                                         r  uAHBVGA/r_text_back_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  uAHBVGA/r_text_back_color_reg[2]/Q
                         net (fo=1, routed)           0.334     1.029    uAHBVGA/r_text_back_color[2]
    SLICE_X70Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.074 r  cout[2]_i_1/O
                         net (fo=1, routed)           0.000     1.074    uAHBVGA/cin[2]
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    vgaclk
    SLICE_X70Y75         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.121    -0.400    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.480%)  route 0.455ns (68.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.555     0.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X54Y133        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133        FDCE (Prop_fdce_C_Q)         0.164     0.719 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           0.455     1.174    lockup
    SLICE_X60Y122        LUT2 (Prop_lut2_I1_O)        0.045     1.219 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     1.219    reg_sys_rst_n_i_1_n_0
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.819    -0.838    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.315    -0.523    
    SLICE_X60Y122        FDCE (Hold_fdce_C_D)         0.120    -0.403    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  1.621    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack        4.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_9_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        17.235ns  (logic 1.884ns (10.931%)  route 15.351ns (89.069%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 41.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.815    36.400    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y27         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.548    41.548    fclk
    RAMB36_X0Y27         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_5/CLKBWRCLK
                         clock pessimism              0.000    41.548    
                         clock uncertainty           -0.308    41.240    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.725    uAHBVGA/uvga_image/uimage_ram/ram_reg_9_5
  -------------------------------------------------------------------
                         required time                         40.725    
                         arrival time                         -36.400    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_8_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        16.896ns  (logic 1.884ns (11.150%)  route 15.012ns (88.850%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 41.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.475    36.061    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y26         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.543    41.543    fclk
    RAMB36_X0Y26         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_5/CLKBWRCLK
                         clock pessimism              0.000    41.543    
                         clock uncertainty           -0.308    41.235    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.720    uAHBVGA/uvga_image/uimage_ram/ram_reg_8_5
  -------------------------------------------------------------------
                         required time                         40.720    
                         arrival time                         -36.061    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_7_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        16.722ns  (logic 1.884ns (11.266%)  route 14.838ns (88.734%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.301    35.887    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y25         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.538    41.538    fclk
    RAMB36_X0Y25         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_5/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.308    41.230    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.715    uAHBVGA/uvga_image/uimage_ram/ram_reg_7_5
  -------------------------------------------------------------------
                         required time                         40.715    
                         arrival time                         -35.887    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_3_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        16.441ns  (logic 1.884ns (11.459%)  route 14.557ns (88.541%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.021    35.606    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y23         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.546    41.546    fclk
    RAMB36_X0Y23         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_5/CLKBWRCLK
                         clock pessimism              0.000    41.546    
                         clock uncertainty           -0.308    41.238    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.723    uAHBVGA/uvga_image/uimage_ram/ram_reg_3_5
  -------------------------------------------------------------------
                         required time                         40.723    
                         arrival time                         -35.606    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_6_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        16.435ns  (logic 1.884ns (11.464%)  route 14.551ns (88.536%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 41.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.014    35.599    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y24         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.541    41.541    fclk
    RAMB36_X0Y24         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_5/CLKBWRCLK
                         clock pessimism              0.000    41.541    
                         clock uncertainty           -0.308    41.233    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.718    uAHBVGA/uvga_image/uimage_ram/ram_reg_6_5
  -------------------------------------------------------------------
                         required time                         40.718    
                         arrival time                         -35.599    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_8_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        16.346ns  (logic 1.900ns (11.624%)  route 14.446ns (88.376%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.746 r  uAHBVGA/uvga_image/img_x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.746    uAHBVGA/uvga_image/img_x_carry__0_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.968 f  uAHBVGA/uvga_image/img_x_carry__1/O[0]
                         net (fo=7, routed)           1.504    24.472    uAHBVGA/img_x[8]
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.299    24.771 r  ram_reg_8_0_i_2/O
                         net (fo=16, routed)         10.740    35.510    ram_reg_8_0_i_2_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.552    41.552    fclk
    RAMB36_X0Y14         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_4/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.801    uAHBVGA/uvga_image/uimage_ram/ram_reg_8_4
  -------------------------------------------------------------------
                         required time                         40.801    
                         arrival time                         -35.510    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_2_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        16.073ns  (logic 1.884ns (11.722%)  route 14.189ns (88.278%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 41.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         10.652    35.237    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y22         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.550    41.550    fclk
    RAMB36_X0Y22         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_5/CLKBWRCLK
                         clock pessimism              0.000    41.550    
                         clock uncertainty           -0.308    41.242    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.727    uAHBVGA/uvga_image/uimage_ram/ram_reg_2_5
  -------------------------------------------------------------------
                         required time                         40.727    
                         arrival time                         -35.237    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_9_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        15.980ns  (logic 1.900ns (11.890%)  route 14.080ns (88.110%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 41.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.746 r  uAHBVGA/uvga_image/img_x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.746    uAHBVGA/uvga_image/img_x_carry__0_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.968 f  uAHBVGA/uvga_image/img_x_carry__1/O[0]
                         net (fo=7, routed)           1.504    24.472    uAHBVGA/img_x[8]
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.299    24.771 r  ram_reg_8_0_i_2/O
                         net (fo=16, routed)         10.374    35.145    ram_reg_8_0_i_2_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.549    41.549    fclk
    RAMB36_X0Y15         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_4/CLKBWRCLK
                         clock pessimism              0.000    41.549    
                         clock uncertainty           -0.308    41.241    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.798    uAHBVGA/uvga_image/uimage_ram/ram_reg_9_4
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -35.145    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_9_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        15.709ns  (logic 1.884ns (11.993%)  route 13.825ns (88.007%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         10.288    34.874    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.553    41.553    fclk
    RAMB36_X0Y21         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_3/CLKBWRCLK
                         clock pessimism              0.000    41.553    
                         clock uncertainty           -0.308    41.245    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.730    uAHBVGA/uvga_image/uimage_ram/ram_reg_9_3
  -------------------------------------------------------------------
                         required time                         40.730    
                         arrival time                         -34.874    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_8_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        15.173ns  (logic 1.884ns (12.416%)  route 13.289ns (87.584%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 41.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)          9.753    34.338    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y20         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.554    41.554    fclk
    RAMB36_X0Y20         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_3/CLKBWRCLK
                         clock pessimism              0.000    41.554    
                         clock uncertainty           -0.308    41.246    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.731    uAHBVGA/uvga_image/uimage_ram/ram_reg_8_3
  -------------------------------------------------------------------
                         required time                         40.731    
                         arrival time                         -34.338    
  -------------------------------------------------------------------
                         slack                                  6.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.141ns (6.298%)  route 2.098ns (93.702%))
  Logic Levels:           0  
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X73Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=4, routed)           2.098     1.675    uAHBVGA/sel[0]
    RAMB18_X2Y30         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.895     0.895    fclk
    RAMB18_X2Y30         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.308     1.203    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.386    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_8_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.227ns (10.008%)  route 2.041ns (89.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.266     1.705    ram_reg_0_0_i_27_n_0
    RAMB36_X3Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.912     0.912    fclk
    RAMB36_X3Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_1/CLKBWRCLK
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.308     1.220    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.403    uAHBVGA/uvga_image/uimage_ram/ram_reg_8_1
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.128ns (6.353%)  route 1.887ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.583    -0.566    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.887     1.449    uAHBVGA/addrh[2]
    SLICE_X71Y73         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X71Y73         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.308     1.130    
    SLICE_X71Y73         FDRE (Hold_fdre_C_D)         0.013     1.143    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.128ns (6.215%)  route 1.932ns (93.785%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.583    -0.566    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           1.932     1.494    uAHBVGA/addrh[1]
    SLICE_X72Y76         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.850     0.850    fclk
    SLICE_X72Y76         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.308     1.157    
    SLICE_X72Y76         FDRE (Hold_fdre_C_D)         0.017     1.174    uAHBVGA/uvga_console/pixel_x1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.186ns (8.290%)  route 2.058ns (91.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.583    -0.566    vgaclk
    SLICE_X73Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uAHBVGA/uVGAInterface/addrh_reg[6]/Q
                         net (fo=5, routed)           1.086     0.661    uAHBVGA/addrh[6]
    SLICE_X67Y70         LUT5 (Prop_lut5_I1_O)        0.045     0.706 r  ram_reg_i_22/O
                         net (fo=1, routed)           0.972     1.678    uAHBVGA/uvga_console/addr_r[3]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.867     0.867    fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.308     1.175    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.358    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_mux_sel__38/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.418ns (19.380%)  route 1.739ns (80.620%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.583    -0.566    vgaclk
    SLICE_X73Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uAHBVGA/uVGAInterface/addrh_reg[5]/Q
                         net (fo=5, routed)           0.907     0.482    uAHBVGA/addrh[5]
    SLICE_X68Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     0.649 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           0.832     1.481    uAHBVGA/img_x[7]
    SLICE_X70Y70         LUT5 (Prop_lut5_I4_O)        0.110     1.591 r  ram_mux_sel__38_i_1/O
                         net (fo=1, routed)           0.000     1.591    ram_mux_sel__38_i_1_n_0
    SLICE_X70Y70         FDRE                                         r  uAHBVGA/uvga_image/uimage_ram/ram_reg_mux_sel__38/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.827     0.827    fclk
    SLICE_X70Y70         FDRE                                         r  uAHBVGA/uvga_image/uimage_ram/ram_reg_mux_sel__38/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.308     1.134    
    SLICE_X70Y70         FDRE (Hold_fdre_C_D)         0.120     1.254    uAHBVGA/uvga_image/uimage_ram/ram_reg_mux_sel__38
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_5_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.227ns (9.728%)  route 2.106ns (90.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.331     1.770    ram_reg_0_0_i_27_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.908     0.908    fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_2/CLKBWRCLK
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.308     1.216    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.399    uAHBVGA/uvga_image/uimage_ram/ram_reg_5_2
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_3_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.227ns (9.562%)  route 2.147ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.372     1.811    ram_reg_0_0_i_27_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.914     0.914    fclk
    RAMB36_X3Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_2/CLKBWRCLK
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.308     1.222    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.405    uAHBVGA/uvga_image/uimage_ram/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_7_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.227ns (9.411%)  route 2.185ns (90.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.410     1.849    ram_reg_0_0_i_27_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.949     0.949    fclk
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_2/CLKBWRCLK
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.308     1.257    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.440    uAHBVGA/uvga_image/uimage_ram/ram_reg_7_2
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_4_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.227ns (9.306%)  route 2.212ns (90.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.437     1.876    ram_reg_0_0_i_27_n_0
    RAMB36_X2Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.970     0.970    fclk
    RAMB36_X2Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_2/CLKBWRCLK
                         clock pessimism              0.000     0.970    
                         clock uncertainty            0.308     1.278    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.461    uAHBVGA/uvga_image/uimage_ram/ram_reg_4_2
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       19.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.181ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.516ns  (logic 2.487ns (15.058%)  route 14.029ns (84.942%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.154    19.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.651    20.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.327    20.348 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.692    22.040    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X83Y85         LUT5 (Prop_lut5_I1_O)        0.124    22.164 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_i_1/O
                         net (fo=1, routed)           0.000    22.164    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Psh8v6
    SLICE_X83Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.602    41.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X83Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/C
                         clock pessimism              0.000    41.602    
                         clock uncertainty           -0.287    41.316    
    SLICE_X83Y85         FDCE (Setup_fdce_C_D)        0.029    41.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg
  -------------------------------------------------------------------
                         required time                         41.345    
                         arrival time                         -22.164    
  -------------------------------------------------------------------
                         slack                                 19.181    

Slack (MET) :             19.234ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.463ns  (logic 2.487ns (15.106%)  route 13.976ns (84.894%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.154    19.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.651    20.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.327    20.348 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.639    21.987    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I1_O)        0.124    22.111 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_1/O
                         net (fo=1, routed)           0.000    22.111    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Grh8v6
    SLICE_X82Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.602    41.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/C
                         clock pessimism              0.000    41.602    
                         clock uncertainty           -0.287    41.316    
    SLICE_X82Y86         FDCE (Setup_fdce_C_D)        0.029    41.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg
  -------------------------------------------------------------------
                         required time                         41.345    
                         arrival time                         -22.111    
  -------------------------------------------------------------------
                         slack                                 19.234    

Slack (MET) :             19.245ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 2.487ns (15.116%)  route 13.965ns (84.884%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.154    19.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.651    20.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.327    20.348 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.628    21.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X83Y86         LUT5 (Prop_lut5_I1_O)        0.124    22.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_1/O
                         net (fo=1, routed)           0.000    22.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eqh8v6
    SLICE_X83Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.602    41.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X83Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
                         clock pessimism              0.000    41.602    
                         clock uncertainty           -0.287    41.316    
    SLICE_X83Y86         FDCE (Setup_fdce_C_D)        0.029    41.345    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg
  -------------------------------------------------------------------
                         required time                         41.345    
                         arrival time                         -22.100    
  -------------------------------------------------------------------
                         slack                                 19.245    

Slack (MET) :             19.247ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 2.487ns (15.117%)  route 13.965ns (84.883%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.154    19.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.651    20.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.327    20.348 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.627    21.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X82Y86         LUT5 (Prop_lut5_I1_O)        0.124    22.100 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_i_1/O
                         net (fo=1, routed)           0.000    22.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lqh8v6
    SLICE_X82Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.602    41.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X82Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
                         clock pessimism              0.000    41.602    
                         clock uncertainty           -0.287    41.316    
    SLICE_X82Y86         FDCE (Setup_fdce_C_D)        0.031    41.347    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg
  -------------------------------------------------------------------
                         required time                         41.347    
                         arrival time                         -22.100    
  -------------------------------------------------------------------
                         slack                                 19.247    

Slack (MET) :             19.554ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.142ns  (logic 2.487ns (15.407%)  route 13.655ns (84.593%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.154    19.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.651    20.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.327    20.348 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.318    21.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I1_O)        0.124    21.790 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_1/O
                         net (fo=1, routed)           0.000    21.790    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urh8v6
    SLICE_X83Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.601    41.601    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X83Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/C
                         clock pessimism              0.000    41.601    
                         clock uncertainty           -0.287    41.315    
    SLICE_X83Y84         FDCE (Setup_fdce_C_D)        0.029    41.344    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg
  -------------------------------------------------------------------
                         required time                         41.344    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                 19.554    

Slack (MET) :             19.590ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        16.148ns  (logic 2.487ns (15.401%)  route 13.661ns (84.599%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 41.595 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.154    19.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.651    20.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.327    20.348 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.324    21.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.796 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_1/O
                         net (fo=1, routed)           0.000    21.796    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sqh8v6
    SLICE_X80Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.595    41.595    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X80Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                         clock pessimism              0.000    41.595    
                         clock uncertainty           -0.287    41.309    
    SLICE_X80Y85         FDCE (Setup_fdce_C_D)        0.077    41.386    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg
  -------------------------------------------------------------------
                         required time                         41.386    
                         arrival time                         -21.796    
  -------------------------------------------------------------------
                         slack                                 19.590    

Slack (MET) :             19.724ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.974ns  (logic 2.487ns (15.569%)  route 13.487ns (84.431%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.154    19.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.651    20.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.327    20.348 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.150    21.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X83Y84         LUT5 (Prop_lut5_I1_O)        0.124    21.622 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_i_1/O
                         net (fo=1, routed)           0.000    21.622    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nrh8v6
    SLICE_X83Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.601    41.601    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X83Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg/C
                         clock pessimism              0.000    41.601    
                         clock uncertainty           -0.287    41.315    
    SLICE_X83Y84         FDCE (Setup_fdce_C_D)        0.031    41.346    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnczz6_reg
  -------------------------------------------------------------------
                         required time                         41.346    
                         arrival time                         -21.622    
  -------------------------------------------------------------------
                         slack                                 19.724    

Slack (MET) :             19.732ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.960ns  (logic 2.254ns (14.123%)  route 13.706ns (85.877%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        -4.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 41.595 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I2_O)        0.124    19.340 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.353    20.693    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X81Y85         LUT4 (Prop_lut4_I2_O)        0.124    20.817 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_2/O
                         net (fo=1, routed)           0.667    21.484    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_2_n_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I0_O)        0.124    21.608 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_i_1/O
                         net (fo=1, routed)           0.000    21.608    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ish8v6
    SLICE_X81Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.595    41.595    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X81Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg/C
                         clock pessimism              0.000    41.595    
                         clock uncertainty           -0.287    41.309    
    SLICE_X81Y85         FDCE (Setup_fdce_C_D)        0.031    41.340    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z7ezz6_reg
  -------------------------------------------------------------------
                         required time                         41.340    
                         arrival time                         -21.608    
  -------------------------------------------------------------------
                         slack                                 19.732    

Slack (MET) :             19.748ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.989ns  (logic 2.487ns (15.554%)  route 13.502ns (84.446%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.154    19.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.651    20.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.327    20.348 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.165    21.513    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X80Y84         LUT5 (Prop_lut5_I1_O)        0.124    21.637 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_1/O
                         net (fo=1, routed)           0.000    21.637    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zqh8v6
    SLICE_X80Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.594    41.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X80Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/C
                         clock pessimism              0.000    41.594    
                         clock uncertainty           -0.287    41.308    
    SLICE_X80Y84         FDCE (Setup_fdce_C_D)        0.077    41.385    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg
  -------------------------------------------------------------------
                         required time                         41.385    
                         arrival time                         -21.637    
  -------------------------------------------------------------------
                         slack                                 19.748    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.920ns  (logic 2.487ns (15.621%)  route 13.433ns (84.378%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -4.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 41.595 - 40.000 ) 
    Source Clock Delay      (SCD):    5.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.705     5.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y71         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y71         FDCE (Prop_fdce_C_Q)         0.518     6.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_reg/Q
                         net (fo=33, routed)          1.247     7.413    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6
    SLICE_X78Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.537 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          2.867    10.404    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           0.328    10.856    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.980 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8/O
                         net (fo=1, routed)           0.162    11.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_8_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.266 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6/O
                         net (fo=46, routed)          2.192    13.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_6_n_0
    SLICE_X70Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.582 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vvvf07_i_1/O
                         net (fo=3, routed)           1.253    14.834    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfyhw6
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.958 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33/O
                         net (fo=1, routed)           0.433    15.392    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_33_n_0
    SLICE_X72Y88         LUT5 (Prop_lut5_I0_O)        0.124    15.516 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23/O
                         net (fo=1, routed)           0.674    16.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_23_n_0
    SLICE_X72Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.314 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10/O
                         net (fo=1, routed)           0.540    16.854    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_10_n_0
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124    16.978 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.666    17.643    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X70Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.767 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.415    18.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.124    18.306 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.909    19.216    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X72Y83         LUT3 (Prop_lut3_I1_O)        0.154    19.370 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.651    20.021    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X72Y84         LUT5 (Prop_lut5_I4_O)        0.327    20.348 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.096    21.444    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I1_O)        0.124    21.568 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_i_1/O
                         net (fo=1, routed)           0.000    21.568    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uul8v6
    SLICE_X81Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.595    41.595    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X81Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/C
                         clock pessimism              0.000    41.595    
                         clock uncertainty           -0.287    41.309    
    SLICE_X81Y85         FDCE (Setup_fdce_C_D)        0.029    41.338    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg
  -------------------------------------------------------------------
                         required time                         41.338    
                         arrival time                         -21.568    
  -------------------------------------------------------------------
                         slack                                 19.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.588     1.836    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X73Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDCE (Prop_fdce_C_Q)         0.141     1.977 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/Q
                         net (fo=1, routed)           0.110     2.087    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6
    SLICE_X73Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.859     0.859    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X73Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.287     1.145    
    SLICE_X73Y84         FDCE (Hold_fdce_C_D)         0.070     1.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rqizz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.477%)  route 0.127ns (40.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.561     1.809    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X64Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rqizz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.950 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rqizz6_reg/Q
                         net (fo=2, routed)           0.127     2.076    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rqizz6
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.045     2.121 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_i_1/O
                         net (fo=1, routed)           0.000     2.121    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sdg8v6
    SLICE_X63Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X63Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.287     1.116    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.092     1.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jngoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.588     1.836    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X73Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDCE (Prop_fdce_C_Q)         0.128     1.964 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg/Q
                         net (fo=1, routed)           0.114     2.077    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6
    SLICE_X73Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jngoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.859     0.859    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X73Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jngoz6_reg/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.287     1.145    
    SLICE_X73Y84         FDCE (Hold_fdce_C_D)         0.017     1.162    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jngoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.132%)  route 0.151ns (44.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.562     1.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X65Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     1.951 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/Q
                         net (fo=3, routed)           0.151     2.102    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6
    SLICE_X65Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.147 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_i_1/O
                         net (fo=1, routed)           0.000     2.147    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_i_1_n_0
    SLICE_X65Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.833     0.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X65Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.287     1.119    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.092     1.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1qzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.160%)  route 0.184ns (52.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.593     1.841    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y83         FDCE (Prop_fdce_C_Q)         0.164     2.005 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/Q
                         net (fo=2, routed)           0.184     2.188    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/CDBGPWRUPACK
    SLICE_X80Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.866     0.866    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X80Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.287     1.152    
    SLICE_X80Y84         FDCE (Hold_fdce_C_D)         0.053     1.205    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhqoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.667%)  route 0.204ns (52.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.560     1.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X63Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhqoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     1.949 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhqoz6_reg/Q
                         net (fo=3, routed)           0.204     2.153    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dhqoz6
    SLICE_X63Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.198 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_i_1/O
                         net (fo=1, routed)           0.000     2.198    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_i_1_n_0
    SLICE_X63Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.830     0.830    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X63Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.287     1.116    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.091     1.207    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.014%)  route 0.217ns (50.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.591     1.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X74Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDCE (Prop_fdce_C_Q)         0.164     2.003 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07_reg/Q
                         net (fo=3, routed)           0.217     2.220    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F51g07
    SLICE_X74Y84         LUT6 (Prop_lut6_I1_O)        0.045     2.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_1/O
                         net (fo=1, routed)           0.000     2.265    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xph8v6
    SLICE_X74Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.862     0.862    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X74Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.287     1.148    
    SLICE_X74Y84         FDCE (Hold_fdce_C_D)         0.120     1.268    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.822%)  route 0.194ns (48.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.562     1.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X66Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDCE (Prop_fdce_C_Q)         0.164     1.974 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/Q
                         net (fo=3, routed)           0.194     2.168    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6
    SLICE_X65Y85         LUT5 (Prop_lut5_I2_O)        0.045     2.213 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_i_1/O
                         net (fo=1, routed)           0.000     2.213    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xjg8v6
    SLICE_X65Y85         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.833     0.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X65Y85         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.287     1.119    
    SLICE_X65Y85         FDPE (Hold_fdpe_C_D)         0.092     1.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ketzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.883%)  route 0.227ns (52.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X80Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/Q
                         net (fo=4, routed)           0.227     2.235    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6
    SLICE_X80Y85         LUT5 (Prop_lut5_I3_O)        0.045     2.280 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_1/O
                         net (fo=1, routed)           0.000     2.280    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sqh8v6
    SLICE_X80Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.867     0.867    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X80Y85         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.287     1.153    
    SLICE_X80Y85         FDCE (Hold_fdce_C_D)         0.120     1.273    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.918%)  route 0.236ns (53.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.594     1.842    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y84         FDCE (Prop_fdce_C_Q)         0.164     2.006 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/Q
                         net (fo=4, routed)           0.236     2.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6
    SLICE_X80Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.287 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_1/O
                         net (fo=1, routed)           0.000     2.287    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zqh8v6
    SLICE_X80Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.866     0.866    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X80Y84         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.287     1.152    
    SLICE_X80Y84         FDCE (Hold_fdce_C_D)         0.120     1.272    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  1.015    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_9_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        17.235ns  (logic 1.884ns (10.931%)  route 15.351ns (89.069%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 41.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.815    36.400    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y27         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.548    41.548    fclk
    RAMB36_X0Y27         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_5/CLKBWRCLK
                         clock pessimism              0.000    41.548    
                         clock uncertainty           -0.307    41.241    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.726    uAHBVGA/uvga_image/uimage_ram/ram_reg_9_5
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                         -36.400    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_8_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        16.896ns  (logic 1.884ns (11.150%)  route 15.012ns (88.850%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 41.543 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.475    36.061    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y26         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.543    41.543    fclk
    RAMB36_X0Y26         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_5/CLKBWRCLK
                         clock pessimism              0.000    41.543    
                         clock uncertainty           -0.307    41.236    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.721    uAHBVGA/uvga_image/uimage_ram/ram_reg_8_5
  -------------------------------------------------------------------
                         required time                         40.721    
                         arrival time                         -36.061    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_7_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        16.722ns  (logic 1.884ns (11.266%)  route 14.838ns (88.734%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 41.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.301    35.887    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y25         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.538    41.538    fclk
    RAMB36_X0Y25         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_5/CLKBWRCLK
                         clock pessimism              0.000    41.538    
                         clock uncertainty           -0.307    41.231    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.716    uAHBVGA/uvga_image/uimage_ram/ram_reg_7_5
  -------------------------------------------------------------------
                         required time                         40.716    
                         arrival time                         -35.887    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_3_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        16.441ns  (logic 1.884ns (11.459%)  route 14.557ns (88.541%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.021    35.606    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y23         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.546    41.546    fclk
    RAMB36_X0Y23         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_5/CLKBWRCLK
                         clock pessimism              0.000    41.546    
                         clock uncertainty           -0.307    41.239    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.724    uAHBVGA/uvga_image/uimage_ram/ram_reg_3_5
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                         -35.606    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_6_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        16.435ns  (logic 1.884ns (11.464%)  route 14.551ns (88.536%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 41.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         11.014    35.599    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y24         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.541    41.541    fclk
    RAMB36_X0Y24         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_6_5/CLKBWRCLK
                         clock pessimism              0.000    41.541    
                         clock uncertainty           -0.307    41.234    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.719    uAHBVGA/uvga_image/uimage_ram/ram_reg_6_5
  -------------------------------------------------------------------
                         required time                         40.719    
                         arrival time                         -35.599    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_8_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        16.346ns  (logic 1.900ns (11.624%)  route 14.446ns (88.376%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.746 r  uAHBVGA/uvga_image/img_x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.746    uAHBVGA/uvga_image/img_x_carry__0_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.968 f  uAHBVGA/uvga_image/img_x_carry__1/O[0]
                         net (fo=7, routed)           1.504    24.472    uAHBVGA/img_x[8]
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.299    24.771 r  ram_reg_8_0_i_2/O
                         net (fo=16, routed)         10.740    35.510    ram_reg_8_0_i_2_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.552    41.552    fclk
    RAMB36_X0Y14         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_4/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.802    uAHBVGA/uvga_image/uimage_ram/ram_reg_8_4
  -------------------------------------------------------------------
                         required time                         40.802    
                         arrival time                         -35.510    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_2_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        16.073ns  (logic 1.884ns (11.722%)  route 14.189ns (88.278%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 41.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         10.652    35.237    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y22         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.550    41.550    fclk
    RAMB36_X0Y22         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_2_5/CLKBWRCLK
                         clock pessimism              0.000    41.550    
                         clock uncertainty           -0.307    41.243    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.728    uAHBVGA/uvga_image/uimage_ram/ram_reg_2_5
  -------------------------------------------------------------------
                         required time                         40.728    
                         arrival time                         -35.237    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_9_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        15.980ns  (logic 1.900ns (11.890%)  route 14.080ns (88.110%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 41.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.746 r  uAHBVGA/uvga_image/img_x_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.746    uAHBVGA/uvga_image/img_x_carry__0_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.968 f  uAHBVGA/uvga_image/img_x_carry__1/O[0]
                         net (fo=7, routed)           1.504    24.472    uAHBVGA/img_x[8]
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.299    24.771 r  ram_reg_8_0_i_2/O
                         net (fo=16, routed)         10.374    35.145    ram_reg_8_0_i_2_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.549    41.549    fclk
    RAMB36_X0Y15         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_4/CLKBWRCLK
                         clock pessimism              0.000    41.549    
                         clock uncertainty           -0.307    41.242    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.799    uAHBVGA/uvga_image/uimage_ram/ram_reg_9_4
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -35.145    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_9_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        15.709ns  (logic 1.884ns (11.993%)  route 13.825ns (88.007%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 41.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)         10.288    34.874    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y21         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.553    41.553    fclk
    RAMB36_X0Y21         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_9_3/CLKBWRCLK
                         clock pessimism              0.000    41.553    
                         clock uncertainty           -0.307    41.246    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.731    uAHBVGA/uvga_image/uimage_ram/ram_reg_9_3
  -------------------------------------------------------------------
                         required time                         40.731    
                         arrival time                         -34.874    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_8_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        15.173ns  (logic 1.884ns (12.416%)  route 13.289ns (87.584%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 41.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.835ns = ( 19.165 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.699    19.165    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.419    19.584 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           2.202    21.786    uAHBVGA/addrh[1]
    SLICE_X68Y70         LUT2 (Prop_lut2_I0_O)        0.296    22.082 r  img_x_carry_i_3/O
                         net (fo=1, routed)           0.000    22.082    img_x_carry_i_3_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.632 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    22.632    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.945 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           1.335    24.280    uAHBVGA/img_x[7]
    SLICE_X65Y70         LUT5 (Prop_lut5_I0_O)        0.306    24.586 r  ram_reg_0_3_i_17/O
                         net (fo=30, routed)          9.753    34.338    ram_reg_0_3_i_17_n_0
    RAMB36_X0Y20         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.554    41.554    fclk
    RAMB36_X0Y20         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_3/CLKBWRCLK
                         clock pessimism              0.000    41.554    
                         clock uncertainty           -0.307    41.247    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    40.732    uAHBVGA/uvga_image/uimage_ram/ram_reg_8_3
  -------------------------------------------------------------------
                         required time                         40.732    
                         arrival time                         -34.338    
  -------------------------------------------------------------------
                         slack                                  6.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.141ns (6.298%)  route 2.098ns (93.702%))
  Logic Levels:           0  
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X73Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=4, routed)           2.098     1.675    uAHBVGA/sel[0]
    RAMB18_X2Y30         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.895     0.895    fclk
    RAMB18_X2Y30         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.307     1.202    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.385    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_8_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.227ns (10.008%)  route 2.041ns (89.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.266     1.705    ram_reg_0_0_i_27_n_0
    RAMB36_X3Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.912     0.912    fclk
    RAMB36_X3Y12         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_8_1/CLKBWRCLK
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.307     1.219    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.402    uAHBVGA/uvga_image/uimage_ram/ram_reg_8_1
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.128ns (6.353%)  route 1.887ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.583    -0.566    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.887     1.449    uAHBVGA/addrh[2]
    SLICE_X71Y73         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X71Y73         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.307     1.130    
    SLICE_X71Y73         FDRE (Hold_fdre_C_D)         0.013     1.143    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.128ns (6.215%)  route 1.932ns (93.785%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.583    -0.566    vgaclk
    SLICE_X72Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           1.932     1.494    uAHBVGA/addrh[1]
    SLICE_X72Y76         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.850     0.850    fclk
    SLICE_X72Y76         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[1]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.307     1.157    
    SLICE_X72Y76         FDRE (Hold_fdre_C_D)         0.017     1.174    uAHBVGA/uvga_console/pixel_x1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.186ns (8.290%)  route 2.058ns (91.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.583    -0.566    vgaclk
    SLICE_X73Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uAHBVGA/uVGAInterface/addrh_reg[6]/Q
                         net (fo=5, routed)           1.086     0.661    uAHBVGA/addrh[6]
    SLICE_X67Y70         LUT5 (Prop_lut5_I1_O)        0.045     0.706 r  ram_reg_i_22/O
                         net (fo=1, routed)           0.972     1.678    uAHBVGA/uvga_console/addr_r[3]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.867     0.867    fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.307     1.174    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.357    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_mux_sel__38/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.418ns (19.380%)  route 1.739ns (80.620%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.583    -0.566    vgaclk
    SLICE_X73Y71         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  uAHBVGA/uVGAInterface/addrh_reg[5]/Q
                         net (fo=5, routed)           0.907     0.482    uAHBVGA/addrh[5]
    SLICE_X68Y71         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     0.649 r  uAHBVGA/uvga_image/img_x_carry__0/O[3]
                         net (fo=9, routed)           0.832     1.481    uAHBVGA/img_x[7]
    SLICE_X70Y70         LUT5 (Prop_lut5_I4_O)        0.110     1.591 r  ram_mux_sel__38_i_1/O
                         net (fo=1, routed)           0.000     1.591    ram_mux_sel__38_i_1_n_0
    SLICE_X70Y70         FDRE                                         r  uAHBVGA/uvga_image/uimage_ram/ram_reg_mux_sel__38/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.827     0.827    fclk
    SLICE_X70Y70         FDRE                                         r  uAHBVGA/uvga_image/uimage_ram/ram_reg_mux_sel__38/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.307     1.134    
    SLICE_X70Y70         FDRE (Hold_fdre_C_D)         0.120     1.254    uAHBVGA/uvga_image/uimage_ram/ram_reg_mux_sel__38
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_5_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.227ns (9.728%)  route 2.106ns (90.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.331     1.770    ram_reg_0_0_i_27_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.908     0.908    fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_5_2/CLKBWRCLK
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.307     1.215    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.398    uAHBVGA/uvga_image/uimage_ram/ram_reg_5_2
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_3_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.227ns (9.562%)  route 2.147ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.372     1.811    ram_reg_0_0_i_27_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.914     0.914    fclk
    RAMB36_X3Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_3_2/CLKBWRCLK
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.307     1.221    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.404    uAHBVGA/uvga_image/uimage_ram/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_7_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.227ns (9.411%)  route 2.185ns (90.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.410     1.849    ram_reg_0_0_i_27_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.949     0.949    fclk
    RAMB36_X1Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_7_2/CLKBWRCLK
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.307     1.256    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.439    uAHBVGA/uvga_image/uimage_ram/ram_reg_7_2
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_4_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.227ns (9.306%)  route 2.212ns (90.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.585    -0.564    vgaclk
    SLICE_X72Y69         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  uAHBVGA/uVGAInterface/addrv_reg[7]/Q
                         net (fo=10, routed)          0.775     0.340    uAHBVGA/uVGAInterface/addrv_reg_n_0_[7]
    SLICE_X68Y68         LUT5 (Prop_lut5_I4_O)        0.099     0.439 r  ram_reg_0_0_i_27/O
                         net (fo=30, routed)          1.437     1.876    ram_reg_0_0_i_27_n_0
    RAMB36_X2Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.970     0.970    fclk
    RAMB36_X2Y9          RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_4_2/CLKBWRCLK
                         clock pessimism              0.000     0.970    
                         clock uncertainty            0.307     1.277    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.460    uAHBVGA/uvga_image/uimage_ram/ram_reg_4_2
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_25M
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       28.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.922ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quha17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.674ns  (logic 0.642ns (6.015%)  route 10.032ns (93.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 41.660 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         7.492    12.291    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X46Y177        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quha17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.660    41.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X46Y177        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quha17_reg/C
                         clock pessimism              0.007    41.667    
                         clock uncertainty           -0.135    41.532    
    SLICE_X46Y177        FDCE (Recov_fdce_C_CLR)     -0.319    41.213    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quha17_reg
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                 28.922    

Slack (MET) :             28.922ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sjha17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.674ns  (logic 0.642ns (6.015%)  route 10.032ns (93.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 41.660 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         7.492    12.291    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X46Y177        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sjha17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.660    41.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X46Y177        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sjha17_reg/C
                         clock pessimism              0.007    41.667    
                         clock uncertainty           -0.135    41.532    
    SLICE_X46Y177        FDCE (Recov_fdce_C_CLR)     -0.319    41.213    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sjha17_reg
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                 28.922    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L0ia17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 0.642ns (6.121%)  route 9.846ns (93.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         7.306    12.105    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X53Y173        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L0ia17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.650    41.650    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X53Y173        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L0ia17_reg/C
                         clock pessimism              0.007    41.657    
                         clock uncertainty           -0.135    41.522    
    SLICE_X53Y173        FDCE (Recov_fdce_C_CLR)     -0.405    41.117    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L0ia17_reg
  -------------------------------------------------------------------
                         required time                         41.117    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.169ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ieha17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.332ns  (logic 0.642ns (6.214%)  route 9.690ns (93.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.651 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         7.150    11.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X52Y177        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ieha17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.651    41.651    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y177        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ieha17_reg/C
                         clock pessimism              0.007    41.658    
                         clock uncertainty           -0.135    41.523    
    SLICE_X52Y177        FDCE (Recov_fdce_C_CLR)     -0.405    41.118    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ieha17_reg
  -------------------------------------------------------------------
                         required time                         41.118    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                 29.169    

Slack (MET) :             29.311ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrha17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.189ns  (logic 0.642ns (6.301%)  route 9.547ns (93.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 41.650 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         7.007    11.806    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X53Y176        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrha17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.650    41.650    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X53Y176        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrha17_reg/C
                         clock pessimism              0.007    41.657    
                         clock uncertainty           -0.135    41.522    
    SLICE_X53Y176        FDCE (Recov_fdce_C_CLR)     -0.405    41.117    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrha17_reg
  -------------------------------------------------------------------
                         required time                         41.117    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                 29.311    

Slack (MET) :             29.321ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qq5nz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.287ns  (logic 0.642ns (6.241%)  route 9.645ns (93.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 41.672 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         7.104    11.904    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X42Y162        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qq5nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.672    41.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X42Y162        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qq5nz6_reg/C
                         clock pessimism              0.007    41.679    
                         clock uncertainty           -0.135    41.544    
    SLICE_X42Y162        FDCE (Recov_fdce_C_CLR)     -0.319    41.225    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qq5nz6_reg
  -------------------------------------------------------------------
                         required time                         41.225    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                 29.321    

Slack (MET) :             29.463ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpha17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.035ns  (logic 0.642ns (6.397%)  route 9.393ns (93.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 41.648 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         6.853    11.652    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X52Y175        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpha17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.648    41.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X52Y175        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpha17_reg/C
                         clock pessimism              0.007    41.655    
                         clock uncertainty           -0.135    41.520    
    SLICE_X52Y175        FDCE (Recov_fdce_C_CLR)     -0.405    41.115    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpha17_reg
  -------------------------------------------------------------------
                         required time                         41.115    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 29.463    

Slack (MET) :             29.467ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omha17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 0.642ns (6.400%)  route 9.389ns (93.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 41.648 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         6.849    11.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X53Y175        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omha17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.648    41.648    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X53Y175        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omha17_reg/C
                         clock pessimism              0.007    41.655    
                         clock uncertainty           -0.135    41.520    
    SLICE_X53Y175        FDCE (Recov_fdce_C_CLR)     -0.405    41.115    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Omha17_reg
  -------------------------------------------------------------------
                         required time                         41.115    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                 29.467    

Slack (MET) :             29.528ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3wnz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        9.994ns  (logic 0.642ns (6.424%)  route 9.352ns (93.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 41.672 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         6.811    11.611    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X44Y162        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3wnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.672    41.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X44Y162        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3wnz6_reg/C
                         clock pessimism              0.007    41.679    
                         clock uncertainty           -0.135    41.544    
    SLICE_X44Y162        FDCE (Recov_fdce_C_CLR)     -0.405    41.139    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3wnz6_reg
  -------------------------------------------------------------------
                         required time                         41.139    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                 29.528    

Slack (MET) :             29.712ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hcia17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        9.879ns  (logic 0.642ns (6.499%)  route 9.237ns (93.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 41.655 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.617     1.617    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X62Y107        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDCE (Prop_fdce_C_Q)         0.518     2.135 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          2.540     4.675    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X45Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.799 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         6.697    11.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X54Y168        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hcia17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.655    41.655    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X54Y168        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hcia17_reg/C
                         clock pessimism              0.007    41.662    
                         clock uncertainty           -0.135    41.527    
    SLICE_X54Y168        FDCE (Recov_fdce_C_CLR)     -0.319    41.208    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hcia17_reg
  -------------------------------------------------------------------
                         required time                         41.208    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                 29.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ag8u07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.347%)  route 0.578ns (75.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.552     0.552    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.312     1.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X52Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.050 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2/O
                         net (fo=127, routed)         0.266     1.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2_n_0
    SLICE_X40Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ag8u07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ag8u07_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X40Y122        FDCE (Remov_fdce_C_CLR)     -0.092     0.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ag8u07_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ap8u07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.347%)  route 0.578ns (75.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.552     0.552    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.312     1.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X52Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.050 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2/O
                         net (fo=127, routed)         0.266     1.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2_n_0
    SLICE_X40Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ap8u07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ap8u07_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X40Y122        FDCE (Remov_fdce_C_CLR)     -0.092     0.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ap8u07_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ay8u07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.347%)  route 0.578ns (75.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.552     0.552    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.312     1.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X52Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.050 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2/O
                         net (fo=127, routed)         0.266     1.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2_n_0
    SLICE_X40Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ay8u07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ay8u07_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X40Y122        FDCE (Remov_fdce_C_CLR)     -0.092     0.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ay8u07_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bl7u07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.347%)  route 0.578ns (75.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.552     0.552    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.312     1.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X52Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.050 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2/O
                         net (fo=127, routed)         0.266     1.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W8ph07_i_2_n_0
    SLICE_X40Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bl7u07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X40Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bl7u07_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X40Y122        FDCE (Remov_fdce_C_CLR)     -0.092     0.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bl7u07_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xgrnz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.725%)  route 0.598ns (76.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.552     0.552    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.387     1.079    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X50Y121        LUT3 (Prop_lut3_I0_O)        0.045     1.124 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dumg07_i_2/O
                         net (fo=6, routed)           0.211     1.336    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dumg07_i_2_n_0
    SLICE_X48Y121        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xgrnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.821     0.821    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X48Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xgrnz6_reg/C
                         clock pessimism             -0.005     0.816    
    SLICE_X48Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.724    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xgrnz6_reg
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pd0h07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.634%)  route 0.601ns (76.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.552     0.552    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.387     1.079    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X50Y121        LUT3 (Prop_lut3_I0_O)        0.045     1.124 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dumg07_i_2/O
                         net (fo=6, routed)           0.214     1.339    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dumg07_i_2_n_0
    SLICE_X45Y121        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pd0h07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.822     0.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X45Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pd0h07_reg/C
                         clock pessimism             -0.005     0.817    
    SLICE_X45Y121        FDCE (Remov_fdce_C_CLR)     -0.092     0.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pd0h07_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tbwm17_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.057%)  route 0.371ns (63.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.559     0.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X38Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.163     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.208     1.138    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X38Y79         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tbwm17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.827     0.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X38Y79         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tbwm17_reg/C
                         clock pessimism             -0.256     0.571    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.504    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tbwm17_reg
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrjm17_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.621%)  route 0.362ns (63.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.559     0.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X38Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.163     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.199     1.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X39Y81         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrjm17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.829     0.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X39Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrjm17_reg/C
                         clock pessimism             -0.257     0.572    
    SLICE_X39Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrjm17_reg
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6qm17_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.621%)  route 0.362ns (63.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.559     0.559    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X38Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.163     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.199     1.129    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X39Y81         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6qm17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.829     0.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X39Y81         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6qm17_reg/C
                         clock pessimism             -0.257     0.572    
    SLICE_X39Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6qm17_reg
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oegg07_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_25M rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.996%)  route 0.660ns (78.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.552     0.552    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.348     1.041    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X52Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.086 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U7ig07_i_2/O
                         net (fo=127, routed)         0.311     1.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U7ig07_i_2_n_0
    SLICE_X50Y123        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oegg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.816     0.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X50Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oegg07_reg/C
                         clock pessimism             -0.005     0.811    
    SLICE_X50Y123        FDCE (Remov_fdce_C_CLR)     -0.067     0.744    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oegg07_reg
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       11.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.547ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.185ns  (logic 0.642ns (6.303%)  route 9.543ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.998    29.250    APhase_HWADDR[14]_i_1_n_0
    SLICE_X71Y93         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.509    41.509    fclk
    SLICE_X71Y93         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[0]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.308    41.202    
    SLICE_X71Y93         FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2RAM/APhase_HWADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -29.250    
  -------------------------------------------------------------------
                         slack                                 11.547    

Slack (MET) :             11.547ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.185ns  (logic 0.642ns (6.303%)  route 9.543ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.998    29.250    APhase_HWADDR[14]_i_1_n_0
    SLICE_X71Y93         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.509    41.509    fclk
    SLICE_X71Y93         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[1]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.308    41.202    
    SLICE_X71Y93         FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2RAM/APhase_HWADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -29.250    
  -------------------------------------------------------------------
                         slack                                 11.547    

Slack (MET) :             11.633ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HSIZE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.185ns  (logic 0.642ns (6.303%)  route 9.543ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.998    29.250    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y93         FDCE                                         f  uAHB2RAM/APhase_HSIZE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.509    41.509    fclk
    SLICE_X70Y93         FDCE                                         r  uAHB2RAM/APhase_HSIZE_reg[0]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.308    41.202    
    SLICE_X70Y93         FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2RAM/APhase_HSIZE_reg[0]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -29.250    
  -------------------------------------------------------------------
                         slack                                 11.633    

Slack (MET) :             11.633ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HSIZE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        10.185ns  (logic 0.642ns (6.303%)  route 9.543ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.998    29.250    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y93         FDCE                                         f  uAHB2RAM/APhase_HSIZE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.509    41.509    fclk
    SLICE_X70Y93         FDCE                                         r  uAHB2RAM/APhase_HSIZE_reg[1]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.308    41.202    
    SLICE_X70Y93         FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2RAM/APhase_HSIZE_reg[1]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -29.250    
  -------------------------------------------------------------------
                         slack                                 11.633    

Slack (MET) :             12.106ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSEL_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X59Y95         FDCE                                         f  uAHB2ROM/APhase_HSEL_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X59Y95         FDCE                                         r  uAHB2ROM/APhase_HSEL_reg/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.308    41.199    
    SLICE_X59Y95         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    uAHB2ROM/APhase_HSEL_reg
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.106    

Slack (MET) :             12.106ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSIZE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X59Y95         FDCE                                         f  uAHB2ROM/APhase_HSIZE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X59Y95         FDCE                                         r  uAHB2ROM/APhase_HSIZE_reg[0]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.308    41.199    
    SLICE_X59Y95         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    uAHB2ROM/APhase_HSIZE_reg[0]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.106    

Slack (MET) :             12.106ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X59Y95         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X59Y95         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[1]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.308    41.199    
    SLICE_X59Y95         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    uAHB2ROM/APhase_HWADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.106    

Slack (MET) :             12.150ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X58Y95         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X58Y95         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[0]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.308    41.199    
    SLICE_X58Y95         FDCE (Recov_fdce_C_CLR)     -0.361    40.838    uAHB2ROM/APhase_HWADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.150    

Slack (MET) :             12.150ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWRITE_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X58Y95         FDCE                                         f  uAHB2ROM/APhase_HWRITE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X58Y95         FDCE                                         r  uAHB2ROM/APhase_HWRITE_reg/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.308    41.199    
    SLICE_X58Y95         FDCE (Recov_fdce_C_CLR)     -0.361    40.838    uAHB2ROM/APhase_HWRITE_reg
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.150    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSIZE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X58Y95         FDCE                                         f  uAHB2ROM/APhase_HSIZE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X58Y95         FDCE                                         r  uAHB2ROM/APhase_HSIZE_reg[1]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.308    41.199    
    SLICE_X58Y95         FDCE (Recov_fdce_C_CLR)     -0.319    40.880    uAHB2ROM/APhase_HSIZE_reg[1]
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.209ns (9.162%)  route 2.072ns (90.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          0.790     0.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X61Y122        LUT1 (Prop_lut1_I0_O)        0.045     0.402 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           1.283     1.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X61Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.819     0.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.308     1.127    
    SLICE_X61Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.209ns (9.162%)  route 2.072ns (90.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          0.790     0.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X61Y122        LUT1 (Prop_lut1_I0_O)        0.045     0.402 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           1.283     1.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X61Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.819     0.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.308     1.127    
    SLICE_X61Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_color_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.209ns (6.209%)  route 3.157ns (93.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.540     2.770    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y76         FDCE                                         f  uAHBVGA/r_text_color_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[0]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.308     1.130    
    SLICE_X70Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.063    uAHBVGA/r_text_color_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_color_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.209ns (6.209%)  route 3.157ns (93.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.540     2.770    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y76         FDCE                                         f  uAHBVGA/r_text_color_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[1]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.308     1.130    
    SLICE_X70Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.063    uAHBVGA/r_text_color_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_color_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.209ns (6.209%)  route 3.157ns (93.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.540     2.770    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y76         FDCE                                         f  uAHBVGA/r_text_color_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.308     1.130    
    SLICE_X70Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.063    uAHBVGA/r_text_color_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_color_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.209ns (6.209%)  route 3.157ns (93.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.540     2.770    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y76         FDCE                                         f  uAHBVGA/r_text_color_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[7]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.308     1.130    
    SLICE_X70Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.063    uAHBVGA/r_text_color_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.715ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.209ns (6.129%)  route 3.201ns (93.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.583     2.813    APhase_HWADDR[14]_i_1_n_0
    SLICE_X74Y80         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.858     0.858    fclk
    SLICE_X74Y80         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[10]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.308     1.165    
    SLICE_X74Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    uAHB2RAM/APhase_HWADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.209ns (6.129%)  route 3.201ns (93.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.583     2.813    APhase_HWADDR[14]_i_1_n_0
    SLICE_X74Y80         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.858     0.858    fclk
    SLICE_X74Y80         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.308     1.165    
    SLICE_X74Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    uAHB2RAM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.209ns (6.129%)  route 3.201ns (93.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.583     2.813    APhase_HWADDR[14]_i_1_n_0
    SLICE_X74Y80         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.858     0.858    fclk
    SLICE_X74Y80         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[14]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.308     1.165    
    SLICE_X74Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    uAHB2RAM/APhase_HWADDR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.209ns (6.129%)  route 3.201ns (93.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.583     2.813    APhase_HWADDR[14]_i_1_n_0
    SLICE_X74Y80         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.858     0.858    fclk
    SLICE_X74Y80         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[6]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.308     1.165    
    SLICE_X74Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    uAHB2RAM/APhase_HWADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.715    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M

Setup :            0  Failing Endpoints,  Worst Slack       11.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.548ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.185ns  (logic 0.642ns (6.303%)  route 9.543ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.998    29.250    APhase_HWADDR[14]_i_1_n_0
    SLICE_X71Y93         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.509    41.509    fclk
    SLICE_X71Y93         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[0]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.307    41.202    
    SLICE_X71Y93         FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2RAM/APhase_HWADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -29.250    
  -------------------------------------------------------------------
                         slack                                 11.548    

Slack (MET) :             11.548ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.185ns  (logic 0.642ns (6.303%)  route 9.543ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.998    29.250    APhase_HWADDR[14]_i_1_n_0
    SLICE_X71Y93         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.509    41.509    fclk
    SLICE_X71Y93         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[1]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.307    41.202    
    SLICE_X71Y93         FDCE (Recov_fdce_C_CLR)     -0.405    40.797    uAHB2RAM/APhase_HWADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         40.797    
                         arrival time                         -29.250    
  -------------------------------------------------------------------
                         slack                                 11.548    

Slack (MET) :             11.634ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HSIZE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.185ns  (logic 0.642ns (6.303%)  route 9.543ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.998    29.250    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y93         FDCE                                         f  uAHB2RAM/APhase_HSIZE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.509    41.509    fclk
    SLICE_X70Y93         FDCE                                         r  uAHB2RAM/APhase_HSIZE_reg[0]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.307    41.202    
    SLICE_X70Y93         FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2RAM/APhase_HSIZE_reg[0]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -29.250    
  -------------------------------------------------------------------
                         slack                                 11.634    

Slack (MET) :             11.634ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HSIZE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        10.185ns  (logic 0.642ns (6.303%)  route 9.543ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.998    29.250    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y93         FDCE                                         f  uAHB2RAM/APhase_HSIZE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.509    41.509    fclk
    SLICE_X70Y93         FDCE                                         r  uAHB2RAM/APhase_HSIZE_reg[1]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.307    41.202    
    SLICE_X70Y93         FDCE (Recov_fdce_C_CLR)     -0.319    40.883    uAHB2RAM/APhase_HSIZE_reg[1]
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -29.250    
  -------------------------------------------------------------------
                         slack                                 11.634    

Slack (MET) :             12.107ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSEL_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X59Y95         FDCE                                         f  uAHB2ROM/APhase_HSEL_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X59Y95         FDCE                                         r  uAHB2ROM/APhase_HSEL_reg/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.307    41.199    
    SLICE_X59Y95         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    uAHB2ROM/APhase_HSEL_reg
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.107    

Slack (MET) :             12.107ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSIZE_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X59Y95         FDCE                                         f  uAHB2ROM/APhase_HSIZE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X59Y95         FDCE                                         r  uAHB2ROM/APhase_HSIZE_reg[0]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.307    41.199    
    SLICE_X59Y95         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    uAHB2ROM/APhase_HSIZE_reg[0]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.107    

Slack (MET) :             12.107ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X59Y95         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X59Y95         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[1]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.307    41.199    
    SLICE_X59Y95         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    uAHB2ROM/APhase_HWADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.107    

Slack (MET) :             12.151ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X58Y95         FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X58Y95         FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[0]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.307    41.199    
    SLICE_X58Y95         FDCE (Recov_fdce_C_CLR)     -0.361    40.838    uAHB2ROM/APhase_HWADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.151    

Slack (MET) :             12.151ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWRITE_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X58Y95         FDCE                                         f  uAHB2ROM/APhase_HWRITE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X58Y95         FDCE                                         r  uAHB2ROM/APhase_HWRITE_reg/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.307    41.199    
    SLICE_X58Y95         FDCE (Recov_fdce_C_CLR)     -0.361    40.838    uAHB2ROM/APhase_HWRITE_reg
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.151    

Slack (MET) :             12.193ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HSIZE_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.936ns = ( 19.064 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.599    19.064    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.518    19.582 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.545    25.128    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.252 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         3.435    28.687    APhase_HWADDR[14]_i_1_n_0
    SLICE_X58Y95         FDCE                                         f  uAHB2ROM/APhase_HSIZE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        1.506    41.506    fclk
    SLICE_X58Y95         FDCE                                         r  uAHB2ROM/APhase_HSIZE_reg[1]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.307    41.199    
    SLICE_X58Y95         FDCE (Recov_fdce_C_CLR)     -0.319    40.880    uAHB2ROM/APhase_HSIZE_reg[1]
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                 12.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.209ns (9.162%)  route 2.072ns (90.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          0.790     0.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X61Y122        LUT1 (Prop_lut1_I0_O)        0.045     0.402 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           1.283     1.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X61Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.819     0.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.307     1.127    
    SLICE_X61Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.209ns (9.162%)  route 2.072ns (90.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          0.790     0.357    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X61Y122        LUT1 (Prop_lut1_I0_O)        0.045     0.402 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           1.283     1.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X61Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.819     0.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X61Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.307     1.127    
    SLICE_X61Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.035    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_color_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.209ns (6.209%)  route 3.157ns (93.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.540     2.770    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y76         FDCE                                         f  uAHBVGA/r_text_color_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[0]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.307     1.130    
    SLICE_X70Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.063    uAHBVGA/r_text_color_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_color_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.209ns (6.209%)  route 3.157ns (93.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.540     2.770    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y76         FDCE                                         f  uAHBVGA/r_text_color_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[1]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.307     1.130    
    SLICE_X70Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.063    uAHBVGA/r_text_color_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_color_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.209ns (6.209%)  route 3.157ns (93.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.540     2.770    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y76         FDCE                                         f  uAHBVGA/r_text_color_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.307     1.130    
    SLICE_X70Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.063    uAHBVGA/r_text_color_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_color_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.209ns (6.209%)  route 3.157ns (93.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.540     2.770    APhase_HWADDR[14]_i_1_n_0
    SLICE_X70Y76         FDCE                                         f  uAHBVGA/r_text_color_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.823     0.823    fclk
    SLICE_X70Y76         FDCE                                         r  uAHBVGA/r_text_color_reg[7]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.307     1.130    
    SLICE_X70Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.063    uAHBVGA/r_text_color_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.209ns (6.129%)  route 3.201ns (93.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.583     2.813    APhase_HWADDR[14]_i_1_n_0
    SLICE_X74Y80         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.858     0.858    fclk
    SLICE_X74Y80         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[10]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.307     1.165    
    SLICE_X74Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    uAHB2RAM/APhase_HWADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.209ns (6.129%)  route 3.201ns (93.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.583     2.813    APhase_HWADDR[14]_i_1_n_0
    SLICE_X74Y80         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.858     0.858    fclk
    SLICE_X74Y80         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.307     1.165    
    SLICE_X74Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    uAHB2RAM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.209ns (6.129%)  route 3.201ns (93.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.583     2.813    APhase_HWADDR[14]_i_1_n_0
    SLICE_X74Y80         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.858     0.858    fclk
    SLICE_X74Y80         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[14]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.307     1.165    
    SLICE_X74Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    uAHB2RAM/APhase_HWADDR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2RAM/APhase_HWADDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.209ns (6.129%)  route 3.201ns (93.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_div_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.552    -0.596    vgaclk
    SLICE_X60Y122        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.617     2.185    reg_sys_rst_n
    SLICE_X73Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.230 f  APhase_HWADDR[14]_i_1/O
                         net (fo=147, routed)         0.583     2.813    APhase_HWADDR[14]_i_1_n_0
    SLICE_X74Y80         FDCE                                         f  uAHB2RAM/APhase_HWADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5496, routed)        0.858     0.858    fclk
    SLICE_X74Y80         FDCE                                         r  uAHB2RAM/APhase_HWADDR_reg[6]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.307     1.165    
    SLICE_X74Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.098    uAHB2RAM/APhase_HWADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.716    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.036ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.642ns (25.937%)  route 1.833ns (74.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.108     7.286    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.410 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           0.725     8.135    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X75Y82         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    25.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X75Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.482    25.609    
                         clock uncertainty           -0.035    25.573    
    SLICE_X75Y82         FDCE (Recov_fdce_C_CLR)     -0.402    25.171    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.171    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                 17.036    

Slack (MET) :             17.082ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.642ns (25.937%)  route 1.833ns (74.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 25.127 - 20.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.108     7.286    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.410 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           0.725     8.135    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X75Y82         FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.586    25.127    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X75Y82         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.482    25.609    
                         clock uncertainty           -0.035    25.573    
    SLICE_X75Y82         FDPE (Recov_fdpe_C_PRE)     -0.356    25.217    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.217    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                 17.082    

Slack (MET) :             34.025ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.642ns (11.704%)  route 4.843ns (88.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 45.042 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.311     7.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.613 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.532    11.145    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X62Y83         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.501    45.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X62Y83         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg/C
                         clock pessimism              0.482    45.524    
                         clock uncertainty           -0.035    45.488    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.319    45.169    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eanoz6_reg
  -------------------------------------------------------------------
                         required time                         45.169    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                 34.025    

Slack (MET) :             34.254ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L3vzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.642ns (12.420%)  route 4.527ns (87.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 45.042 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.311     7.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.613 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.216    10.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X64Y82         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L3vzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.501    45.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X64Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L3vzz6_reg/C
                         clock pessimism              0.482    45.524    
                         clock uncertainty           -0.035    45.488    
    SLICE_X64Y82         FDCE (Recov_fdce_C_CLR)     -0.405    45.083    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L3vzz6_reg
  -------------------------------------------------------------------
                         required time                         45.083    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                 34.254    

Slack (MET) :             34.254ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1vzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.642ns (12.420%)  route 4.527ns (87.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 45.042 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.311     7.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.613 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          3.216    10.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X64Y82         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1vzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.501    45.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X64Y82         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1vzz6_reg/C
                         clock pessimism              0.482    45.524    
                         clock uncertainty           -0.035    45.488    
    SLICE_X64Y82         FDCE (Recov_fdce_C_CLR)     -0.405    45.083    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1vzz6_reg
  -------------------------------------------------------------------
                         required time                         45.083    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                 34.254    

Slack (MET) :             34.545ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vdqoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.642ns (13.167%)  route 4.234ns (86.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 45.039 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.311     7.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.613 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.922    10.535    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X65Y80         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vdqoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.498    45.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X65Y80         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vdqoz6_reg/C
                         clock pessimism              0.482    45.521    
                         clock uncertainty           -0.035    45.485    
    SLICE_X65Y80         FDCE (Recov_fdce_C_CLR)     -0.405    45.080    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vdqoz6_reg
  -------------------------------------------------------------------
                         required time                         45.080    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 34.545    

Slack (MET) :             34.556ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.642ns (13.182%)  route 4.228ns (86.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 45.045 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.311     7.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.613 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.917    10.530    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X65Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    45.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X65Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg/C
                         clock pessimism              0.482    45.527    
                         clock uncertainty           -0.035    45.491    
    SLICE_X65Y86         FDCE (Recov_fdce_C_CLR)     -0.405    45.086    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3ozz6_reg
  -------------------------------------------------------------------
                         required time                         45.086    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 34.556    

Slack (MET) :             34.556ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.642ns (13.182%)  route 4.228ns (86.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 45.045 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.311     7.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.613 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.917    10.530    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X65Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    45.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X65Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg/C
                         clock pessimism              0.482    45.527    
                         clock uncertainty           -0.035    45.491    
    SLICE_X65Y86         FDCE (Recov_fdce_C_CLR)     -0.405    45.086    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0pzz6_reg
  -------------------------------------------------------------------
                         required time                         45.086    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 34.556    

Slack (MET) :             34.556ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.642ns (13.182%)  route 4.228ns (86.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 45.045 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.311     7.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.613 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.917    10.530    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X65Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    45.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X65Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg/C
                         clock pessimism              0.482    45.527    
                         clock uncertainty           -0.035    45.491    
    SLICE_X65Y86         FDCE (Recov_fdce_C_CLR)     -0.405    45.086    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qmuzz6_reg
  -------------------------------------------------------------------
                         required time                         45.086    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 34.556    

Slack (MET) :             34.556ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.642ns (13.182%)  route 4.228ns (86.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 45.045 - 40.000 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.717     5.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518     6.178 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           1.311     7.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.613 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.917    10.530    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X65Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.504    45.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X65Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg/C
                         clock pessimism              0.482    45.527    
                         clock uncertainty           -0.035    45.491    
    SLICE_X65Y86         FDCE (Recov_fdce_C_CLR)     -0.405    45.086    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xklzz6_reg
  -------------------------------------------------------------------
                         required time                         45.086    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 34.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfkzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.041%)  route 0.405ns (65.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.176     2.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X72Y88         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.863     2.453    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X72Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfkzz6_reg/C
                         clock pessimism             -0.577     1.877    
    SLICE_X72Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfkzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thkzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.041%)  route 0.405ns (65.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.176     2.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X72Y88         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thkzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.863     2.453    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X72Y88         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thkzz6_reg/C
                         clock pessimism             -0.577     1.877    
    SLICE_X72Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.785    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thkzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iybzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.905%)  route 0.446ns (68.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.217     2.499    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X79Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iybzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.866     2.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iybzz6_reg/C
                         clock pessimism             -0.599     1.858    
    SLICE_X79Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.766    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iybzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cpbzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.663%)  route 0.451ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.222     2.504    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X79Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cpbzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.865     2.455    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cpbzz6_reg/C
                         clock pessimism             -0.599     1.857    
    SLICE_X79Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cpbzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usdzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.663%)  route 0.451ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.222     2.504    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X79Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usdzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.865     2.455    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usdzz6_reg/C
                         clock pessimism             -0.599     1.857    
    SLICE_X79Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usdzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yqczz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.663%)  route 0.451ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.222     2.504    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X79Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yqczz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.865     2.455    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X79Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yqczz6_reg/C
                         clock pessimism             -0.599     1.857    
    SLICE_X79Y86         FDCE (Remov_fdce_C_CLR)     -0.092     1.765    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yqczz6_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.812%)  route 0.469ns (69.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.240     2.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X72Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.861     2.451    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X72Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/C
                         clock pessimism             -0.577     1.875    
    SLICE_X72Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.783    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykeoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.812%)  route 0.469ns (69.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.240     2.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X72Y87         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykeoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.861     2.451    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X72Y87         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykeoz6_reg/C
                         clock pessimism             -0.577     1.875    
    SLICE_X72Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.783    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykeoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.365%)  route 0.528ns (71.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.299     2.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X76Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.863     2.453    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X76Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg/C
                         clock pessimism             -0.577     1.877    
    SLICE_X76Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B0czz6_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fyazz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.365%)  route 0.528ns (71.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.596     1.844    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X78Y89         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164     2.008 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.229     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X78Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.282 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.299     2.580    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X76Y86         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fyazz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.863     2.453    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X76Y86         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fyazz6_reg/C
                         clock pessimism             -0.577     1.877    
    SLICE_X76Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fyazz6_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.771    





