Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sat Jun 13 19:03:48 2020
| Host             : DESKTOP-MQ85KLP running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.260  |
| Dynamic (W)              | 0.115  |
| Device Static (W)        | 0.145  |
| Effective TJA (C/W)      | 3.3    |
| Max Ambient (C)          | 84.1   |
| Junction Temperature (C) | 25.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |       12 |       --- |             --- |
| Slice Logic    |    <0.001 |      388 |       --- |             --- |
|   LUT as Logic |    <0.001 |      173 |    133800 |            0.13 |
|   Register     |    <0.001 |      124 |    267600 |            0.05 |
|   Others       |     0.000 |       13 |       --- |             --- |
| Signals        |    <0.001 |      267 |       --- |             --- |
| MMCM           |     0.106 |        1 |        10 |           10.00 |
| I/O            |     0.004 |       10 |       285 |            3.51 |
| Static Power   |     0.145 |          |           |                 |
| Total          |     0.260 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.005 |      0.031 |
| Vccaux    |       1.800 |     0.090 |       0.059 |      0.031 |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.005 |       0.000 |      0.005 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------+-----------------+
| Clock                           | Domain                                                  | Constraint (ns) |
+---------------------------------+---------------------------------------------------------+-----------------+
| c                               | design_1_i/top_mine_0/inst/hdmi_tx_clk_n                |            40.0 |
| clk_out1_design_1_clk_wiz_0_1   | design_1_i/clk_wiz_0/inst/clk_out1                      |            40.0 |
| clk_out1_design_1_clk_wiz_0_1   | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1 |            40.0 |
| clk_out1_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_0/inst/clk_out1                      |            40.0 |
| clk_out1_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1 |            40.0 |
| clk_out2_design_1_clk_wiz_0_1   | design_1_i/clk_wiz_0/inst/clk_out2                      |             4.0 |
| clk_out2_design_1_clk_wiz_0_1   | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1 |             4.0 |
| clk_out2_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_0/inst/clk_out2                      |             4.0 |
| clk_out2_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1 |             4.0 |
| clkfbout_design_1_clk_wiz_0_1   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1 |            10.0 |
| clkfbout_design_1_clk_wiz_0_1_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1 |            10.0 |
| sys_clk_pin                     | sys_clock                                               |            10.0 |
| sys_clock                       | sys_clock                                               |            10.0 |
+---------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| design_1_wrapper |     0.115 |
|   design_1_i     |     0.115 |
|     clk_wiz_0    |     0.107 |
|       inst       |     0.107 |
|     top_mine_0   |     0.008 |
|       inst       |     0.008 |
|         encode_B |    <0.001 |
|         encode_G |    <0.001 |
|         encode_R |    <0.001 |
|         gen      |     0.001 |
|     xlconstant_0 |     0.000 |
+------------------+-----------+


