
SPIlab6v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a78  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  08009c48  08009c48  0000ac48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0dc  0800a0dc  0000c314  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a0dc  0800a0dc  0000b0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0e4  0800a0e4  0000c314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0e4  0800a0e4  0000b0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0e8  0800a0e8  0000b0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a0ec  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001d4  0800a2c0  0000c1d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000274  0800a360  0000c274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000940  20000314  0800a400  0000c314  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000c54  0800a400  0000cc54  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000c314  2**0
                  CONTENTS, READONLY
 14 .debug_info   00018631  00000000  00000000  0000c344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003953  00000000  00000000  00024975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000013b8  00000000  00000000  000282c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f32  00000000  00000000  00029680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029344  00000000  00000000  0002a5b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001af1b  00000000  00000000  000538f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f3bb4  00000000  00000000  0006e811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001623c5  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006400  00000000  00000000  00162408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000053  00000000  00000000  00168808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000314 	.word	0x20000314
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009c30 	.word	0x08009c30

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000318 	.word	0x20000318
 800020c:	08009c30 	.word	0x08009c30

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_frsub>:
 8000be8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bec:	e002      	b.n	8000bf4 <__addsf3>
 8000bee:	bf00      	nop

08000bf0 <__aeabi_fsub>:
 8000bf0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bf4 <__addsf3>:
 8000bf4:	0042      	lsls	r2, r0, #1
 8000bf6:	bf1f      	itttt	ne
 8000bf8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bfc:	ea92 0f03 	teqne	r2, r3
 8000c00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c08:	d06a      	beq.n	8000ce0 <__addsf3+0xec>
 8000c0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c12:	bfc1      	itttt	gt
 8000c14:	18d2      	addgt	r2, r2, r3
 8000c16:	4041      	eorgt	r1, r0
 8000c18:	4048      	eorgt	r0, r1
 8000c1a:	4041      	eorgt	r1, r0
 8000c1c:	bfb8      	it	lt
 8000c1e:	425b      	neglt	r3, r3
 8000c20:	2b19      	cmp	r3, #25
 8000c22:	bf88      	it	hi
 8000c24:	4770      	bxhi	lr
 8000c26:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c32:	bf18      	it	ne
 8000c34:	4240      	negne	r0, r0
 8000c36:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c3a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c3e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c42:	bf18      	it	ne
 8000c44:	4249      	negne	r1, r1
 8000c46:	ea92 0f03 	teq	r2, r3
 8000c4a:	d03f      	beq.n	8000ccc <__addsf3+0xd8>
 8000c4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c50:	fa41 fc03 	asr.w	ip, r1, r3
 8000c54:	eb10 000c 	adds.w	r0, r0, ip
 8000c58:	f1c3 0320 	rsb	r3, r3, #32
 8000c5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c60:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c64:	d502      	bpl.n	8000c6c <__addsf3+0x78>
 8000c66:	4249      	negs	r1, r1
 8000c68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c6c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c70:	d313      	bcc.n	8000c9a <__addsf3+0xa6>
 8000c72:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c76:	d306      	bcc.n	8000c86 <__addsf3+0x92>
 8000c78:	0840      	lsrs	r0, r0, #1
 8000c7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c7e:	f102 0201 	add.w	r2, r2, #1
 8000c82:	2afe      	cmp	r2, #254	@ 0xfe
 8000c84:	d251      	bcs.n	8000d2a <__addsf3+0x136>
 8000c86:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c8e:	bf08      	it	eq
 8000c90:	f020 0001 	biceq.w	r0, r0, #1
 8000c94:	ea40 0003 	orr.w	r0, r0, r3
 8000c98:	4770      	bx	lr
 8000c9a:	0049      	lsls	r1, r1, #1
 8000c9c:	eb40 0000 	adc.w	r0, r0, r0
 8000ca0:	3a01      	subs	r2, #1
 8000ca2:	bf28      	it	cs
 8000ca4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ca8:	d2ed      	bcs.n	8000c86 <__addsf3+0x92>
 8000caa:	fab0 fc80 	clz	ip, r0
 8000cae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cb2:	ebb2 020c 	subs.w	r2, r2, ip
 8000cb6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cba:	bfaa      	itet	ge
 8000cbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cc0:	4252      	neglt	r2, r2
 8000cc2:	4318      	orrge	r0, r3
 8000cc4:	bfbc      	itt	lt
 8000cc6:	40d0      	lsrlt	r0, r2
 8000cc8:	4318      	orrlt	r0, r3
 8000cca:	4770      	bx	lr
 8000ccc:	f092 0f00 	teq	r2, #0
 8000cd0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cd4:	bf06      	itte	eq
 8000cd6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cda:	3201      	addeq	r2, #1
 8000cdc:	3b01      	subne	r3, #1
 8000cde:	e7b5      	b.n	8000c4c <__addsf3+0x58>
 8000ce0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ce4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ce8:	bf18      	it	ne
 8000cea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cee:	d021      	beq.n	8000d34 <__addsf3+0x140>
 8000cf0:	ea92 0f03 	teq	r2, r3
 8000cf4:	d004      	beq.n	8000d00 <__addsf3+0x10c>
 8000cf6:	f092 0f00 	teq	r2, #0
 8000cfa:	bf08      	it	eq
 8000cfc:	4608      	moveq	r0, r1
 8000cfe:	4770      	bx	lr
 8000d00:	ea90 0f01 	teq	r0, r1
 8000d04:	bf1c      	itt	ne
 8000d06:	2000      	movne	r0, #0
 8000d08:	4770      	bxne	lr
 8000d0a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d0e:	d104      	bne.n	8000d1a <__addsf3+0x126>
 8000d10:	0040      	lsls	r0, r0, #1
 8000d12:	bf28      	it	cs
 8000d14:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d18:	4770      	bx	lr
 8000d1a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d1e:	bf3c      	itt	cc
 8000d20:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d24:	4770      	bxcc	lr
 8000d26:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d2a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d32:	4770      	bx	lr
 8000d34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d38:	bf16      	itet	ne
 8000d3a:	4608      	movne	r0, r1
 8000d3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d40:	4601      	movne	r1, r0
 8000d42:	0242      	lsls	r2, r0, #9
 8000d44:	bf06      	itte	eq
 8000d46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d4a:	ea90 0f01 	teqeq	r0, r1
 8000d4e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d52:	4770      	bx	lr

08000d54 <__aeabi_ui2f>:
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	e004      	b.n	8000d64 <__aeabi_i2f+0x8>
 8000d5a:	bf00      	nop

08000d5c <__aeabi_i2f>:
 8000d5c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d60:	bf48      	it	mi
 8000d62:	4240      	negmi	r0, r0
 8000d64:	ea5f 0c00 	movs.w	ip, r0
 8000d68:	bf08      	it	eq
 8000d6a:	4770      	bxeq	lr
 8000d6c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d70:	4601      	mov	r1, r0
 8000d72:	f04f 0000 	mov.w	r0, #0
 8000d76:	e01c      	b.n	8000db2 <__aeabi_l2f+0x2a>

08000d78 <__aeabi_ul2f>:
 8000d78:	ea50 0201 	orrs.w	r2, r0, r1
 8000d7c:	bf08      	it	eq
 8000d7e:	4770      	bxeq	lr
 8000d80:	f04f 0300 	mov.w	r3, #0
 8000d84:	e00a      	b.n	8000d9c <__aeabi_l2f+0x14>
 8000d86:	bf00      	nop

08000d88 <__aeabi_l2f>:
 8000d88:	ea50 0201 	orrs.w	r2, r0, r1
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d94:	d502      	bpl.n	8000d9c <__aeabi_l2f+0x14>
 8000d96:	4240      	negs	r0, r0
 8000d98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d9c:	ea5f 0c01 	movs.w	ip, r1
 8000da0:	bf02      	ittt	eq
 8000da2:	4684      	moveq	ip, r0
 8000da4:	4601      	moveq	r1, r0
 8000da6:	2000      	moveq	r0, #0
 8000da8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dac:	bf08      	it	eq
 8000dae:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000db2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000db6:	fabc f28c 	clz	r2, ip
 8000dba:	3a08      	subs	r2, #8
 8000dbc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dc0:	db10      	blt.n	8000de4 <__aeabi_l2f+0x5c>
 8000dc2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dcc:	f1c2 0220 	rsb	r2, r2, #32
 8000dd0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000dd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd8:	eb43 0002 	adc.w	r0, r3, r2
 8000ddc:	bf08      	it	eq
 8000dde:	f020 0001 	biceq.w	r0, r0, #1
 8000de2:	4770      	bx	lr
 8000de4:	f102 0220 	add.w	r2, r2, #32
 8000de8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dec:	f1c2 0220 	rsb	r2, r2, #32
 8000df0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000df4:	fa21 f202 	lsr.w	r2, r1, r2
 8000df8:	eb43 0002 	adc.w	r0, r3, r2
 8000dfc:	bf08      	it	eq
 8000dfe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e02:	4770      	bx	lr

08000e04 <__aeabi_ldivmod>:
 8000e04:	b97b      	cbnz	r3, 8000e26 <__aeabi_ldivmod+0x22>
 8000e06:	b972      	cbnz	r2, 8000e26 <__aeabi_ldivmod+0x22>
 8000e08:	2900      	cmp	r1, #0
 8000e0a:	bfbe      	ittt	lt
 8000e0c:	2000      	movlt	r0, #0
 8000e0e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000e12:	e006      	blt.n	8000e22 <__aeabi_ldivmod+0x1e>
 8000e14:	bf08      	it	eq
 8000e16:	2800      	cmpeq	r0, #0
 8000e18:	bf1c      	itt	ne
 8000e1a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000e1e:	f04f 30ff 	movne.w	r0, #4294967295
 8000e22:	f000 b9d3 	b.w	80011cc <__aeabi_idiv0>
 8000e26:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e2a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	db09      	blt.n	8000e46 <__aeabi_ldivmod+0x42>
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	db1a      	blt.n	8000e6c <__aeabi_ldivmod+0x68>
 8000e36:	f000 f84d 	bl	8000ed4 <__udivmoddi4>
 8000e3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e42:	b004      	add	sp, #16
 8000e44:	4770      	bx	lr
 8000e46:	4240      	negs	r0, r0
 8000e48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	db1b      	blt.n	8000e88 <__aeabi_ldivmod+0x84>
 8000e50:	f000 f840 	bl	8000ed4 <__udivmoddi4>
 8000e54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e5c:	b004      	add	sp, #16
 8000e5e:	4240      	negs	r0, r0
 8000e60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e64:	4252      	negs	r2, r2
 8000e66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e6a:	4770      	bx	lr
 8000e6c:	4252      	negs	r2, r2
 8000e6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e72:	f000 f82f 	bl	8000ed4 <__udivmoddi4>
 8000e76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e7e:	b004      	add	sp, #16
 8000e80:	4240      	negs	r0, r0
 8000e82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e86:	4770      	bx	lr
 8000e88:	4252      	negs	r2, r2
 8000e8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e8e:	f000 f821 	bl	8000ed4 <__udivmoddi4>
 8000e92:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e9a:	b004      	add	sp, #16
 8000e9c:	4252      	negs	r2, r2
 8000e9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_uldivmod>:
 8000ea4:	b953      	cbnz	r3, 8000ebc <__aeabi_uldivmod+0x18>
 8000ea6:	b94a      	cbnz	r2, 8000ebc <__aeabi_uldivmod+0x18>
 8000ea8:	2900      	cmp	r1, #0
 8000eaa:	bf08      	it	eq
 8000eac:	2800      	cmpeq	r0, #0
 8000eae:	bf1c      	itt	ne
 8000eb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000eb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000eb8:	f000 b988 	b.w	80011cc <__aeabi_idiv0>
 8000ebc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ec0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ec4:	f000 f806 	bl	8000ed4 <__udivmoddi4>
 8000ec8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ecc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ed0:	b004      	add	sp, #16
 8000ed2:	4770      	bx	lr

08000ed4 <__udivmoddi4>:
 8000ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ed8:	9d08      	ldr	r5, [sp, #32]
 8000eda:	468e      	mov	lr, r1
 8000edc:	4604      	mov	r4, r0
 8000ede:	4688      	mov	r8, r1
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d14a      	bne.n	8000f7a <__udivmoddi4+0xa6>
 8000ee4:	428a      	cmp	r2, r1
 8000ee6:	4617      	mov	r7, r2
 8000ee8:	d962      	bls.n	8000fb0 <__udivmoddi4+0xdc>
 8000eea:	fab2 f682 	clz	r6, r2
 8000eee:	b14e      	cbz	r6, 8000f04 <__udivmoddi4+0x30>
 8000ef0:	f1c6 0320 	rsb	r3, r6, #32
 8000ef4:	fa01 f806 	lsl.w	r8, r1, r6
 8000ef8:	fa20 f303 	lsr.w	r3, r0, r3
 8000efc:	40b7      	lsls	r7, r6
 8000efe:	ea43 0808 	orr.w	r8, r3, r8
 8000f02:	40b4      	lsls	r4, r6
 8000f04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f08:	fa1f fc87 	uxth.w	ip, r7
 8000f0c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000f10:	0c23      	lsrs	r3, r4, #16
 8000f12:	fb0e 8811 	mls	r8, lr, r1, r8
 8000f16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f1a:	fb01 f20c 	mul.w	r2, r1, ip
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d909      	bls.n	8000f36 <__udivmoddi4+0x62>
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	f101 30ff 	add.w	r0, r1, #4294967295
 8000f28:	f080 80ea 	bcs.w	8001100 <__udivmoddi4+0x22c>
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	f240 80e7 	bls.w	8001100 <__udivmoddi4+0x22c>
 8000f32:	3902      	subs	r1, #2
 8000f34:	443b      	add	r3, r7
 8000f36:	1a9a      	subs	r2, r3, r2
 8000f38:	b2a3      	uxth	r3, r4
 8000f3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f46:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f4a:	459c      	cmp	ip, r3
 8000f4c:	d909      	bls.n	8000f62 <__udivmoddi4+0x8e>
 8000f4e:	18fb      	adds	r3, r7, r3
 8000f50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f54:	f080 80d6 	bcs.w	8001104 <__udivmoddi4+0x230>
 8000f58:	459c      	cmp	ip, r3
 8000f5a:	f240 80d3 	bls.w	8001104 <__udivmoddi4+0x230>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3802      	subs	r0, #2
 8000f62:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f66:	eba3 030c 	sub.w	r3, r3, ip
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	b11d      	cbz	r5, 8000f76 <__udivmoddi4+0xa2>
 8000f6e:	40f3      	lsrs	r3, r6
 8000f70:	2200      	movs	r2, #0
 8000f72:	e9c5 3200 	strd	r3, r2, [r5]
 8000f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d905      	bls.n	8000f8a <__udivmoddi4+0xb6>
 8000f7e:	b10d      	cbz	r5, 8000f84 <__udivmoddi4+0xb0>
 8000f80:	e9c5 0100 	strd	r0, r1, [r5]
 8000f84:	2100      	movs	r1, #0
 8000f86:	4608      	mov	r0, r1
 8000f88:	e7f5      	b.n	8000f76 <__udivmoddi4+0xa2>
 8000f8a:	fab3 f183 	clz	r1, r3
 8000f8e:	2900      	cmp	r1, #0
 8000f90:	d146      	bne.n	8001020 <__udivmoddi4+0x14c>
 8000f92:	4573      	cmp	r3, lr
 8000f94:	d302      	bcc.n	8000f9c <__udivmoddi4+0xc8>
 8000f96:	4282      	cmp	r2, r0
 8000f98:	f200 8105 	bhi.w	80011a6 <__udivmoddi4+0x2d2>
 8000f9c:	1a84      	subs	r4, r0, r2
 8000f9e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	4690      	mov	r8, r2
 8000fa6:	2d00      	cmp	r5, #0
 8000fa8:	d0e5      	beq.n	8000f76 <__udivmoddi4+0xa2>
 8000faa:	e9c5 4800 	strd	r4, r8, [r5]
 8000fae:	e7e2      	b.n	8000f76 <__udivmoddi4+0xa2>
 8000fb0:	2a00      	cmp	r2, #0
 8000fb2:	f000 8090 	beq.w	80010d6 <__udivmoddi4+0x202>
 8000fb6:	fab2 f682 	clz	r6, r2
 8000fba:	2e00      	cmp	r6, #0
 8000fbc:	f040 80a4 	bne.w	8001108 <__udivmoddi4+0x234>
 8000fc0:	1a8a      	subs	r2, r1, r2
 8000fc2:	0c03      	lsrs	r3, r0, #16
 8000fc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fc8:	b280      	uxth	r0, r0
 8000fca:	b2bc      	uxth	r4, r7
 8000fcc:	2101      	movs	r1, #1
 8000fce:	fbb2 fcfe 	udiv	ip, r2, lr
 8000fd2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000fd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fda:	fb04 f20c 	mul.w	r2, r4, ip
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d907      	bls.n	8000ff2 <__udivmoddi4+0x11e>
 8000fe2:	18fb      	adds	r3, r7, r3
 8000fe4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000fe8:	d202      	bcs.n	8000ff0 <__udivmoddi4+0x11c>
 8000fea:	429a      	cmp	r2, r3
 8000fec:	f200 80e0 	bhi.w	80011b0 <__udivmoddi4+0x2dc>
 8000ff0:	46c4      	mov	ip, r8
 8000ff2:	1a9b      	subs	r3, r3, r2
 8000ff4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ff8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ffc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001000:	fb02 f404 	mul.w	r4, r2, r4
 8001004:	429c      	cmp	r4, r3
 8001006:	d907      	bls.n	8001018 <__udivmoddi4+0x144>
 8001008:	18fb      	adds	r3, r7, r3
 800100a:	f102 30ff 	add.w	r0, r2, #4294967295
 800100e:	d202      	bcs.n	8001016 <__udivmoddi4+0x142>
 8001010:	429c      	cmp	r4, r3
 8001012:	f200 80ca 	bhi.w	80011aa <__udivmoddi4+0x2d6>
 8001016:	4602      	mov	r2, r0
 8001018:	1b1b      	subs	r3, r3, r4
 800101a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800101e:	e7a5      	b.n	8000f6c <__udivmoddi4+0x98>
 8001020:	f1c1 0620 	rsb	r6, r1, #32
 8001024:	408b      	lsls	r3, r1
 8001026:	fa22 f706 	lsr.w	r7, r2, r6
 800102a:	431f      	orrs	r7, r3
 800102c:	fa0e f401 	lsl.w	r4, lr, r1
 8001030:	fa20 f306 	lsr.w	r3, r0, r6
 8001034:	fa2e fe06 	lsr.w	lr, lr, r6
 8001038:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800103c:	4323      	orrs	r3, r4
 800103e:	fa00 f801 	lsl.w	r8, r0, r1
 8001042:	fa1f fc87 	uxth.w	ip, r7
 8001046:	fbbe f0f9 	udiv	r0, lr, r9
 800104a:	0c1c      	lsrs	r4, r3, #16
 800104c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001050:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001054:	fb00 fe0c 	mul.w	lr, r0, ip
 8001058:	45a6      	cmp	lr, r4
 800105a:	fa02 f201 	lsl.w	r2, r2, r1
 800105e:	d909      	bls.n	8001074 <__udivmoddi4+0x1a0>
 8001060:	193c      	adds	r4, r7, r4
 8001062:	f100 3aff 	add.w	sl, r0, #4294967295
 8001066:	f080 809c 	bcs.w	80011a2 <__udivmoddi4+0x2ce>
 800106a:	45a6      	cmp	lr, r4
 800106c:	f240 8099 	bls.w	80011a2 <__udivmoddi4+0x2ce>
 8001070:	3802      	subs	r0, #2
 8001072:	443c      	add	r4, r7
 8001074:	eba4 040e 	sub.w	r4, r4, lr
 8001078:	fa1f fe83 	uxth.w	lr, r3
 800107c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001080:	fb09 4413 	mls	r4, r9, r3, r4
 8001084:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001088:	fb03 fc0c 	mul.w	ip, r3, ip
 800108c:	45a4      	cmp	ip, r4
 800108e:	d908      	bls.n	80010a2 <__udivmoddi4+0x1ce>
 8001090:	193c      	adds	r4, r7, r4
 8001092:	f103 3eff 	add.w	lr, r3, #4294967295
 8001096:	f080 8082 	bcs.w	800119e <__udivmoddi4+0x2ca>
 800109a:	45a4      	cmp	ip, r4
 800109c:	d97f      	bls.n	800119e <__udivmoddi4+0x2ca>
 800109e:	3b02      	subs	r3, #2
 80010a0:	443c      	add	r4, r7
 80010a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80010a6:	eba4 040c 	sub.w	r4, r4, ip
 80010aa:	fba0 ec02 	umull	lr, ip, r0, r2
 80010ae:	4564      	cmp	r4, ip
 80010b0:	4673      	mov	r3, lr
 80010b2:	46e1      	mov	r9, ip
 80010b4:	d362      	bcc.n	800117c <__udivmoddi4+0x2a8>
 80010b6:	d05f      	beq.n	8001178 <__udivmoddi4+0x2a4>
 80010b8:	b15d      	cbz	r5, 80010d2 <__udivmoddi4+0x1fe>
 80010ba:	ebb8 0203 	subs.w	r2, r8, r3
 80010be:	eb64 0409 	sbc.w	r4, r4, r9
 80010c2:	fa04 f606 	lsl.w	r6, r4, r6
 80010c6:	fa22 f301 	lsr.w	r3, r2, r1
 80010ca:	431e      	orrs	r6, r3
 80010cc:	40cc      	lsrs	r4, r1
 80010ce:	e9c5 6400 	strd	r6, r4, [r5]
 80010d2:	2100      	movs	r1, #0
 80010d4:	e74f      	b.n	8000f76 <__udivmoddi4+0xa2>
 80010d6:	fbb1 fcf2 	udiv	ip, r1, r2
 80010da:	0c01      	lsrs	r1, r0, #16
 80010dc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010e0:	b280      	uxth	r0, r0
 80010e2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010e6:	463b      	mov	r3, r7
 80010e8:	4638      	mov	r0, r7
 80010ea:	463c      	mov	r4, r7
 80010ec:	46b8      	mov	r8, r7
 80010ee:	46be      	mov	lr, r7
 80010f0:	2620      	movs	r6, #32
 80010f2:	fbb1 f1f7 	udiv	r1, r1, r7
 80010f6:	eba2 0208 	sub.w	r2, r2, r8
 80010fa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010fe:	e766      	b.n	8000fce <__udivmoddi4+0xfa>
 8001100:	4601      	mov	r1, r0
 8001102:	e718      	b.n	8000f36 <__udivmoddi4+0x62>
 8001104:	4610      	mov	r0, r2
 8001106:	e72c      	b.n	8000f62 <__udivmoddi4+0x8e>
 8001108:	f1c6 0220 	rsb	r2, r6, #32
 800110c:	fa2e f302 	lsr.w	r3, lr, r2
 8001110:	40b7      	lsls	r7, r6
 8001112:	40b1      	lsls	r1, r6
 8001114:	fa20 f202 	lsr.w	r2, r0, r2
 8001118:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800111c:	430a      	orrs	r2, r1
 800111e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001122:	b2bc      	uxth	r4, r7
 8001124:	fb0e 3318 	mls	r3, lr, r8, r3
 8001128:	0c11      	lsrs	r1, r2, #16
 800112a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800112e:	fb08 f904 	mul.w	r9, r8, r4
 8001132:	40b0      	lsls	r0, r6
 8001134:	4589      	cmp	r9, r1
 8001136:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800113a:	b280      	uxth	r0, r0
 800113c:	d93e      	bls.n	80011bc <__udivmoddi4+0x2e8>
 800113e:	1879      	adds	r1, r7, r1
 8001140:	f108 3cff 	add.w	ip, r8, #4294967295
 8001144:	d201      	bcs.n	800114a <__udivmoddi4+0x276>
 8001146:	4589      	cmp	r9, r1
 8001148:	d81f      	bhi.n	800118a <__udivmoddi4+0x2b6>
 800114a:	eba1 0109 	sub.w	r1, r1, r9
 800114e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001152:	fb09 f804 	mul.w	r8, r9, r4
 8001156:	fb0e 1119 	mls	r1, lr, r9, r1
 800115a:	b292      	uxth	r2, r2
 800115c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001160:	4542      	cmp	r2, r8
 8001162:	d229      	bcs.n	80011b8 <__udivmoddi4+0x2e4>
 8001164:	18ba      	adds	r2, r7, r2
 8001166:	f109 31ff 	add.w	r1, r9, #4294967295
 800116a:	d2c4      	bcs.n	80010f6 <__udivmoddi4+0x222>
 800116c:	4542      	cmp	r2, r8
 800116e:	d2c2      	bcs.n	80010f6 <__udivmoddi4+0x222>
 8001170:	f1a9 0102 	sub.w	r1, r9, #2
 8001174:	443a      	add	r2, r7
 8001176:	e7be      	b.n	80010f6 <__udivmoddi4+0x222>
 8001178:	45f0      	cmp	r8, lr
 800117a:	d29d      	bcs.n	80010b8 <__udivmoddi4+0x1e4>
 800117c:	ebbe 0302 	subs.w	r3, lr, r2
 8001180:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001184:	3801      	subs	r0, #1
 8001186:	46e1      	mov	r9, ip
 8001188:	e796      	b.n	80010b8 <__udivmoddi4+0x1e4>
 800118a:	eba7 0909 	sub.w	r9, r7, r9
 800118e:	4449      	add	r1, r9
 8001190:	f1a8 0c02 	sub.w	ip, r8, #2
 8001194:	fbb1 f9fe 	udiv	r9, r1, lr
 8001198:	fb09 f804 	mul.w	r8, r9, r4
 800119c:	e7db      	b.n	8001156 <__udivmoddi4+0x282>
 800119e:	4673      	mov	r3, lr
 80011a0:	e77f      	b.n	80010a2 <__udivmoddi4+0x1ce>
 80011a2:	4650      	mov	r0, sl
 80011a4:	e766      	b.n	8001074 <__udivmoddi4+0x1a0>
 80011a6:	4608      	mov	r0, r1
 80011a8:	e6fd      	b.n	8000fa6 <__udivmoddi4+0xd2>
 80011aa:	443b      	add	r3, r7
 80011ac:	3a02      	subs	r2, #2
 80011ae:	e733      	b.n	8001018 <__udivmoddi4+0x144>
 80011b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80011b4:	443b      	add	r3, r7
 80011b6:	e71c      	b.n	8000ff2 <__udivmoddi4+0x11e>
 80011b8:	4649      	mov	r1, r9
 80011ba:	e79c      	b.n	80010f6 <__udivmoddi4+0x222>
 80011bc:	eba1 0109 	sub.w	r1, r1, r9
 80011c0:	46c4      	mov	ip, r8
 80011c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80011c6:	fb09 f804 	mul.w	r8, r9, r4
 80011ca:	e7c4      	b.n	8001156 <__udivmoddi4+0x282>

080011cc <__aeabi_idiv0>:
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop

080011d0 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80011d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001254 <MX_ETH_Init+0x84>)
 80011d6:	4a20      	ldr	r2, [pc, #128]	@ (8001258 <MX_ETH_Init+0x88>)
 80011d8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80011da:	4b20      	ldr	r3, [pc, #128]	@ (800125c <MX_ETH_Init+0x8c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80011e0:	4b1e      	ldr	r3, [pc, #120]	@ (800125c <MX_ETH_Init+0x8c>)
 80011e2:	2280      	movs	r2, #128	@ 0x80
 80011e4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80011e6:	4b1d      	ldr	r3, [pc, #116]	@ (800125c <MX_ETH_Init+0x8c>)
 80011e8:	22e1      	movs	r2, #225	@ 0xe1
 80011ea:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80011ec:	4b1b      	ldr	r3, [pc, #108]	@ (800125c <MX_ETH_Init+0x8c>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80011f2:	4b1a      	ldr	r3, [pc, #104]	@ (800125c <MX_ETH_Init+0x8c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80011f8:	4b18      	ldr	r3, [pc, #96]	@ (800125c <MX_ETH_Init+0x8c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80011fe:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <MX_ETH_Init+0x84>)
 8001200:	4a16      	ldr	r2, [pc, #88]	@ (800125c <MX_ETH_Init+0x8c>)
 8001202:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001204:	4b13      	ldr	r3, [pc, #76]	@ (8001254 <MX_ETH_Init+0x84>)
 8001206:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800120a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800120c:	4b11      	ldr	r3, [pc, #68]	@ (8001254 <MX_ETH_Init+0x84>)
 800120e:	4a14      	ldr	r2, [pc, #80]	@ (8001260 <MX_ETH_Init+0x90>)
 8001210:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001212:	4b10      	ldr	r3, [pc, #64]	@ (8001254 <MX_ETH_Init+0x84>)
 8001214:	4a13      	ldr	r2, [pc, #76]	@ (8001264 <MX_ETH_Init+0x94>)
 8001216:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001218:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <MX_ETH_Init+0x84>)
 800121a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800121e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001220:	480c      	ldr	r0, [pc, #48]	@ (8001254 <MX_ETH_Init+0x84>)
 8001222:	f001 fdd5 	bl	8002dd0 <HAL_ETH_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800122c:	f001 f8f4 	bl	8002418 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001230:	2238      	movs	r2, #56	@ 0x38
 8001232:	2100      	movs	r1, #0
 8001234:	480c      	ldr	r0, [pc, #48]	@ (8001268 <MX_ETH_Init+0x98>)
 8001236:	f006 fc2c 	bl	8007a92 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800123a:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <MX_ETH_Init+0x98>)
 800123c:	2221      	movs	r2, #33	@ 0x21
 800123e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001240:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <MX_ETH_Init+0x98>)
 8001242:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001246:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001248:	4b07      	ldr	r3, [pc, #28]	@ (8001268 <MX_ETH_Init+0x98>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000368 	.word	0x20000368
 8001258:	40028000 	.word	0x40028000
 800125c:	20000418 	.word	0x20000418
 8001260:	20000274 	.word	0x20000274
 8001264:	200001d4 	.word	0x200001d4
 8001268:	20000330 	.word	0x20000330

0800126c <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08e      	sub	sp, #56	@ 0x38
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a4e      	ldr	r2, [pc, #312]	@ (80013c4 <HAL_ETH_MspInit+0x158>)
 800128a:	4293      	cmp	r3, r2
 800128c:	f040 8096 	bne.w	80013bc <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001290:	4b4d      	ldr	r3, [pc, #308]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 8001292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001294:	4a4c      	ldr	r2, [pc, #304]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 8001296:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800129a:	6313      	str	r3, [r2, #48]	@ 0x30
 800129c:	4b4a      	ldr	r3, [pc, #296]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 800129e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012a4:	623b      	str	r3, [r7, #32]
 80012a6:	6a3b      	ldr	r3, [r7, #32]
 80012a8:	4b47      	ldr	r3, [pc, #284]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ac:	4a46      	ldr	r2, [pc, #280]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80012b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b4:	4b44      	ldr	r3, [pc, #272]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80012bc:	61fb      	str	r3, [r7, #28]
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	4b41      	ldr	r3, [pc, #260]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c4:	4a40      	ldr	r2, [pc, #256]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80012ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80012cc:	4b3e      	ldr	r3, [pc, #248]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80012d4:	61bb      	str	r3, [r7, #24]
 80012d6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d8:	4b3b      	ldr	r3, [pc, #236]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012dc:	4a3a      	ldr	r2, [pc, #232]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012de:	f043 0304 	orr.w	r3, r3, #4
 80012e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80012e4:	4b38      	ldr	r3, [pc, #224]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e8:	f003 0304 	and.w	r3, r3, #4
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f0:	4b35      	ldr	r3, [pc, #212]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f4:	4a34      	ldr	r2, [pc, #208]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012f6:	f043 0301 	orr.w	r3, r3, #1
 80012fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80012fc:	4b32      	ldr	r3, [pc, #200]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 80012fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001300:	f003 0301 	and.w	r3, r3, #1
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001308:	4b2f      	ldr	r3, [pc, #188]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 800130a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130c:	4a2e      	ldr	r2, [pc, #184]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 800130e:	f043 0302 	orr.w	r3, r3, #2
 8001312:	6313      	str	r3, [r2, #48]	@ 0x30
 8001314:	4b2c      	ldr	r3, [pc, #176]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 8001316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001318:	f003 0302 	and.w	r3, r3, #2
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001320:	4b29      	ldr	r3, [pc, #164]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 8001322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001324:	4a28      	ldr	r2, [pc, #160]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 8001326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800132a:	6313      	str	r3, [r2, #48]	@ 0x30
 800132c:	4b26      	ldr	r3, [pc, #152]	@ (80013c8 <HAL_ETH_MspInit+0x15c>)
 800132e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001334:	60bb      	str	r3, [r7, #8]
 8001336:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001338:	2332      	movs	r3, #50	@ 0x32
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133c:	2302      	movs	r3, #2
 800133e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001344:	2303      	movs	r3, #3
 8001346:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001348:	230b      	movs	r3, #11
 800134a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800134c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001350:	4619      	mov	r1, r3
 8001352:	481e      	ldr	r0, [pc, #120]	@ (80013cc <HAL_ETH_MspInit+0x160>)
 8001354:	f002 f88a 	bl	800346c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001358:	2386      	movs	r3, #134	@ 0x86
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135c:	2302      	movs	r3, #2
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001364:	2303      	movs	r3, #3
 8001366:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001368:	230b      	movs	r3, #11
 800136a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001370:	4619      	mov	r1, r3
 8001372:	4817      	ldr	r0, [pc, #92]	@ (80013d0 <HAL_ETH_MspInit+0x164>)
 8001374:	f002 f87a 	bl	800346c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001378:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137e:	2302      	movs	r3, #2
 8001380:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001386:	2303      	movs	r3, #3
 8001388:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800138a:	230b      	movs	r3, #11
 800138c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800138e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001392:	4619      	mov	r1, r3
 8001394:	480f      	ldr	r0, [pc, #60]	@ (80013d4 <HAL_ETH_MspInit+0x168>)
 8001396:	f002 f869 	bl	800346c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800139a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a0:	2302      	movs	r3, #2
 80013a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a8:	2303      	movs	r3, #3
 80013aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013ac:	230b      	movs	r3, #11
 80013ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b4:	4619      	mov	r1, r3
 80013b6:	4808      	ldr	r0, [pc, #32]	@ (80013d8 <HAL_ETH_MspInit+0x16c>)
 80013b8:	f002 f858 	bl	800346c <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80013bc:	bf00      	nop
 80013be:	3738      	adds	r7, #56	@ 0x38
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40028000 	.word	0x40028000
 80013c8:	40023800 	.word	0x40023800
 80013cc:	40020800 	.word	0x40020800
 80013d0:	40020000 	.word	0x40020000
 80013d4:	40020400 	.word	0x40020400
 80013d8:	40021800 	.word	0x40021800

080013dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08c      	sub	sp, #48	@ 0x30
 80013e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e2:	f107 031c 	add.w	r3, r7, #28
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
 80013f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013f2:	4b56      	ldr	r3, [pc, #344]	@ (800154c <MX_GPIO_Init+0x170>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	4a55      	ldr	r2, [pc, #340]	@ (800154c <MX_GPIO_Init+0x170>)
 80013f8:	f043 0310 	orr.w	r3, r3, #16
 80013fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fe:	4b53      	ldr	r3, [pc, #332]	@ (800154c <MX_GPIO_Init+0x170>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	f003 0310 	and.w	r3, r3, #16
 8001406:	61bb      	str	r3, [r7, #24]
 8001408:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	4b50      	ldr	r3, [pc, #320]	@ (800154c <MX_GPIO_Init+0x170>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	4a4f      	ldr	r2, [pc, #316]	@ (800154c <MX_GPIO_Init+0x170>)
 8001410:	f043 0304 	orr.w	r3, r3, #4
 8001414:	6313      	str	r3, [r2, #48]	@ 0x30
 8001416:	4b4d      	ldr	r3, [pc, #308]	@ (800154c <MX_GPIO_Init+0x170>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f003 0304 	and.w	r3, r3, #4
 800141e:	617b      	str	r3, [r7, #20]
 8001420:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001422:	4b4a      	ldr	r3, [pc, #296]	@ (800154c <MX_GPIO_Init+0x170>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a49      	ldr	r2, [pc, #292]	@ (800154c <MX_GPIO_Init+0x170>)
 8001428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b47      	ldr	r3, [pc, #284]	@ (800154c <MX_GPIO_Init+0x170>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800143a:	4b44      	ldr	r3, [pc, #272]	@ (800154c <MX_GPIO_Init+0x170>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	4a43      	ldr	r2, [pc, #268]	@ (800154c <MX_GPIO_Init+0x170>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6313      	str	r3, [r2, #48]	@ 0x30
 8001446:	4b41      	ldr	r3, [pc, #260]	@ (800154c <MX_GPIO_Init+0x170>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	4b3e      	ldr	r3, [pc, #248]	@ (800154c <MX_GPIO_Init+0x170>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a3d      	ldr	r2, [pc, #244]	@ (800154c <MX_GPIO_Init+0x170>)
 8001458:	f043 0302 	orr.w	r3, r3, #2
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b3b      	ldr	r3, [pc, #236]	@ (800154c <MX_GPIO_Init+0x170>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800146a:	4b38      	ldr	r3, [pc, #224]	@ (800154c <MX_GPIO_Init+0x170>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	4a37      	ldr	r2, [pc, #220]	@ (800154c <MX_GPIO_Init+0x170>)
 8001470:	f043 0308 	orr.w	r3, r3, #8
 8001474:	6313      	str	r3, [r2, #48]	@ 0x30
 8001476:	4b35      	ldr	r3, [pc, #212]	@ (800154c <MX_GPIO_Init+0x170>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147a:	f003 0308 	and.w	r3, r3, #8
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001482:	4b32      	ldr	r3, [pc, #200]	@ (800154c <MX_GPIO_Init+0x170>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	4a31      	ldr	r2, [pc, #196]	@ (800154c <MX_GPIO_Init+0x170>)
 8001488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800148c:	6313      	str	r3, [r2, #48]	@ 0x30
 800148e:	4b2f      	ldr	r3, [pc, #188]	@ (800154c <MX_GPIO_Init+0x170>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800149a:	2200      	movs	r2, #0
 800149c:	2110      	movs	r1, #16
 800149e:	482c      	ldr	r0, [pc, #176]	@ (8001550 <MX_GPIO_Init+0x174>)
 80014a0:	f002 f990 	bl	80037c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80014a4:	2200      	movs	r2, #0
 80014a6:	f244 0181 	movw	r1, #16513	@ 0x4081
 80014aa:	482a      	ldr	r0, [pc, #168]	@ (8001554 <MX_GPIO_Init+0x178>)
 80014ac:	f002 f98a 	bl	80037c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	2140      	movs	r1, #64	@ 0x40
 80014b4:	4828      	ldr	r0, [pc, #160]	@ (8001558 <MX_GPIO_Init+0x17c>)
 80014b6:	f002 f985 	bl	80037c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 80014ba:	2310      	movs	r3, #16
 80014bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014be:	2301      	movs	r3, #1
 80014c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	4619      	mov	r1, r3
 80014d0:	481f      	ldr	r0, [pc, #124]	@ (8001550 <MX_GPIO_Init+0x174>)
 80014d2:	f001 ffcb 	bl	800346c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80014d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014dc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	4619      	mov	r1, r3
 80014ec:	481b      	ldr	r0, [pc, #108]	@ (800155c <MX_GPIO_Init+0x180>)
 80014ee:	f001 ffbd 	bl	800346c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80014f2:	f244 0381 	movw	r3, #16513	@ 0x4081
 80014f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f8:	2301      	movs	r3, #1
 80014fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001500:	2300      	movs	r3, #0
 8001502:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001504:	f107 031c 	add.w	r3, r7, #28
 8001508:	4619      	mov	r1, r3
 800150a:	4812      	ldr	r0, [pc, #72]	@ (8001554 <MX_GPIO_Init+0x178>)
 800150c:	f001 ffae 	bl	800346c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001510:	2340      	movs	r3, #64	@ 0x40
 8001512:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001514:	2301      	movs	r3, #1
 8001516:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151c:	2300      	movs	r3, #0
 800151e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	4619      	mov	r1, r3
 8001526:	480c      	ldr	r0, [pc, #48]	@ (8001558 <MX_GPIO_Init+0x17c>)
 8001528:	f001 ffa0 	bl	800346c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800152c:	2380      	movs	r3, #128	@ 0x80
 800152e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001530:	2300      	movs	r3, #0
 8001532:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001538:	f107 031c 	add.w	r3, r7, #28
 800153c:	4619      	mov	r1, r3
 800153e:	4806      	ldr	r0, [pc, #24]	@ (8001558 <MX_GPIO_Init+0x17c>)
 8001540:	f001 ff94 	bl	800346c <HAL_GPIO_Init>

}
 8001544:	bf00      	nop
 8001546:	3730      	adds	r7, #48	@ 0x30
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40023800 	.word	0x40023800
 8001550:	40021000 	.word	0x40021000
 8001554:	40020400 	.word	0x40020400
 8001558:	40021800 	.word	0x40021800
 800155c:	40020800 	.word	0x40020800

08001560 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001564:	4b1b      	ldr	r3, [pc, #108]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001566:	4a1c      	ldr	r2, [pc, #112]	@ (80015d8 <MX_I2C1_Init+0x78>)
 8001568:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 800156a:	4b1a      	ldr	r3, [pc, #104]	@ (80015d4 <MX_I2C1_Init+0x74>)
 800156c:	4a1b      	ldr	r2, [pc, #108]	@ (80015dc <MX_I2C1_Init+0x7c>)
 800156e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001570:	4b18      	ldr	r3, [pc, #96]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001576:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001578:	2201      	movs	r2, #1
 800157a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800157c:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <MX_I2C1_Init+0x74>)
 800157e:	2200      	movs	r2, #0
 8001580:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001582:	4b14      	ldr	r3, [pc, #80]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001584:	2200      	movs	r2, #0
 8001586:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001588:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <MX_I2C1_Init+0x74>)
 800158a:	2200      	movs	r2, #0
 800158c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800158e:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001590:	2200      	movs	r2, #0
 8001592:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001594:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <MX_I2C1_Init+0x74>)
 8001596:	2200      	movs	r2, #0
 8001598:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800159a:	480e      	ldr	r0, [pc, #56]	@ (80015d4 <MX_I2C1_Init+0x74>)
 800159c:	f002 f92c 	bl	80037f8 <HAL_I2C_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80015a6:	f000 ff37 	bl	8002418 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015aa:	2100      	movs	r1, #0
 80015ac:	4809      	ldr	r0, [pc, #36]	@ (80015d4 <MX_I2C1_Init+0x74>)
 80015ae:	f002 f9bf 	bl	8003930 <HAL_I2CEx_ConfigAnalogFilter>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015b8:	f000 ff2e 	bl	8002418 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015bc:	2100      	movs	r1, #0
 80015be:	4805      	ldr	r0, [pc, #20]	@ (80015d4 <MX_I2C1_Init+0x74>)
 80015c0:	f002 fa01 	bl	80039c6 <HAL_I2CEx_ConfigDigitalFilter>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015ca:	f000 ff25 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000420 	.word	0x20000420
 80015d8:	40005400 	.word	0x40005400
 80015dc:	00808cd2 	.word	0x00808cd2

080015e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b0aa      	sub	sp, #168	@ 0xa8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015f8:	f107 0310 	add.w	r3, r7, #16
 80015fc:	2284      	movs	r2, #132	@ 0x84
 80015fe:	2100      	movs	r1, #0
 8001600:	4618      	mov	r0, r3
 8001602:	f006 fa46 	bl	8007a92 <memset>
  if(i2cHandle->Instance==I2C1)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a22      	ldr	r2, [pc, #136]	@ (8001694 <HAL_I2C_MspInit+0xb4>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d13c      	bne.n	800168a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001610:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001614:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001616:	2300      	movs	r3, #0
 8001618:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800161a:	f107 0310 	add.w	r3, r7, #16
 800161e:	4618      	mov	r0, r3
 8001620:	f003 f832 	bl	8004688 <HAL_RCCEx_PeriphCLKConfig>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800162a:	f000 fef5 	bl	8002418 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162e:	4b1a      	ldr	r3, [pc, #104]	@ (8001698 <HAL_I2C_MspInit+0xb8>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	4a19      	ldr	r2, [pc, #100]	@ (8001698 <HAL_I2C_MspInit+0xb8>)
 8001634:	f043 0302 	orr.w	r3, r3, #2
 8001638:	6313      	str	r3, [r2, #48]	@ 0x30
 800163a:	4b17      	ldr	r3, [pc, #92]	@ (8001698 <HAL_I2C_MspInit+0xb8>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001646:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800164a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800164e:	2312      	movs	r3, #18
 8001650:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800165a:	2303      	movs	r3, #3
 800165c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001660:	2304      	movs	r3, #4
 8001662:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001666:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800166a:	4619      	mov	r1, r3
 800166c:	480b      	ldr	r0, [pc, #44]	@ (800169c <HAL_I2C_MspInit+0xbc>)
 800166e:	f001 fefd 	bl	800346c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <HAL_I2C_MspInit+0xb8>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001676:	4a08      	ldr	r2, [pc, #32]	@ (8001698 <HAL_I2C_MspInit+0xb8>)
 8001678:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800167c:	6413      	str	r3, [r2, #64]	@ 0x40
 800167e:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <HAL_I2C_MspInit+0xb8>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800168a:	bf00      	nop
 800168c:	37a8      	adds	r7, #168	@ 0xa8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40005400 	.word	0x40005400
 8001698:	40023800 	.word	0x40023800
 800169c:	40020400 	.word	0x40020400

080016a0 <BMP_Write_Register>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void BMP_Write_Register(uint8_t reg_addr, uint8_t value) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	460a      	mov	r2, r1
 80016aa:	71fb      	strb	r3, [r7, #7]
 80016ac:	4613      	mov	r3, r2
 80016ae:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2];
    data[0] = reg_addr & 0x7F;  // Bit 7 = 0 dla zapisu
 80016b0:	79fb      	ldrb	r3, [r7, #7]
 80016b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 80016ba:	79bb      	ldrb	r3, [r7, #6]
 80016bc:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80016be:	2200      	movs	r2, #0
 80016c0:	2110      	movs	r1, #16
 80016c2:	480a      	ldr	r0, [pc, #40]	@ (80016ec <BMP_Write_Register+0x4c>)
 80016c4:	f002 f87e 	bl	80037c4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, data, 2, HAL_MAX_DELAY);
 80016c8:	f107 010c 	add.w	r1, r7, #12
 80016cc:	f04f 33ff 	mov.w	r3, #4294967295
 80016d0:	2202      	movs	r2, #2
 80016d2:	4807      	ldr	r0, [pc, #28]	@ (80016f0 <BMP_Write_Register+0x50>)
 80016d4:	f003 fc73 	bl	8004fbe <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80016d8:	2201      	movs	r2, #1
 80016da:	2110      	movs	r1, #16
 80016dc:	4803      	ldr	r0, [pc, #12]	@ (80016ec <BMP_Write_Register+0x4c>)
 80016de:	f002 f871 	bl	80037c4 <HAL_GPIO_WritePin>
}
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40021000 	.word	0x40021000
 80016f0:	20000534 	.word	0x20000534

080016f4 <HUART_Transmitmessage>:

void HUART_Transmitmessage(char *msg){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7fe fdd7 	bl	80002b0 <strlen>
 8001702:	4603      	mov	r3, r0
 8001704:	b29a      	uxth	r2, r3
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
 800170a:	6879      	ldr	r1, [r7, #4]
 800170c:	4803      	ldr	r0, [pc, #12]	@ (800171c <HUART_Transmitmessage+0x28>)
 800170e:	f004 fc95 	bl	800603c <HAL_UART_Transmit>
}
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	2000059c 	.word	0x2000059c

08001720 <BMP280_init>:

void BMP280_init(){
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
    uint8_t reg = 0xD0 | 0x80;
 8001726:	23d0      	movs	r3, #208	@ 0xd0
 8001728:	71fb      	strb	r3, [r7, #7]
    uint8_t id = 0;
 800172a:	2300      	movs	r3, #0
 800172c:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800172e:	2200      	movs	r2, #0
 8001730:	2110      	movs	r1, #16
 8001732:	4818      	ldr	r0, [pc, #96]	@ (8001794 <BMP280_init+0x74>)
 8001734:	f002 f846 	bl	80037c4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, &reg, 1, HAL_MAX_DELAY);
 8001738:	1df9      	adds	r1, r7, #7
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
 800173e:	2201      	movs	r2, #1
 8001740:	4815      	ldr	r0, [pc, #84]	@ (8001798 <BMP280_init+0x78>)
 8001742:	f003 fc3c 	bl	8004fbe <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi4, &id, 1, HAL_MAX_DELAY);
 8001746:	1db9      	adds	r1, r7, #6
 8001748:	f04f 33ff 	mov.w	r3, #4294967295
 800174c:	2201      	movs	r2, #1
 800174e:	4812      	ldr	r0, [pc, #72]	@ (8001798 <BMP280_init+0x78>)
 8001750:	f003 fdab 	bl	80052aa <HAL_SPI_Receive>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001754:	2201      	movs	r2, #1
 8001756:	2110      	movs	r1, #16
 8001758:	480e      	ldr	r0, [pc, #56]	@ (8001794 <BMP280_init+0x74>)
 800175a:	f002 f833 	bl	80037c4 <HAL_GPIO_WritePin>

    if (id == 0x58) {
 800175e:	79bb      	ldrb	r3, [r7, #6]
 8001760:	2b58      	cmp	r3, #88	@ 0x58
 8001762:	d10a      	bne.n	800177a <BMP280_init+0x5a>
        HUART_Transmitmessage("BMP280 OK\r\n");
 8001764:	480d      	ldr	r0, [pc, #52]	@ (800179c <BMP280_init+0x7c>)
 8001766:	f7ff ffc5 	bl	80016f4 <HUART_Transmitmessage>

        // Konfiguracja czujnika
        // Rejestr 0xF4: os_over_t=1, os_over_p=1, mode=1 (forced mode)
        BMP_Write_Register(0xF4, 0x25);  // Temp oversampling x1, Pressure oversampling x1, Forced mode
 800176a:	2125      	movs	r1, #37	@ 0x25
 800176c:	20f4      	movs	r0, #244	@ 0xf4
 800176e:	f7ff ff97 	bl	80016a0 <BMP_Write_Register>
        HAL_Delay(100);  // Poczekaj na pomiar
 8001772:	2064      	movs	r0, #100	@ 0x64
 8001774:	f001 f9d4 	bl	8002b20 <HAL_Delay>

    } else {
        sprintf(buffer, "ERROR BMP280 read id=%u\r\n", id);
        HUART_Transmitmessage(buffer);
    }
}
 8001778:	e008      	b.n	800178c <BMP280_init+0x6c>
        sprintf(buffer, "ERROR BMP280 read id=%u\r\n", id);
 800177a:	79bb      	ldrb	r3, [r7, #6]
 800177c:	461a      	mov	r2, r3
 800177e:	4908      	ldr	r1, [pc, #32]	@ (80017a0 <BMP280_init+0x80>)
 8001780:	4808      	ldr	r0, [pc, #32]	@ (80017a4 <BMP280_init+0x84>)
 8001782:	f006 f921 	bl	80079c8 <siprintf>
        HUART_Transmitmessage(buffer);
 8001786:	4807      	ldr	r0, [pc, #28]	@ (80017a4 <BMP280_init+0x84>)
 8001788:	f7ff ffb4 	bl	80016f4 <HUART_Transmitmessage>
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40021000 	.word	0x40021000
 8001798:	20000534 	.word	0x20000534
 800179c:	08009c48 	.word	0x08009c48
 80017a0:	08009c54 	.word	0x08009c54
 80017a4:	20000474 	.word	0x20000474

080017a8 <BMP_Readyte>:

uint8_t BMP_Readyte(uint8_t rejestr){
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
	uint8_t val = 0;
 80017b2:	2300      	movs	r3, #0
 80017b4:	73bb      	strb	r3, [r7, #14]
	uint8_t reg = 0xD0;//tutaj podajesz adres swojego regulatora ktry Ci wyplu przez uart przy inicie
 80017b6:	23d0      	movs	r3, #208	@ 0xd0
 80017b8:	73fb      	strb	r3, [r7, #15]
	rejestr |= 0x80; //zeby 7 bajt byl 1 czyli wiadomosc do odczytania
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);//odpala czujnik
 80017c4:	2200      	movs	r2, #0
 80017c6:	2110      	movs	r1, #16
 80017c8:	480d      	ldr	r0, [pc, #52]	@ (8001800 <BMP_Readyte+0x58>)
 80017ca:	f001 fffb 	bl	80037c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi4, &rejestr, 1, HAL_MAX_DELAY);
 80017ce:	1df9      	adds	r1, r7, #7
 80017d0:	f04f 33ff 	mov.w	r3, #4294967295
 80017d4:	2201      	movs	r2, #1
 80017d6:	480b      	ldr	r0, [pc, #44]	@ (8001804 <BMP_Readyte+0x5c>)
 80017d8:	f003 fbf1 	bl	8004fbe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi4, &val, 1, HAL_MAX_DELAY);
 80017dc:	f107 010e 	add.w	r1, r7, #14
 80017e0:	f04f 33ff 	mov.w	r3, #4294967295
 80017e4:	2201      	movs	r2, #1
 80017e6:	4807      	ldr	r0, [pc, #28]	@ (8001804 <BMP_Readyte+0x5c>)
 80017e8:	f003 fd5f 	bl	80052aa <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);//wycza czujnik
 80017ec:	2201      	movs	r2, #1
 80017ee:	2110      	movs	r1, #16
 80017f0:	4803      	ldr	r0, [pc, #12]	@ (8001800 <BMP_Readyte+0x58>)
 80017f2:	f001 ffe7 	bl	80037c4 <HAL_GPIO_WritePin>
	return val;
 80017f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40021000 	.word	0x40021000
 8001804:	20000534 	.word	0x20000534

08001808 <SPI_Odbierz_Temp>:

int32_t SPI_Odbierz_Temp(){
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af02      	add	r7, sp, #8
    // Upewnij si, e czujnik wykona pomiar
    HAL_Delay(10);
 800180e:	200a      	movs	r0, #10
 8001810:	f001 f986 	bl	8002b20 <HAL_Delay>

    msb = BMP_Readyte(0xFA);
 8001814:	20fa      	movs	r0, #250	@ 0xfa
 8001816:	f7ff ffc7 	bl	80017a8 <BMP_Readyte>
 800181a:	4603      	mov	r3, r0
 800181c:	461a      	mov	r2, r3
 800181e:	4b1d      	ldr	r3, [pc, #116]	@ (8001894 <SPI_Odbierz_Temp+0x8c>)
 8001820:	701a      	strb	r2, [r3, #0]
    lsb = BMP_Readyte(0xFB);
 8001822:	20fb      	movs	r0, #251	@ 0xfb
 8001824:	f7ff ffc0 	bl	80017a8 <BMP_Readyte>
 8001828:	4603      	mov	r3, r0
 800182a:	461a      	mov	r2, r3
 800182c:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <SPI_Odbierz_Temp+0x90>)
 800182e:	701a      	strb	r2, [r3, #0]
    xlsb = BMP_Readyte(0xFC);
 8001830:	20fc      	movs	r0, #252	@ 0xfc
 8001832:	f7ff ffb9 	bl	80017a8 <BMP_Readyte>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	4b18      	ldr	r3, [pc, #96]	@ (800189c <SPI_Odbierz_Temp+0x94>)
 800183c:	701a      	strb	r2, [r3, #0]

    sprintf(buffer, "MSB=%u, LSB=%u, XLSB=%u\r\n", msb, lsb, xlsb);
 800183e:	4b15      	ldr	r3, [pc, #84]	@ (8001894 <SPI_Odbierz_Temp+0x8c>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	461a      	mov	r2, r3
 8001844:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <SPI_Odbierz_Temp+0x90>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	4619      	mov	r1, r3
 800184a:	4b14      	ldr	r3, [pc, #80]	@ (800189c <SPI_Odbierz_Temp+0x94>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	460b      	mov	r3, r1
 8001852:	4913      	ldr	r1, [pc, #76]	@ (80018a0 <SPI_Odbierz_Temp+0x98>)
 8001854:	4813      	ldr	r0, [pc, #76]	@ (80018a4 <SPI_Odbierz_Temp+0x9c>)
 8001856:	f006 f8b7 	bl	80079c8 <siprintf>
    HUART_Transmitmessage(buffer);
 800185a:	4812      	ldr	r0, [pc, #72]	@ (80018a4 <SPI_Odbierz_Temp+0x9c>)
 800185c:	f7ff ff4a 	bl	80016f4 <HUART_Transmitmessage>

    int32_t raw = ((uint32_t)msb << 12) | ((uint32_t)lsb << 4) | (xlsb >> 4);
 8001860:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <SPI_Odbierz_Temp+0x8c>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	031a      	lsls	r2, r3, #12
 8001866:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <SPI_Odbierz_Temp+0x90>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	011b      	lsls	r3, r3, #4
 800186c:	4313      	orrs	r3, r2
 800186e:	4a0b      	ldr	r2, [pc, #44]	@ (800189c <SPI_Odbierz_Temp+0x94>)
 8001870:	7812      	ldrb	r2, [r2, #0]
 8001872:	0912      	lsrs	r2, r2, #4
 8001874:	b2d2      	uxtb	r2, r2
 8001876:	4313      	orrs	r3, r2
 8001878:	607b      	str	r3, [r7, #4]
    sprintf(buffer, "Raw calculated: %ld\r\n", raw);
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	490a      	ldr	r1, [pc, #40]	@ (80018a8 <SPI_Odbierz_Temp+0xa0>)
 800187e:	4809      	ldr	r0, [pc, #36]	@ (80018a4 <SPI_Odbierz_Temp+0x9c>)
 8001880:	f006 f8a2 	bl	80079c8 <siprintf>
    HUART_Transmitmessage(buffer);
 8001884:	4807      	ldr	r0, [pc, #28]	@ (80018a4 <SPI_Odbierz_Temp+0x9c>)
 8001886:	f7ff ff35 	bl	80016f4 <HUART_Transmitmessage>

    return raw;
 800188a:	687b      	ldr	r3, [r7, #4]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20000514 	.word	0x20000514
 8001898:	20000515 	.word	0x20000515
 800189c:	20000516 	.word	0x20000516
 80018a0:	08009c70 	.word	0x08009c70
 80018a4:	20000474 	.word	0x20000474
 80018a8:	08009c8c 	.word	0x08009c8c

080018ac <BMP280_Calibrate>:

void BMP280_Calibrate (){
 80018ac:	b598      	push	{r3, r4, r7, lr}
 80018ae:	af00      	add	r7, sp, #0
    dig_T1 = BMP_Readyte(0x88) | ((uint16_t)BMP_Readyte(0x89) << 8);
 80018b0:	2088      	movs	r0, #136	@ 0x88
 80018b2:	f7ff ff79 	bl	80017a8 <BMP_Readyte>
 80018b6:	4603      	mov	r3, r0
 80018b8:	b21c      	sxth	r4, r3
 80018ba:	2089      	movs	r0, #137	@ 0x89
 80018bc:	f7ff ff74 	bl	80017a8 <BMP_Readyte>
 80018c0:	4603      	mov	r3, r0
 80018c2:	b21b      	sxth	r3, r3
 80018c4:	021b      	lsls	r3, r3, #8
 80018c6:	b21b      	sxth	r3, r3
 80018c8:	4323      	orrs	r3, r4
 80018ca:	b21b      	sxth	r3, r3
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	4b13      	ldr	r3, [pc, #76]	@ (800191c <BMP280_Calibrate+0x70>)
 80018d0:	801a      	strh	r2, [r3, #0]
    dig_T2 = (int16_t)(BMP_Readyte(0x8A) | ((uint16_t)BMP_Readyte(0x8B) << 8));
 80018d2:	208a      	movs	r0, #138	@ 0x8a
 80018d4:	f7ff ff68 	bl	80017a8 <BMP_Readyte>
 80018d8:	4603      	mov	r3, r0
 80018da:	b21c      	sxth	r4, r3
 80018dc:	208b      	movs	r0, #139	@ 0x8b
 80018de:	f7ff ff63 	bl	80017a8 <BMP_Readyte>
 80018e2:	4603      	mov	r3, r0
 80018e4:	b21b      	sxth	r3, r3
 80018e6:	021b      	lsls	r3, r3, #8
 80018e8:	b21b      	sxth	r3, r3
 80018ea:	4323      	orrs	r3, r4
 80018ec:	b21b      	sxth	r3, r3
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001920 <BMP280_Calibrate+0x74>)
 80018f2:	801a      	strh	r2, [r3, #0]
    dig_T3 = (int16_t)(BMP_Readyte(0x8C) | ((uint16_t)BMP_Readyte(0x8D) << 8));
 80018f4:	208c      	movs	r0, #140	@ 0x8c
 80018f6:	f7ff ff57 	bl	80017a8 <BMP_Readyte>
 80018fa:	4603      	mov	r3, r0
 80018fc:	b21c      	sxth	r4, r3
 80018fe:	208d      	movs	r0, #141	@ 0x8d
 8001900:	f7ff ff52 	bl	80017a8 <BMP_Readyte>
 8001904:	4603      	mov	r3, r0
 8001906:	b21b      	sxth	r3, r3
 8001908:	021b      	lsls	r3, r3, #8
 800190a:	b21b      	sxth	r3, r3
 800190c:	4323      	orrs	r3, r4
 800190e:	b21b      	sxth	r3, r3
 8001910:	b29a      	uxth	r2, r3
 8001912:	4b04      	ldr	r3, [pc, #16]	@ (8001924 <BMP280_Calibrate+0x78>)
 8001914:	801a      	strh	r2, [r3, #0]
}
 8001916:	bf00      	nop
 8001918:	bd98      	pop	{r3, r4, r7, pc}
 800191a:	bf00      	nop
 800191c:	20000518 	.word	0x20000518
 8001920:	2000051a 	.word	0x2000051a
 8001924:	2000051c 	.word	0x2000051c

08001928 <BMP280_Calctemp>:

float BMP280_Calctemp(int32_t adc_T) {
 8001928:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800192c:	b09d      	sub	sp, #116	@ 0x74
 800192e:	af00      	add	r7, sp, #0
 8001930:	64f8      	str	r0, [r7, #76]	@ 0x4c
    int64_t var1, var2;
    int32_t temperature;

    // Rzutowanie danych kalibracyjnych
    int32_t dig_T2_signed = (int16_t)dig_T2;
 8001932:	4b63      	ldr	r3, [pc, #396]	@ (8001ac0 <BMP280_Calctemp+0x198>)
 8001934:	881b      	ldrh	r3, [r3, #0]
 8001936:	b21b      	sxth	r3, r3
 8001938:	66fb      	str	r3, [r7, #108]	@ 0x6c
    int32_t dig_T3_signed = (int16_t)dig_T3;
 800193a:	4b62      	ldr	r3, [pc, #392]	@ (8001ac4 <BMP280_Calctemp+0x19c>)
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	b21b      	sxth	r3, r3
 8001940:	66bb      	str	r3, [r7, #104]	@ 0x68

    // Obliczenia z wiksz precyzj
    var1 = (((int64_t)adc_T) >> 3) - ((int64_t)dig_T1 << 1);
 8001942:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001944:	10db      	asrs	r3, r3, #3
 8001946:	17da      	asrs	r2, r3, #31
 8001948:	63bb      	str	r3, [r7, #56]	@ 0x38
 800194a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800194c:	4b5e      	ldr	r3, [pc, #376]	@ (8001ac8 <BMP280_Calctemp+0x1a0>)
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	b29b      	uxth	r3, r3
 8001952:	2200      	movs	r2, #0
 8001954:	461c      	mov	r4, r3
 8001956:	4615      	mov	r5, r2
 8001958:	1923      	adds	r3, r4, r4
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	eb45 0305 	adc.w	r3, r5, r5
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001966:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800196a:	4621      	mov	r1, r4
 800196c:	1a89      	subs	r1, r1, r2
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	4629      	mov	r1, r5
 8001972:	eb61 0303 	sbc.w	r3, r1, r3
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800197c:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60
    var1 = (var1 * dig_T2_signed) >> 11;
 8001980:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001982:	17da      	asrs	r2, r3, #31
 8001984:	633b      	str	r3, [r7, #48]	@ 0x30
 8001986:	637a      	str	r2, [r7, #52]	@ 0x34
 8001988:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800198a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800198e:	462a      	mov	r2, r5
 8001990:	fb02 f203 	mul.w	r2, r2, r3
 8001994:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001996:	4621      	mov	r1, r4
 8001998:	fb01 f303 	mul.w	r3, r1, r3
 800199c:	441a      	add	r2, r3
 800199e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80019a0:	4621      	mov	r1, r4
 80019a2:	fba3 8901 	umull	r8, r9, r3, r1
 80019a6:	eb02 0309 	add.w	r3, r2, r9
 80019aa:	4699      	mov	r9, r3
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	ea4f 22d8 	mov.w	r2, r8, lsr #11
 80019b8:	ea42 5249 	orr.w	r2, r2, r9, lsl #21
 80019bc:	ea4f 23e9 	mov.w	r3, r9, asr #11
 80019c0:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

    var2 = (((int64_t)adc_T) >> 4) - (int64_t)dig_T1;
 80019c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019c6:	111b      	asrs	r3, r3, #4
 80019c8:	17da      	asrs	r2, r3, #31
 80019ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019ce:	4b3e      	ldr	r3, [pc, #248]	@ (8001ac8 <BMP280_Calctemp+0x1a0>)
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	2200      	movs	r2, #0
 80019d6:	623b      	str	r3, [r7, #32]
 80019d8:	627a      	str	r2, [r7, #36]	@ 0x24
 80019da:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80019de:	4623      	mov	r3, r4
 80019e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80019e4:	4602      	mov	r2, r0
 80019e6:	1a9b      	subs	r3, r3, r2
 80019e8:	603b      	str	r3, [r7, #0]
 80019ea:	462b      	mov	r3, r5
 80019ec:	460a      	mov	r2, r1
 80019ee:	eb63 0302 	sbc.w	r3, r3, r2
 80019f2:	607b      	str	r3, [r7, #4]
 80019f4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80019f8:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
    var2 = (var2 * var2) >> 12;
 80019fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80019fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001a00:	fb03 f202 	mul.w	r2, r3, r2
 8001a04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a06:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001a08:	fb01 f303 	mul.w	r3, r1, r3
 8001a0c:	441a      	add	r2, r3
 8001a0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a10:	fba3 1303 	umull	r1, r3, r3, r3
 8001a14:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a16:	460b      	mov	r3, r1
 8001a18:	643b      	str	r3, [r7, #64]	@ 0x40
 8001a1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a1c:	18d3      	adds	r3, r2, r3
 8001a1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a20:	f04f 0200 	mov.w	r2, #0
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8001a2c:	4621      	mov	r1, r4
 8001a2e:	0b0a      	lsrs	r2, r1, #12
 8001a30:	4629      	mov	r1, r5
 8001a32:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001a36:	4629      	mov	r1, r5
 8001a38:	130b      	asrs	r3, r1, #12
 8001a3a:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    var2 = (var2 * dig_T3_signed) >> 14;
 8001a3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a40:	17da      	asrs	r2, r3, #31
 8001a42:	61bb      	str	r3, [r7, #24]
 8001a44:	61fa      	str	r2, [r7, #28]
 8001a46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a48:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001a4c:	462a      	mov	r2, r5
 8001a4e:	fb02 f203 	mul.w	r2, r2, r3
 8001a52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a54:	4621      	mov	r1, r4
 8001a56:	fb01 f303 	mul.w	r3, r1, r3
 8001a5a:	4413      	add	r3, r2
 8001a5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001a5e:	4621      	mov	r1, r4
 8001a60:	fba2 ab01 	umull	sl, fp, r2, r1
 8001a64:	445b      	add	r3, fp
 8001a66:	469b      	mov	fp, r3
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	f04f 0300 	mov.w	r3, #0
 8001a70:	ea4f 329a 	mov.w	r2, sl, lsr #14
 8001a74:	ea42 428b 	orr.w	r2, r2, fp, lsl #18
 8001a78:	ea4f 33ab 	mov.w	r3, fp, asr #14
 8001a7c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

    t_fine = var1 + var2;
 8001a80:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001a82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a84:	4413      	add	r3, r2
 8001a86:	461a      	mov	r2, r3
 8001a88:	4b10      	ldr	r3, [pc, #64]	@ (8001acc <BMP280_Calctemp+0x1a4>)
 8001a8a:	601a      	str	r2, [r3, #0]

    // Obliczenie temperatury
    temperature = (t_fine * 5 + 128) >> 8;
 8001a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001acc <BMP280_Calctemp+0x1a4>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	3380      	adds	r3, #128	@ 0x80
 8001a98:	121b      	asrs	r3, r3, #8
 8001a9a:	657b      	str	r3, [r7, #84]	@ 0x54

    // Konwersja do float
    return ((float)temperature) / 100.0f;
 8001a9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a9e:	ee07 3a90 	vmov	s15, r3
 8001aa2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001ad0 <BMP280_Calctemp+0x1a8>
 8001aaa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001aae:	eef0 7a66 	vmov.f32	s15, s13
}
 8001ab2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab6:	3774      	adds	r7, #116	@ 0x74
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001abe:	4770      	bx	lr
 8001ac0:	2000051a 	.word	0x2000051a
 8001ac4:	2000051c 	.word	0x2000051c
 8001ac8:	20000518 	.word	0x20000518
 8001acc:	20000530 	.word	0x20000530
 8001ad0:	42c80000 	.word	0x42c80000

08001ad4 <SPI_Odbierz_Press>:

    HUART_Transmitmessage(temp_buffer);
    HAL_Delay(1000);
}

int32_t SPI_Odbierz_Press() {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af02      	add	r7, sp, #8
    HAL_Delay(10); // upewnij si, e pomiar zakoczony
 8001ada:	200a      	movs	r0, #10
 8001adc:	f001 f820 	bl	8002b20 <HAL_Delay>

    uint8_t msb = BMP_Readyte(0xF7);
 8001ae0:	20f7      	movs	r0, #247	@ 0xf7
 8001ae2:	f7ff fe61 	bl	80017a8 <BMP_Readyte>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
    uint8_t lsb = BMP_Readyte(0xF8);
 8001aea:	20f8      	movs	r0, #248	@ 0xf8
 8001aec:	f7ff fe5c 	bl	80017a8 <BMP_Readyte>
 8001af0:	4603      	mov	r3, r0
 8001af2:	71bb      	strb	r3, [r7, #6]
    uint8_t xlsb = BMP_Readyte(0xF9);
 8001af4:	20f9      	movs	r0, #249	@ 0xf9
 8001af6:	f7ff fe57 	bl	80017a8 <BMP_Readyte>
 8001afa:	4603      	mov	r3, r0
 8001afc:	717b      	strb	r3, [r7, #5]

    sprintf(buffer, "P_MSB=%u, P_LSB=%u, P_XLSB=%u\r\n", msb, lsb, xlsb);
 8001afe:	79fa      	ldrb	r2, [r7, #7]
 8001b00:	79b9      	ldrb	r1, [r7, #6]
 8001b02:	797b      	ldrb	r3, [r7, #5]
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	460b      	mov	r3, r1
 8001b08:	490e      	ldr	r1, [pc, #56]	@ (8001b44 <SPI_Odbierz_Press+0x70>)
 8001b0a:	480f      	ldr	r0, [pc, #60]	@ (8001b48 <SPI_Odbierz_Press+0x74>)
 8001b0c:	f005 ff5c 	bl	80079c8 <siprintf>
    HUART_Transmitmessage(buffer);
 8001b10:	480d      	ldr	r0, [pc, #52]	@ (8001b48 <SPI_Odbierz_Press+0x74>)
 8001b12:	f7ff fdef 	bl	80016f4 <HUART_Transmitmessage>

    int32_t raw = ((uint32_t)msb << 12) |
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	031a      	lsls	r2, r3, #12
                  ((uint32_t)lsb << 4)  |
 8001b1a:	79bb      	ldrb	r3, [r7, #6]
 8001b1c:	011b      	lsls	r3, r3, #4
    int32_t raw = ((uint32_t)msb << 12) |
 8001b1e:	4313      	orrs	r3, r2
                  (xlsb >> 4);
 8001b20:	797a      	ldrb	r2, [r7, #5]
 8001b22:	0912      	lsrs	r2, r2, #4
 8001b24:	b2d2      	uxtb	r2, r2
                  ((uint32_t)lsb << 4)  |
 8001b26:	4313      	orrs	r3, r2
    int32_t raw = ((uint32_t)msb << 12) |
 8001b28:	603b      	str	r3, [r7, #0]

    sprintf(buffer, "Raw pressure: %ld\r\n", raw);
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	4907      	ldr	r1, [pc, #28]	@ (8001b4c <SPI_Odbierz_Press+0x78>)
 8001b2e:	4806      	ldr	r0, [pc, #24]	@ (8001b48 <SPI_Odbierz_Press+0x74>)
 8001b30:	f005 ff4a 	bl	80079c8 <siprintf>
    HUART_Transmitmessage(buffer);
 8001b34:	4804      	ldr	r0, [pc, #16]	@ (8001b48 <SPI_Odbierz_Press+0x74>)
 8001b36:	f7ff fddd 	bl	80016f4 <HUART_Transmitmessage>

    return raw;
 8001b3a:	683b      	ldr	r3, [r7, #0]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	08009cf4 	.word	0x08009cf4
 8001b48:	20000474 	.word	0x20000474
 8001b4c:	08009d14 	.word	0x08009d14

08001b50 <BMP280_Calibrate_Press>:

void BMP280_Calibrate_Press() {
 8001b50:	b598      	push	{r3, r4, r7, lr}
 8001b52:	af00      	add	r7, sp, #0
    dig_P1 =  (uint16_t)(BMP_Readyte(0x8E) | ((uint16_t)BMP_Readyte(0x8F) << 8));
 8001b54:	208e      	movs	r0, #142	@ 0x8e
 8001b56:	f7ff fe27 	bl	80017a8 <BMP_Readyte>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	b21c      	sxth	r4, r3
 8001b5e:	208f      	movs	r0, #143	@ 0x8f
 8001b60:	f7ff fe22 	bl	80017a8 <BMP_Readyte>
 8001b64:	4603      	mov	r3, r0
 8001b66:	b21b      	sxth	r3, r3
 8001b68:	021b      	lsls	r3, r3, #8
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	4323      	orrs	r3, r4
 8001b6e:	b21b      	sxth	r3, r3
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	4b42      	ldr	r3, [pc, #264]	@ (8001c7c <BMP280_Calibrate_Press+0x12c>)
 8001b74:	801a      	strh	r2, [r3, #0]
    dig_P2 =  (int16_t)(BMP_Readyte(0x90) | ((uint16_t)BMP_Readyte(0x91) << 8));
 8001b76:	2090      	movs	r0, #144	@ 0x90
 8001b78:	f7ff fe16 	bl	80017a8 <BMP_Readyte>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	b21c      	sxth	r4, r3
 8001b80:	2091      	movs	r0, #145	@ 0x91
 8001b82:	f7ff fe11 	bl	80017a8 <BMP_Readyte>
 8001b86:	4603      	mov	r3, r0
 8001b88:	b21b      	sxth	r3, r3
 8001b8a:	021b      	lsls	r3, r3, #8
 8001b8c:	b21b      	sxth	r3, r3
 8001b8e:	4323      	orrs	r3, r4
 8001b90:	b21a      	sxth	r2, r3
 8001b92:	4b3b      	ldr	r3, [pc, #236]	@ (8001c80 <BMP280_Calibrate_Press+0x130>)
 8001b94:	801a      	strh	r2, [r3, #0]
    dig_P3 =  (int16_t)(BMP_Readyte(0x92) | ((uint16_t)BMP_Readyte(0x93) << 8));
 8001b96:	2092      	movs	r0, #146	@ 0x92
 8001b98:	f7ff fe06 	bl	80017a8 <BMP_Readyte>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	b21c      	sxth	r4, r3
 8001ba0:	2093      	movs	r0, #147	@ 0x93
 8001ba2:	f7ff fe01 	bl	80017a8 <BMP_Readyte>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	b21b      	sxth	r3, r3
 8001baa:	021b      	lsls	r3, r3, #8
 8001bac:	b21b      	sxth	r3, r3
 8001bae:	4323      	orrs	r3, r4
 8001bb0:	b21a      	sxth	r2, r3
 8001bb2:	4b34      	ldr	r3, [pc, #208]	@ (8001c84 <BMP280_Calibrate_Press+0x134>)
 8001bb4:	801a      	strh	r2, [r3, #0]
    dig_P4 =  (int16_t)(BMP_Readyte(0x94) | ((uint16_t)BMP_Readyte(0x95) << 8));
 8001bb6:	2094      	movs	r0, #148	@ 0x94
 8001bb8:	f7ff fdf6 	bl	80017a8 <BMP_Readyte>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	b21c      	sxth	r4, r3
 8001bc0:	2095      	movs	r0, #149	@ 0x95
 8001bc2:	f7ff fdf1 	bl	80017a8 <BMP_Readyte>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	b21b      	sxth	r3, r3
 8001bca:	021b      	lsls	r3, r3, #8
 8001bcc:	b21b      	sxth	r3, r3
 8001bce:	4323      	orrs	r3, r4
 8001bd0:	b21a      	sxth	r2, r3
 8001bd2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c88 <BMP280_Calibrate_Press+0x138>)
 8001bd4:	801a      	strh	r2, [r3, #0]
    dig_P5 =  (int16_t)(BMP_Readyte(0x96) | ((uint16_t)BMP_Readyte(0x97) << 8));
 8001bd6:	2096      	movs	r0, #150	@ 0x96
 8001bd8:	f7ff fde6 	bl	80017a8 <BMP_Readyte>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	b21c      	sxth	r4, r3
 8001be0:	2097      	movs	r0, #151	@ 0x97
 8001be2:	f7ff fde1 	bl	80017a8 <BMP_Readyte>
 8001be6:	4603      	mov	r3, r0
 8001be8:	b21b      	sxth	r3, r3
 8001bea:	021b      	lsls	r3, r3, #8
 8001bec:	b21b      	sxth	r3, r3
 8001bee:	4323      	orrs	r3, r4
 8001bf0:	b21a      	sxth	r2, r3
 8001bf2:	4b26      	ldr	r3, [pc, #152]	@ (8001c8c <BMP280_Calibrate_Press+0x13c>)
 8001bf4:	801a      	strh	r2, [r3, #0]
    dig_P6 =  (int16_t)(BMP_Readyte(0x98) | ((uint16_t)BMP_Readyte(0x99) << 8));
 8001bf6:	2098      	movs	r0, #152	@ 0x98
 8001bf8:	f7ff fdd6 	bl	80017a8 <BMP_Readyte>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	b21c      	sxth	r4, r3
 8001c00:	2099      	movs	r0, #153	@ 0x99
 8001c02:	f7ff fdd1 	bl	80017a8 <BMP_Readyte>
 8001c06:	4603      	mov	r3, r0
 8001c08:	b21b      	sxth	r3, r3
 8001c0a:	021b      	lsls	r3, r3, #8
 8001c0c:	b21b      	sxth	r3, r3
 8001c0e:	4323      	orrs	r3, r4
 8001c10:	b21a      	sxth	r2, r3
 8001c12:	4b1f      	ldr	r3, [pc, #124]	@ (8001c90 <BMP280_Calibrate_Press+0x140>)
 8001c14:	801a      	strh	r2, [r3, #0]
    dig_P7 =  (int16_t)(BMP_Readyte(0x9A) | ((uint16_t)BMP_Readyte(0x9B) << 8));
 8001c16:	209a      	movs	r0, #154	@ 0x9a
 8001c18:	f7ff fdc6 	bl	80017a8 <BMP_Readyte>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	b21c      	sxth	r4, r3
 8001c20:	209b      	movs	r0, #155	@ 0x9b
 8001c22:	f7ff fdc1 	bl	80017a8 <BMP_Readyte>
 8001c26:	4603      	mov	r3, r0
 8001c28:	b21b      	sxth	r3, r3
 8001c2a:	021b      	lsls	r3, r3, #8
 8001c2c:	b21b      	sxth	r3, r3
 8001c2e:	4323      	orrs	r3, r4
 8001c30:	b21a      	sxth	r2, r3
 8001c32:	4b18      	ldr	r3, [pc, #96]	@ (8001c94 <BMP280_Calibrate_Press+0x144>)
 8001c34:	801a      	strh	r2, [r3, #0]
    dig_P8 =  (int16_t)(BMP_Readyte(0x9C) | ((uint16_t)BMP_Readyte(0x9D) << 8));
 8001c36:	209c      	movs	r0, #156	@ 0x9c
 8001c38:	f7ff fdb6 	bl	80017a8 <BMP_Readyte>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	b21c      	sxth	r4, r3
 8001c40:	209d      	movs	r0, #157	@ 0x9d
 8001c42:	f7ff fdb1 	bl	80017a8 <BMP_Readyte>
 8001c46:	4603      	mov	r3, r0
 8001c48:	b21b      	sxth	r3, r3
 8001c4a:	021b      	lsls	r3, r3, #8
 8001c4c:	b21b      	sxth	r3, r3
 8001c4e:	4323      	orrs	r3, r4
 8001c50:	b21a      	sxth	r2, r3
 8001c52:	4b11      	ldr	r3, [pc, #68]	@ (8001c98 <BMP280_Calibrate_Press+0x148>)
 8001c54:	801a      	strh	r2, [r3, #0]
    dig_P9 =  (int16_t)(BMP_Readyte(0x9E) | ((uint16_t)BMP_Readyte(0x9F) << 8));
 8001c56:	209e      	movs	r0, #158	@ 0x9e
 8001c58:	f7ff fda6 	bl	80017a8 <BMP_Readyte>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	b21c      	sxth	r4, r3
 8001c60:	209f      	movs	r0, #159	@ 0x9f
 8001c62:	f7ff fda1 	bl	80017a8 <BMP_Readyte>
 8001c66:	4603      	mov	r3, r0
 8001c68:	b21b      	sxth	r3, r3
 8001c6a:	021b      	lsls	r3, r3, #8
 8001c6c:	b21b      	sxth	r3, r3
 8001c6e:	4323      	orrs	r3, r4
 8001c70:	b21a      	sxth	r2, r3
 8001c72:	4b0a      	ldr	r3, [pc, #40]	@ (8001c9c <BMP280_Calibrate_Press+0x14c>)
 8001c74:	801a      	strh	r2, [r3, #0]
}
 8001c76:	bf00      	nop
 8001c78:	bd98      	pop	{r3, r4, r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	2000051e 	.word	0x2000051e
 8001c80:	20000520 	.word	0x20000520
 8001c84:	20000522 	.word	0x20000522
 8001c88:	20000524 	.word	0x20000524
 8001c8c:	20000526 	.word	0x20000526
 8001c90:	20000528 	.word	0x20000528
 8001c94:	2000052a 	.word	0x2000052a
 8001c98:	2000052c 	.word	0x2000052c
 8001c9c:	2000052e 	.word	0x2000052e

08001ca0 <BMP280_CalcPress>:

float BMP280_CalcPress(int32_t adc_P)
{
 8001ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ca4:	b0ca      	sub	sp, #296	@ 0x128
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    int64_t var1, var2, p;

    var1 = ((int64_t)t_fine) - 128000;
 8001cac:	4baf      	ldr	r3, [pc, #700]	@ (8001f6c <BMP280_CalcPress+0x2cc>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	17da      	asrs	r2, r3, #31
 8001cb2:	461c      	mov	r4, r3
 8001cb4:	4615      	mov	r5, r2
 8001cb6:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8001cba:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001cbe:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
    var2 = var1 * var1 * (int64_t)dig_P6;
 8001cc2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001cc6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001cca:	fb03 f102 	mul.w	r1, r3, r2
 8001cce:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001cd2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001cd6:	fb02 f303 	mul.w	r3, r2, r3
 8001cda:	18ca      	adds	r2, r1, r3
 8001cdc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001ce0:	fba3 8903 	umull	r8, r9, r3, r3
 8001ce4:	eb02 0309 	add.w	r3, r2, r9
 8001ce8:	4699      	mov	r9, r3
 8001cea:	4ba1      	ldr	r3, [pc, #644]	@ (8001f70 <BMP280_CalcPress+0x2d0>)
 8001cec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cf0:	b21b      	sxth	r3, r3
 8001cf2:	17da      	asrs	r2, r3, #31
 8001cf4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001cf8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001cfc:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001d00:	4603      	mov	r3, r0
 8001d02:	fb03 f209 	mul.w	r2, r3, r9
 8001d06:	460b      	mov	r3, r1
 8001d08:	fb08 f303 	mul.w	r3, r8, r3
 8001d0c:	4413      	add	r3, r2
 8001d0e:	4602      	mov	r2, r0
 8001d10:	fba8 1202 	umull	r1, r2, r8, r2
 8001d14:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001d18:	460a      	mov	r2, r1
 8001d1a:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001d1e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001d22:	4413      	add	r3, r2
 8001d24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001d28:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001d2c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8001d30:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 8001d34:	4b8f      	ldr	r3, [pc, #572]	@ (8001f74 <BMP280_CalcPress+0x2d4>)
 8001d36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d3a:	b21b      	sxth	r3, r3
 8001d3c:	17da      	asrs	r2, r3, #31
 8001d3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001d42:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001d46:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001d4a:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001d4e:	462a      	mov	r2, r5
 8001d50:	fb02 f203 	mul.w	r2, r2, r3
 8001d54:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001d58:	4621      	mov	r1, r4
 8001d5a:	fb01 f303 	mul.w	r3, r1, r3
 8001d5e:	441a      	add	r2, r3
 8001d60:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001d64:	4621      	mov	r1, r4
 8001d66:	fba3 1301 	umull	r1, r3, r3, r1
 8001d6a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001d6e:	460b      	mov	r3, r1
 8001d70:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001d74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001d78:	18d3      	adds	r3, r2, r3
 8001d7a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001d7e:	f04f 0000 	mov.w	r0, #0
 8001d82:	f04f 0100 	mov.w	r1, #0
 8001d86:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001d8a:	462b      	mov	r3, r5
 8001d8c:	0459      	lsls	r1, r3, #17
 8001d8e:	4623      	mov	r3, r4
 8001d90:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001d94:	4623      	mov	r3, r4
 8001d96:	0458      	lsls	r0, r3, #17
 8001d98:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001d9c:	1814      	adds	r4, r2, r0
 8001d9e:	643c      	str	r4, [r7, #64]	@ 0x40
 8001da0:	414b      	adcs	r3, r1
 8001da2:	647b      	str	r3, [r7, #68]	@ 0x44
 8001da4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001da8:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + (((int64_t)dig_P4) << 35);
 8001dac:	4b72      	ldr	r3, [pc, #456]	@ (8001f78 <BMP280_CalcPress+0x2d8>)
 8001dae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001db2:	b21b      	sxth	r3, r3
 8001db4:	17da      	asrs	r2, r3, #31
 8001db6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001dba:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001dbe:	f04f 0000 	mov.w	r0, #0
 8001dc2:	f04f 0100 	mov.w	r1, #0
 8001dc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001dca:	00d9      	lsls	r1, r3, #3
 8001dcc:	2000      	movs	r0, #0
 8001dce:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001dd2:	1814      	adds	r4, r2, r0
 8001dd4:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001dd6:	414b      	adcs	r3, r1
 8001dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001dda:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001dde:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8001de2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001de6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001dea:	fb03 f102 	mul.w	r1, r3, r2
 8001dee:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001df2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001df6:	fb02 f303 	mul.w	r3, r2, r3
 8001dfa:	18ca      	adds	r2, r1, r3
 8001dfc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001e00:	fba3 1303 	umull	r1, r3, r3, r3
 8001e04:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001e08:	460b      	mov	r3, r1
 8001e0a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e12:	18d3      	adds	r3, r2, r3
 8001e14:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001e18:	4b58      	ldr	r3, [pc, #352]	@ (8001f7c <BMP280_CalcPress+0x2dc>)
 8001e1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e1e:	b21b      	sxth	r3, r3
 8001e20:	17da      	asrs	r2, r3, #31
 8001e22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001e26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001e2a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001e2e:	462b      	mov	r3, r5
 8001e30:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001e34:	4642      	mov	r2, r8
 8001e36:	fb02 f203 	mul.w	r2, r2, r3
 8001e3a:	464b      	mov	r3, r9
 8001e3c:	4621      	mov	r1, r4
 8001e3e:	fb01 f303 	mul.w	r3, r1, r3
 8001e42:	4413      	add	r3, r2
 8001e44:	4622      	mov	r2, r4
 8001e46:	4641      	mov	r1, r8
 8001e48:	fba2 1201 	umull	r1, r2, r2, r1
 8001e4c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001e50:	460a      	mov	r2, r1
 8001e52:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001e56:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001e5a:	4413      	add	r3, r2
 8001e5c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001e60:	f04f 0000 	mov.w	r0, #0
 8001e64:	f04f 0100 	mov.w	r1, #0
 8001e68:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001e6c:	4623      	mov	r3, r4
 8001e6e:	0a18      	lsrs	r0, r3, #8
 8001e70:	462b      	mov	r3, r5
 8001e72:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001e76:	462b      	mov	r3, r5
 8001e78:	1219      	asrs	r1, r3, #8
           ((var1 * (int64_t)dig_P2) << 12);
 8001e7a:	4b41      	ldr	r3, [pc, #260]	@ (8001f80 <BMP280_CalcPress+0x2e0>)
 8001e7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e80:	b21b      	sxth	r3, r3
 8001e82:	17da      	asrs	r2, r3, #31
 8001e84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e88:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001e8c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001e90:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001e94:	464a      	mov	r2, r9
 8001e96:	fb02 f203 	mul.w	r2, r2, r3
 8001e9a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001e9e:	4644      	mov	r4, r8
 8001ea0:	fb04 f303 	mul.w	r3, r4, r3
 8001ea4:	441a      	add	r2, r3
 8001ea6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001eaa:	4644      	mov	r4, r8
 8001eac:	fba3 4304 	umull	r4, r3, r3, r4
 8001eb0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001eb4:	4623      	mov	r3, r4
 8001eb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001eba:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001ebe:	18d3      	adds	r3, r2, r3
 8001ec0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	f04f 0300 	mov.w	r3, #0
 8001ecc:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001ed0:	464c      	mov	r4, r9
 8001ed2:	0323      	lsls	r3, r4, #12
 8001ed4:	4644      	mov	r4, r8
 8001ed6:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001eda:	4644      	mov	r4, r8
 8001edc:	0322      	lsls	r2, r4, #12
    var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8001ede:	1884      	adds	r4, r0, r2
 8001ee0:	633c      	str	r4, [r7, #48]	@ 0x30
 8001ee2:	eb41 0303 	adc.w	r3, r1, r3
 8001ee6:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ee8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001eec:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dig_P1) >> 33;
 8001ef0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001ef4:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001ef8:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8001efc:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001f00:	4b20      	ldr	r3, [pc, #128]	@ (8001f84 <BMP280_CalcPress+0x2e4>)
 8001f02:	881b      	ldrh	r3, [r3, #0]
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	2200      	movs	r2, #0
 8001f08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001f0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001f10:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001f14:	462b      	mov	r3, r5
 8001f16:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001f1a:	4642      	mov	r2, r8
 8001f1c:	fb02 f203 	mul.w	r2, r2, r3
 8001f20:	464b      	mov	r3, r9
 8001f22:	4621      	mov	r1, r4
 8001f24:	fb01 f303 	mul.w	r3, r1, r3
 8001f28:	4413      	add	r3, r2
 8001f2a:	4622      	mov	r2, r4
 8001f2c:	4641      	mov	r1, r8
 8001f2e:	fba2 1201 	umull	r1, r2, r2, r1
 8001f32:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001f36:	460a      	mov	r2, r1
 8001f38:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001f3c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001f40:	4413      	add	r3, r2
 8001f42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	f04f 0300 	mov.w	r3, #0
 8001f4e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001f52:	4629      	mov	r1, r5
 8001f54:	104a      	asrs	r2, r1, #1
 8001f56:	4629      	mov	r1, r5
 8001f58:	17cb      	asrs	r3, r1, #31
 8001f5a:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    if (var1 == 0)
 8001f5e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001f62:	4313      	orrs	r3, r2
 8001f64:	d112      	bne.n	8001f8c <BMP280_CalcPress+0x2ec>
        return 0; // dzielenie przez zero = bd
 8001f66:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8001f88 <BMP280_CalcPress+0x2e8>
 8001f6a:	e15d      	b.n	8002228 <BMP280_CalcPress+0x588>
 8001f6c:	20000530 	.word	0x20000530
 8001f70:	20000528 	.word	0x20000528
 8001f74:	20000526 	.word	0x20000526
 8001f78:	20000524 	.word	0x20000524
 8001f7c:	20000522 	.word	0x20000522
 8001f80:	20000520 	.word	0x20000520
 8001f84:	2000051e 	.word	0x2000051e
 8001f88:	00000000 	.word	0x00000000

    p = 1048576 - adc_P;
 8001f8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001f90:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001f94:	17da      	asrs	r2, r3, #31
 8001f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f9a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001f9e:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125) / var1;
 8001fa2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001fa6:	105b      	asrs	r3, r3, #1
 8001fa8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001fac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001fb0:	07db      	lsls	r3, r3, #31
 8001fb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001fb6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001fba:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001fbe:	4621      	mov	r1, r4
 8001fc0:	1a89      	subs	r1, r1, r2
 8001fc2:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001fc4:	4629      	mov	r1, r5
 8001fc6:	eb61 0303 	sbc.w	r3, r1, r3
 8001fca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001fcc:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001fd0:	4622      	mov	r2, r4
 8001fd2:	462b      	mov	r3, r5
 8001fd4:	1891      	adds	r1, r2, r2
 8001fd6:	6239      	str	r1, [r7, #32]
 8001fd8:	415b      	adcs	r3, r3
 8001fda:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fdc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fe0:	4621      	mov	r1, r4
 8001fe2:	1851      	adds	r1, r2, r1
 8001fe4:	61b9      	str	r1, [r7, #24]
 8001fe6:	4629      	mov	r1, r5
 8001fe8:	414b      	adcs	r3, r1
 8001fea:	61fb      	str	r3, [r7, #28]
 8001fec:	f04f 0200 	mov.w	r2, #0
 8001ff0:	f04f 0300 	mov.w	r3, #0
 8001ff4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001ff8:	4649      	mov	r1, r9
 8001ffa:	018b      	lsls	r3, r1, #6
 8001ffc:	4641      	mov	r1, r8
 8001ffe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002002:	4641      	mov	r1, r8
 8002004:	018a      	lsls	r2, r1, #6
 8002006:	4641      	mov	r1, r8
 8002008:	1889      	adds	r1, r1, r2
 800200a:	6139      	str	r1, [r7, #16]
 800200c:	4649      	mov	r1, r9
 800200e:	eb43 0101 	adc.w	r1, r3, r1
 8002012:	6179      	str	r1, [r7, #20]
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	f04f 0300 	mov.w	r3, #0
 800201c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002020:	4649      	mov	r1, r9
 8002022:	008b      	lsls	r3, r1, #2
 8002024:	4641      	mov	r1, r8
 8002026:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800202a:	4641      	mov	r1, r8
 800202c:	008a      	lsls	r2, r1, #2
 800202e:	4610      	mov	r0, r2
 8002030:	4619      	mov	r1, r3
 8002032:	4603      	mov	r3, r0
 8002034:	4622      	mov	r2, r4
 8002036:	189b      	adds	r3, r3, r2
 8002038:	60bb      	str	r3, [r7, #8]
 800203a:	460b      	mov	r3, r1
 800203c:	462a      	mov	r2, r5
 800203e:	eb42 0303 	adc.w	r3, r2, r3
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	f04f 0200 	mov.w	r2, #0
 8002048:	f04f 0300 	mov.w	r3, #0
 800204c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002050:	4649      	mov	r1, r9
 8002052:	008b      	lsls	r3, r1, #2
 8002054:	4641      	mov	r1, r8
 8002056:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800205a:	4641      	mov	r1, r8
 800205c:	008a      	lsls	r2, r1, #2
 800205e:	4610      	mov	r0, r2
 8002060:	4619      	mov	r1, r3
 8002062:	4603      	mov	r3, r0
 8002064:	4622      	mov	r2, r4
 8002066:	189b      	adds	r3, r3, r2
 8002068:	673b      	str	r3, [r7, #112]	@ 0x70
 800206a:	462b      	mov	r3, r5
 800206c:	460a      	mov	r2, r1
 800206e:	eb42 0303 	adc.w	r3, r2, r3
 8002072:	677b      	str	r3, [r7, #116]	@ 0x74
 8002074:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8002078:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800207c:	f7fe fec2 	bl	8000e04 <__aeabi_ldivmod>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110

    var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8002088:	4b6b      	ldr	r3, [pc, #428]	@ (8002238 <BMP280_CalcPress+0x598>)
 800208a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800208e:	b21b      	sxth	r3, r3
 8002090:	17da      	asrs	r2, r3, #31
 8002092:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002094:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002096:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800209a:	f04f 0000 	mov.w	r0, #0
 800209e:	f04f 0100 	mov.w	r1, #0
 80020a2:	0b50      	lsrs	r0, r2, #13
 80020a4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80020a8:	1359      	asrs	r1, r3, #13
 80020aa:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80020ae:	462b      	mov	r3, r5
 80020b0:	fb00 f203 	mul.w	r2, r0, r3
 80020b4:	4623      	mov	r3, r4
 80020b6:	fb03 f301 	mul.w	r3, r3, r1
 80020ba:	4413      	add	r3, r2
 80020bc:	4622      	mov	r2, r4
 80020be:	fba2 1200 	umull	r1, r2, r2, r0
 80020c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80020c6:	460a      	mov	r2, r1
 80020c8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80020cc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80020d0:	4413      	add	r3, r2
 80020d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80020d6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80020da:	f04f 0000 	mov.w	r0, #0
 80020de:	f04f 0100 	mov.w	r1, #0
 80020e2:	0b50      	lsrs	r0, r2, #13
 80020e4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80020e8:	1359      	asrs	r1, r3, #13
 80020ea:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80020ee:	462b      	mov	r3, r5
 80020f0:	fb00 f203 	mul.w	r2, r0, r3
 80020f4:	4623      	mov	r3, r4
 80020f6:	fb03 f301 	mul.w	r3, r3, r1
 80020fa:	4413      	add	r3, r2
 80020fc:	4622      	mov	r2, r4
 80020fe:	fba2 1200 	umull	r1, r2, r2, r0
 8002102:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002106:	460a      	mov	r2, r1
 8002108:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800210c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002110:	4413      	add	r3, r2
 8002112:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002116:	f04f 0200 	mov.w	r2, #0
 800211a:	f04f 0300 	mov.w	r3, #0
 800211e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8002122:	4621      	mov	r1, r4
 8002124:	0e4a      	lsrs	r2, r1, #25
 8002126:	4629      	mov	r1, r5
 8002128:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800212c:	4629      	mov	r1, r5
 800212e:	164b      	asrs	r3, r1, #25
 8002130:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = (((int64_t)dig_P8) * p) >> 19;
 8002134:	4b41      	ldr	r3, [pc, #260]	@ (800223c <BMP280_CalcPress+0x59c>)
 8002136:	f9b3 3000 	ldrsh.w	r3, [r3]
 800213a:	b21b      	sxth	r3, r3
 800213c:	17da      	asrs	r2, r3, #31
 800213e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002140:	667a      	str	r2, [r7, #100]	@ 0x64
 8002142:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002146:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800214a:	462a      	mov	r2, r5
 800214c:	fb02 f203 	mul.w	r2, r2, r3
 8002150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002154:	4621      	mov	r1, r4
 8002156:	fb01 f303 	mul.w	r3, r1, r3
 800215a:	4413      	add	r3, r2
 800215c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8002160:	4621      	mov	r1, r4
 8002162:	fba2 1201 	umull	r1, r2, r2, r1
 8002166:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800216a:	460a      	mov	r2, r1
 800216c:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8002170:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8002174:	4413      	add	r3, r2
 8002176:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800217a:	f04f 0200 	mov.w	r2, #0
 800217e:	f04f 0300 	mov.w	r3, #0
 8002182:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8002186:	4621      	mov	r1, r4
 8002188:	0cca      	lsrs	r2, r1, #19
 800218a:	4629      	mov	r1, r5
 800218c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002190:	4629      	mov	r1, r5
 8002192:	14cb      	asrs	r3, r1, #19
 8002194:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    p = ((p + var1 + var2) >> 8) + ((int64_t)dig_P7 << 4);
 8002198:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 800219c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80021a0:	1884      	adds	r4, r0, r2
 80021a2:	65bc      	str	r4, [r7, #88]	@ 0x58
 80021a4:	eb41 0303 	adc.w	r3, r1, r3
 80021a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80021aa:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80021ae:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80021b2:	4621      	mov	r1, r4
 80021b4:	1889      	adds	r1, r1, r2
 80021b6:	6539      	str	r1, [r7, #80]	@ 0x50
 80021b8:	4629      	mov	r1, r5
 80021ba:	eb43 0101 	adc.w	r1, r3, r1
 80021be:	6579      	str	r1, [r7, #84]	@ 0x54
 80021c0:	f04f 0000 	mov.w	r0, #0
 80021c4:	f04f 0100 	mov.w	r1, #0
 80021c8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80021cc:	4623      	mov	r3, r4
 80021ce:	0a18      	lsrs	r0, r3, #8
 80021d0:	462b      	mov	r3, r5
 80021d2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80021d6:	462b      	mov	r3, r5
 80021d8:	1219      	asrs	r1, r3, #8
 80021da:	4b19      	ldr	r3, [pc, #100]	@ (8002240 <BMP280_CalcPress+0x5a0>)
 80021dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021e0:	b21b      	sxth	r3, r3
 80021e2:	17da      	asrs	r2, r3, #31
 80021e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80021e6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	f04f 0300 	mov.w	r3, #0
 80021f0:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80021f4:	464c      	mov	r4, r9
 80021f6:	0123      	lsls	r3, r4, #4
 80021f8:	4644      	mov	r4, r8
 80021fa:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80021fe:	4644      	mov	r4, r8
 8002200:	0122      	lsls	r2, r4, #4
 8002202:	1884      	adds	r4, r0, r2
 8002204:	603c      	str	r4, [r7, #0]
 8002206:	eb41 0303 	adc.w	r3, r1, r3
 800220a:	607b      	str	r3, [r7, #4]
 800220c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002210:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110

    return p / 256.0f;  // wynik w Pascalach
 8002214:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8002218:	f7fe fdb6 	bl	8000d88 <__aeabi_l2f>
 800221c:	ee06 0a90 	vmov	s13, r0
 8002220:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002244 <BMP280_CalcPress+0x5a4>
 8002224:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8002228:	eeb0 0a67 	vmov.f32	s0, s15
 800222c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8002230:	46bd      	mov	sp, r7
 8002232:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002236:	bf00      	nop
 8002238:	2000052e 	.word	0x2000052e
 800223c:	2000052c 	.word	0x2000052c
 8002240:	2000052a 	.word	0x2000052a
 8002244:	43800000 	.word	0x43800000

08002248 <zad4>:
//
//    HAL_Delay(1000);
//    return press;
//}

int zad4() {
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af02      	add	r7, sp, #8
    BMP280_Calibrate();
 800224e:	f7ff fb2d 	bl	80018ac <BMP280_Calibrate>
    BMP280_Calibrate_Press();
 8002252:	f7ff fc7d 	bl	8001b50 <BMP280_Calibrate_Press>

    int32_t raw_temp = SPI_Odbierz_Temp();
 8002256:	f7ff fad7 	bl	8001808 <SPI_Odbierz_Temp>
 800225a:	60f8      	str	r0, [r7, #12]
    float temperatura = BMP280_Calctemp(raw_temp);
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f7ff fb63 	bl	8001928 <BMP280_Calctemp>
 8002262:	ed87 0a02 	vstr	s0, [r7, #8]

    int32_t raw_press = SPI_Odbierz_Press();
 8002266:	f7ff fc35 	bl	8001ad4 <SPI_Odbierz_Press>
 800226a:	6078      	str	r0, [r7, #4]
    float cisnienie = BMP280_CalcPress(raw_press);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7ff fd17 	bl	8001ca0 <BMP280_CalcPress>
 8002272:	ed87 0a00 	vstr	s0, [r7]

    // --- KONWERSJA DO INTW ---
 temp_int = (int32_t)(temperatura * 100 * 1000);   // C 100 mC * 1000*C
 8002276:	edd7 7a02 	vldr	s15, [r7, #8]
 800227a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80022f8 <zad4+0xb0>
 800227e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002282:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80022fc <zad4+0xb4>
 8002286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800228a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800228e:	ee17 2a90 	vmov	r2, s15
 8002292:	4b1b      	ldr	r3, [pc, #108]	@ (8002300 <zad4+0xb8>)
 8002294:	601a      	str	r2, [r3, #0]
 press_hpa = (int32_t)(cisnienie * 0.01f);  // Pa  hPa
 8002296:	edd7 7a00 	vldr	s15, [r7]
 800229a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002304 <zad4+0xbc>
 800229e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022a6:	ee17 2a90 	vmov	r2, s15
 80022aa:	4b17      	ldr	r3, [pc, #92]	@ (8002308 <zad4+0xc0>)
 80022ac:	601a      	str	r2, [r3, #0]



    sprintf(buffer,
 80022ae:	4b14      	ldr	r3, [pc, #80]	@ (8002300 <zad4+0xb8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a16      	ldr	r2, [pc, #88]	@ (800230c <zad4+0xc4>)
 80022b4:	fb82 1203 	smull	r1, r2, r2, r3
 80022b8:	1152      	asrs	r2, r2, #5
 80022ba:	17db      	asrs	r3, r3, #31
 80022bc:	1ad0      	subs	r0, r2, r3
 80022be:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <zad4+0xb8>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a12      	ldr	r2, [pc, #72]	@ (800230c <zad4+0xc4>)
 80022c4:	fb82 1203 	smull	r1, r2, r2, r3
 80022c8:	1151      	asrs	r1, r2, #5
 80022ca:	17da      	asrs	r2, r3, #31
 80022cc:	1a8a      	subs	r2, r1, r2
 80022ce:	2164      	movs	r1, #100	@ 0x64
 80022d0:	fb01 f202 	mul.w	r2, r1, r2
 80022d4:	1a9a      	subs	r2, r3, r2
 80022d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002308 <zad4+0xc0>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	4613      	mov	r3, r2
 80022de:	4602      	mov	r2, r0
 80022e0:	490b      	ldr	r1, [pc, #44]	@ (8002310 <zad4+0xc8>)
 80022e2:	480c      	ldr	r0, [pc, #48]	@ (8002314 <zad4+0xcc>)
 80022e4:	f005 fb70 	bl	80079c8 <siprintf>
        "Temp: %ld.%02ld C, Pressure: %ld hPa\r\n",
        temp_int/100, temp_int%100,
        press_hpa
    );
    HUART_Transmitmessage(buffer);
 80022e8:	480a      	ldr	r0, [pc, #40]	@ (8002314 <zad4+0xcc>)
 80022ea:	f7ff fa03 	bl	80016f4 <HUART_Transmitmessage>
}
 80022ee:	bf00      	nop
 80022f0:	4618      	mov	r0, r3
 80022f2:	3710      	adds	r7, #16
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	42c80000 	.word	0x42c80000
 80022fc:	447a0000 	.word	0x447a0000
 8002300:	2000050c 	.word	0x2000050c
 8002304:	3c23d70a 	.word	0x3c23d70a
 8002308:	20000510 	.word	0x20000510
 800230c:	51eb851f 	.word	0x51eb851f
 8002310:	08009d28 	.word	0x08009d28
 8002314:	20000474 	.word	0x20000474

08002318 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800231c:	f000 fba3 	bl	8002a66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002320:	f000 f812 	bl	8002348 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002324:	f7ff f85a 	bl	80013dc <MX_GPIO_Init>
  MX_ETH_Init();
 8002328:	f7fe ff52 	bl	80011d0 <MX_ETH_Init>
  MX_I2C1_Init();
 800232c:	f7ff f918 	bl	8001560 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8002330:	f000 fa38 	bl	80027a4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002334:	f000 fac6 	bl	80028c4 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI4_Init();
 8002338:	f000 f874 	bl	8002424 <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
BMP280_init();
 800233c:	f7ff f9f0 	bl	8001720 <BMP280_init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
//zad2();
zad4();
 8002340:	f7ff ff82 	bl	8002248 <zad4>
 8002344:	e7fc      	b.n	8002340 <main+0x28>
	...

08002348 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b094      	sub	sp, #80	@ 0x50
 800234c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800234e:	f107 0320 	add.w	r3, r7, #32
 8002352:	2230      	movs	r2, #48	@ 0x30
 8002354:	2100      	movs	r1, #0
 8002356:	4618      	mov	r0, r3
 8002358:	f005 fb9b 	bl	8007a92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800235c:	f107 030c 	add.w	r3, r7, #12
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800236c:	f001 fcb2 	bl	8003cd4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002370:	4b27      	ldr	r3, [pc, #156]	@ (8002410 <SystemClock_Config+0xc8>)
 8002372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002374:	4a26      	ldr	r2, [pc, #152]	@ (8002410 <SystemClock_Config+0xc8>)
 8002376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800237a:	6413      	str	r3, [r2, #64]	@ 0x40
 800237c:	4b24      	ldr	r3, [pc, #144]	@ (8002410 <SystemClock_Config+0xc8>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002384:	60bb      	str	r3, [r7, #8]
 8002386:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002388:	4b22      	ldr	r3, [pc, #136]	@ (8002414 <SystemClock_Config+0xcc>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002390:	4a20      	ldr	r2, [pc, #128]	@ (8002414 <SystemClock_Config+0xcc>)
 8002392:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002396:	6013      	str	r3, [r2, #0]
 8002398:	4b1e      	ldr	r3, [pc, #120]	@ (8002414 <SystemClock_Config+0xcc>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80023a0:	607b      	str	r3, [r7, #4]
 80023a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023a4:	2301      	movs	r3, #1
 80023a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80023a8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80023ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023ae:	2302      	movs	r3, #2
 80023b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80023b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80023b8:	2304      	movs	r3, #4
 80023ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80023bc:	2348      	movs	r3, #72	@ 0x48
 80023be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023c0:	2302      	movs	r3, #2
 80023c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80023c4:	2303      	movs	r3, #3
 80023c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023c8:	f107 0320 	add.w	r3, r7, #32
 80023cc:	4618      	mov	r0, r3
 80023ce:	f001 fc91 	bl	8003cf4 <HAL_RCC_OscConfig>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023d8:	f000 f81e 	bl	8002418 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023dc:	230f      	movs	r3, #15
 80023de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023e0:	2302      	movs	r3, #2
 80023e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023ee:	2300      	movs	r3, #0
 80023f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80023f2:	f107 030c 	add.w	r3, r7, #12
 80023f6:	2102      	movs	r1, #2
 80023f8:	4618      	mov	r0, r3
 80023fa:	f001 ff1f 	bl	800423c <HAL_RCC_ClockConfig>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002404:	f000 f808 	bl	8002418 <Error_Handler>
  }
}
 8002408:	bf00      	nop
 800240a:	3750      	adds	r7, #80	@ 0x50
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40023800 	.word	0x40023800
 8002414:	40007000 	.word	0x40007000

08002418 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800241c:	b672      	cpsid	i
}
 800241e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002420:	bf00      	nop
 8002422:	e7fd      	b.n	8002420 <Error_Handler+0x8>

08002424 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002428:	4b1b      	ldr	r3, [pc, #108]	@ (8002498 <MX_SPI4_Init+0x74>)
 800242a:	4a1c      	ldr	r2, [pc, #112]	@ (800249c <MX_SPI4_Init+0x78>)
 800242c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800242e:	4b1a      	ldr	r3, [pc, #104]	@ (8002498 <MX_SPI4_Init+0x74>)
 8002430:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002434:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002436:	4b18      	ldr	r3, [pc, #96]	@ (8002498 <MX_SPI4_Init+0x74>)
 8002438:	2200      	movs	r2, #0
 800243a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800243c:	4b16      	ldr	r3, [pc, #88]	@ (8002498 <MX_SPI4_Init+0x74>)
 800243e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002442:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002444:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <MX_SPI4_Init+0x74>)
 8002446:	2202      	movs	r2, #2
 8002448:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 800244a:	4b13      	ldr	r3, [pc, #76]	@ (8002498 <MX_SPI4_Init+0x74>)
 800244c:	2201      	movs	r2, #1
 800244e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002450:	4b11      	ldr	r3, [pc, #68]	@ (8002498 <MX_SPI4_Init+0x74>)
 8002452:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002456:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002458:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <MX_SPI4_Init+0x74>)
 800245a:	2210      	movs	r2, #16
 800245c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800245e:	4b0e      	ldr	r3, [pc, #56]	@ (8002498 <MX_SPI4_Init+0x74>)
 8002460:	2200      	movs	r2, #0
 8002462:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002464:	4b0c      	ldr	r3, [pc, #48]	@ (8002498 <MX_SPI4_Init+0x74>)
 8002466:	2200      	movs	r2, #0
 8002468:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800246a:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <MX_SPI4_Init+0x74>)
 800246c:	2200      	movs	r2, #0
 800246e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002470:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <MX_SPI4_Init+0x74>)
 8002472:	2207      	movs	r2, #7
 8002474:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002476:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <MX_SPI4_Init+0x74>)
 8002478:	2200      	movs	r2, #0
 800247a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800247c:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <MX_SPI4_Init+0x74>)
 800247e:	2200      	movs	r2, #0
 8002480:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002482:	4805      	ldr	r0, [pc, #20]	@ (8002498 <MX_SPI4_Init+0x74>)
 8002484:	f002 fcf0 	bl	8004e68 <HAL_SPI_Init>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 800248e:	f7ff ffc3 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000534 	.word	0x20000534
 800249c:	40013400 	.word	0x40013400

080024a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	@ 0x28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a1b      	ldr	r2, [pc, #108]	@ (800252c <HAL_SPI_MspInit+0x8c>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d12f      	bne.n	8002522 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80024c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002530 <HAL_SPI_MspInit+0x90>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002530 <HAL_SPI_MspInit+0x90>)
 80024c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80024cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ce:	4b18      	ldr	r3, [pc, #96]	@ (8002530 <HAL_SPI_MspInit+0x90>)
 80024d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024da:	4b15      	ldr	r3, [pc, #84]	@ (8002530 <HAL_SPI_MspInit+0x90>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024de:	4a14      	ldr	r2, [pc, #80]	@ (8002530 <HAL_SPI_MspInit+0x90>)
 80024e0:	f043 0310 	orr.w	r3, r3, #16
 80024e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e6:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_SPI_MspInit+0x90>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	f003 0310 	and.w	r3, r3, #16
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80024f2:	2364      	movs	r3, #100	@ 0x64
 80024f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f6:	2302      	movs	r3, #2
 80024f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fe:	2303      	movs	r3, #3
 8002500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002502:	2305      	movs	r3, #5
 8002504:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002506:	f107 0314 	add.w	r3, r7, #20
 800250a:	4619      	mov	r1, r3
 800250c:	4809      	ldr	r0, [pc, #36]	@ (8002534 <HAL_SPI_MspInit+0x94>)
 800250e:	f000 ffad 	bl	800346c <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8002512:	2200      	movs	r2, #0
 8002514:	2100      	movs	r1, #0
 8002516:	2054      	movs	r0, #84	@ 0x54
 8002518:	f000 fc01 	bl	8002d1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 800251c:	2054      	movs	r0, #84	@ 0x54
 800251e:	f000 fc1a 	bl	8002d56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002522:	bf00      	nop
 8002524:	3728      	adds	r7, #40	@ 0x28
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40013400 	.word	0x40013400
 8002530:	40023800 	.word	0x40023800
 8002534:	40021000 	.word	0x40021000

08002538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800253e:	4b0f      	ldr	r3, [pc, #60]	@ (800257c <HAL_MspInit+0x44>)
 8002540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002542:	4a0e      	ldr	r2, [pc, #56]	@ (800257c <HAL_MspInit+0x44>)
 8002544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002548:	6413      	str	r3, [r2, #64]	@ 0x40
 800254a:	4b0c      	ldr	r3, [pc, #48]	@ (800257c <HAL_MspInit+0x44>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002552:	607b      	str	r3, [r7, #4]
 8002554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002556:	4b09      	ldr	r3, [pc, #36]	@ (800257c <HAL_MspInit+0x44>)
 8002558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255a:	4a08      	ldr	r2, [pc, #32]	@ (800257c <HAL_MspInit+0x44>)
 800255c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002560:	6453      	str	r3, [r2, #68]	@ 0x44
 8002562:	4b06      	ldr	r3, [pc, #24]	@ (800257c <HAL_MspInit+0x44>)
 8002564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002566:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800256e:	bf00      	nop
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	40023800 	.word	0x40023800

08002580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002584:	bf00      	nop
 8002586:	e7fd      	b.n	8002584 <NMI_Handler+0x4>

08002588 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258c:	bf00      	nop
 800258e:	e7fd      	b.n	800258c <HardFault_Handler+0x4>

08002590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002594:	bf00      	nop
 8002596:	e7fd      	b.n	8002594 <MemManage_Handler+0x4>

08002598 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <BusFault_Handler+0x4>

080025a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <UsageFault_Handler+0x4>

080025a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025ac:	bf00      	nop
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025b6:	b480      	push	{r7}
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025c8:	bf00      	nop
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025d6:	f000 fa83 	bl	8002ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80025e4:	4802      	ldr	r0, [pc, #8]	@ (80025f0 <SPI4_IRQHandler+0x10>)
 80025e6:	f003 f9b7 	bl	8005958 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000534 	.word	0x20000534

080025f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  return 1;
 80025f8:	2301      	movs	r3, #1
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <_kill>:

int _kill(int pid, int sig)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800260e:	f005 fa93 	bl	8007b38 <__errno>
 8002612:	4603      	mov	r3, r0
 8002614:	2216      	movs	r2, #22
 8002616:	601a      	str	r2, [r3, #0]
  return -1;
 8002618:	f04f 33ff 	mov.w	r3, #4294967295
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}

08002624 <_exit>:

void _exit (int status)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800262c:	f04f 31ff 	mov.w	r1, #4294967295
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f7ff ffe7 	bl	8002604 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002636:	bf00      	nop
 8002638:	e7fd      	b.n	8002636 <_exit+0x12>

0800263a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b086      	sub	sp, #24
 800263e:	af00      	add	r7, sp, #0
 8002640:	60f8      	str	r0, [r7, #12]
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002646:	2300      	movs	r3, #0
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	e00a      	b.n	8002662 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800264c:	f3af 8000 	nop.w
 8002650:	4601      	mov	r1, r0
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	1c5a      	adds	r2, r3, #1
 8002656:	60ba      	str	r2, [r7, #8]
 8002658:	b2ca      	uxtb	r2, r1
 800265a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3301      	adds	r3, #1
 8002660:	617b      	str	r3, [r7, #20]
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	429a      	cmp	r2, r3
 8002668:	dbf0      	blt.n	800264c <_read+0x12>
  }

  return len;
 800266a:	687b      	ldr	r3, [r7, #4]
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002680:	2300      	movs	r3, #0
 8002682:	617b      	str	r3, [r7, #20]
 8002684:	e009      	b.n	800269a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	1c5a      	adds	r2, r3, #1
 800268a:	60ba      	str	r2, [r7, #8]
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	4618      	mov	r0, r3
 8002690:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	3301      	adds	r3, #1
 8002698:	617b      	str	r3, [r7, #20]
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	429a      	cmp	r2, r3
 80026a0:	dbf1      	blt.n	8002686 <_write+0x12>
  }
  return len;
 80026a2:	687b      	ldr	r3, [r7, #4]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <_close>:

int _close(int file)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026d4:	605a      	str	r2, [r3, #4]
  return 0;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <_isatty>:

int _isatty(int file)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026ec:	2301      	movs	r3, #1
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b085      	sub	sp, #20
 80026fe:	af00      	add	r7, sp, #0
 8002700:	60f8      	str	r0, [r7, #12]
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800271c:	4a14      	ldr	r2, [pc, #80]	@ (8002770 <_sbrk+0x5c>)
 800271e:	4b15      	ldr	r3, [pc, #84]	@ (8002774 <_sbrk+0x60>)
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002728:	4b13      	ldr	r3, [pc, #76]	@ (8002778 <_sbrk+0x64>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d102      	bne.n	8002736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002730:	4b11      	ldr	r3, [pc, #68]	@ (8002778 <_sbrk+0x64>)
 8002732:	4a12      	ldr	r2, [pc, #72]	@ (800277c <_sbrk+0x68>)
 8002734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <_sbrk+0x64>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	429a      	cmp	r2, r3
 8002742:	d207      	bcs.n	8002754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002744:	f005 f9f8 	bl	8007b38 <__errno>
 8002748:	4603      	mov	r3, r0
 800274a:	220c      	movs	r2, #12
 800274c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800274e:	f04f 33ff 	mov.w	r3, #4294967295
 8002752:	e009      	b.n	8002768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002754:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <_sbrk+0x64>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800275a:	4b07      	ldr	r3, [pc, #28]	@ (8002778 <_sbrk+0x64>)
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4413      	add	r3, r2
 8002762:	4a05      	ldr	r2, [pc, #20]	@ (8002778 <_sbrk+0x64>)
 8002764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002766:	68fb      	ldr	r3, [r7, #12]
}
 8002768:	4618      	mov	r0, r3
 800276a:	3718      	adds	r7, #24
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	20050000 	.word	0x20050000
 8002774:	00000400 	.word	0x00000400
 8002778:	20000598 	.word	0x20000598
 800277c:	20000c58 	.word	0x20000c58

08002780 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002784:	4b06      	ldr	r3, [pc, #24]	@ (80027a0 <SystemInit+0x20>)
 8002786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800278a:	4a05      	ldr	r2, [pc, #20]	@ (80027a0 <SystemInit+0x20>)
 800278c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002790:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002794:	bf00      	nop
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80027a8:	4b14      	ldr	r3, [pc, #80]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027aa:	4a15      	ldr	r2, [pc, #84]	@ (8002800 <MX_USART3_UART_Init+0x5c>)
 80027ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80027ae:	4b13      	ldr	r3, [pc, #76]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027b6:	4b11      	ldr	r3, [pc, #68]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027bc:	4b0f      	ldr	r3, [pc, #60]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027be:	2200      	movs	r2, #0
 80027c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027c2:	4b0e      	ldr	r3, [pc, #56]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027c8:	4b0c      	ldr	r3, [pc, #48]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027ca:	220c      	movs	r2, #12
 80027cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ce:	4b0b      	ldr	r3, [pc, #44]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027d4:	4b09      	ldr	r3, [pc, #36]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027da:	4b08      	ldr	r3, [pc, #32]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027dc:	2200      	movs	r2, #0
 80027de:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027e0:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027e6:	4805      	ldr	r0, [pc, #20]	@ (80027fc <MX_USART3_UART_Init+0x58>)
 80027e8:	f003 fbda 	bl	8005fa0 <HAL_UART_Init>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80027f2:	f7ff fe11 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	2000059c 	.word	0x2000059c
 8002800:	40004800 	.word	0x40004800

08002804 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b0aa      	sub	sp, #168	@ 0xa8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800281c:	f107 0310 	add.w	r3, r7, #16
 8002820:	2284      	movs	r2, #132	@ 0x84
 8002822:	2100      	movs	r1, #0
 8002824:	4618      	mov	r0, r3
 8002826:	f005 f934 	bl	8007a92 <memset>
  if(uartHandle->Instance==USART3)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a22      	ldr	r2, [pc, #136]	@ (80028b8 <HAL_UART_MspInit+0xb4>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d13c      	bne.n	80028ae <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002834:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002838:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800283a:	2300      	movs	r3, #0
 800283c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800283e:	f107 0310 	add.w	r3, r7, #16
 8002842:	4618      	mov	r0, r3
 8002844:	f001 ff20 	bl	8004688 <HAL_RCCEx_PeriphCLKConfig>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800284e:	f7ff fde3 	bl	8002418 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002852:	4b1a      	ldr	r3, [pc, #104]	@ (80028bc <HAL_UART_MspInit+0xb8>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002856:	4a19      	ldr	r2, [pc, #100]	@ (80028bc <HAL_UART_MspInit+0xb8>)
 8002858:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800285c:	6413      	str	r3, [r2, #64]	@ 0x40
 800285e:	4b17      	ldr	r3, [pc, #92]	@ (80028bc <HAL_UART_MspInit+0xb8>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002866:	60fb      	str	r3, [r7, #12]
 8002868:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800286a:	4b14      	ldr	r3, [pc, #80]	@ (80028bc <HAL_UART_MspInit+0xb8>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	4a13      	ldr	r2, [pc, #76]	@ (80028bc <HAL_UART_MspInit+0xb8>)
 8002870:	f043 0308 	orr.w	r3, r3, #8
 8002874:	6313      	str	r3, [r2, #48]	@ 0x30
 8002876:	4b11      	ldr	r3, [pc, #68]	@ (80028bc <HAL_UART_MspInit+0xb8>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	60bb      	str	r3, [r7, #8]
 8002880:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002882:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002886:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288a:	2302      	movs	r3, #2
 800288c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002890:	2301      	movs	r3, #1
 8002892:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002896:	2303      	movs	r3, #3
 8002898:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800289c:	2307      	movs	r3, #7
 800289e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028a2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80028a6:	4619      	mov	r1, r3
 80028a8:	4805      	ldr	r0, [pc, #20]	@ (80028c0 <HAL_UART_MspInit+0xbc>)
 80028aa:	f000 fddf 	bl	800346c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80028ae:	bf00      	nop
 80028b0:	37a8      	adds	r7, #168	@ 0xa8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	40004800 	.word	0x40004800
 80028bc:	40023800 	.word	0x40023800
 80028c0:	40020c00 	.word	0x40020c00

080028c4 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80028c8:	4b14      	ldr	r3, [pc, #80]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028ca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80028ce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80028d0:	4b12      	ldr	r3, [pc, #72]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028d2:	2206      	movs	r2, #6
 80028d4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80028d6:	4b11      	ldr	r3, [pc, #68]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028d8:	2202      	movs	r2, #2
 80028da:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80028dc:	4b0f      	ldr	r3, [pc, #60]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028de:	2200      	movs	r2, #0
 80028e0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80028e2:	4b0e      	ldr	r3, [pc, #56]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028e4:	2202      	movs	r2, #2
 80028e6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80028e8:	4b0c      	ldr	r3, [pc, #48]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028ea:	2201      	movs	r2, #1
 80028ec:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80028ee:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80028f4:	4b09      	ldr	r3, [pc, #36]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80028fa:	4b08      	ldr	r3, [pc, #32]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80028fc:	2201      	movs	r2, #1
 80028fe:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002900:	4b06      	ldr	r3, [pc, #24]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002902:	2200      	movs	r2, #0
 8002904:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002906:	4805      	ldr	r0, [pc, #20]	@ (800291c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002908:	f001 f8a9 	bl	8003a5e <HAL_PCD_Init>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002912:	f7ff fd81 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002916:	bf00      	nop
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	20000624 	.word	0x20000624

08002920 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b0ac      	sub	sp, #176	@ 0xb0
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002928:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	609a      	str	r2, [r3, #8]
 8002934:	60da      	str	r2, [r3, #12]
 8002936:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002938:	f107 0318 	add.w	r3, r7, #24
 800293c:	2284      	movs	r2, #132	@ 0x84
 800293e:	2100      	movs	r1, #0
 8002940:	4618      	mov	r0, r3
 8002942:	f005 f8a6 	bl	8007a92 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800294e:	d159      	bne.n	8002a04 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002950:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002954:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002956:	2300      	movs	r3, #0
 8002958:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800295c:	f107 0318 	add.w	r3, r7, #24
 8002960:	4618      	mov	r0, r3
 8002962:	f001 fe91 	bl	8004688 <HAL_RCCEx_PeriphCLKConfig>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800296c:	f7ff fd54 	bl	8002418 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002970:	4b26      	ldr	r3, [pc, #152]	@ (8002a0c <HAL_PCD_MspInit+0xec>)
 8002972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002974:	4a25      	ldr	r2, [pc, #148]	@ (8002a0c <HAL_PCD_MspInit+0xec>)
 8002976:	f043 0301 	orr.w	r3, r3, #1
 800297a:	6313      	str	r3, [r2, #48]	@ 0x30
 800297c:	4b23      	ldr	r3, [pc, #140]	@ (8002a0c <HAL_PCD_MspInit+0xec>)
 800297e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002988:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800298c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002990:	2302      	movs	r3, #2
 8002992:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299c:	2303      	movs	r3, #3
 800299e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80029a2:	230a      	movs	r3, #10
 80029a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80029ac:	4619      	mov	r1, r3
 80029ae:	4818      	ldr	r0, [pc, #96]	@ (8002a10 <HAL_PCD_MspInit+0xf0>)
 80029b0:	f000 fd5c 	bl	800346c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80029b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029bc:	2300      	movs	r3, #0
 80029be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80029c8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80029cc:	4619      	mov	r1, r3
 80029ce:	4810      	ldr	r0, [pc, #64]	@ (8002a10 <HAL_PCD_MspInit+0xf0>)
 80029d0:	f000 fd4c 	bl	800346c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80029d4:	4b0d      	ldr	r3, [pc, #52]	@ (8002a0c <HAL_PCD_MspInit+0xec>)
 80029d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029d8:	4a0c      	ldr	r2, [pc, #48]	@ (8002a0c <HAL_PCD_MspInit+0xec>)
 80029da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029de:	6353      	str	r3, [r2, #52]	@ 0x34
 80029e0:	4b0a      	ldr	r3, [pc, #40]	@ (8002a0c <HAL_PCD_MspInit+0xec>)
 80029e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029e8:	613b      	str	r3, [r7, #16]
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4b07      	ldr	r3, [pc, #28]	@ (8002a0c <HAL_PCD_MspInit+0xec>)
 80029ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f0:	4a06      	ldr	r2, [pc, #24]	@ (8002a0c <HAL_PCD_MspInit+0xec>)
 80029f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029f6:	6453      	str	r3, [r2, #68]	@ 0x44
 80029f8:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <HAL_PCD_MspInit+0xec>)
 80029fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002a04:	bf00      	nop
 8002a06:	37b0      	adds	r7, #176	@ 0xb0
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	40020000 	.word	0x40020000

08002a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a18:	f7ff feb2 	bl	8002780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a1c:	480c      	ldr	r0, [pc, #48]	@ (8002a50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a1e:	490d      	ldr	r1, [pc, #52]	@ (8002a54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a20:	4a0d      	ldr	r2, [pc, #52]	@ (8002a58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a24:	e002      	b.n	8002a2c <LoopCopyDataInit>

08002a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a2a:	3304      	adds	r3, #4

08002a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a30:	d3f9      	bcc.n	8002a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a32:	4a0a      	ldr	r2, [pc, #40]	@ (8002a5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a34:	4c0a      	ldr	r4, [pc, #40]	@ (8002a60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a38:	e001      	b.n	8002a3e <LoopFillZerobss>

08002a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a3c:	3204      	adds	r2, #4

08002a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a40:	d3fb      	bcc.n	8002a3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002a42:	f005 f87f 	bl	8007b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a46:	f7ff fc67 	bl	8002318 <main>
  bx  lr    
 8002a4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a4c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a54:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002a58:	0800a0ec 	.word	0x0800a0ec
  ldr r2, =_sbss
 8002a5c:	20000314 	.word	0x20000314
  ldr r4, =_ebss
 8002a60:	20000c54 	.word	0x20000c54

08002a64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a64:	e7fe      	b.n	8002a64 <ADC_IRQHandler>

08002a66 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a6a:	2003      	movs	r0, #3
 8002a6c:	f000 f94c 	bl	8002d08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a70:	2000      	movs	r0, #0
 8002a72:	f000 f805 	bl	8002a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a76:	f7ff fd5f 	bl	8002538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a88:	4b12      	ldr	r3, [pc, #72]	@ (8002ad4 <HAL_InitTick+0x54>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <HAL_InitTick+0x58>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	4619      	mov	r1, r3
 8002a92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 f967 	bl	8002d72 <HAL_SYSTICK_Config>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e00e      	b.n	8002acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2b0f      	cmp	r3, #15
 8002ab2:	d80a      	bhi.n	8002aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	6879      	ldr	r1, [r7, #4]
 8002ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8002abc:	f000 f92f 	bl	8002d1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac0:	4a06      	ldr	r2, [pc, #24]	@ (8002adc <HAL_InitTick+0x5c>)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e000      	b.n	8002acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000000 	.word	0x20000000
 8002ad8:	20000008 	.word	0x20000008
 8002adc:	20000004 	.word	0x20000004

08002ae0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae4:	4b06      	ldr	r3, [pc, #24]	@ (8002b00 <HAL_IncTick+0x20>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <HAL_IncTick+0x24>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4413      	add	r3, r2
 8002af0:	4a04      	ldr	r2, [pc, #16]	@ (8002b04 <HAL_IncTick+0x24>)
 8002af2:	6013      	str	r3, [r2, #0]
}
 8002af4:	bf00      	nop
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	20000008 	.word	0x20000008
 8002b04:	20000b04 	.word	0x20000b04

08002b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b0c:	4b03      	ldr	r3, [pc, #12]	@ (8002b1c <HAL_GetTick+0x14>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	20000b04 	.word	0x20000b04

08002b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b28:	f7ff ffee 	bl	8002b08 <HAL_GetTick>
 8002b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b38:	d005      	beq.n	8002b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b64 <HAL_Delay+0x44>)
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	4413      	add	r3, r2
 8002b44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b46:	bf00      	nop
 8002b48:	f7ff ffde 	bl	8002b08 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d8f7      	bhi.n	8002b48 <HAL_Delay+0x28>
  {
  }
}
 8002b58:	bf00      	nop
 8002b5a:	bf00      	nop
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	20000008 	.word	0x20000008

08002b68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f003 0307 	and.w	r3, r3, #7
 8002b76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba8 <__NVIC_SetPriorityGrouping+0x40>)
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b7e:	68ba      	ldr	r2, [r7, #8]
 8002b80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b84:	4013      	ands	r3, r2
 8002b86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002b90:	4b06      	ldr	r3, [pc, #24]	@ (8002bac <__NVIC_SetPriorityGrouping+0x44>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b96:	4a04      	ldr	r2, [pc, #16]	@ (8002ba8 <__NVIC_SetPriorityGrouping+0x40>)
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	60d3      	str	r3, [r2, #12]
}
 8002b9c:	bf00      	nop
 8002b9e:	3714      	adds	r7, #20
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	e000ed00 	.word	0xe000ed00
 8002bac:	05fa0000 	.word	0x05fa0000

08002bb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bb4:	4b04      	ldr	r3, [pc, #16]	@ (8002bc8 <__NVIC_GetPriorityGrouping+0x18>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	0a1b      	lsrs	r3, r3, #8
 8002bba:	f003 0307 	and.w	r3, r3, #7
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr
 8002bc8:	e000ed00 	.word	0xe000ed00

08002bcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	db0b      	blt.n	8002bf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	f003 021f 	and.w	r2, r3, #31
 8002be4:	4907      	ldr	r1, [pc, #28]	@ (8002c04 <__NVIC_EnableIRQ+0x38>)
 8002be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bea:	095b      	lsrs	r3, r3, #5
 8002bec:	2001      	movs	r0, #1
 8002bee:	fa00 f202 	lsl.w	r2, r0, r2
 8002bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	e000e100 	.word	0xe000e100

08002c08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	6039      	str	r1, [r7, #0]
 8002c12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	db0a      	blt.n	8002c32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	490c      	ldr	r1, [pc, #48]	@ (8002c54 <__NVIC_SetPriority+0x4c>)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	0112      	lsls	r2, r2, #4
 8002c28:	b2d2      	uxtb	r2, r2
 8002c2a:	440b      	add	r3, r1
 8002c2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c30:	e00a      	b.n	8002c48 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	b2da      	uxtb	r2, r3
 8002c36:	4908      	ldr	r1, [pc, #32]	@ (8002c58 <__NVIC_SetPriority+0x50>)
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	f003 030f 	and.w	r3, r3, #15
 8002c3e:	3b04      	subs	r3, #4
 8002c40:	0112      	lsls	r2, r2, #4
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	440b      	add	r3, r1
 8002c46:	761a      	strb	r2, [r3, #24]
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	e000e100 	.word	0xe000e100
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b089      	sub	sp, #36	@ 0x24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	f1c3 0307 	rsb	r3, r3, #7
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	bf28      	it	cs
 8002c7a:	2304      	movcs	r3, #4
 8002c7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	3304      	adds	r3, #4
 8002c82:	2b06      	cmp	r3, #6
 8002c84:	d902      	bls.n	8002c8c <NVIC_EncodePriority+0x30>
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	3b03      	subs	r3, #3
 8002c8a:	e000      	b.n	8002c8e <NVIC_EncodePriority+0x32>
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c90:	f04f 32ff 	mov.w	r2, #4294967295
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43da      	mvns	r2, r3
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	401a      	ands	r2, r3
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ca4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	fa01 f303 	lsl.w	r3, r1, r3
 8002cae:	43d9      	mvns	r1, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb4:	4313      	orrs	r3, r2
         );
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3724      	adds	r7, #36	@ 0x24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
	...

08002cc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cd4:	d301      	bcc.n	8002cda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e00f      	b.n	8002cfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cda:	4a0a      	ldr	r2, [pc, #40]	@ (8002d04 <SysTick_Config+0x40>)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ce2:	210f      	movs	r1, #15
 8002ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce8:	f7ff ff8e 	bl	8002c08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cec:	4b05      	ldr	r3, [pc, #20]	@ (8002d04 <SysTick_Config+0x40>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cf2:	4b04      	ldr	r3, [pc, #16]	@ (8002d04 <SysTick_Config+0x40>)
 8002cf4:	2207      	movs	r2, #7
 8002cf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	e000e010 	.word	0xe000e010

08002d08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f7ff ff29 	bl	8002b68 <__NVIC_SetPriorityGrouping>
}
 8002d16:	bf00      	nop
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b086      	sub	sp, #24
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	4603      	mov	r3, r0
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
 8002d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d30:	f7ff ff3e 	bl	8002bb0 <__NVIC_GetPriorityGrouping>
 8002d34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	68b9      	ldr	r1, [r7, #8]
 8002d3a:	6978      	ldr	r0, [r7, #20]
 8002d3c:	f7ff ff8e 	bl	8002c5c <NVIC_EncodePriority>
 8002d40:	4602      	mov	r2, r0
 8002d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d46:	4611      	mov	r1, r2
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff ff5d 	bl	8002c08 <__NVIC_SetPriority>
}
 8002d4e:	bf00      	nop
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b082      	sub	sp, #8
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff ff31 	bl	8002bcc <__NVIC_EnableIRQ>
}
 8002d6a:	bf00      	nop
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7ff ffa2 	bl	8002cc4 <SysTick_Config>
 8002d80:	4603      	mov	r3, r0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d004      	beq.n	8002da8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2280      	movs	r2, #128	@ 0x80
 8002da2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e00c      	b.n	8002dc2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2205      	movs	r2, #5
 8002dac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0201 	bic.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
	...

08002dd0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e086      	b.n	8002ef0 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d106      	bne.n	8002dfa <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2220      	movs	r2, #32
 8002df0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f7fe fa39 	bl	800126c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dfa:	4b3f      	ldr	r3, [pc, #252]	@ (8002ef8 <HAL_ETH_Init+0x128>)
 8002dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfe:	4a3e      	ldr	r2, [pc, #248]	@ (8002ef8 <HAL_ETH_Init+0x128>)
 8002e00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e06:	4b3c      	ldr	r3, [pc, #240]	@ (8002ef8 <HAL_ETH_Init+0x128>)
 8002e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e0e:	60bb      	str	r3, [r7, #8]
 8002e10:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002e12:	4b3a      	ldr	r3, [pc, #232]	@ (8002efc <HAL_ETH_Init+0x12c>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	4a39      	ldr	r2, [pc, #228]	@ (8002efc <HAL_ETH_Init+0x12c>)
 8002e18:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e1c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002e1e:	4b37      	ldr	r3, [pc, #220]	@ (8002efc <HAL_ETH_Init+0x12c>)
 8002e20:	685a      	ldr	r2, [r3, #4]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	4935      	ldr	r1, [pc, #212]	@ (8002efc <HAL_ETH_Init+0x12c>)
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002e2c:	4b33      	ldr	r3, [pc, #204]	@ (8002efc <HAL_ETH_Init+0x12c>)
 8002e2e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6812      	ldr	r2, [r2, #0]
 8002e3e:	f043 0301 	orr.w	r3, r3, #1
 8002e42:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e46:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e48:	f7ff fe5e 	bl	8002b08 <HAL_GetTick>
 8002e4c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002e4e:	e011      	b.n	8002e74 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002e50:	f7ff fe5a 	bl	8002b08 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002e5e:	d909      	bls.n	8002e74 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2204      	movs	r2, #4
 8002e64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	22e0      	movs	r2, #224	@ 0xe0
 8002e6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e03d      	b.n	8002ef0 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1e4      	bne.n	8002e50 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f97a 	bl	8003180 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f000 fa25 	bl	80032dc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 fa7b 	bl	800338e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 f9e3 	bl	800326c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002eb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8002f00 <HAL_ETH_Init+0x130>)
 8002ec4:	430b      	orrs	r3, r1
 8002ec6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002eda:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2210      	movs	r2, #16
 8002eea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3710      	adds	r7, #16
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	40013800 	.word	0x40013800
 8002f00:	00020060 	.word	0x00020060

08002f04 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	4b53      	ldr	r3, [pc, #332]	@ (8003068 <ETH_SetMACConfig+0x164>)
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	7b9b      	ldrb	r3, [r3, #14]
 8002f22:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	7c12      	ldrb	r2, [r2, #16]
 8002f28:	2a00      	cmp	r2, #0
 8002f2a:	d102      	bne.n	8002f32 <ETH_SetMACConfig+0x2e>
 8002f2c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002f30:	e000      	b.n	8002f34 <ETH_SetMACConfig+0x30>
 8002f32:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002f34:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	7c52      	ldrb	r2, [r2, #17]
 8002f3a:	2a00      	cmp	r2, #0
 8002f3c:	d102      	bne.n	8002f44 <ETH_SetMACConfig+0x40>
 8002f3e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002f42:	e000      	b.n	8002f46 <ETH_SetMACConfig+0x42>
 8002f44:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002f46:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002f4c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	7fdb      	ldrb	r3, [r3, #31]
 8002f52:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002f54:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002f5a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	7f92      	ldrb	r2, [r2, #30]
 8002f60:	2a00      	cmp	r2, #0
 8002f62:	d102      	bne.n	8002f6a <ETH_SetMACConfig+0x66>
 8002f64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f68:	e000      	b.n	8002f6c <ETH_SetMACConfig+0x68>
 8002f6a:	2200      	movs	r2, #0
                        macconf->Speed |
 8002f6c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	7f1b      	ldrb	r3, [r3, #28]
 8002f72:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002f74:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002f7a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	791b      	ldrb	r3, [r3, #4]
 8002f80:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002f82:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002f8a:	2a00      	cmp	r2, #0
 8002f8c:	d102      	bne.n	8002f94 <ETH_SetMACConfig+0x90>
 8002f8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f92:	e000      	b.n	8002f96 <ETH_SetMACConfig+0x92>
 8002f94:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002f96:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	7bdb      	ldrb	r3, [r3, #15]
 8002f9c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002f9e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002fa4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002fac:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fc6:	2001      	movs	r0, #1
 8002fc8:	f7ff fdaa 	bl	8002b20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fea:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002ff2:	2a00      	cmp	r2, #0
 8002ff4:	d101      	bne.n	8002ffa <ETH_SetMACConfig+0xf6>
 8002ff6:	2280      	movs	r2, #128	@ 0x80
 8002ff8:	e000      	b.n	8002ffc <ETH_SetMACConfig+0xf8>
 8002ffa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002ffc:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003002:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800300a:	2a01      	cmp	r2, #1
 800300c:	d101      	bne.n	8003012 <ETH_SetMACConfig+0x10e>
 800300e:	2208      	movs	r2, #8
 8003010:	e000      	b.n	8003014 <ETH_SetMACConfig+0x110>
 8003012:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003014:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003016:	683a      	ldr	r2, [r7, #0]
 8003018:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800301c:	2a01      	cmp	r2, #1
 800301e:	d101      	bne.n	8003024 <ETH_SetMACConfig+0x120>
 8003020:	2204      	movs	r2, #4
 8003022:	e000      	b.n	8003026 <ETH_SetMACConfig+0x122>
 8003024:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003026:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003028:	683a      	ldr	r2, [r7, #0]
 800302a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800302e:	2a01      	cmp	r2, #1
 8003030:	d101      	bne.n	8003036 <ETH_SetMACConfig+0x132>
 8003032:	2202      	movs	r2, #2
 8003034:	e000      	b.n	8003038 <ETH_SetMACConfig+0x134>
 8003036:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003038:	4313      	orrs	r3, r2
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	4313      	orrs	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003050:	2001      	movs	r0, #1
 8003052:	f7ff fd65 	bl	8002b20 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68fa      	ldr	r2, [r7, #12]
 800305c:	619a      	str	r2, [r3, #24]
}
 800305e:	bf00      	nop
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	fd20810f 	.word	0xfd20810f

0800306c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	4b3d      	ldr	r3, [pc, #244]	@ (800317c <ETH_SetDMAConfig+0x110>)
 8003086:	4013      	ands	r3, r2
 8003088:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	7b1b      	ldrb	r3, [r3, #12]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d102      	bne.n	8003098 <ETH_SetDMAConfig+0x2c>
 8003092:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003096:	e000      	b.n	800309a <ETH_SetDMAConfig+0x2e>
 8003098:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	7b5b      	ldrb	r3, [r3, #13]
 800309e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80030a0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	7f52      	ldrb	r2, [r2, #29]
 80030a6:	2a00      	cmp	r2, #0
 80030a8:	d102      	bne.n	80030b0 <ETH_SetDMAConfig+0x44>
 80030aa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80030ae:	e000      	b.n	80030b2 <ETH_SetDMAConfig+0x46>
 80030b0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80030b2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	7b9b      	ldrb	r3, [r3, #14]
 80030b8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80030ba:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80030c0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	7f1b      	ldrb	r3, [r3, #28]
 80030c6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80030c8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	7f9b      	ldrb	r3, [r3, #30]
 80030ce:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80030d0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80030d6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030de:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80030e0:	4313      	orrs	r3, r2
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030f0:	461a      	mov	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003102:	2001      	movs	r0, #1
 8003104:	f7ff fd0c 	bl	8002b20 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003110:	461a      	mov	r2, r3
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	791b      	ldrb	r3, [r3, #4]
 800311a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003120:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003126:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800312c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003134:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003136:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800313c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800313e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003144:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	6812      	ldr	r2, [r2, #0]
 800314a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800314e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003152:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003160:	2001      	movs	r0, #1
 8003162:	f7ff fcdd 	bl	8002b20 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800316e:	461a      	mov	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6013      	str	r3, [r2, #0]
}
 8003174:	bf00      	nop
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	f8de3f23 	.word	0xf8de3f23

08003180 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b0a6      	sub	sp, #152	@ 0x98
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003188:	2301      	movs	r3, #1
 800318a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800318e:	2301      	movs	r3, #1
 8003190:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003194:	2300      	movs	r3, #0
 8003196:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003198:	2300      	movs	r3, #0
 800319a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800319e:	2301      	movs	r3, #1
 80031a0:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80031a4:	2300      	movs	r3, #0
 80031a6:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80031aa:	2301      	movs	r3, #1
 80031ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80031b0:	2301      	movs	r3, #1
 80031b2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80031b6:	2300      	movs	r3, #0
 80031b8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80031bc:	2300      	movs	r3, #0
 80031be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80031c2:	2300      	movs	r3, #0
 80031c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80031c6:	2300      	movs	r3, #0
 80031c8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80031cc:	2300      	movs	r3, #0
 80031ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80031d0:	2300      	movs	r3, #0
 80031d2:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80031d6:	2300      	movs	r3, #0
 80031d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80031dc:	2300      	movs	r3, #0
 80031de:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80031e2:	2300      	movs	r3, #0
 80031e4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80031e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80031ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80031ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80031f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80031f4:	2300      	movs	r3, #0
 80031f6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80031fa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80031fe:	4619      	mov	r1, r3
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f7ff fe7f 	bl	8002f04 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003206:	2301      	movs	r3, #1
 8003208:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800320a:	2301      	movs	r3, #1
 800320c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800320e:	2301      	movs	r3, #1
 8003210:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003214:	2301      	movs	r3, #1
 8003216:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003218:	2300      	movs	r3, #0
 800321a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800321c:	2300      	movs	r3, #0
 800321e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003222:	2300      	movs	r3, #0
 8003224:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003228:	2300      	movs	r3, #0
 800322a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800322c:	2301      	movs	r3, #1
 800322e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003232:	2301      	movs	r3, #1
 8003234:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003236:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800323a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800323c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003240:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003242:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003246:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003248:	2301      	movs	r3, #1
 800324a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800324e:	2300      	movs	r3, #0
 8003250:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003252:	2300      	movs	r3, #0
 8003254:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003256:	f107 0308 	add.w	r3, r7, #8
 800325a:	4619      	mov	r1, r3
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f7ff ff05 	bl	800306c <ETH_SetDMAConfig>
}
 8003262:	bf00      	nop
 8003264:	3798      	adds	r7, #152	@ 0x98
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
	...

0800326c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800326c:	b480      	push	{r7}
 800326e:	b087      	sub	sp, #28
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	3305      	adds	r3, #5
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	021b      	lsls	r3, r3, #8
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	3204      	adds	r2, #4
 8003284:	7812      	ldrb	r2, [r2, #0]
 8003286:	4313      	orrs	r3, r2
 8003288:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	4b11      	ldr	r3, [pc, #68]	@ (80032d4 <ETH_MACAddressConfig+0x68>)
 800328e:	4413      	add	r3, r2
 8003290:	461a      	mov	r2, r3
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	3303      	adds	r3, #3
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	061a      	lsls	r2, r3, #24
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	3302      	adds	r3, #2
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	041b      	lsls	r3, r3, #16
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3301      	adds	r3, #1
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	4313      	orrs	r3, r2
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	7812      	ldrb	r2, [r2, #0]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	4b06      	ldr	r3, [pc, #24]	@ (80032d8 <ETH_MACAddressConfig+0x6c>)
 80032be:	4413      	add	r3, r2
 80032c0:	461a      	mov	r2, r3
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	6013      	str	r3, [r2, #0]
}
 80032c6:	bf00      	nop
 80032c8:	371c      	adds	r7, #28
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	40028040 	.word	0x40028040
 80032d8:	40028044 	.word	0x40028044

080032dc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80032e4:	2300      	movs	r3, #0
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	e03e      	b.n	8003368 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68d9      	ldr	r1, [r3, #12]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	4613      	mov	r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	4413      	add	r3, r2
 80032f6:	00db      	lsls	r3, r3, #3
 80032f8:	440b      	add	r3, r1
 80032fa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	2200      	movs	r2, #0
 8003300:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2200      	movs	r2, #0
 8003306:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	2200      	movs	r2, #0
 800330c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2200      	movs	r2, #0
 8003312:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003314:	68b9      	ldr	r1, [r7, #8]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	3206      	adds	r2, #6
 800331c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2b02      	cmp	r3, #2
 8003330:	d80c      	bhi.n	800334c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	68d9      	ldr	r1, [r3, #12]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	1c5a      	adds	r2, r3, #1
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	440b      	add	r3, r1
 8003344:	461a      	mov	r2, r3
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	60da      	str	r2, [r3, #12]
 800334a:	e004      	b.n	8003356 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	461a      	mov	r2, r3
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	3301      	adds	r3, #1
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b03      	cmp	r3, #3
 800336c:	d9bd      	bls.n	80032ea <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003380:	611a      	str	r2, [r3, #16]
}
 8003382:	bf00      	nop
 8003384:	3714      	adds	r7, #20
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr

0800338e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800338e:	b480      	push	{r7}
 8003390:	b085      	sub	sp, #20
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003396:	2300      	movs	r3, #0
 8003398:	60fb      	str	r3, [r7, #12]
 800339a:	e048      	b.n	800342e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6919      	ldr	r1, [r3, #16]
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	440b      	add	r3, r1
 80033ac:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2200      	movs	r2, #0
 80033b8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	2200      	movs	r2, #0
 80033be:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2200      	movs	r2, #0
 80033c4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	2200      	movs	r2, #0
 80033ca:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	2200      	movs	r2, #0
 80033d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80033d8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80033f2:	68b9      	ldr	r1, [r7, #8]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	3212      	adds	r2, #18
 80033fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2b02      	cmp	r3, #2
 8003402:	d80c      	bhi.n	800341e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6919      	ldr	r1, [r3, #16]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1c5a      	adds	r2, r3, #1
 800340c:	4613      	mov	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4413      	add	r3, r2
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	440b      	add	r3, r1
 8003416:	461a      	mov	r2, r3
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	60da      	str	r2, [r3, #12]
 800341c:	e004      	b.n	8003428 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	461a      	mov	r2, r3
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	3301      	adds	r3, #1
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2b03      	cmp	r3, #3
 8003432:	d9b3      	bls.n	800339c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800345e:	60da      	str	r2, [r3, #12]
}
 8003460:	bf00      	nop
 8003462:	3714      	adds	r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800346c:	b480      	push	{r7}
 800346e:	b089      	sub	sp, #36	@ 0x24
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003476:	2300      	movs	r3, #0
 8003478:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800347a:	2300      	movs	r3, #0
 800347c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800347e:	2300      	movs	r3, #0
 8003480:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003482:	2300      	movs	r3, #0
 8003484:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003486:	2300      	movs	r3, #0
 8003488:	61fb      	str	r3, [r7, #28]
 800348a:	e175      	b.n	8003778 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800348c:	2201      	movs	r2, #1
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	4013      	ands	r3, r2
 800349e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	f040 8164 	bne.w	8003772 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f003 0303 	and.w	r3, r3, #3
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d005      	beq.n	80034c2 <HAL_GPIO_Init+0x56>
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f003 0303 	and.w	r3, r3, #3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d130      	bne.n	8003524 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	2203      	movs	r2, #3
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	43db      	mvns	r3, r3
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	4013      	ands	r3, r2
 80034d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	68da      	ldr	r2, [r3, #12]
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034f8:	2201      	movs	r2, #1
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43db      	mvns	r3, r3
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4013      	ands	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	091b      	lsrs	r3, r3, #4
 800350e:	f003 0201 	and.w	r2, r3, #1
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4313      	orrs	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f003 0303 	and.w	r3, r3, #3
 800352c:	2b03      	cmp	r3, #3
 800352e:	d017      	beq.n	8003560 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	2203      	movs	r2, #3
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	4313      	orrs	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f003 0303 	and.w	r3, r3, #3
 8003568:	2b02      	cmp	r3, #2
 800356a:	d123      	bne.n	80035b4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	08da      	lsrs	r2, r3, #3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	3208      	adds	r2, #8
 8003574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	220f      	movs	r2, #15
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	43db      	mvns	r3, r3
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4013      	ands	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	691a      	ldr	r2, [r3, #16]
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	f003 0307 	and.w	r3, r3, #7
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	08da      	lsrs	r2, r3, #3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	3208      	adds	r2, #8
 80035ae:	69b9      	ldr	r1, [r7, #24]
 80035b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	2203      	movs	r2, #3
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	43db      	mvns	r3, r3
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	4013      	ands	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f003 0203 	and.w	r2, r3, #3
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	4313      	orrs	r3, r2
 80035e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f000 80be 	beq.w	8003772 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035f6:	4b66      	ldr	r3, [pc, #408]	@ (8003790 <HAL_GPIO_Init+0x324>)
 80035f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035fa:	4a65      	ldr	r2, [pc, #404]	@ (8003790 <HAL_GPIO_Init+0x324>)
 80035fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003600:	6453      	str	r3, [r2, #68]	@ 0x44
 8003602:	4b63      	ldr	r3, [pc, #396]	@ (8003790 <HAL_GPIO_Init+0x324>)
 8003604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003606:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800360a:	60fb      	str	r3, [r7, #12]
 800360c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800360e:	4a61      	ldr	r2, [pc, #388]	@ (8003794 <HAL_GPIO_Init+0x328>)
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	089b      	lsrs	r3, r3, #2
 8003614:	3302      	adds	r3, #2
 8003616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800361a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	f003 0303 	and.w	r3, r3, #3
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	220f      	movs	r2, #15
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	43db      	mvns	r3, r3
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	4013      	ands	r3, r2
 8003630:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a58      	ldr	r2, [pc, #352]	@ (8003798 <HAL_GPIO_Init+0x32c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d037      	beq.n	80036aa <HAL_GPIO_Init+0x23e>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a57      	ldr	r2, [pc, #348]	@ (800379c <HAL_GPIO_Init+0x330>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d031      	beq.n	80036a6 <HAL_GPIO_Init+0x23a>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a56      	ldr	r2, [pc, #344]	@ (80037a0 <HAL_GPIO_Init+0x334>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d02b      	beq.n	80036a2 <HAL_GPIO_Init+0x236>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a55      	ldr	r2, [pc, #340]	@ (80037a4 <HAL_GPIO_Init+0x338>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d025      	beq.n	800369e <HAL_GPIO_Init+0x232>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a54      	ldr	r2, [pc, #336]	@ (80037a8 <HAL_GPIO_Init+0x33c>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d01f      	beq.n	800369a <HAL_GPIO_Init+0x22e>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a53      	ldr	r2, [pc, #332]	@ (80037ac <HAL_GPIO_Init+0x340>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d019      	beq.n	8003696 <HAL_GPIO_Init+0x22a>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a52      	ldr	r2, [pc, #328]	@ (80037b0 <HAL_GPIO_Init+0x344>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d013      	beq.n	8003692 <HAL_GPIO_Init+0x226>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a51      	ldr	r2, [pc, #324]	@ (80037b4 <HAL_GPIO_Init+0x348>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d00d      	beq.n	800368e <HAL_GPIO_Init+0x222>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a50      	ldr	r2, [pc, #320]	@ (80037b8 <HAL_GPIO_Init+0x34c>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d007      	beq.n	800368a <HAL_GPIO_Init+0x21e>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a4f      	ldr	r2, [pc, #316]	@ (80037bc <HAL_GPIO_Init+0x350>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d101      	bne.n	8003686 <HAL_GPIO_Init+0x21a>
 8003682:	2309      	movs	r3, #9
 8003684:	e012      	b.n	80036ac <HAL_GPIO_Init+0x240>
 8003686:	230a      	movs	r3, #10
 8003688:	e010      	b.n	80036ac <HAL_GPIO_Init+0x240>
 800368a:	2308      	movs	r3, #8
 800368c:	e00e      	b.n	80036ac <HAL_GPIO_Init+0x240>
 800368e:	2307      	movs	r3, #7
 8003690:	e00c      	b.n	80036ac <HAL_GPIO_Init+0x240>
 8003692:	2306      	movs	r3, #6
 8003694:	e00a      	b.n	80036ac <HAL_GPIO_Init+0x240>
 8003696:	2305      	movs	r3, #5
 8003698:	e008      	b.n	80036ac <HAL_GPIO_Init+0x240>
 800369a:	2304      	movs	r3, #4
 800369c:	e006      	b.n	80036ac <HAL_GPIO_Init+0x240>
 800369e:	2303      	movs	r3, #3
 80036a0:	e004      	b.n	80036ac <HAL_GPIO_Init+0x240>
 80036a2:	2302      	movs	r3, #2
 80036a4:	e002      	b.n	80036ac <HAL_GPIO_Init+0x240>
 80036a6:	2301      	movs	r3, #1
 80036a8:	e000      	b.n	80036ac <HAL_GPIO_Init+0x240>
 80036aa:	2300      	movs	r3, #0
 80036ac:	69fa      	ldr	r2, [r7, #28]
 80036ae:	f002 0203 	and.w	r2, r2, #3
 80036b2:	0092      	lsls	r2, r2, #2
 80036b4:	4093      	lsls	r3, r2
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80036bc:	4935      	ldr	r1, [pc, #212]	@ (8003794 <HAL_GPIO_Init+0x328>)
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	089b      	lsrs	r3, r3, #2
 80036c2:	3302      	adds	r3, #2
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036ca:	4b3d      	ldr	r3, [pc, #244]	@ (80037c0 <HAL_GPIO_Init+0x354>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	43db      	mvns	r3, r3
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	4013      	ands	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036ee:	4a34      	ldr	r2, [pc, #208]	@ (80037c0 <HAL_GPIO_Init+0x354>)
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036f4:	4b32      	ldr	r3, [pc, #200]	@ (80037c0 <HAL_GPIO_Init+0x354>)
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	43db      	mvns	r3, r3
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4013      	ands	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d003      	beq.n	8003718 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	4313      	orrs	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003718:	4a29      	ldr	r2, [pc, #164]	@ (80037c0 <HAL_GPIO_Init+0x354>)
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800371e:	4b28      	ldr	r3, [pc, #160]	@ (80037c0 <HAL_GPIO_Init+0x354>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	43db      	mvns	r3, r3
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	4013      	ands	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	4313      	orrs	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003742:	4a1f      	ldr	r2, [pc, #124]	@ (80037c0 <HAL_GPIO_Init+0x354>)
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003748:	4b1d      	ldr	r3, [pc, #116]	@ (80037c0 <HAL_GPIO_Init+0x354>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	43db      	mvns	r3, r3
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	4013      	ands	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d003      	beq.n	800376c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	4313      	orrs	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800376c:	4a14      	ldr	r2, [pc, #80]	@ (80037c0 <HAL_GPIO_Init+0x354>)
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	3301      	adds	r3, #1
 8003776:	61fb      	str	r3, [r7, #28]
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	2b0f      	cmp	r3, #15
 800377c:	f67f ae86 	bls.w	800348c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003780:	bf00      	nop
 8003782:	bf00      	nop
 8003784:	3724      	adds	r7, #36	@ 0x24
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	40023800 	.word	0x40023800
 8003794:	40013800 	.word	0x40013800
 8003798:	40020000 	.word	0x40020000
 800379c:	40020400 	.word	0x40020400
 80037a0:	40020800 	.word	0x40020800
 80037a4:	40020c00 	.word	0x40020c00
 80037a8:	40021000 	.word	0x40021000
 80037ac:	40021400 	.word	0x40021400
 80037b0:	40021800 	.word	0x40021800
 80037b4:	40021c00 	.word	0x40021c00
 80037b8:	40022000 	.word	0x40022000
 80037bc:	40022400 	.word	0x40022400
 80037c0:	40013c00 	.word	0x40013c00

080037c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	807b      	strh	r3, [r7, #2]
 80037d0:	4613      	mov	r3, r2
 80037d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037d4:	787b      	ldrb	r3, [r7, #1]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037da:	887a      	ldrh	r2, [r7, #2]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80037e0:	e003      	b.n	80037ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80037e2:	887b      	ldrh	r3, [r7, #2]
 80037e4:	041a      	lsls	r2, r3, #16
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	619a      	str	r2, [r3, #24]
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
	...

080037f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e08b      	b.n	8003922 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d106      	bne.n	8003824 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7fd fede 	bl	80015e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2224      	movs	r2, #36	@ 0x24
 8003828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0201 	bic.w	r2, r2, #1
 800383a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685a      	ldr	r2, [r3, #4]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003848:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	689a      	ldr	r2, [r3, #8]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003858:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d107      	bne.n	8003872 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800386e:	609a      	str	r2, [r3, #8]
 8003870:	e006      	b.n	8003880 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800387e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	2b02      	cmp	r3, #2
 8003886:	d108      	bne.n	800389a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003896:	605a      	str	r2, [r3, #4]
 8003898:	e007      	b.n	80038aa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685a      	ldr	r2, [r3, #4]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	6859      	ldr	r1, [r3, #4]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	4b1d      	ldr	r3, [pc, #116]	@ (800392c <HAL_I2C_Init+0x134>)
 80038b6:	430b      	orrs	r3, r1
 80038b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68da      	ldr	r2, [r3, #12]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	691a      	ldr	r2, [r3, #16]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	430a      	orrs	r2, r1
 80038e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	69d9      	ldr	r1, [r3, #28]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a1a      	ldr	r2, [r3, #32]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 0201 	orr.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2220      	movs	r2, #32
 800390e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	02008000 	.word	0x02008000

08003930 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b20      	cmp	r3, #32
 8003944:	d138      	bne.n	80039b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800394c:	2b01      	cmp	r3, #1
 800394e:	d101      	bne.n	8003954 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003950:	2302      	movs	r3, #2
 8003952:	e032      	b.n	80039ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2224      	movs	r2, #36	@ 0x24
 8003960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 0201 	bic.w	r2, r2, #1
 8003972:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003982:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	6819      	ldr	r1, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	683a      	ldr	r2, [r7, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2220      	movs	r2, #32
 80039a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039b4:	2300      	movs	r3, #0
 80039b6:	e000      	b.n	80039ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80039b8:	2302      	movs	r3, #2
  }
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b085      	sub	sp, #20
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
 80039ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b20      	cmp	r3, #32
 80039da:	d139      	bne.n	8003a50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d101      	bne.n	80039ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80039e6:	2302      	movs	r3, #2
 80039e8:	e033      	b.n	8003a52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2224      	movs	r2, #36	@ 0x24
 80039f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 0201 	bic.w	r2, r2, #1
 8003a08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003a18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	021b      	lsls	r3, r3, #8
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68fa      	ldr	r2, [r7, #12]
 8003a2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2220      	movs	r2, #32
 8003a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	e000      	b.n	8003a52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a50:	2302      	movs	r3, #2
  }
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr

08003a5e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b086      	sub	sp, #24
 8003a62:	af02      	add	r7, sp, #8
 8003a64:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d101      	bne.n	8003a70 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e108      	b.n	8003c82 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d106      	bne.n	8003a90 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f7fe ff48 	bl	8002920 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2203      	movs	r2, #3
 8003a94:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a9e:	d102      	bne.n	8003aa6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f002 ffd8 	bl	8006a60 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6818      	ldr	r0, [r3, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	7c1a      	ldrb	r2, [r3, #16]
 8003ab8:	f88d 2000 	strb.w	r2, [sp]
 8003abc:	3304      	adds	r3, #4
 8003abe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ac0:	f002 ff74 	bl	80069ac <USB_CoreInit>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d005      	beq.n	8003ad6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2202      	movs	r2, #2
 8003ace:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e0d5      	b.n	8003c82 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2100      	movs	r1, #0
 8003adc:	4618      	mov	r0, r3
 8003ade:	f002 ffd0 	bl	8006a82 <USB_SetCurrentMode>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d005      	beq.n	8003af4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2202      	movs	r2, #2
 8003aec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e0c6      	b.n	8003c82 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003af4:	2300      	movs	r3, #0
 8003af6:	73fb      	strb	r3, [r7, #15]
 8003af8:	e04a      	b.n	8003b90 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003afa:	7bfa      	ldrb	r2, [r7, #15]
 8003afc:	6879      	ldr	r1, [r7, #4]
 8003afe:	4613      	mov	r3, r2
 8003b00:	00db      	lsls	r3, r3, #3
 8003b02:	4413      	add	r3, r2
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	440b      	add	r3, r1
 8003b08:	3315      	adds	r3, #21
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b0e:	7bfa      	ldrb	r2, [r7, #15]
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	4413      	add	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	3314      	adds	r3, #20
 8003b1e:	7bfa      	ldrb	r2, [r7, #15]
 8003b20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b22:	7bfa      	ldrb	r2, [r7, #15]
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	b298      	uxth	r0, r3
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	00db      	lsls	r3, r3, #3
 8003b2e:	4413      	add	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	332e      	adds	r3, #46	@ 0x2e
 8003b36:	4602      	mov	r2, r0
 8003b38:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b3a:	7bfa      	ldrb	r2, [r7, #15]
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	00db      	lsls	r3, r3, #3
 8003b42:	4413      	add	r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	440b      	add	r3, r1
 8003b48:	3318      	adds	r3, #24
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b4e:	7bfa      	ldrb	r2, [r7, #15]
 8003b50:	6879      	ldr	r1, [r7, #4]
 8003b52:	4613      	mov	r3, r2
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	4413      	add	r3, r2
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	440b      	add	r3, r1
 8003b5c:	331c      	adds	r3, #28
 8003b5e:	2200      	movs	r2, #0
 8003b60:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b62:	7bfa      	ldrb	r2, [r7, #15]
 8003b64:	6879      	ldr	r1, [r7, #4]
 8003b66:	4613      	mov	r3, r2
 8003b68:	00db      	lsls	r3, r3, #3
 8003b6a:	4413      	add	r3, r2
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	440b      	add	r3, r1
 8003b70:	3320      	adds	r3, #32
 8003b72:	2200      	movs	r2, #0
 8003b74:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b76:	7bfa      	ldrb	r2, [r7, #15]
 8003b78:	6879      	ldr	r1, [r7, #4]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	4413      	add	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	440b      	add	r3, r1
 8003b84:	3324      	adds	r3, #36	@ 0x24
 8003b86:	2200      	movs	r2, #0
 8003b88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b8a:	7bfb      	ldrb	r3, [r7, #15]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	73fb      	strb	r3, [r7, #15]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	791b      	ldrb	r3, [r3, #4]
 8003b94:	7bfa      	ldrb	r2, [r7, #15]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d3af      	bcc.n	8003afa <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	73fb      	strb	r3, [r7, #15]
 8003b9e:	e044      	b.n	8003c2a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003ba0:	7bfa      	ldrb	r2, [r7, #15]
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	4413      	add	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003bb6:	7bfa      	ldrb	r2, [r7, #15]
 8003bb8:	6879      	ldr	r1, [r7, #4]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	4413      	add	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003bc8:	7bfa      	ldrb	r2, [r7, #15]
 8003bca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003bcc:	7bfa      	ldrb	r2, [r7, #15]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	4413      	add	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003bde:	2200      	movs	r2, #0
 8003be0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003be2:	7bfa      	ldrb	r2, [r7, #15]
 8003be4:	6879      	ldr	r1, [r7, #4]
 8003be6:	4613      	mov	r3, r2
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	440b      	add	r3, r1
 8003bf0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003bf8:	7bfa      	ldrb	r2, [r7, #15]
 8003bfa:	6879      	ldr	r1, [r7, #4]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	4413      	add	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c0e:	7bfa      	ldrb	r2, [r7, #15]
 8003c10:	6879      	ldr	r1, [r7, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	00db      	lsls	r3, r3, #3
 8003c16:	4413      	add	r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	440b      	add	r3, r1
 8003c1c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c24:	7bfb      	ldrb	r3, [r7, #15]
 8003c26:	3301      	adds	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	791b      	ldrb	r3, [r3, #4]
 8003c2e:	7bfa      	ldrb	r2, [r7, #15]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d3b5      	bcc.n	8003ba0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6818      	ldr	r0, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	7c1a      	ldrb	r2, [r3, #16]
 8003c3c:	f88d 2000 	strb.w	r2, [sp]
 8003c40:	3304      	adds	r3, #4
 8003c42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c44:	f002 ff6a 	bl	8006b1c <USB_DevInit>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d005      	beq.n	8003c5a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2202      	movs	r2, #2
 8003c52:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e013      	b.n	8003c82 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	7b1b      	ldrb	r3, [r3, #12]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d102      	bne.n	8003c76 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 f80b 	bl	8003c8c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f003 f925 	bl	8006eca <USB_DevDisconnect>

  return HAL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
	...

08003c8c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b085      	sub	sp, #20
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003cba:	4b05      	ldr	r3, [pc, #20]	@ (8003cd0 <HAL_PCDEx_ActivateLPM+0x44>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3714      	adds	r7, #20
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	10000003 	.word	0x10000003

08003cd4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cd8:	4b05      	ldr	r3, [pc, #20]	@ (8003cf0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a04      	ldr	r2, [pc, #16]	@ (8003cf0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003cde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ce2:	6013      	str	r3, [r2, #0]
}
 8003ce4:	bf00      	nop
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	40007000 	.word	0x40007000

08003cf4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d101      	bne.n	8003d0a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e291      	b.n	800422e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 8087 	beq.w	8003e26 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d18:	4b96      	ldr	r3, [pc, #600]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 030c 	and.w	r3, r3, #12
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d00c      	beq.n	8003d3e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d24:	4b93      	ldr	r3, [pc, #588]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 030c 	and.w	r3, r3, #12
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d112      	bne.n	8003d56 <HAL_RCC_OscConfig+0x62>
 8003d30:	4b90      	ldr	r3, [pc, #576]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d3c:	d10b      	bne.n	8003d56 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d3e:	4b8d      	ldr	r3, [pc, #564]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d06c      	beq.n	8003e24 <HAL_RCC_OscConfig+0x130>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d168      	bne.n	8003e24 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e26b      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d5e:	d106      	bne.n	8003d6e <HAL_RCC_OscConfig+0x7a>
 8003d60:	4b84      	ldr	r3, [pc, #528]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a83      	ldr	r2, [pc, #524]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d6a:	6013      	str	r3, [r2, #0]
 8003d6c:	e02e      	b.n	8003dcc <HAL_RCC_OscConfig+0xd8>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10c      	bne.n	8003d90 <HAL_RCC_OscConfig+0x9c>
 8003d76:	4b7f      	ldr	r3, [pc, #508]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a7e      	ldr	r2, [pc, #504]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	4b7c      	ldr	r3, [pc, #496]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a7b      	ldr	r2, [pc, #492]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d8c:	6013      	str	r3, [r2, #0]
 8003d8e:	e01d      	b.n	8003dcc <HAL_RCC_OscConfig+0xd8>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d98:	d10c      	bne.n	8003db4 <HAL_RCC_OscConfig+0xc0>
 8003d9a:	4b76      	ldr	r3, [pc, #472]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a75      	ldr	r2, [pc, #468]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003da0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	4b73      	ldr	r3, [pc, #460]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a72      	ldr	r2, [pc, #456]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003db0:	6013      	str	r3, [r2, #0]
 8003db2:	e00b      	b.n	8003dcc <HAL_RCC_OscConfig+0xd8>
 8003db4:	4b6f      	ldr	r3, [pc, #444]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a6e      	ldr	r2, [pc, #440]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dbe:	6013      	str	r3, [r2, #0]
 8003dc0:	4b6c      	ldr	r3, [pc, #432]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a6b      	ldr	r2, [pc, #428]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003dc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d013      	beq.n	8003dfc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd4:	f7fe fe98 	bl	8002b08 <HAL_GetTick>
 8003dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dda:	e008      	b.n	8003dee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ddc:	f7fe fe94 	bl	8002b08 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b64      	cmp	r3, #100	@ 0x64
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e21f      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dee:	4b61      	ldr	r3, [pc, #388]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0f0      	beq.n	8003ddc <HAL_RCC_OscConfig+0xe8>
 8003dfa:	e014      	b.n	8003e26 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfc:	f7fe fe84 	bl	8002b08 <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e04:	f7fe fe80 	bl	8002b08 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b64      	cmp	r3, #100	@ 0x64
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e20b      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e16:	4b57      	ldr	r3, [pc, #348]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1f0      	bne.n	8003e04 <HAL_RCC_OscConfig+0x110>
 8003e22:	e000      	b.n	8003e26 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d069      	beq.n	8003f06 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e32:	4b50      	ldr	r3, [pc, #320]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f003 030c 	and.w	r3, r3, #12
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00b      	beq.n	8003e56 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e3e:	4b4d      	ldr	r3, [pc, #308]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 030c 	and.w	r3, r3, #12
 8003e46:	2b08      	cmp	r3, #8
 8003e48:	d11c      	bne.n	8003e84 <HAL_RCC_OscConfig+0x190>
 8003e4a:	4b4a      	ldr	r3, [pc, #296]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d116      	bne.n	8003e84 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e56:	4b47      	ldr	r3, [pc, #284]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d005      	beq.n	8003e6e <HAL_RCC_OscConfig+0x17a>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d001      	beq.n	8003e6e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e1df      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e6e:	4b41      	ldr	r3, [pc, #260]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	493d      	ldr	r1, [pc, #244]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e82:	e040      	b.n	8003f06 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d023      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e8c:	4b39      	ldr	r3, [pc, #228]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a38      	ldr	r2, [pc, #224]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003e92:	f043 0301 	orr.w	r3, r3, #1
 8003e96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e98:	f7fe fe36 	bl	8002b08 <HAL_GetTick>
 8003e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ea0:	f7fe fe32 	bl	8002b08 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e1bd      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eb2:	4b30      	ldr	r3, [pc, #192]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0f0      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ebe:	4b2d      	ldr	r3, [pc, #180]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	00db      	lsls	r3, r3, #3
 8003ecc:	4929      	ldr	r1, [pc, #164]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	600b      	str	r3, [r1, #0]
 8003ed2:	e018      	b.n	8003f06 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ed4:	4b27      	ldr	r3, [pc, #156]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a26      	ldr	r2, [pc, #152]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003eda:	f023 0301 	bic.w	r3, r3, #1
 8003ede:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee0:	f7fe fe12 	bl	8002b08 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ee8:	f7fe fe0e 	bl	8002b08 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e199      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003efa:	4b1e      	ldr	r3, [pc, #120]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1f0      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0308 	and.w	r3, r3, #8
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d038      	beq.n	8003f84 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d019      	beq.n	8003f4e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f1a:	4b16      	ldr	r3, [pc, #88]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f1e:	4a15      	ldr	r2, [pc, #84]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003f20:	f043 0301 	orr.w	r3, r3, #1
 8003f24:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f26:	f7fe fdef 	bl	8002b08 <HAL_GetTick>
 8003f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f2c:	e008      	b.n	8003f40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f2e:	f7fe fdeb 	bl	8002b08 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e176      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f40:	4b0c      	ldr	r3, [pc, #48]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003f42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d0f0      	beq.n	8003f2e <HAL_RCC_OscConfig+0x23a>
 8003f4c:	e01a      	b.n	8003f84 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f4e:	4b09      	ldr	r3, [pc, #36]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003f50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f52:	4a08      	ldr	r2, [pc, #32]	@ (8003f74 <HAL_RCC_OscConfig+0x280>)
 8003f54:	f023 0301 	bic.w	r3, r3, #1
 8003f58:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5a:	f7fe fdd5 	bl	8002b08 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f60:	e00a      	b.n	8003f78 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f62:	f7fe fdd1 	bl	8002b08 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d903      	bls.n	8003f78 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e15c      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
 8003f74:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f78:	4b91      	ldr	r3, [pc, #580]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8003f7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1ee      	bne.n	8003f62 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0304 	and.w	r3, r3, #4
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f000 80a4 	beq.w	80040da <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f92:	4b8b      	ldr	r3, [pc, #556]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8003f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10d      	bne.n	8003fba <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f9e:	4b88      	ldr	r3, [pc, #544]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa2:	4a87      	ldr	r2, [pc, #540]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8003fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003faa:	4b85      	ldr	r3, [pc, #532]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fb2:	60bb      	str	r3, [r7, #8]
 8003fb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fba:	4b82      	ldr	r3, [pc, #520]	@ (80041c4 <HAL_RCC_OscConfig+0x4d0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d118      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003fc6:	4b7f      	ldr	r3, [pc, #508]	@ (80041c4 <HAL_RCC_OscConfig+0x4d0>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a7e      	ldr	r2, [pc, #504]	@ (80041c4 <HAL_RCC_OscConfig+0x4d0>)
 8003fcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fd2:	f7fe fd99 	bl	8002b08 <HAL_GetTick>
 8003fd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fd8:	e008      	b.n	8003fec <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fda:	f7fe fd95 	bl	8002b08 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b64      	cmp	r3, #100	@ 0x64
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e120      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fec:	4b75      	ldr	r3, [pc, #468]	@ (80041c4 <HAL_RCC_OscConfig+0x4d0>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0f0      	beq.n	8003fda <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d106      	bne.n	800400e <HAL_RCC_OscConfig+0x31a>
 8004000:	4b6f      	ldr	r3, [pc, #444]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004004:	4a6e      	ldr	r2, [pc, #440]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	6713      	str	r3, [r2, #112]	@ 0x70
 800400c:	e02d      	b.n	800406a <HAL_RCC_OscConfig+0x376>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d10c      	bne.n	8004030 <HAL_RCC_OscConfig+0x33c>
 8004016:	4b6a      	ldr	r3, [pc, #424]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800401a:	4a69      	ldr	r2, [pc, #420]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 800401c:	f023 0301 	bic.w	r3, r3, #1
 8004020:	6713      	str	r3, [r2, #112]	@ 0x70
 8004022:	4b67      	ldr	r3, [pc, #412]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004026:	4a66      	ldr	r2, [pc, #408]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004028:	f023 0304 	bic.w	r3, r3, #4
 800402c:	6713      	str	r3, [r2, #112]	@ 0x70
 800402e:	e01c      	b.n	800406a <HAL_RCC_OscConfig+0x376>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	2b05      	cmp	r3, #5
 8004036:	d10c      	bne.n	8004052 <HAL_RCC_OscConfig+0x35e>
 8004038:	4b61      	ldr	r3, [pc, #388]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 800403a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800403c:	4a60      	ldr	r2, [pc, #384]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 800403e:	f043 0304 	orr.w	r3, r3, #4
 8004042:	6713      	str	r3, [r2, #112]	@ 0x70
 8004044:	4b5e      	ldr	r3, [pc, #376]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004048:	4a5d      	ldr	r2, [pc, #372]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 800404a:	f043 0301 	orr.w	r3, r3, #1
 800404e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004050:	e00b      	b.n	800406a <HAL_RCC_OscConfig+0x376>
 8004052:	4b5b      	ldr	r3, [pc, #364]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004056:	4a5a      	ldr	r2, [pc, #360]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004058:	f023 0301 	bic.w	r3, r3, #1
 800405c:	6713      	str	r3, [r2, #112]	@ 0x70
 800405e:	4b58      	ldr	r3, [pc, #352]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004062:	4a57      	ldr	r2, [pc, #348]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004064:	f023 0304 	bic.w	r3, r3, #4
 8004068:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d015      	beq.n	800409e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004072:	f7fe fd49 	bl	8002b08 <HAL_GetTick>
 8004076:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004078:	e00a      	b.n	8004090 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800407a:	f7fe fd45 	bl	8002b08 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004088:	4293      	cmp	r3, r2
 800408a:	d901      	bls.n	8004090 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e0ce      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004090:	4b4b      	ldr	r3, [pc, #300]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d0ee      	beq.n	800407a <HAL_RCC_OscConfig+0x386>
 800409c:	e014      	b.n	80040c8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800409e:	f7fe fd33 	bl	8002b08 <HAL_GetTick>
 80040a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040a4:	e00a      	b.n	80040bc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040a6:	f7fe fd2f 	bl	8002b08 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d901      	bls.n	80040bc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e0b8      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040bc:	4b40      	ldr	r3, [pc, #256]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 80040be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c0:	f003 0302 	and.w	r3, r3, #2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1ee      	bne.n	80040a6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040c8:	7dfb      	ldrb	r3, [r7, #23]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d105      	bne.n	80040da <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ce:	4b3c      	ldr	r3, [pc, #240]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 80040d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d2:	4a3b      	ldr	r2, [pc, #236]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 80040d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040d8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 80a4 	beq.w	800422c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040e4:	4b36      	ldr	r3, [pc, #216]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f003 030c 	and.w	r3, r3, #12
 80040ec:	2b08      	cmp	r3, #8
 80040ee:	d06b      	beq.n	80041c8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d149      	bne.n	800418c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040f8:	4b31      	ldr	r3, [pc, #196]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a30      	ldr	r2, [pc, #192]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 80040fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004102:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004104:	f7fe fd00 	bl	8002b08 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800410c:	f7fe fcfc 	bl	8002b08 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e087      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800411e:	4b28      	ldr	r3, [pc, #160]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f0      	bne.n	800410c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	69da      	ldr	r2, [r3, #28]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004138:	019b      	lsls	r3, r3, #6
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004140:	085b      	lsrs	r3, r3, #1
 8004142:	3b01      	subs	r3, #1
 8004144:	041b      	lsls	r3, r3, #16
 8004146:	431a      	orrs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414c:	061b      	lsls	r3, r3, #24
 800414e:	4313      	orrs	r3, r2
 8004150:	4a1b      	ldr	r2, [pc, #108]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004152:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004156:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004158:	4b19      	ldr	r3, [pc, #100]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a18      	ldr	r2, [pc, #96]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 800415e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004162:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004164:	f7fe fcd0 	bl	8002b08 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800416c:	f7fe fccc 	bl	8002b08 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e057      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800417e:	4b10      	ldr	r3, [pc, #64]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f0      	beq.n	800416c <HAL_RCC_OscConfig+0x478>
 800418a:	e04f      	b.n	800422c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800418c:	4b0c      	ldr	r3, [pc, #48]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a0b      	ldr	r2, [pc, #44]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 8004192:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004196:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004198:	f7fe fcb6 	bl	8002b08 <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041a0:	f7fe fcb2 	bl	8002b08 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e03d      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041b2:	4b03      	ldr	r3, [pc, #12]	@ (80041c0 <HAL_RCC_OscConfig+0x4cc>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1f0      	bne.n	80041a0 <HAL_RCC_OscConfig+0x4ac>
 80041be:	e035      	b.n	800422c <HAL_RCC_OscConfig+0x538>
 80041c0:	40023800 	.word	0x40023800
 80041c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80041c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <HAL_RCC_OscConfig+0x544>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d028      	beq.n	8004228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d121      	bne.n	8004228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d11a      	bne.n	8004228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80041f8:	4013      	ands	r3, r2
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041fe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004200:	4293      	cmp	r3, r2
 8004202:	d111      	bne.n	8004228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420e:	085b      	lsrs	r3, r3, #1
 8004210:	3b01      	subs	r3, #1
 8004212:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004214:	429a      	cmp	r2, r3
 8004216:	d107      	bne.n	8004228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004222:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004224:	429a      	cmp	r2, r3
 8004226:	d001      	beq.n	800422c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e000      	b.n	800422e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3718      	adds	r7, #24
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	40023800 	.word	0x40023800

0800423c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004246:	2300      	movs	r3, #0
 8004248:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d101      	bne.n	8004254 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e0d0      	b.n	80043f6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004254:	4b6a      	ldr	r3, [pc, #424]	@ (8004400 <HAL_RCC_ClockConfig+0x1c4>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 030f 	and.w	r3, r3, #15
 800425c:	683a      	ldr	r2, [r7, #0]
 800425e:	429a      	cmp	r2, r3
 8004260:	d910      	bls.n	8004284 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004262:	4b67      	ldr	r3, [pc, #412]	@ (8004400 <HAL_RCC_ClockConfig+0x1c4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f023 020f 	bic.w	r2, r3, #15
 800426a:	4965      	ldr	r1, [pc, #404]	@ (8004400 <HAL_RCC_ClockConfig+0x1c4>)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	4313      	orrs	r3, r2
 8004270:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004272:	4b63      	ldr	r3, [pc, #396]	@ (8004400 <HAL_RCC_ClockConfig+0x1c4>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	683a      	ldr	r2, [r7, #0]
 800427c:	429a      	cmp	r2, r3
 800427e:	d001      	beq.n	8004284 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e0b8      	b.n	80043f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d020      	beq.n	80042d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0304 	and.w	r3, r3, #4
 8004298:	2b00      	cmp	r3, #0
 800429a:	d005      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800429c:	4b59      	ldr	r3, [pc, #356]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	4a58      	ldr	r2, [pc, #352]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80042a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80042a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0308 	and.w	r3, r3, #8
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d005      	beq.n	80042c0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042b4:	4b53      	ldr	r3, [pc, #332]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	4a52      	ldr	r2, [pc, #328]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80042ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80042be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042c0:	4b50      	ldr	r3, [pc, #320]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	494d      	ldr	r1, [pc, #308]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80042ce:	4313      	orrs	r3, r2
 80042d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d040      	beq.n	8004360 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d107      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042e6:	4b47      	ldr	r3, [pc, #284]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d115      	bne.n	800431e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e07f      	b.n	80043f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d107      	bne.n	800430e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042fe:	4b41      	ldr	r3, [pc, #260]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d109      	bne.n	800431e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e073      	b.n	80043f6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800430e:	4b3d      	ldr	r3, [pc, #244]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e06b      	b.n	80043f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800431e:	4b39      	ldr	r3, [pc, #228]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f023 0203 	bic.w	r2, r3, #3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	4936      	ldr	r1, [pc, #216]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 800432c:	4313      	orrs	r3, r2
 800432e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004330:	f7fe fbea 	bl	8002b08 <HAL_GetTick>
 8004334:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004336:	e00a      	b.n	800434e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004338:	f7fe fbe6 	bl	8002b08 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004346:	4293      	cmp	r3, r2
 8004348:	d901      	bls.n	800434e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e053      	b.n	80043f6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800434e:	4b2d      	ldr	r3, [pc, #180]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f003 020c 	and.w	r2, r3, #12
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	429a      	cmp	r2, r3
 800435e:	d1eb      	bne.n	8004338 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004360:	4b27      	ldr	r3, [pc, #156]	@ (8004400 <HAL_RCC_ClockConfig+0x1c4>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 030f 	and.w	r3, r3, #15
 8004368:	683a      	ldr	r2, [r7, #0]
 800436a:	429a      	cmp	r2, r3
 800436c:	d210      	bcs.n	8004390 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800436e:	4b24      	ldr	r3, [pc, #144]	@ (8004400 <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f023 020f 	bic.w	r2, r3, #15
 8004376:	4922      	ldr	r1, [pc, #136]	@ (8004400 <HAL_RCC_ClockConfig+0x1c4>)
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	4313      	orrs	r3, r2
 800437c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800437e:	4b20      	ldr	r3, [pc, #128]	@ (8004400 <HAL_RCC_ClockConfig+0x1c4>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	683a      	ldr	r2, [r7, #0]
 8004388:	429a      	cmp	r2, r3
 800438a:	d001      	beq.n	8004390 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e032      	b.n	80043f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0304 	and.w	r3, r3, #4
 8004398:	2b00      	cmp	r3, #0
 800439a:	d008      	beq.n	80043ae <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800439c:	4b19      	ldr	r3, [pc, #100]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	4916      	ldr	r1, [pc, #88]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0308 	and.w	r3, r3, #8
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d009      	beq.n	80043ce <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043ba:	4b12      	ldr	r3, [pc, #72]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	490e      	ldr	r1, [pc, #56]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043ce:	f000 f821 	bl	8004414 <HAL_RCC_GetSysClockFreq>
 80043d2:	4602      	mov	r2, r0
 80043d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004404 <HAL_RCC_ClockConfig+0x1c8>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	091b      	lsrs	r3, r3, #4
 80043da:	f003 030f 	and.w	r3, r3, #15
 80043de:	490a      	ldr	r1, [pc, #40]	@ (8004408 <HAL_RCC_ClockConfig+0x1cc>)
 80043e0:	5ccb      	ldrb	r3, [r1, r3]
 80043e2:	fa22 f303 	lsr.w	r3, r2, r3
 80043e6:	4a09      	ldr	r2, [pc, #36]	@ (800440c <HAL_RCC_ClockConfig+0x1d0>)
 80043e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80043ea:	4b09      	ldr	r3, [pc, #36]	@ (8004410 <HAL_RCC_ClockConfig+0x1d4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7fe fb46 	bl	8002a80 <HAL_InitTick>

  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3710      	adds	r7, #16
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	40023c00 	.word	0x40023c00
 8004404:	40023800 	.word	0x40023800
 8004408:	08009d50 	.word	0x08009d50
 800440c:	20000000 	.word	0x20000000
 8004410:	20000004 	.word	0x20000004

08004414 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004418:	b094      	sub	sp, #80	@ 0x50
 800441a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800441c:	2300      	movs	r3, #0
 800441e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004420:	2300      	movs	r3, #0
 8004422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004424:	2300      	movs	r3, #0
 8004426:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004428:	2300      	movs	r3, #0
 800442a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800442c:	4b79      	ldr	r3, [pc, #484]	@ (8004614 <HAL_RCC_GetSysClockFreq+0x200>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f003 030c 	and.w	r3, r3, #12
 8004434:	2b08      	cmp	r3, #8
 8004436:	d00d      	beq.n	8004454 <HAL_RCC_GetSysClockFreq+0x40>
 8004438:	2b08      	cmp	r3, #8
 800443a:	f200 80e1 	bhi.w	8004600 <HAL_RCC_GetSysClockFreq+0x1ec>
 800443e:	2b00      	cmp	r3, #0
 8004440:	d002      	beq.n	8004448 <HAL_RCC_GetSysClockFreq+0x34>
 8004442:	2b04      	cmp	r3, #4
 8004444:	d003      	beq.n	800444e <HAL_RCC_GetSysClockFreq+0x3a>
 8004446:	e0db      	b.n	8004600 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004448:	4b73      	ldr	r3, [pc, #460]	@ (8004618 <HAL_RCC_GetSysClockFreq+0x204>)
 800444a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800444c:	e0db      	b.n	8004606 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800444e:	4b73      	ldr	r3, [pc, #460]	@ (800461c <HAL_RCC_GetSysClockFreq+0x208>)
 8004450:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004452:	e0d8      	b.n	8004606 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004454:	4b6f      	ldr	r3, [pc, #444]	@ (8004614 <HAL_RCC_GetSysClockFreq+0x200>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800445c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800445e:	4b6d      	ldr	r3, [pc, #436]	@ (8004614 <HAL_RCC_GetSysClockFreq+0x200>)
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d063      	beq.n	8004532 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800446a:	4b6a      	ldr	r3, [pc, #424]	@ (8004614 <HAL_RCC_GetSysClockFreq+0x200>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	099b      	lsrs	r3, r3, #6
 8004470:	2200      	movs	r2, #0
 8004472:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004474:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004478:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800447c:	633b      	str	r3, [r7, #48]	@ 0x30
 800447e:	2300      	movs	r3, #0
 8004480:	637b      	str	r3, [r7, #52]	@ 0x34
 8004482:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004486:	4622      	mov	r2, r4
 8004488:	462b      	mov	r3, r5
 800448a:	f04f 0000 	mov.w	r0, #0
 800448e:	f04f 0100 	mov.w	r1, #0
 8004492:	0159      	lsls	r1, r3, #5
 8004494:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004498:	0150      	lsls	r0, r2, #5
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	4621      	mov	r1, r4
 80044a0:	1a51      	subs	r1, r2, r1
 80044a2:	6139      	str	r1, [r7, #16]
 80044a4:	4629      	mov	r1, r5
 80044a6:	eb63 0301 	sbc.w	r3, r3, r1
 80044aa:	617b      	str	r3, [r7, #20]
 80044ac:	f04f 0200 	mov.w	r2, #0
 80044b0:	f04f 0300 	mov.w	r3, #0
 80044b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80044b8:	4659      	mov	r1, fp
 80044ba:	018b      	lsls	r3, r1, #6
 80044bc:	4651      	mov	r1, sl
 80044be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044c2:	4651      	mov	r1, sl
 80044c4:	018a      	lsls	r2, r1, #6
 80044c6:	4651      	mov	r1, sl
 80044c8:	ebb2 0801 	subs.w	r8, r2, r1
 80044cc:	4659      	mov	r1, fp
 80044ce:	eb63 0901 	sbc.w	r9, r3, r1
 80044d2:	f04f 0200 	mov.w	r2, #0
 80044d6:	f04f 0300 	mov.w	r3, #0
 80044da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044e6:	4690      	mov	r8, r2
 80044e8:	4699      	mov	r9, r3
 80044ea:	4623      	mov	r3, r4
 80044ec:	eb18 0303 	adds.w	r3, r8, r3
 80044f0:	60bb      	str	r3, [r7, #8]
 80044f2:	462b      	mov	r3, r5
 80044f4:	eb49 0303 	adc.w	r3, r9, r3
 80044f8:	60fb      	str	r3, [r7, #12]
 80044fa:	f04f 0200 	mov.w	r2, #0
 80044fe:	f04f 0300 	mov.w	r3, #0
 8004502:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004506:	4629      	mov	r1, r5
 8004508:	024b      	lsls	r3, r1, #9
 800450a:	4621      	mov	r1, r4
 800450c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004510:	4621      	mov	r1, r4
 8004512:	024a      	lsls	r2, r1, #9
 8004514:	4610      	mov	r0, r2
 8004516:	4619      	mov	r1, r3
 8004518:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800451a:	2200      	movs	r2, #0
 800451c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800451e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004520:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004524:	f7fc fcbe 	bl	8000ea4 <__aeabi_uldivmod>
 8004528:	4602      	mov	r2, r0
 800452a:	460b      	mov	r3, r1
 800452c:	4613      	mov	r3, r2
 800452e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004530:	e058      	b.n	80045e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004532:	4b38      	ldr	r3, [pc, #224]	@ (8004614 <HAL_RCC_GetSysClockFreq+0x200>)
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	099b      	lsrs	r3, r3, #6
 8004538:	2200      	movs	r2, #0
 800453a:	4618      	mov	r0, r3
 800453c:	4611      	mov	r1, r2
 800453e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004542:	623b      	str	r3, [r7, #32]
 8004544:	2300      	movs	r3, #0
 8004546:	627b      	str	r3, [r7, #36]	@ 0x24
 8004548:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800454c:	4642      	mov	r2, r8
 800454e:	464b      	mov	r3, r9
 8004550:	f04f 0000 	mov.w	r0, #0
 8004554:	f04f 0100 	mov.w	r1, #0
 8004558:	0159      	lsls	r1, r3, #5
 800455a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800455e:	0150      	lsls	r0, r2, #5
 8004560:	4602      	mov	r2, r0
 8004562:	460b      	mov	r3, r1
 8004564:	4641      	mov	r1, r8
 8004566:	ebb2 0a01 	subs.w	sl, r2, r1
 800456a:	4649      	mov	r1, r9
 800456c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004570:	f04f 0200 	mov.w	r2, #0
 8004574:	f04f 0300 	mov.w	r3, #0
 8004578:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800457c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004580:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004584:	ebb2 040a 	subs.w	r4, r2, sl
 8004588:	eb63 050b 	sbc.w	r5, r3, fp
 800458c:	f04f 0200 	mov.w	r2, #0
 8004590:	f04f 0300 	mov.w	r3, #0
 8004594:	00eb      	lsls	r3, r5, #3
 8004596:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800459a:	00e2      	lsls	r2, r4, #3
 800459c:	4614      	mov	r4, r2
 800459e:	461d      	mov	r5, r3
 80045a0:	4643      	mov	r3, r8
 80045a2:	18e3      	adds	r3, r4, r3
 80045a4:	603b      	str	r3, [r7, #0]
 80045a6:	464b      	mov	r3, r9
 80045a8:	eb45 0303 	adc.w	r3, r5, r3
 80045ac:	607b      	str	r3, [r7, #4]
 80045ae:	f04f 0200 	mov.w	r2, #0
 80045b2:	f04f 0300 	mov.w	r3, #0
 80045b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80045ba:	4629      	mov	r1, r5
 80045bc:	028b      	lsls	r3, r1, #10
 80045be:	4621      	mov	r1, r4
 80045c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80045c4:	4621      	mov	r1, r4
 80045c6:	028a      	lsls	r2, r1, #10
 80045c8:	4610      	mov	r0, r2
 80045ca:	4619      	mov	r1, r3
 80045cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045ce:	2200      	movs	r2, #0
 80045d0:	61bb      	str	r3, [r7, #24]
 80045d2:	61fa      	str	r2, [r7, #28]
 80045d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045d8:	f7fc fc64 	bl	8000ea4 <__aeabi_uldivmod>
 80045dc:	4602      	mov	r2, r0
 80045de:	460b      	mov	r3, r1
 80045e0:	4613      	mov	r3, r2
 80045e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80045e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004614 <HAL_RCC_GetSysClockFreq+0x200>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	0c1b      	lsrs	r3, r3, #16
 80045ea:	f003 0303 	and.w	r3, r3, #3
 80045ee:	3301      	adds	r3, #1
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80045f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045fe:	e002      	b.n	8004606 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004600:	4b05      	ldr	r3, [pc, #20]	@ (8004618 <HAL_RCC_GetSysClockFreq+0x204>)
 8004602:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004604:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004606:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004608:	4618      	mov	r0, r3
 800460a:	3750      	adds	r7, #80	@ 0x50
 800460c:	46bd      	mov	sp, r7
 800460e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004612:	bf00      	nop
 8004614:	40023800 	.word	0x40023800
 8004618:	00f42400 	.word	0x00f42400
 800461c:	007a1200 	.word	0x007a1200

08004620 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004624:	4b03      	ldr	r3, [pc, #12]	@ (8004634 <HAL_RCC_GetHCLKFreq+0x14>)
 8004626:	681b      	ldr	r3, [r3, #0]
}
 8004628:	4618      	mov	r0, r3
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	20000000 	.word	0x20000000

08004638 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800463c:	f7ff fff0 	bl	8004620 <HAL_RCC_GetHCLKFreq>
 8004640:	4602      	mov	r2, r0
 8004642:	4b05      	ldr	r3, [pc, #20]	@ (8004658 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	0a9b      	lsrs	r3, r3, #10
 8004648:	f003 0307 	and.w	r3, r3, #7
 800464c:	4903      	ldr	r1, [pc, #12]	@ (800465c <HAL_RCC_GetPCLK1Freq+0x24>)
 800464e:	5ccb      	ldrb	r3, [r1, r3]
 8004650:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004654:	4618      	mov	r0, r3
 8004656:	bd80      	pop	{r7, pc}
 8004658:	40023800 	.word	0x40023800
 800465c:	08009d60 	.word	0x08009d60

08004660 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004664:	f7ff ffdc 	bl	8004620 <HAL_RCC_GetHCLKFreq>
 8004668:	4602      	mov	r2, r0
 800466a:	4b05      	ldr	r3, [pc, #20]	@ (8004680 <HAL_RCC_GetPCLK2Freq+0x20>)
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	0b5b      	lsrs	r3, r3, #13
 8004670:	f003 0307 	and.w	r3, r3, #7
 8004674:	4903      	ldr	r1, [pc, #12]	@ (8004684 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004676:	5ccb      	ldrb	r3, [r1, r3]
 8004678:	fa22 f303 	lsr.w	r3, r2, r3
}
 800467c:	4618      	mov	r0, r3
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40023800 	.word	0x40023800
 8004684:	08009d60 	.word	0x08009d60

08004688 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b088      	sub	sp, #32
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004690:	2300      	movs	r3, #0
 8004692:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004694:	2300      	movs	r3, #0
 8004696:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004698:	2300      	movs	r3, #0
 800469a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800469c:	2300      	movs	r3, #0
 800469e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80046a0:	2300      	movs	r3, #0
 80046a2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d012      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80046b0:	4b69      	ldr	r3, [pc, #420]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	4a68      	ldr	r2, [pc, #416]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046b6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80046ba:	6093      	str	r3, [r2, #8]
 80046bc:	4b66      	ldr	r3, [pc, #408]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046be:	689a      	ldr	r2, [r3, #8]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046c4:	4964      	ldr	r1, [pc, #400]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80046d2:	2301      	movs	r3, #1
 80046d4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d017      	beq.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046e2:	4b5d      	ldr	r3, [pc, #372]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046e8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f0:	4959      	ldr	r1, [pc, #356]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004700:	d101      	bne.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004702:	2301      	movs	r3, #1
 8004704:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800470e:	2301      	movs	r3, #1
 8004710:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d017      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800471e:	4b4e      	ldr	r3, [pc, #312]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004720:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004724:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472c:	494a      	ldr	r1, [pc, #296]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800472e:	4313      	orrs	r3, r2
 8004730:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004738:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800473c:	d101      	bne.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800473e:	2301      	movs	r3, #1
 8004740:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800474a:	2301      	movs	r3, #1
 800474c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800475a:	2301      	movs	r3, #1
 800475c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0320 	and.w	r3, r3, #32
 8004766:	2b00      	cmp	r3, #0
 8004768:	f000 808b 	beq.w	8004882 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800476c:	4b3a      	ldr	r3, [pc, #232]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800476e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004770:	4a39      	ldr	r2, [pc, #228]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004776:	6413      	str	r3, [r2, #64]	@ 0x40
 8004778:	4b37      	ldr	r3, [pc, #220]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800477a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004780:	60bb      	str	r3, [r7, #8]
 8004782:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004784:	4b35      	ldr	r3, [pc, #212]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a34      	ldr	r2, [pc, #208]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800478a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800478e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004790:	f7fe f9ba 	bl	8002b08 <HAL_GetTick>
 8004794:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004796:	e008      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004798:	f7fe f9b6 	bl	8002b08 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b64      	cmp	r3, #100	@ 0x64
 80047a4:	d901      	bls.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e357      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80047aa:	4b2c      	ldr	r3, [pc, #176]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d0f0      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80047b6:	4b28      	ldr	r3, [pc, #160]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047be:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d035      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d02e      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047d4:	4b20      	ldr	r3, [pc, #128]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047dc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047de:	4b1e      	ldr	r3, [pc, #120]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e2:	4a1d      	ldr	r2, [pc, #116]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047e8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ee:	4a1a      	ldr	r2, [pc, #104]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047f4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80047f6:	4a18      	ldr	r2, [pc, #96]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80047fc:	4b16      	ldr	r3, [pc, #88]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b01      	cmp	r3, #1
 8004806:	d114      	bne.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004808:	f7fe f97e 	bl	8002b08 <HAL_GetTick>
 800480c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800480e:	e00a      	b.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004810:	f7fe f97a 	bl	8002b08 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800481e:	4293      	cmp	r3, r2
 8004820:	d901      	bls.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e319      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004826:	4b0c      	ldr	r3, [pc, #48]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d0ee      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004836:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800483a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800483e:	d111      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004840:	4b05      	ldr	r3, [pc, #20]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800484c:	4b04      	ldr	r3, [pc, #16]	@ (8004860 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800484e:	400b      	ands	r3, r1
 8004850:	4901      	ldr	r1, [pc, #4]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004852:	4313      	orrs	r3, r2
 8004854:	608b      	str	r3, [r1, #8]
 8004856:	e00b      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004858:	40023800 	.word	0x40023800
 800485c:	40007000 	.word	0x40007000
 8004860:	0ffffcff 	.word	0x0ffffcff
 8004864:	4baa      	ldr	r3, [pc, #680]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	4aa9      	ldr	r2, [pc, #676]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800486a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800486e:	6093      	str	r3, [r2, #8]
 8004870:	4ba7      	ldr	r3, [pc, #668]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004872:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800487c:	49a4      	ldr	r1, [pc, #656]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800487e:	4313      	orrs	r3, r2
 8004880:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0310 	and.w	r3, r3, #16
 800488a:	2b00      	cmp	r3, #0
 800488c:	d010      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800488e:	4ba0      	ldr	r3, [pc, #640]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004890:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004894:	4a9e      	ldr	r2, [pc, #632]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004896:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800489a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800489e:	4b9c      	ldr	r3, [pc, #624]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048a0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a8:	4999      	ldr	r1, [pc, #612]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d00a      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048bc:	4b94      	ldr	r3, [pc, #592]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048ca:	4991      	ldr	r1, [pc, #580]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048cc:	4313      	orrs	r3, r2
 80048ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00a      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048de:	4b8c      	ldr	r3, [pc, #560]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048e4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048ec:	4988      	ldr	r1, [pc, #544]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d00a      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004900:	4b83      	ldr	r3, [pc, #524]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004906:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800490e:	4980      	ldr	r1, [pc, #512]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004910:	4313      	orrs	r3, r2
 8004912:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00a      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004922:	4b7b      	ldr	r3, [pc, #492]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004928:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004930:	4977      	ldr	r1, [pc, #476]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004932:	4313      	orrs	r3, r2
 8004934:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00a      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004944:	4b72      	ldr	r3, [pc, #456]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800494a:	f023 0203 	bic.w	r2, r3, #3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004952:	496f      	ldr	r1, [pc, #444]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004954:	4313      	orrs	r3, r2
 8004956:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00a      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004966:	4b6a      	ldr	r3, [pc, #424]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800496c:	f023 020c 	bic.w	r2, r3, #12
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004974:	4966      	ldr	r1, [pc, #408]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004976:	4313      	orrs	r3, r2
 8004978:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00a      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004988:	4b61      	ldr	r3, [pc, #388]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800498a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800498e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004996:	495e      	ldr	r1, [pc, #376]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00a      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049aa:	4b59      	ldr	r3, [pc, #356]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049b0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049b8:	4955      	ldr	r1, [pc, #340]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00a      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049cc:	4b50      	ldr	r3, [pc, #320]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049da:	494d      	ldr	r1, [pc, #308]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00a      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80049ee:	4b48      	ldr	r3, [pc, #288]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049fc:	4944      	ldr	r1, [pc, #272]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00a      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004a10:	4b3f      	ldr	r3, [pc, #252]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a16:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a1e:	493c      	ldr	r1, [pc, #240]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00a      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004a32:	4b37      	ldr	r3, [pc, #220]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a38:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a40:	4933      	ldr	r1, [pc, #204]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00a      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004a54:	4b2e      	ldr	r3, [pc, #184]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a5a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a62:	492b      	ldr	r1, [pc, #172]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d011      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004a76:	4b26      	ldr	r3, [pc, #152]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a7c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a84:	4922      	ldr	r1, [pc, #136]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a94:	d101      	bne.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004a96:	2301      	movs	r3, #1
 8004a98:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0308 	and.w	r3, r3, #8
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d00a      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ab6:	4b16      	ldr	r3, [pc, #88]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004abc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ac4:	4912      	ldr	r1, [pc, #72]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00b      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ade:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ae8:	4909      	ldr	r1, [pc, #36]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d006      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f000 80d9 	beq.w	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b04:	4b02      	ldr	r3, [pc, #8]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a01      	ldr	r2, [pc, #4]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b0e:	e001      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004b10:	40023800 	.word	0x40023800
 8004b14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b16:	f7fd fff7 	bl	8002b08 <HAL_GetTick>
 8004b1a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b1c:	e008      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b1e:	f7fd fff3 	bl	8002b08 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b64      	cmp	r3, #100	@ 0x64
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e194      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b30:	4b6c      	ldr	r3, [pc, #432]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1f0      	bne.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d021      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d11d      	bne.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004b50:	4b64      	ldr	r3, [pc, #400]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b56:	0c1b      	lsrs	r3, r3, #16
 8004b58:	f003 0303 	and.w	r3, r3, #3
 8004b5c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004b5e:	4b61      	ldr	r3, [pc, #388]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b64:	0e1b      	lsrs	r3, r3, #24
 8004b66:	f003 030f 	and.w	r3, r3, #15
 8004b6a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	019a      	lsls	r2, r3, #6
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	041b      	lsls	r3, r3, #16
 8004b76:	431a      	orrs	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	061b      	lsls	r3, r3, #24
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	071b      	lsls	r3, r3, #28
 8004b84:	4957      	ldr	r1, [pc, #348]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d004      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ba0:	d00a      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d02e      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bb6:	d129      	bne.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004bb8:	4b4a      	ldr	r3, [pc, #296]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bbe:	0c1b      	lsrs	r3, r3, #16
 8004bc0:	f003 0303 	and.w	r3, r3, #3
 8004bc4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004bc6:	4b47      	ldr	r3, [pc, #284]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bcc:	0f1b      	lsrs	r3, r3, #28
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	019a      	lsls	r2, r3, #6
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	041b      	lsls	r3, r3, #16
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	061b      	lsls	r3, r3, #24
 8004be6:	431a      	orrs	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	071b      	lsls	r3, r3, #28
 8004bec:	493d      	ldr	r1, [pc, #244]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004bf4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bfa:	f023 021f 	bic.w	r2, r3, #31
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c02:	3b01      	subs	r3, #1
 8004c04:	4937      	ldr	r1, [pc, #220]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d01d      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004c18:	4b32      	ldr	r3, [pc, #200]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c1e:	0e1b      	lsrs	r3, r3, #24
 8004c20:	f003 030f 	and.w	r3, r3, #15
 8004c24:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004c26:	4b2f      	ldr	r3, [pc, #188]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c2c:	0f1b      	lsrs	r3, r3, #28
 8004c2e:	f003 0307 	and.w	r3, r3, #7
 8004c32:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	019a      	lsls	r2, r3, #6
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	041b      	lsls	r3, r3, #16
 8004c40:	431a      	orrs	r2, r3
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	061b      	lsls	r3, r3, #24
 8004c46:	431a      	orrs	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	071b      	lsls	r3, r3, #28
 8004c4c:	4925      	ldr	r1, [pc, #148]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d011      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	019a      	lsls	r2, r3, #6
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	041b      	lsls	r3, r3, #16
 8004c6c:	431a      	orrs	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	061b      	lsls	r3, r3, #24
 8004c74:	431a      	orrs	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	071b      	lsls	r3, r3, #28
 8004c7c:	4919      	ldr	r1, [pc, #100]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c84:	4b17      	ldr	r3, [pc, #92]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a16      	ldr	r2, [pc, #88]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c8a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c90:	f7fd ff3a 	bl	8002b08 <HAL_GetTick>
 8004c94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c96:	e008      	b.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c98:	f7fd ff36 	bl	8002b08 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b64      	cmp	r3, #100	@ 0x64
 8004ca4:	d901      	bls.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e0d7      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004caa:	4b0e      	ldr	r3, [pc, #56]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0f0      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	f040 80cd 	bne.w	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004cbe:	4b09      	ldr	r3, [pc, #36]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a08      	ldr	r2, [pc, #32]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cca:	f7fd ff1d 	bl	8002b08 <HAL_GetTick>
 8004cce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004cd0:	e00a      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004cd2:	f7fd ff19 	bl	8002b08 <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b64      	cmp	r3, #100	@ 0x64
 8004cde:	d903      	bls.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e0ba      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004ce4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ce8:	4b5e      	ldr	r3, [pc, #376]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cf4:	d0ed      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d003      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d009      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d02e      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d12a      	bne.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004d1e:	4b51      	ldr	r3, [pc, #324]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d24:	0c1b      	lsrs	r3, r3, #16
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004d2c:	4b4d      	ldr	r3, [pc, #308]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d32:	0f1b      	lsrs	r3, r3, #28
 8004d34:	f003 0307 	and.w	r3, r3, #7
 8004d38:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	019a      	lsls	r2, r3, #6
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	041b      	lsls	r3, r3, #16
 8004d44:	431a      	orrs	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	061b      	lsls	r3, r3, #24
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	071b      	lsls	r3, r3, #28
 8004d52:	4944      	ldr	r1, [pc, #272]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004d5a:	4b42      	ldr	r3, [pc, #264]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d60:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	021b      	lsls	r3, r3, #8
 8004d6c:	493d      	ldr	r1, [pc, #244]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d022      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d88:	d11d      	bne.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d8a:	4b36      	ldr	r3, [pc, #216]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d90:	0e1b      	lsrs	r3, r3, #24
 8004d92:	f003 030f 	and.w	r3, r3, #15
 8004d96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004d98:	4b32      	ldr	r3, [pc, #200]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d9e:	0f1b      	lsrs	r3, r3, #28
 8004da0:	f003 0307 	and.w	r3, r3, #7
 8004da4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	019a      	lsls	r2, r3, #6
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a1b      	ldr	r3, [r3, #32]
 8004db0:	041b      	lsls	r3, r3, #16
 8004db2:	431a      	orrs	r2, r3
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	061b      	lsls	r3, r3, #24
 8004db8:	431a      	orrs	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	071b      	lsls	r3, r3, #28
 8004dbe:	4929      	ldr	r1, [pc, #164]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0308 	and.w	r3, r3, #8
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d028      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004dd2:	4b24      	ldr	r3, [pc, #144]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd8:	0e1b      	lsrs	r3, r3, #24
 8004dda:	f003 030f 	and.w	r3, r3, #15
 8004dde:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004de0:	4b20      	ldr	r3, [pc, #128]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004de6:	0c1b      	lsrs	r3, r3, #16
 8004de8:	f003 0303 	and.w	r3, r3, #3
 8004dec:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	019a      	lsls	r2, r3, #6
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	041b      	lsls	r3, r3, #16
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	061b      	lsls	r3, r3, #24
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	69db      	ldr	r3, [r3, #28]
 8004e04:	071b      	lsls	r3, r3, #28
 8004e06:	4917      	ldr	r1, [pc, #92]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004e0e:	4b15      	ldr	r3, [pc, #84]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1c:	4911      	ldr	r1, [pc, #68]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004e24:	4b0f      	ldr	r3, [pc, #60]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a0e      	ldr	r2, [pc, #56]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e30:	f7fd fe6a 	bl	8002b08 <HAL_GetTick>
 8004e34:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e36:	e008      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e38:	f7fd fe66 	bl	8002b08 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b64      	cmp	r3, #100	@ 0x64
 8004e44:	d901      	bls.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e007      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e4a:	4b06      	ldr	r3, [pc, #24]	@ (8004e64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e56:	d1ef      	bne.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3720      	adds	r7, #32
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	40023800 	.word	0x40023800

08004e68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e09d      	b.n	8004fb6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d108      	bne.n	8004e94 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e8a:	d009      	beq.n	8004ea0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	61da      	str	r2, [r3, #28]
 8004e92:	e005      	b.n	8004ea0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d106      	bne.n	8004ec0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fd faf0 	bl	80024a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2202      	movs	r2, #2
 8004ec4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ed6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ee0:	d902      	bls.n	8004ee8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	e002      	b.n	8004eee <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ee8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004eec:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004ef6:	d007      	beq.n	8004f08 <HAL_SPI_Init+0xa0>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f00:	d002      	beq.n	8004f08 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	431a      	orrs	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	431a      	orrs	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f36:	431a      	orrs	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	69db      	ldr	r3, [r3, #28]
 8004f3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f40:	431a      	orrs	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f4a:	ea42 0103 	orr.w	r1, r2, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f52:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	0c1b      	lsrs	r3, r3, #16
 8004f64:	f003 0204 	and.w	r2, r3, #4
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6c:	f003 0310 	and.w	r3, r3, #16
 8004f70:	431a      	orrs	r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f76:	f003 0308 	and.w	r3, r3, #8
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004f84:	ea42 0103 	orr.w	r1, r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	430a      	orrs	r2, r1
 8004f94:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69da      	ldr	r2, [r3, #28]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fa4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b088      	sub	sp, #32
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	60f8      	str	r0, [r7, #12]
 8004fc6:	60b9      	str	r1, [r7, #8]
 8004fc8:	603b      	str	r3, [r7, #0]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fce:	f7fd fd9b 	bl	8002b08 <HAL_GetTick>
 8004fd2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004fd4:	88fb      	ldrh	r3, [r7, #6]
 8004fd6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d001      	beq.n	8004fe8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	e15c      	b.n	80052a2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d002      	beq.n	8004ff4 <HAL_SPI_Transmit+0x36>
 8004fee:	88fb      	ldrh	r3, [r7, #6]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d101      	bne.n	8004ff8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e154      	b.n	80052a2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d101      	bne.n	8005006 <HAL_SPI_Transmit+0x48>
 8005002:	2302      	movs	r3, #2
 8005004:	e14d      	b.n	80052a2 <HAL_SPI_Transmit+0x2e4>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2203      	movs	r2, #3
 8005012:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	88fa      	ldrh	r2, [r7, #6]
 8005026:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	88fa      	ldrh	r2, [r7, #6]
 800502c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005058:	d10f      	bne.n	800507a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005068:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005078:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005084:	2b40      	cmp	r3, #64	@ 0x40
 8005086:	d007      	beq.n	8005098 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005096:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050a0:	d952      	bls.n	8005148 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d002      	beq.n	80050b0 <HAL_SPI_Transmit+0xf2>
 80050aa:	8b7b      	ldrh	r3, [r7, #26]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d145      	bne.n	800513c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b4:	881a      	ldrh	r2, [r3, #0]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c0:	1c9a      	adds	r2, r3, #2
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	3b01      	subs	r3, #1
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050d4:	e032      	b.n	800513c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	2b02      	cmp	r3, #2
 80050e2:	d112      	bne.n	800510a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e8:	881a      	ldrh	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f4:	1c9a      	adds	r2, r3, #2
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050fe:	b29b      	uxth	r3, r3
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005108:	e018      	b.n	800513c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800510a:	f7fd fcfd 	bl	8002b08 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	683a      	ldr	r2, [r7, #0]
 8005116:	429a      	cmp	r2, r3
 8005118:	d803      	bhi.n	8005122 <HAL_SPI_Transmit+0x164>
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005120:	d102      	bne.n	8005128 <HAL_SPI_Transmit+0x16a>
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d109      	bne.n	800513c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e0b2      	b.n	80052a2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005140:	b29b      	uxth	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1c7      	bne.n	80050d6 <HAL_SPI_Transmit+0x118>
 8005146:	e083      	b.n	8005250 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d002      	beq.n	8005156 <HAL_SPI_Transmit+0x198>
 8005150:	8b7b      	ldrh	r3, [r7, #26]
 8005152:	2b01      	cmp	r3, #1
 8005154:	d177      	bne.n	8005246 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800515a:	b29b      	uxth	r3, r3
 800515c:	2b01      	cmp	r3, #1
 800515e:	d912      	bls.n	8005186 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005164:	881a      	ldrh	r2, [r3, #0]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005170:	1c9a      	adds	r2, r3, #2
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800517a:	b29b      	uxth	r3, r3
 800517c:	3b02      	subs	r3, #2
 800517e:	b29a      	uxth	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005184:	e05f      	b.n	8005246 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	330c      	adds	r3, #12
 8005190:	7812      	ldrb	r2, [r2, #0]
 8005192:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005198:	1c5a      	adds	r2, r3, #1
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80051ac:	e04b      	b.n	8005246 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f003 0302 	and.w	r3, r3, #2
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d12b      	bne.n	8005214 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d912      	bls.n	80051ec <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ca:	881a      	ldrh	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d6:	1c9a      	adds	r2, r3, #2
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	3b02      	subs	r3, #2
 80051e4:	b29a      	uxth	r2, r3
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051ea:	e02c      	b.n	8005246 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	330c      	adds	r3, #12
 80051f6:	7812      	ldrb	r2, [r2, #0]
 80051f8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051fe:	1c5a      	adds	r2, r3, #1
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005208:	b29b      	uxth	r3, r3
 800520a:	3b01      	subs	r3, #1
 800520c:	b29a      	uxth	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005212:	e018      	b.n	8005246 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005214:	f7fd fc78 	bl	8002b08 <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	683a      	ldr	r2, [r7, #0]
 8005220:	429a      	cmp	r2, r3
 8005222:	d803      	bhi.n	800522c <HAL_SPI_Transmit+0x26e>
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800522a:	d102      	bne.n	8005232 <HAL_SPI_Transmit+0x274>
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d109      	bne.n	8005246 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e02d      	b.n	80052a2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800524a:	b29b      	uxth	r3, r3
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1ae      	bne.n	80051ae <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005250:	69fa      	ldr	r2, [r7, #28]
 8005252:	6839      	ldr	r1, [r7, #0]
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f000 fe39 	bl	8005ecc <SPI_EndRxTxTransaction>
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d002      	beq.n	8005266 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2220      	movs	r2, #32
 8005264:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d10a      	bne.n	8005284 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800526e:	2300      	movs	r3, #0
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	617b      	str	r3, [r7, #20]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	617b      	str	r3, [r7, #20]
 8005282:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e000      	b.n	80052a2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80052a0:	2300      	movs	r3, #0
  }
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3720      	adds	r7, #32
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b088      	sub	sp, #32
 80052ae:	af02      	add	r7, sp, #8
 80052b0:	60f8      	str	r0, [r7, #12]
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	603b      	str	r3, [r7, #0]
 80052b6:	4613      	mov	r3, r2
 80052b8:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d001      	beq.n	80052ca <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80052c6:	2302      	movs	r3, #2
 80052c8:	e123      	b.n	8005512 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d002      	beq.n	80052d6 <HAL_SPI_Receive+0x2c>
 80052d0:	88fb      	ldrh	r3, [r7, #6]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e11b      	b.n	8005512 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052e2:	d112      	bne.n	800530a <HAL_SPI_Receive+0x60>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d10e      	bne.n	800530a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2204      	movs	r2, #4
 80052f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80052f4:	88fa      	ldrh	r2, [r7, #6]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	4613      	mov	r3, r2
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	68b9      	ldr	r1, [r7, #8]
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f000 f90a 	bl	800551a <HAL_SPI_TransmitReceive>
 8005306:	4603      	mov	r3, r0
 8005308:	e103      	b.n	8005512 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800530a:	f7fd fbfd 	bl	8002b08 <HAL_GetTick>
 800530e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005316:	2b01      	cmp	r3, #1
 8005318:	d101      	bne.n	800531e <HAL_SPI_Receive+0x74>
 800531a:	2302      	movs	r3, #2
 800531c:	e0f9      	b.n	8005512 <HAL_SPI_Receive+0x268>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2204      	movs	r2, #4
 800532a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	88fa      	ldrh	r2, [r7, #6]
 800533e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	88fa      	ldrh	r2, [r7, #6]
 8005346:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005370:	d908      	bls.n	8005384 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	685a      	ldr	r2, [r3, #4]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005380:	605a      	str	r2, [r3, #4]
 8005382:	e007      	b.n	8005394 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	685a      	ldr	r2, [r3, #4]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005392:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800539c:	d10f      	bne.n	80053be <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053bc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c8:	2b40      	cmp	r3, #64	@ 0x40
 80053ca:	d007      	beq.n	80053dc <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053da:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053e4:	d875      	bhi.n	80054d2 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80053e6:	e037      	b.n	8005458 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d117      	bne.n	8005426 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f103 020c 	add.w	r2, r3, #12
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005402:	7812      	ldrb	r2, [r2, #0]
 8005404:	b2d2      	uxtb	r2, r2
 8005406:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540c:	1c5a      	adds	r2, r3, #1
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005418:	b29b      	uxth	r3, r3
 800541a:	3b01      	subs	r3, #1
 800541c:	b29a      	uxth	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005424:	e018      	b.n	8005458 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005426:	f7fd fb6f 	bl	8002b08 <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	683a      	ldr	r2, [r7, #0]
 8005432:	429a      	cmp	r2, r3
 8005434:	d803      	bhi.n	800543e <HAL_SPI_Receive+0x194>
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800543c:	d102      	bne.n	8005444 <HAL_SPI_Receive+0x19a>
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d109      	bne.n	8005458 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e05c      	b.n	8005512 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800545e:	b29b      	uxth	r3, r3
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1c1      	bne.n	80053e8 <HAL_SPI_Receive+0x13e>
 8005464:	e03b      	b.n	80054de <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f003 0301 	and.w	r3, r3, #1
 8005470:	2b01      	cmp	r3, #1
 8005472:	d115      	bne.n	80054a0 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547e:	b292      	uxth	r2, r2
 8005480:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005486:	1c9a      	adds	r2, r3, #2
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005492:	b29b      	uxth	r3, r3
 8005494:	3b01      	subs	r3, #1
 8005496:	b29a      	uxth	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800549e:	e018      	b.n	80054d2 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054a0:	f7fd fb32 	bl	8002b08 <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	683a      	ldr	r2, [r7, #0]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d803      	bhi.n	80054b8 <HAL_SPI_Receive+0x20e>
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b6:	d102      	bne.n	80054be <HAL_SPI_Receive+0x214>
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d109      	bne.n	80054d2 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e01f      	b.n	8005512 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1c3      	bne.n	8005466 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	6839      	ldr	r1, [r7, #0]
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f000 fc76 	bl	8005dd4 <SPI_EndRxTransaction>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d002      	beq.n	80054f4 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2220      	movs	r2, #32
 80054f2:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2200      	movs	r2, #0
 8005500:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e000      	b.n	8005512 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8005510:	2300      	movs	r3, #0
  }
}
 8005512:	4618      	mov	r0, r3
 8005514:	3718      	adds	r7, #24
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b08a      	sub	sp, #40	@ 0x28
 800551e:	af00      	add	r7, sp, #0
 8005520:	60f8      	str	r0, [r7, #12]
 8005522:	60b9      	str	r1, [r7, #8]
 8005524:	607a      	str	r2, [r7, #4]
 8005526:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005528:	2301      	movs	r3, #1
 800552a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800552c:	f7fd faec 	bl	8002b08 <HAL_GetTick>
 8005530:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005538:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005540:	887b      	ldrh	r3, [r7, #2]
 8005542:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005544:	887b      	ldrh	r3, [r7, #2]
 8005546:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005548:	7ffb      	ldrb	r3, [r7, #31]
 800554a:	2b01      	cmp	r3, #1
 800554c:	d00c      	beq.n	8005568 <HAL_SPI_TransmitReceive+0x4e>
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005554:	d106      	bne.n	8005564 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d102      	bne.n	8005564 <HAL_SPI_TransmitReceive+0x4a>
 800555e:	7ffb      	ldrb	r3, [r7, #31]
 8005560:	2b04      	cmp	r3, #4
 8005562:	d001      	beq.n	8005568 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005564:	2302      	movs	r3, #2
 8005566:	e1f3      	b.n	8005950 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d005      	beq.n	800557a <HAL_SPI_TransmitReceive+0x60>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d002      	beq.n	800557a <HAL_SPI_TransmitReceive+0x60>
 8005574:	887b      	ldrh	r3, [r7, #2]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d101      	bne.n	800557e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e1e8      	b.n	8005950 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005584:	2b01      	cmp	r3, #1
 8005586:	d101      	bne.n	800558c <HAL_SPI_TransmitReceive+0x72>
 8005588:	2302      	movs	r3, #2
 800558a:	e1e1      	b.n	8005950 <HAL_SPI_TransmitReceive+0x436>
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b04      	cmp	r3, #4
 800559e:	d003      	beq.n	80055a8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2205      	movs	r2, #5
 80055a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	887a      	ldrh	r2, [r7, #2]
 80055b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	887a      	ldrh	r2, [r7, #2]
 80055c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	887a      	ldrh	r2, [r7, #2]
 80055ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	887a      	ldrh	r2, [r7, #2]
 80055d4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80055ea:	d802      	bhi.n	80055f2 <HAL_SPI_TransmitReceive+0xd8>
 80055ec:	8abb      	ldrh	r3, [r7, #20]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d908      	bls.n	8005604 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	685a      	ldr	r2, [r3, #4]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005600:	605a      	str	r2, [r3, #4]
 8005602:	e007      	b.n	8005614 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685a      	ldr	r2, [r3, #4]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005612:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800561e:	2b40      	cmp	r3, #64	@ 0x40
 8005620:	d007      	beq.n	8005632 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005630:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800563a:	f240 8083 	bls.w	8005744 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d002      	beq.n	800564c <HAL_SPI_TransmitReceive+0x132>
 8005646:	8afb      	ldrh	r3, [r7, #22]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d16f      	bne.n	800572c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005650:	881a      	ldrh	r2, [r3, #0]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565c:	1c9a      	adds	r2, r3, #2
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005666:	b29b      	uxth	r3, r3
 8005668:	3b01      	subs	r3, #1
 800566a:	b29a      	uxth	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005670:	e05c      	b.n	800572c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f003 0302 	and.w	r3, r3, #2
 800567c:	2b02      	cmp	r3, #2
 800567e:	d11b      	bne.n	80056b8 <HAL_SPI_TransmitReceive+0x19e>
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005684:	b29b      	uxth	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d016      	beq.n	80056b8 <HAL_SPI_TransmitReceive+0x19e>
 800568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568c:	2b01      	cmp	r3, #1
 800568e:	d113      	bne.n	80056b8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005694:	881a      	ldrh	r2, [r3, #0]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a0:	1c9a      	adds	r2, r3, #2
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	3b01      	subs	r3, #1
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80056b4:	2300      	movs	r3, #0
 80056b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f003 0301 	and.w	r3, r3, #1
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d11c      	bne.n	8005700 <HAL_SPI_TransmitReceive+0x1e6>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d016      	beq.n	8005700 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68da      	ldr	r2, [r3, #12]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	b292      	uxth	r2, r2
 80056de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e4:	1c9a      	adds	r2, r3, #2
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b01      	subs	r3, #1
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056fc:	2301      	movs	r3, #1
 80056fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005700:	f7fd fa02 	bl	8002b08 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	6a3b      	ldr	r3, [r7, #32]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800570c:	429a      	cmp	r2, r3
 800570e:	d80d      	bhi.n	800572c <HAL_SPI_TransmitReceive+0x212>
 8005710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005716:	d009      	beq.n	800572c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e111      	b.n	8005950 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005730:	b29b      	uxth	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d19d      	bne.n	8005672 <HAL_SPI_TransmitReceive+0x158>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800573c:	b29b      	uxth	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d197      	bne.n	8005672 <HAL_SPI_TransmitReceive+0x158>
 8005742:	e0e5      	b.n	8005910 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <HAL_SPI_TransmitReceive+0x23a>
 800574c:	8afb      	ldrh	r3, [r7, #22]
 800574e:	2b01      	cmp	r3, #1
 8005750:	f040 80d1 	bne.w	80058f6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005758:	b29b      	uxth	r3, r3
 800575a:	2b01      	cmp	r3, #1
 800575c:	d912      	bls.n	8005784 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005762:	881a      	ldrh	r2, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800576e:	1c9a      	adds	r2, r3, #2
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005778:	b29b      	uxth	r3, r3
 800577a:	3b02      	subs	r3, #2
 800577c:	b29a      	uxth	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005782:	e0b8      	b.n	80058f6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	330c      	adds	r3, #12
 800578e:	7812      	ldrb	r2, [r2, #0]
 8005790:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005796:	1c5a      	adds	r2, r3, #1
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	3b01      	subs	r3, #1
 80057a4:	b29a      	uxth	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057aa:	e0a4      	b.n	80058f6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d134      	bne.n	8005824 <HAL_SPI_TransmitReceive+0x30a>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057be:	b29b      	uxth	r3, r3
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d02f      	beq.n	8005824 <HAL_SPI_TransmitReceive+0x30a>
 80057c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d12c      	bne.n	8005824 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d912      	bls.n	80057fa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d8:	881a      	ldrh	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057e4:	1c9a      	adds	r2, r3, #2
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	3b02      	subs	r3, #2
 80057f2:	b29a      	uxth	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80057f8:	e012      	b.n	8005820 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	330c      	adds	r3, #12
 8005804:	7812      	ldrb	r2, [r2, #0]
 8005806:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580c:	1c5a      	adds	r2, r3, #1
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005816:	b29b      	uxth	r3, r3
 8005818:	3b01      	subs	r3, #1
 800581a:	b29a      	uxth	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005820:	2300      	movs	r3, #0
 8005822:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b01      	cmp	r3, #1
 8005830:	d148      	bne.n	80058c4 <HAL_SPI_TransmitReceive+0x3aa>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005838:	b29b      	uxth	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d042      	beq.n	80058c4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005844:	b29b      	uxth	r3, r3
 8005846:	2b01      	cmp	r3, #1
 8005848:	d923      	bls.n	8005892 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68da      	ldr	r2, [r3, #12]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005854:	b292      	uxth	r2, r2
 8005856:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585c:	1c9a      	adds	r2, r3, #2
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005868:	b29b      	uxth	r3, r3
 800586a:	3b02      	subs	r3, #2
 800586c:	b29a      	uxth	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800587a:	b29b      	uxth	r3, r3
 800587c:	2b01      	cmp	r3, #1
 800587e:	d81f      	bhi.n	80058c0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	685a      	ldr	r2, [r3, #4]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800588e:	605a      	str	r2, [r3, #4]
 8005890:	e016      	b.n	80058c0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f103 020c 	add.w	r2, r3, #12
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589e:	7812      	ldrb	r2, [r2, #0]
 80058a0:	b2d2      	uxtb	r2, r2
 80058a2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a8:	1c5a      	adds	r2, r3, #1
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	3b01      	subs	r3, #1
 80058b8:	b29a      	uxth	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058c0:	2301      	movs	r3, #1
 80058c2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80058c4:	f7fd f920 	bl	8002b08 <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d803      	bhi.n	80058dc <HAL_SPI_TransmitReceive+0x3c2>
 80058d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058da:	d102      	bne.n	80058e2 <HAL_SPI_TransmitReceive+0x3c8>
 80058dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d109      	bne.n	80058f6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80058f2:	2303      	movs	r3, #3
 80058f4:	e02c      	b.n	8005950 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f47f af55 	bne.w	80057ac <HAL_SPI_TransmitReceive+0x292>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005908:	b29b      	uxth	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	f47f af4e 	bne.w	80057ac <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005910:	6a3a      	ldr	r2, [r7, #32]
 8005912:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f000 fad9 	bl	8005ecc <SPI_EndRxTxTransaction>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d008      	beq.n	8005932 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e00e      	b.n	8005950 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005946:	2b00      	cmp	r3, #0
 8005948:	d001      	beq.n	800594e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e000      	b.n	8005950 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800594e:	2300      	movs	r3, #0
  }
}
 8005950:	4618      	mov	r0, r3
 8005952:	3728      	adds	r7, #40	@ 0x28
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b088      	sub	sp, #32
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	099b      	lsrs	r3, r3, #6
 8005974:	f003 0301 	and.w	r3, r3, #1
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10f      	bne.n	800599c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800597c:	69bb      	ldr	r3, [r7, #24]
 800597e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005982:	2b00      	cmp	r3, #0
 8005984:	d00a      	beq.n	800599c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	099b      	lsrs	r3, r3, #6
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d004      	beq.n	800599c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	4798      	blx	r3
    return;
 800599a:	e0d7      	b.n	8005b4c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	085b      	lsrs	r3, r3, #1
 80059a0:	f003 0301 	and.w	r3, r3, #1
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00a      	beq.n	80059be <HAL_SPI_IRQHandler+0x66>
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	09db      	lsrs	r3, r3, #7
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d004      	beq.n	80059be <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	4798      	blx	r3
    return;
 80059bc:	e0c6      	b.n	8005b4c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	095b      	lsrs	r3, r3, #5
 80059c2:	f003 0301 	and.w	r3, r3, #1
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10c      	bne.n	80059e4 <HAL_SPI_IRQHandler+0x8c>
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	099b      	lsrs	r3, r3, #6
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d106      	bne.n	80059e4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80059d6:	69bb      	ldr	r3, [r7, #24]
 80059d8:	0a1b      	lsrs	r3, r3, #8
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 80b4 	beq.w	8005b4c <HAL_SPI_IRQHandler+0x1f4>
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	095b      	lsrs	r3, r3, #5
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f000 80ad 	beq.w	8005b4c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	099b      	lsrs	r3, r3, #6
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d023      	beq.n	8005a46 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b03      	cmp	r3, #3
 8005a08:	d011      	beq.n	8005a2e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a0e:	f043 0204 	orr.w	r2, r3, #4
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a16:	2300      	movs	r3, #0
 8005a18:	617b      	str	r3, [r7, #20]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	617b      	str	r3, [r7, #20]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	617b      	str	r3, [r7, #20]
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	e00b      	b.n	8005a46 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a2e:	2300      	movs	r3, #0
 8005a30:	613b      	str	r3, [r7, #16]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	613b      	str	r3, [r7, #16]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	613b      	str	r3, [r7, #16]
 8005a42:	693b      	ldr	r3, [r7, #16]
        return;
 8005a44:	e082      	b.n	8005b4c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	095b      	lsrs	r3, r3, #5
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d014      	beq.n	8005a7c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a56:	f043 0201 	orr.w	r2, r3, #1
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005a5e:	2300      	movs	r3, #0
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	60fb      	str	r3, [r7, #12]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a78:	601a      	str	r2, [r3, #0]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	0a1b      	lsrs	r3, r3, #8
 8005a80:	f003 0301 	and.w	r3, r3, #1
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00c      	beq.n	8005aa2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a8c:	f043 0208 	orr.w	r2, r3, #8
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005a94:	2300      	movs	r3, #0
 8005a96:	60bb      	str	r3, [r7, #8]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	60bb      	str	r3, [r7, #8]
 8005aa0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d04f      	beq.n	8005b4a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ab8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	f003 0302 	and.w	r3, r3, #2
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d104      	bne.n	8005ad6 <HAL_SPI_IRQHandler+0x17e>
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	f003 0301 	and.w	r3, r3, #1
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d034      	beq.n	8005b40 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f022 0203 	bic.w	r2, r2, #3
 8005ae4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d011      	beq.n	8005b12 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005af2:	4a18      	ldr	r2, [pc, #96]	@ (8005b54 <HAL_SPI_IRQHandler+0x1fc>)
 8005af4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7fd f945 	bl	8002d8a <HAL_DMA_Abort_IT>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d005      	beq.n	8005b12 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d016      	beq.n	8005b48 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b1e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b54 <HAL_SPI_IRQHandler+0x1fc>)
 8005b20:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fd f92f 	bl	8002d8a <HAL_DMA_Abort_IT>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8005b3e:	e003      	b.n	8005b48 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f809 	bl	8005b58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005b46:	e000      	b.n	8005b4a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005b48:	bf00      	nop
    return;
 8005b4a:	bf00      	nop
  }
}
 8005b4c:	3720      	adds	r7, #32
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	08005b6d 	.word	0x08005b6d

08005b58 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b78:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f7ff ffe5 	bl	8005b58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b8e:	bf00      	nop
 8005b90:	3710      	adds	r7, #16
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
	...

08005b98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b088      	sub	sp, #32
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	603b      	str	r3, [r7, #0]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ba8:	f7fc ffae 	bl	8002b08 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb0:	1a9b      	subs	r3, r3, r2
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005bb8:	f7fc ffa6 	bl	8002b08 <HAL_GetTick>
 8005bbc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bbe:	4b39      	ldr	r3, [pc, #228]	@ (8005ca4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	015b      	lsls	r3, r3, #5
 8005bc4:	0d1b      	lsrs	r3, r3, #20
 8005bc6:	69fa      	ldr	r2, [r7, #28]
 8005bc8:	fb02 f303 	mul.w	r3, r2, r3
 8005bcc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bce:	e055      	b.n	8005c7c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bd6:	d051      	beq.n	8005c7c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005bd8:	f7fc ff96 	bl	8002b08 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	69fa      	ldr	r2, [r7, #28]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d902      	bls.n	8005bee <SPI_WaitFlagStateUntilTimeout+0x56>
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d13d      	bne.n	8005c6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005bfc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c06:	d111      	bne.n	8005c2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c10:	d004      	beq.n	8005c1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c1a:	d107      	bne.n	8005c2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c34:	d10f      	bne.n	8005c56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c44:	601a      	str	r2, [r3, #0]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e018      	b.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d102      	bne.n	8005c76 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	61fb      	str	r3, [r7, #28]
 8005c74:	e002      	b.n	8005c7c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	689a      	ldr	r2, [r3, #8]
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	4013      	ands	r3, r2
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	bf0c      	ite	eq
 8005c8c:	2301      	moveq	r3, #1
 8005c8e:	2300      	movne	r3, #0
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	461a      	mov	r2, r3
 8005c94:	79fb      	ldrb	r3, [r7, #7]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d19a      	bne.n	8005bd0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3720      	adds	r7, #32
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	20000000 	.word	0x20000000

08005ca8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08a      	sub	sp, #40	@ 0x28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005cba:	f7fc ff25 	bl	8002b08 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc2:	1a9b      	subs	r3, r3, r2
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005cca:	f7fc ff1d 	bl	8002b08 <HAL_GetTick>
 8005cce:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	330c      	adds	r3, #12
 8005cd6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005cd8:	4b3d      	ldr	r3, [pc, #244]	@ (8005dd0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4413      	add	r3, r2
 8005ce2:	00da      	lsls	r2, r3, #3
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	0d1b      	lsrs	r3, r3, #20
 8005ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cea:	fb02 f303 	mul.w	r3, r2, r3
 8005cee:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005cf0:	e061      	b.n	8005db6 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005cf8:	d107      	bne.n	8005d0a <SPI_WaitFifoStateUntilTimeout+0x62>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d104      	bne.n	8005d0a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005d08:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d10:	d051      	beq.n	8005db6 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d12:	f7fc fef9 	bl	8002b08 <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	6a3b      	ldr	r3, [r7, #32]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d902      	bls.n	8005d28 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d13d      	bne.n	8005da4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d36:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d40:	d111      	bne.n	8005d66 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d4a:	d004      	beq.n	8005d56 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d54:	d107      	bne.n	8005d66 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d64:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d6e:	d10f      	bne.n	8005d90 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d8e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	e011      	b.n	8005dc8 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d102      	bne.n	8005db0 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005daa:	2300      	movs	r3, #0
 8005dac:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dae:	e002      	b.n	8005db6 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	3b01      	subs	r3, #1
 8005db4:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	689a      	ldr	r2, [r3, #8]
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d195      	bne.n	8005cf2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3728      	adds	r7, #40	@ 0x28
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	20000000 	.word	0x20000000

08005dd4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b088      	sub	sp, #32
 8005dd8:	af02      	add	r7, sp, #8
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005de8:	d111      	bne.n	8005e0e <SPI_EndRxTransaction+0x3a>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005df2:	d004      	beq.n	8005dfe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dfc:	d107      	bne.n	8005e0e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e0c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e16:	d112      	bne.n	8005e3e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	9300      	str	r3, [sp, #0]
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	2180      	movs	r1, #128	@ 0x80
 8005e22:	68f8      	ldr	r0, [r7, #12]
 8005e24:	f7ff feb8 	bl	8005b98 <SPI_WaitFlagStateUntilTimeout>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d021      	beq.n	8005e72 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e32:	f043 0220 	orr.w	r2, r3, #32
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e03d      	b.n	8005eba <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e3e:	4b21      	ldr	r3, [pc, #132]	@ (8005ec4 <SPI_EndRxTransaction+0xf0>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a21      	ldr	r2, [pc, #132]	@ (8005ec8 <SPI_EndRxTransaction+0xf4>)
 8005e44:	fba2 2303 	umull	r2, r3, r2, r3
 8005e48:	0d5b      	lsrs	r3, r3, #21
 8005e4a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e4e:	fb02 f303 	mul.w	r3, r2, r3
 8005e52:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00a      	beq.n	8005e70 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	3b01      	subs	r3, #1
 8005e5e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e6a:	2b80      	cmp	r3, #128	@ 0x80
 8005e6c:	d0f2      	beq.n	8005e54 <SPI_EndRxTransaction+0x80>
 8005e6e:	e000      	b.n	8005e72 <SPI_EndRxTransaction+0x9e>
        break;
 8005e70:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e7a:	d11d      	bne.n	8005eb8 <SPI_EndRxTransaction+0xe4>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e84:	d004      	beq.n	8005e90 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e8e:	d113      	bne.n	8005eb8 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f7ff ff03 	bl	8005ca8 <SPI_WaitFifoStateUntilTimeout>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d007      	beq.n	8005eb8 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eac:	f043 0220 	orr.w	r2, r3, #32
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005eb4:	2303      	movs	r3, #3
 8005eb6:	e000      	b.n	8005eba <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005eb8:	2300      	movs	r3, #0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3718      	adds	r7, #24
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	bf00      	nop
 8005ec4:	20000000 	.word	0x20000000
 8005ec8:	165e9f81 	.word	0x165e9f81

08005ecc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b088      	sub	sp, #32
 8005ed0:	af02      	add	r7, sp, #8
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f7ff fedf 	bl	8005ca8 <SPI_WaitFifoStateUntilTimeout>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d007      	beq.n	8005f00 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ef4:	f043 0220 	orr.w	r2, r3, #32
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e046      	b.n	8005f8e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f00:	4b25      	ldr	r3, [pc, #148]	@ (8005f98 <SPI_EndRxTxTransaction+0xcc>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a25      	ldr	r2, [pc, #148]	@ (8005f9c <SPI_EndRxTxTransaction+0xd0>)
 8005f06:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0a:	0d5b      	lsrs	r3, r3, #21
 8005f0c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005f10:	fb02 f303 	mul.w	r3, r2, r3
 8005f14:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f1e:	d112      	bne.n	8005f46 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	2200      	movs	r2, #0
 8005f28:	2180      	movs	r1, #128	@ 0x80
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f7ff fe34 	bl	8005b98 <SPI_WaitFlagStateUntilTimeout>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d016      	beq.n	8005f64 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f3a:	f043 0220 	orr.w	r2, r3, #32
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e023      	b.n	8005f8e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00a      	beq.n	8005f62 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f5c:	2b80      	cmp	r3, #128	@ 0x80
 8005f5e:	d0f2      	beq.n	8005f46 <SPI_EndRxTxTransaction+0x7a>
 8005f60:	e000      	b.n	8005f64 <SPI_EndRxTxTransaction+0x98>
        break;
 8005f62:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f7ff fe99 	bl	8005ca8 <SPI_WaitFifoStateUntilTimeout>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d007      	beq.n	8005f8c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f80:	f043 0220 	orr.w	r2, r3, #32
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e000      	b.n	8005f8e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3718      	adds	r7, #24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20000000 	.word	0x20000000
 8005f9c:	165e9f81 	.word	0x165e9f81

08005fa0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e040      	b.n	8006034 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d106      	bne.n	8005fc8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f7fc fc1e 	bl	8002804 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2224      	movs	r2, #36	@ 0x24
 8005fcc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 0201 	bic.w	r2, r2, #1
 8005fdc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d002      	beq.n	8005fec <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fb16 	bl	8006618 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f8af 	bl	8006150 <UART_SetConfig>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d101      	bne.n	8005ffc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e01b      	b.n	8006034 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	685a      	ldr	r2, [r3, #4]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800600a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	689a      	ldr	r2, [r3, #8]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800601a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0201 	orr.w	r2, r2, #1
 800602a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fb95 	bl	800675c <UART_CheckIdleState>
 8006032:	4603      	mov	r3, r0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b08a      	sub	sp, #40	@ 0x28
 8006040:	af02      	add	r7, sp, #8
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	603b      	str	r3, [r7, #0]
 8006048:	4613      	mov	r3, r2
 800604a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006050:	2b20      	cmp	r3, #32
 8006052:	d177      	bne.n	8006144 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d002      	beq.n	8006060 <HAL_UART_Transmit+0x24>
 800605a:	88fb      	ldrh	r3, [r7, #6]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d101      	bne.n	8006064 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	e070      	b.n	8006146 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2221      	movs	r2, #33	@ 0x21
 8006070:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006072:	f7fc fd49 	bl	8002b08 <HAL_GetTick>
 8006076:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	88fa      	ldrh	r2, [r7, #6]
 800607c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	88fa      	ldrh	r2, [r7, #6]
 8006084:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006090:	d108      	bne.n	80060a4 <HAL_UART_Transmit+0x68>
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d104      	bne.n	80060a4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800609a:	2300      	movs	r3, #0
 800609c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	61bb      	str	r3, [r7, #24]
 80060a2:	e003      	b.n	80060ac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060a8:	2300      	movs	r3, #0
 80060aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80060ac:	e02f      	b.n	800610e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	9300      	str	r3, [sp, #0]
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	2200      	movs	r2, #0
 80060b6:	2180      	movs	r1, #128	@ 0x80
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f000 fba6 	bl	800680a <UART_WaitOnFlagUntilTimeout>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d004      	beq.n	80060ce <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2220      	movs	r2, #32
 80060c8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e03b      	b.n	8006146 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10b      	bne.n	80060ec <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060d4:	69bb      	ldr	r3, [r7, #24]
 80060d6:	881b      	ldrh	r3, [r3, #0]
 80060d8:	461a      	mov	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060e2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	3302      	adds	r3, #2
 80060e8:	61bb      	str	r3, [r7, #24]
 80060ea:	e007      	b.n	80060fc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	781a      	ldrb	r2, [r3, #0]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060f6:	69fb      	ldr	r3, [r7, #28]
 80060f8:	3301      	adds	r3, #1
 80060fa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006102:	b29b      	uxth	r3, r3
 8006104:	3b01      	subs	r3, #1
 8006106:	b29a      	uxth	r2, r3
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006114:	b29b      	uxth	r3, r3
 8006116:	2b00      	cmp	r3, #0
 8006118:	d1c9      	bne.n	80060ae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	9300      	str	r3, [sp, #0]
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	2200      	movs	r2, #0
 8006122:	2140      	movs	r1, #64	@ 0x40
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f000 fb70 	bl	800680a <UART_WaitOnFlagUntilTimeout>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d004      	beq.n	800613a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2220      	movs	r2, #32
 8006134:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e005      	b.n	8006146 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2220      	movs	r2, #32
 800613e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006140:	2300      	movs	r3, #0
 8006142:	e000      	b.n	8006146 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006144:	2302      	movs	r3, #2
  }
}
 8006146:	4618      	mov	r0, r3
 8006148:	3720      	adds	r7, #32
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
	...

08006150 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b088      	sub	sp, #32
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006158:	2300      	movs	r3, #0
 800615a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689a      	ldr	r2, [r3, #8]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	691b      	ldr	r3, [r3, #16]
 8006164:	431a      	orrs	r2, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	4313      	orrs	r3, r2
 8006172:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	4ba6      	ldr	r3, [pc, #664]	@ (8006414 <UART_SetConfig+0x2c4>)
 800617c:	4013      	ands	r3, r2
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	6812      	ldr	r2, [r2, #0]
 8006182:	6979      	ldr	r1, [r7, #20]
 8006184:	430b      	orrs	r3, r1
 8006186:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	68da      	ldr	r2, [r3, #12]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	430a      	orrs	r2, r1
 800619c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a1b      	ldr	r3, [r3, #32]
 80061a8:	697a      	ldr	r2, [r7, #20]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	430a      	orrs	r2, r1
 80061c0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a94      	ldr	r2, [pc, #592]	@ (8006418 <UART_SetConfig+0x2c8>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d120      	bne.n	800620e <UART_SetConfig+0xbe>
 80061cc:	4b93      	ldr	r3, [pc, #588]	@ (800641c <UART_SetConfig+0x2cc>)
 80061ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061d2:	f003 0303 	and.w	r3, r3, #3
 80061d6:	2b03      	cmp	r3, #3
 80061d8:	d816      	bhi.n	8006208 <UART_SetConfig+0xb8>
 80061da:	a201      	add	r2, pc, #4	@ (adr r2, 80061e0 <UART_SetConfig+0x90>)
 80061dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e0:	080061f1 	.word	0x080061f1
 80061e4:	080061fd 	.word	0x080061fd
 80061e8:	080061f7 	.word	0x080061f7
 80061ec:	08006203 	.word	0x08006203
 80061f0:	2301      	movs	r3, #1
 80061f2:	77fb      	strb	r3, [r7, #31]
 80061f4:	e150      	b.n	8006498 <UART_SetConfig+0x348>
 80061f6:	2302      	movs	r3, #2
 80061f8:	77fb      	strb	r3, [r7, #31]
 80061fa:	e14d      	b.n	8006498 <UART_SetConfig+0x348>
 80061fc:	2304      	movs	r3, #4
 80061fe:	77fb      	strb	r3, [r7, #31]
 8006200:	e14a      	b.n	8006498 <UART_SetConfig+0x348>
 8006202:	2308      	movs	r3, #8
 8006204:	77fb      	strb	r3, [r7, #31]
 8006206:	e147      	b.n	8006498 <UART_SetConfig+0x348>
 8006208:	2310      	movs	r3, #16
 800620a:	77fb      	strb	r3, [r7, #31]
 800620c:	e144      	b.n	8006498 <UART_SetConfig+0x348>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a83      	ldr	r2, [pc, #524]	@ (8006420 <UART_SetConfig+0x2d0>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d132      	bne.n	800627e <UART_SetConfig+0x12e>
 8006218:	4b80      	ldr	r3, [pc, #512]	@ (800641c <UART_SetConfig+0x2cc>)
 800621a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800621e:	f003 030c 	and.w	r3, r3, #12
 8006222:	2b0c      	cmp	r3, #12
 8006224:	d828      	bhi.n	8006278 <UART_SetConfig+0x128>
 8006226:	a201      	add	r2, pc, #4	@ (adr r2, 800622c <UART_SetConfig+0xdc>)
 8006228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800622c:	08006261 	.word	0x08006261
 8006230:	08006279 	.word	0x08006279
 8006234:	08006279 	.word	0x08006279
 8006238:	08006279 	.word	0x08006279
 800623c:	0800626d 	.word	0x0800626d
 8006240:	08006279 	.word	0x08006279
 8006244:	08006279 	.word	0x08006279
 8006248:	08006279 	.word	0x08006279
 800624c:	08006267 	.word	0x08006267
 8006250:	08006279 	.word	0x08006279
 8006254:	08006279 	.word	0x08006279
 8006258:	08006279 	.word	0x08006279
 800625c:	08006273 	.word	0x08006273
 8006260:	2300      	movs	r3, #0
 8006262:	77fb      	strb	r3, [r7, #31]
 8006264:	e118      	b.n	8006498 <UART_SetConfig+0x348>
 8006266:	2302      	movs	r3, #2
 8006268:	77fb      	strb	r3, [r7, #31]
 800626a:	e115      	b.n	8006498 <UART_SetConfig+0x348>
 800626c:	2304      	movs	r3, #4
 800626e:	77fb      	strb	r3, [r7, #31]
 8006270:	e112      	b.n	8006498 <UART_SetConfig+0x348>
 8006272:	2308      	movs	r3, #8
 8006274:	77fb      	strb	r3, [r7, #31]
 8006276:	e10f      	b.n	8006498 <UART_SetConfig+0x348>
 8006278:	2310      	movs	r3, #16
 800627a:	77fb      	strb	r3, [r7, #31]
 800627c:	e10c      	b.n	8006498 <UART_SetConfig+0x348>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a68      	ldr	r2, [pc, #416]	@ (8006424 <UART_SetConfig+0x2d4>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d120      	bne.n	80062ca <UART_SetConfig+0x17a>
 8006288:	4b64      	ldr	r3, [pc, #400]	@ (800641c <UART_SetConfig+0x2cc>)
 800628a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800628e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006292:	2b30      	cmp	r3, #48	@ 0x30
 8006294:	d013      	beq.n	80062be <UART_SetConfig+0x16e>
 8006296:	2b30      	cmp	r3, #48	@ 0x30
 8006298:	d814      	bhi.n	80062c4 <UART_SetConfig+0x174>
 800629a:	2b20      	cmp	r3, #32
 800629c:	d009      	beq.n	80062b2 <UART_SetConfig+0x162>
 800629e:	2b20      	cmp	r3, #32
 80062a0:	d810      	bhi.n	80062c4 <UART_SetConfig+0x174>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d002      	beq.n	80062ac <UART_SetConfig+0x15c>
 80062a6:	2b10      	cmp	r3, #16
 80062a8:	d006      	beq.n	80062b8 <UART_SetConfig+0x168>
 80062aa:	e00b      	b.n	80062c4 <UART_SetConfig+0x174>
 80062ac:	2300      	movs	r3, #0
 80062ae:	77fb      	strb	r3, [r7, #31]
 80062b0:	e0f2      	b.n	8006498 <UART_SetConfig+0x348>
 80062b2:	2302      	movs	r3, #2
 80062b4:	77fb      	strb	r3, [r7, #31]
 80062b6:	e0ef      	b.n	8006498 <UART_SetConfig+0x348>
 80062b8:	2304      	movs	r3, #4
 80062ba:	77fb      	strb	r3, [r7, #31]
 80062bc:	e0ec      	b.n	8006498 <UART_SetConfig+0x348>
 80062be:	2308      	movs	r3, #8
 80062c0:	77fb      	strb	r3, [r7, #31]
 80062c2:	e0e9      	b.n	8006498 <UART_SetConfig+0x348>
 80062c4:	2310      	movs	r3, #16
 80062c6:	77fb      	strb	r3, [r7, #31]
 80062c8:	e0e6      	b.n	8006498 <UART_SetConfig+0x348>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a56      	ldr	r2, [pc, #344]	@ (8006428 <UART_SetConfig+0x2d8>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d120      	bne.n	8006316 <UART_SetConfig+0x1c6>
 80062d4:	4b51      	ldr	r3, [pc, #324]	@ (800641c <UART_SetConfig+0x2cc>)
 80062d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062da:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80062de:	2bc0      	cmp	r3, #192	@ 0xc0
 80062e0:	d013      	beq.n	800630a <UART_SetConfig+0x1ba>
 80062e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80062e4:	d814      	bhi.n	8006310 <UART_SetConfig+0x1c0>
 80062e6:	2b80      	cmp	r3, #128	@ 0x80
 80062e8:	d009      	beq.n	80062fe <UART_SetConfig+0x1ae>
 80062ea:	2b80      	cmp	r3, #128	@ 0x80
 80062ec:	d810      	bhi.n	8006310 <UART_SetConfig+0x1c0>
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d002      	beq.n	80062f8 <UART_SetConfig+0x1a8>
 80062f2:	2b40      	cmp	r3, #64	@ 0x40
 80062f4:	d006      	beq.n	8006304 <UART_SetConfig+0x1b4>
 80062f6:	e00b      	b.n	8006310 <UART_SetConfig+0x1c0>
 80062f8:	2300      	movs	r3, #0
 80062fa:	77fb      	strb	r3, [r7, #31]
 80062fc:	e0cc      	b.n	8006498 <UART_SetConfig+0x348>
 80062fe:	2302      	movs	r3, #2
 8006300:	77fb      	strb	r3, [r7, #31]
 8006302:	e0c9      	b.n	8006498 <UART_SetConfig+0x348>
 8006304:	2304      	movs	r3, #4
 8006306:	77fb      	strb	r3, [r7, #31]
 8006308:	e0c6      	b.n	8006498 <UART_SetConfig+0x348>
 800630a:	2308      	movs	r3, #8
 800630c:	77fb      	strb	r3, [r7, #31]
 800630e:	e0c3      	b.n	8006498 <UART_SetConfig+0x348>
 8006310:	2310      	movs	r3, #16
 8006312:	77fb      	strb	r3, [r7, #31]
 8006314:	e0c0      	b.n	8006498 <UART_SetConfig+0x348>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a44      	ldr	r2, [pc, #272]	@ (800642c <UART_SetConfig+0x2dc>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d125      	bne.n	800636c <UART_SetConfig+0x21c>
 8006320:	4b3e      	ldr	r3, [pc, #248]	@ (800641c <UART_SetConfig+0x2cc>)
 8006322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006326:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800632a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800632e:	d017      	beq.n	8006360 <UART_SetConfig+0x210>
 8006330:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006334:	d817      	bhi.n	8006366 <UART_SetConfig+0x216>
 8006336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800633a:	d00b      	beq.n	8006354 <UART_SetConfig+0x204>
 800633c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006340:	d811      	bhi.n	8006366 <UART_SetConfig+0x216>
 8006342:	2b00      	cmp	r3, #0
 8006344:	d003      	beq.n	800634e <UART_SetConfig+0x1fe>
 8006346:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800634a:	d006      	beq.n	800635a <UART_SetConfig+0x20a>
 800634c:	e00b      	b.n	8006366 <UART_SetConfig+0x216>
 800634e:	2300      	movs	r3, #0
 8006350:	77fb      	strb	r3, [r7, #31]
 8006352:	e0a1      	b.n	8006498 <UART_SetConfig+0x348>
 8006354:	2302      	movs	r3, #2
 8006356:	77fb      	strb	r3, [r7, #31]
 8006358:	e09e      	b.n	8006498 <UART_SetConfig+0x348>
 800635a:	2304      	movs	r3, #4
 800635c:	77fb      	strb	r3, [r7, #31]
 800635e:	e09b      	b.n	8006498 <UART_SetConfig+0x348>
 8006360:	2308      	movs	r3, #8
 8006362:	77fb      	strb	r3, [r7, #31]
 8006364:	e098      	b.n	8006498 <UART_SetConfig+0x348>
 8006366:	2310      	movs	r3, #16
 8006368:	77fb      	strb	r3, [r7, #31]
 800636a:	e095      	b.n	8006498 <UART_SetConfig+0x348>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a2f      	ldr	r2, [pc, #188]	@ (8006430 <UART_SetConfig+0x2e0>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d125      	bne.n	80063c2 <UART_SetConfig+0x272>
 8006376:	4b29      	ldr	r3, [pc, #164]	@ (800641c <UART_SetConfig+0x2cc>)
 8006378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800637c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006380:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006384:	d017      	beq.n	80063b6 <UART_SetConfig+0x266>
 8006386:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800638a:	d817      	bhi.n	80063bc <UART_SetConfig+0x26c>
 800638c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006390:	d00b      	beq.n	80063aa <UART_SetConfig+0x25a>
 8006392:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006396:	d811      	bhi.n	80063bc <UART_SetConfig+0x26c>
 8006398:	2b00      	cmp	r3, #0
 800639a:	d003      	beq.n	80063a4 <UART_SetConfig+0x254>
 800639c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063a0:	d006      	beq.n	80063b0 <UART_SetConfig+0x260>
 80063a2:	e00b      	b.n	80063bc <UART_SetConfig+0x26c>
 80063a4:	2301      	movs	r3, #1
 80063a6:	77fb      	strb	r3, [r7, #31]
 80063a8:	e076      	b.n	8006498 <UART_SetConfig+0x348>
 80063aa:	2302      	movs	r3, #2
 80063ac:	77fb      	strb	r3, [r7, #31]
 80063ae:	e073      	b.n	8006498 <UART_SetConfig+0x348>
 80063b0:	2304      	movs	r3, #4
 80063b2:	77fb      	strb	r3, [r7, #31]
 80063b4:	e070      	b.n	8006498 <UART_SetConfig+0x348>
 80063b6:	2308      	movs	r3, #8
 80063b8:	77fb      	strb	r3, [r7, #31]
 80063ba:	e06d      	b.n	8006498 <UART_SetConfig+0x348>
 80063bc:	2310      	movs	r3, #16
 80063be:	77fb      	strb	r3, [r7, #31]
 80063c0:	e06a      	b.n	8006498 <UART_SetConfig+0x348>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a1b      	ldr	r2, [pc, #108]	@ (8006434 <UART_SetConfig+0x2e4>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d138      	bne.n	800643e <UART_SetConfig+0x2ee>
 80063cc:	4b13      	ldr	r3, [pc, #76]	@ (800641c <UART_SetConfig+0x2cc>)
 80063ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063d2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80063d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063da:	d017      	beq.n	800640c <UART_SetConfig+0x2bc>
 80063dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063e0:	d82a      	bhi.n	8006438 <UART_SetConfig+0x2e8>
 80063e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063e6:	d00b      	beq.n	8006400 <UART_SetConfig+0x2b0>
 80063e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063ec:	d824      	bhi.n	8006438 <UART_SetConfig+0x2e8>
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d003      	beq.n	80063fa <UART_SetConfig+0x2aa>
 80063f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063f6:	d006      	beq.n	8006406 <UART_SetConfig+0x2b6>
 80063f8:	e01e      	b.n	8006438 <UART_SetConfig+0x2e8>
 80063fa:	2300      	movs	r3, #0
 80063fc:	77fb      	strb	r3, [r7, #31]
 80063fe:	e04b      	b.n	8006498 <UART_SetConfig+0x348>
 8006400:	2302      	movs	r3, #2
 8006402:	77fb      	strb	r3, [r7, #31]
 8006404:	e048      	b.n	8006498 <UART_SetConfig+0x348>
 8006406:	2304      	movs	r3, #4
 8006408:	77fb      	strb	r3, [r7, #31]
 800640a:	e045      	b.n	8006498 <UART_SetConfig+0x348>
 800640c:	2308      	movs	r3, #8
 800640e:	77fb      	strb	r3, [r7, #31]
 8006410:	e042      	b.n	8006498 <UART_SetConfig+0x348>
 8006412:	bf00      	nop
 8006414:	efff69f3 	.word	0xefff69f3
 8006418:	40011000 	.word	0x40011000
 800641c:	40023800 	.word	0x40023800
 8006420:	40004400 	.word	0x40004400
 8006424:	40004800 	.word	0x40004800
 8006428:	40004c00 	.word	0x40004c00
 800642c:	40005000 	.word	0x40005000
 8006430:	40011400 	.word	0x40011400
 8006434:	40007800 	.word	0x40007800
 8006438:	2310      	movs	r3, #16
 800643a:	77fb      	strb	r3, [r7, #31]
 800643c:	e02c      	b.n	8006498 <UART_SetConfig+0x348>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a72      	ldr	r2, [pc, #456]	@ (800660c <UART_SetConfig+0x4bc>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d125      	bne.n	8006494 <UART_SetConfig+0x344>
 8006448:	4b71      	ldr	r3, [pc, #452]	@ (8006610 <UART_SetConfig+0x4c0>)
 800644a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800644e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006452:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006456:	d017      	beq.n	8006488 <UART_SetConfig+0x338>
 8006458:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800645c:	d817      	bhi.n	800648e <UART_SetConfig+0x33e>
 800645e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006462:	d00b      	beq.n	800647c <UART_SetConfig+0x32c>
 8006464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006468:	d811      	bhi.n	800648e <UART_SetConfig+0x33e>
 800646a:	2b00      	cmp	r3, #0
 800646c:	d003      	beq.n	8006476 <UART_SetConfig+0x326>
 800646e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006472:	d006      	beq.n	8006482 <UART_SetConfig+0x332>
 8006474:	e00b      	b.n	800648e <UART_SetConfig+0x33e>
 8006476:	2300      	movs	r3, #0
 8006478:	77fb      	strb	r3, [r7, #31]
 800647a:	e00d      	b.n	8006498 <UART_SetConfig+0x348>
 800647c:	2302      	movs	r3, #2
 800647e:	77fb      	strb	r3, [r7, #31]
 8006480:	e00a      	b.n	8006498 <UART_SetConfig+0x348>
 8006482:	2304      	movs	r3, #4
 8006484:	77fb      	strb	r3, [r7, #31]
 8006486:	e007      	b.n	8006498 <UART_SetConfig+0x348>
 8006488:	2308      	movs	r3, #8
 800648a:	77fb      	strb	r3, [r7, #31]
 800648c:	e004      	b.n	8006498 <UART_SetConfig+0x348>
 800648e:	2310      	movs	r3, #16
 8006490:	77fb      	strb	r3, [r7, #31]
 8006492:	e001      	b.n	8006498 <UART_SetConfig+0x348>
 8006494:	2310      	movs	r3, #16
 8006496:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064a0:	d15b      	bne.n	800655a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80064a2:	7ffb      	ldrb	r3, [r7, #31]
 80064a4:	2b08      	cmp	r3, #8
 80064a6:	d828      	bhi.n	80064fa <UART_SetConfig+0x3aa>
 80064a8:	a201      	add	r2, pc, #4	@ (adr r2, 80064b0 <UART_SetConfig+0x360>)
 80064aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ae:	bf00      	nop
 80064b0:	080064d5 	.word	0x080064d5
 80064b4:	080064dd 	.word	0x080064dd
 80064b8:	080064e5 	.word	0x080064e5
 80064bc:	080064fb 	.word	0x080064fb
 80064c0:	080064eb 	.word	0x080064eb
 80064c4:	080064fb 	.word	0x080064fb
 80064c8:	080064fb 	.word	0x080064fb
 80064cc:	080064fb 	.word	0x080064fb
 80064d0:	080064f3 	.word	0x080064f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064d4:	f7fe f8b0 	bl	8004638 <HAL_RCC_GetPCLK1Freq>
 80064d8:	61b8      	str	r0, [r7, #24]
        break;
 80064da:	e013      	b.n	8006504 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064dc:	f7fe f8c0 	bl	8004660 <HAL_RCC_GetPCLK2Freq>
 80064e0:	61b8      	str	r0, [r7, #24]
        break;
 80064e2:	e00f      	b.n	8006504 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064e4:	4b4b      	ldr	r3, [pc, #300]	@ (8006614 <UART_SetConfig+0x4c4>)
 80064e6:	61bb      	str	r3, [r7, #24]
        break;
 80064e8:	e00c      	b.n	8006504 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064ea:	f7fd ff93 	bl	8004414 <HAL_RCC_GetSysClockFreq>
 80064ee:	61b8      	str	r0, [r7, #24]
        break;
 80064f0:	e008      	b.n	8006504 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064f6:	61bb      	str	r3, [r7, #24]
        break;
 80064f8:	e004      	b.n	8006504 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80064fa:	2300      	movs	r3, #0
 80064fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	77bb      	strb	r3, [r7, #30]
        break;
 8006502:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d074      	beq.n	80065f4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	005a      	lsls	r2, r3, #1
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	085b      	lsrs	r3, r3, #1
 8006514:	441a      	add	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	fbb2 f3f3 	udiv	r3, r2, r3
 800651e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	2b0f      	cmp	r3, #15
 8006524:	d916      	bls.n	8006554 <UART_SetConfig+0x404>
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800652c:	d212      	bcs.n	8006554 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	b29b      	uxth	r3, r3
 8006532:	f023 030f 	bic.w	r3, r3, #15
 8006536:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	085b      	lsrs	r3, r3, #1
 800653c:	b29b      	uxth	r3, r3
 800653e:	f003 0307 	and.w	r3, r3, #7
 8006542:	b29a      	uxth	r2, r3
 8006544:	89fb      	ldrh	r3, [r7, #14]
 8006546:	4313      	orrs	r3, r2
 8006548:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	89fa      	ldrh	r2, [r7, #14]
 8006550:	60da      	str	r2, [r3, #12]
 8006552:	e04f      	b.n	80065f4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	77bb      	strb	r3, [r7, #30]
 8006558:	e04c      	b.n	80065f4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800655a:	7ffb      	ldrb	r3, [r7, #31]
 800655c:	2b08      	cmp	r3, #8
 800655e:	d828      	bhi.n	80065b2 <UART_SetConfig+0x462>
 8006560:	a201      	add	r2, pc, #4	@ (adr r2, 8006568 <UART_SetConfig+0x418>)
 8006562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006566:	bf00      	nop
 8006568:	0800658d 	.word	0x0800658d
 800656c:	08006595 	.word	0x08006595
 8006570:	0800659d 	.word	0x0800659d
 8006574:	080065b3 	.word	0x080065b3
 8006578:	080065a3 	.word	0x080065a3
 800657c:	080065b3 	.word	0x080065b3
 8006580:	080065b3 	.word	0x080065b3
 8006584:	080065b3 	.word	0x080065b3
 8006588:	080065ab 	.word	0x080065ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800658c:	f7fe f854 	bl	8004638 <HAL_RCC_GetPCLK1Freq>
 8006590:	61b8      	str	r0, [r7, #24]
        break;
 8006592:	e013      	b.n	80065bc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006594:	f7fe f864 	bl	8004660 <HAL_RCC_GetPCLK2Freq>
 8006598:	61b8      	str	r0, [r7, #24]
        break;
 800659a:	e00f      	b.n	80065bc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800659c:	4b1d      	ldr	r3, [pc, #116]	@ (8006614 <UART_SetConfig+0x4c4>)
 800659e:	61bb      	str	r3, [r7, #24]
        break;
 80065a0:	e00c      	b.n	80065bc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065a2:	f7fd ff37 	bl	8004414 <HAL_RCC_GetSysClockFreq>
 80065a6:	61b8      	str	r0, [r7, #24]
        break;
 80065a8:	e008      	b.n	80065bc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ae:	61bb      	str	r3, [r7, #24]
        break;
 80065b0:	e004      	b.n	80065bc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80065b2:	2300      	movs	r3, #0
 80065b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	77bb      	strb	r3, [r7, #30]
        break;
 80065ba:	bf00      	nop
    }

    if (pclk != 0U)
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d018      	beq.n	80065f4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	085a      	lsrs	r2, r3, #1
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	441a      	add	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065d4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	2b0f      	cmp	r3, #15
 80065da:	d909      	bls.n	80065f0 <UART_SetConfig+0x4a0>
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065e2:	d205      	bcs.n	80065f0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	b29a      	uxth	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	60da      	str	r2, [r3, #12]
 80065ee:	e001      	b.n	80065f4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006600:	7fbb      	ldrb	r3, [r7, #30]
}
 8006602:	4618      	mov	r0, r3
 8006604:	3720      	adds	r7, #32
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	40007c00 	.word	0x40007c00
 8006610:	40023800 	.word	0x40023800
 8006614:	00f42400 	.word	0x00f42400

08006618 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006624:	f003 0308 	and.w	r3, r3, #8
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00a      	beq.n	8006642 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00a      	beq.n	8006664 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006668:	f003 0302 	and.w	r3, r3, #2
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00a      	beq.n	8006686 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800668a:	f003 0304 	and.w	r3, r3, #4
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00a      	beq.n	80066a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ac:	f003 0310 	and.w	r3, r3, #16
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d00a      	beq.n	80066ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	430a      	orrs	r2, r1
 80066c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ce:	f003 0320 	and.w	r3, r3, #32
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00a      	beq.n	80066ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	430a      	orrs	r2, r1
 80066ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d01a      	beq.n	800672e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006712:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006716:	d10a      	bne.n	800672e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	430a      	orrs	r2, r1
 800672c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00a      	beq.n	8006750 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	430a      	orrs	r2, r1
 800674e:	605a      	str	r2, [r3, #4]
  }
}
 8006750:	bf00      	nop
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b08c      	sub	sp, #48	@ 0x30
 8006760:	af02      	add	r7, sp, #8
 8006762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800676c:	f7fc f9cc 	bl	8002b08 <HAL_GetTick>
 8006770:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 0308 	and.w	r3, r3, #8
 800677c:	2b08      	cmp	r3, #8
 800677e:	d12e      	bne.n	80067de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006780:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006784:	9300      	str	r3, [sp, #0]
 8006786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006788:	2200      	movs	r2, #0
 800678a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 f83b 	bl	800680a <UART_WaitOnFlagUntilTimeout>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d021      	beq.n	80067de <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	e853 3f00 	ldrex	r3, [r3]
 80067a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067ae:	623b      	str	r3, [r7, #32]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	461a      	mov	r2, r3
 80067b6:	6a3b      	ldr	r3, [r7, #32]
 80067b8:	61fb      	str	r3, [r7, #28]
 80067ba:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067bc:	69b9      	ldr	r1, [r7, #24]
 80067be:	69fa      	ldr	r2, [r7, #28]
 80067c0:	e841 2300 	strex	r3, r2, [r1]
 80067c4:	617b      	str	r3, [r7, #20]
   return(result);
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1e6      	bne.n	800679a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2220      	movs	r2, #32
 80067d0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067da:	2303      	movs	r3, #3
 80067dc:	e011      	b.n	8006802 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2220      	movs	r2, #32
 80067e2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2220      	movs	r2, #32
 80067e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3728      	adds	r7, #40	@ 0x28
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}

0800680a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800680a:	b580      	push	{r7, lr}
 800680c:	b084      	sub	sp, #16
 800680e:	af00      	add	r7, sp, #0
 8006810:	60f8      	str	r0, [r7, #12]
 8006812:	60b9      	str	r1, [r7, #8]
 8006814:	603b      	str	r3, [r7, #0]
 8006816:	4613      	mov	r3, r2
 8006818:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800681a:	e04f      	b.n	80068bc <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006822:	d04b      	beq.n	80068bc <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006824:	f7fc f970 	bl	8002b08 <HAL_GetTick>
 8006828:	4602      	mov	r2, r0
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	1ad3      	subs	r3, r2, r3
 800682e:	69ba      	ldr	r2, [r7, #24]
 8006830:	429a      	cmp	r2, r3
 8006832:	d302      	bcc.n	800683a <UART_WaitOnFlagUntilTimeout+0x30>
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e04e      	b.n	80068dc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0304 	and.w	r3, r3, #4
 8006848:	2b00      	cmp	r3, #0
 800684a:	d037      	beq.n	80068bc <UART_WaitOnFlagUntilTimeout+0xb2>
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	2b80      	cmp	r3, #128	@ 0x80
 8006850:	d034      	beq.n	80068bc <UART_WaitOnFlagUntilTimeout+0xb2>
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	2b40      	cmp	r3, #64	@ 0x40
 8006856:	d031      	beq.n	80068bc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	69db      	ldr	r3, [r3, #28]
 800685e:	f003 0308 	and.w	r3, r3, #8
 8006862:	2b08      	cmp	r3, #8
 8006864:	d110      	bne.n	8006888 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2208      	movs	r2, #8
 800686c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800686e:	68f8      	ldr	r0, [r7, #12]
 8006870:	f000 f838 	bl	80068e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2208      	movs	r2, #8
 8006878:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	e029      	b.n	80068dc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	69db      	ldr	r3, [r3, #28]
 800688e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006892:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006896:	d111      	bne.n	80068bc <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f000 f81e 	bl	80068e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2220      	movs	r2, #32
 80068ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e00f      	b.n	80068dc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	69da      	ldr	r2, [r3, #28]
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	4013      	ands	r3, r2
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	bf0c      	ite	eq
 80068cc:	2301      	moveq	r3, #1
 80068ce:	2300      	movne	r3, #0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	461a      	mov	r2, r3
 80068d4:	79fb      	ldrb	r3, [r7, #7]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d0a0      	beq.n	800681c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b095      	sub	sp, #84	@ 0x54
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068f4:	e853 3f00 	ldrex	r3, [r3]
 80068f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006900:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	461a      	mov	r2, r3
 8006908:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800690a:	643b      	str	r3, [r7, #64]	@ 0x40
 800690c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006910:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006912:	e841 2300 	strex	r3, r2, [r1]
 8006916:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800691a:	2b00      	cmp	r3, #0
 800691c:	d1e6      	bne.n	80068ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	3308      	adds	r3, #8
 8006924:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006926:	6a3b      	ldr	r3, [r7, #32]
 8006928:	e853 3f00 	ldrex	r3, [r3]
 800692c:	61fb      	str	r3, [r7, #28]
   return(result);
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	f023 0301 	bic.w	r3, r3, #1
 8006934:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	3308      	adds	r3, #8
 800693c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800693e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006940:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006942:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006944:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006946:	e841 2300 	strex	r3, r2, [r1]
 800694a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800694c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1e5      	bne.n	800691e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006956:	2b01      	cmp	r3, #1
 8006958:	d118      	bne.n	800698c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	e853 3f00 	ldrex	r3, [r3]
 8006966:	60bb      	str	r3, [r7, #8]
   return(result);
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	f023 0310 	bic.w	r3, r3, #16
 800696e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	461a      	mov	r2, r3
 8006976:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006978:	61bb      	str	r3, [r7, #24]
 800697a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697c:	6979      	ldr	r1, [r7, #20]
 800697e:	69ba      	ldr	r2, [r7, #24]
 8006980:	e841 2300 	strex	r3, r2, [r1]
 8006984:	613b      	str	r3, [r7, #16]
   return(result);
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d1e6      	bne.n	800695a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2220      	movs	r2, #32
 8006990:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80069a0:	bf00      	nop
 80069a2:	3754      	adds	r7, #84	@ 0x54
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80069ac:	b084      	sub	sp, #16
 80069ae:	b580      	push	{r7, lr}
 80069b0:	b084      	sub	sp, #16
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
 80069b6:	f107 001c 	add.w	r0, r7, #28
 80069ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80069be:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d121      	bne.n	8006a0a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68da      	ldr	r2, [r3, #12]
 80069d6:	4b21      	ldr	r3, [pc, #132]	@ (8006a5c <USB_CoreInit+0xb0>)
 80069d8:	4013      	ands	r3, r2
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80069ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d105      	bne.n	80069fe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 fa92 	bl	8006f28 <USB_CoreReset>
 8006a04:	4603      	mov	r3, r0
 8006a06:	73fb      	strb	r3, [r7, #15]
 8006a08:	e010      	b.n	8006a2c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	68db      	ldr	r3, [r3, #12]
 8006a0e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fa86 	bl	8006f28 <USB_CoreReset>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a24:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006a2c:	7fbb      	ldrb	r3, [r7, #30]
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d10b      	bne.n	8006a4a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f043 0206 	orr.w	r2, r3, #6
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	f043 0220 	orr.w	r2, r3, #32
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3710      	adds	r7, #16
 8006a50:	46bd      	mov	sp, r7
 8006a52:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a56:	b004      	add	sp, #16
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	ffbdffbf 	.word	0xffbdffbf

08006a60 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f023 0201 	bic.w	r2, r3, #1
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b084      	sub	sp, #16
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a9e:	78fb      	ldrb	r3, [r7, #3]
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d115      	bne.n	8006ad0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006ab0:	200a      	movs	r0, #10
 8006ab2:	f7fc f835 	bl	8002b20 <HAL_Delay>
      ms += 10U;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	330a      	adds	r3, #10
 8006aba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 fa25 	bl	8006f0c <USB_GetMode>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d01e      	beq.n	8006b06 <USB_SetCurrentMode+0x84>
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2bc7      	cmp	r3, #199	@ 0xc7
 8006acc:	d9f0      	bls.n	8006ab0 <USB_SetCurrentMode+0x2e>
 8006ace:	e01a      	b.n	8006b06 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006ad0:	78fb      	ldrb	r3, [r7, #3]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d115      	bne.n	8006b02 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006ae2:	200a      	movs	r0, #10
 8006ae4:	f7fc f81c 	bl	8002b20 <HAL_Delay>
      ms += 10U;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	330a      	adds	r3, #10
 8006aec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 fa0c 	bl	8006f0c <USB_GetMode>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d005      	beq.n	8006b06 <USB_SetCurrentMode+0x84>
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2bc7      	cmp	r3, #199	@ 0xc7
 8006afe:	d9f0      	bls.n	8006ae2 <USB_SetCurrentMode+0x60>
 8006b00:	e001      	b.n	8006b06 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	e005      	b.n	8006b12 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2bc8      	cmp	r3, #200	@ 0xc8
 8006b0a:	d101      	bne.n	8006b10 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e000      	b.n	8006b12 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b10:	2300      	movs	r3, #0
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
	...

08006b1c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b1c:	b084      	sub	sp, #16
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b086      	sub	sp, #24
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
 8006b26:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006b2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006b36:	2300      	movs	r3, #0
 8006b38:	613b      	str	r3, [r7, #16]
 8006b3a:	e009      	b.n	8006b50 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	3340      	adds	r3, #64	@ 0x40
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	4413      	add	r3, r2
 8006b46:	2200      	movs	r2, #0
 8006b48:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	613b      	str	r3, [r7, #16]
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	2b0e      	cmp	r3, #14
 8006b54:	d9f2      	bls.n	8006b3c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006b56:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d11c      	bne.n	8006b98 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b6c:	f043 0302 	orr.w	r3, r3, #2
 8006b70:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b76:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	601a      	str	r2, [r3, #0]
 8006b96:	e005      	b.n	8006ba4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b9c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006baa:	461a      	mov	r2, r3
 8006bac:	2300      	movs	r3, #0
 8006bae:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006bb0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d10d      	bne.n	8006bd4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006bb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d104      	bne.n	8006bca <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006bc0:	2100      	movs	r1, #0
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f000 f968 	bl	8006e98 <USB_SetDevSpeed>
 8006bc8:	e008      	b.n	8006bdc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006bca:	2101      	movs	r1, #1
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f000 f963 	bl	8006e98 <USB_SetDevSpeed>
 8006bd2:	e003      	b.n	8006bdc <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006bd4:	2103      	movs	r1, #3
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 f95e 	bl	8006e98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006bdc:	2110      	movs	r1, #16
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 f8fa 	bl	8006dd8 <USB_FlushTxFifo>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d001      	beq.n	8006bee <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f924 	bl	8006e3c <USB_FlushRxFifo>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c04:	461a      	mov	r2, r3
 8006c06:	2300      	movs	r3, #0
 8006c08:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c10:	461a      	mov	r2, r3
 8006c12:	2300      	movs	r3, #0
 8006c14:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	2300      	movs	r3, #0
 8006c20:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c22:	2300      	movs	r3, #0
 8006c24:	613b      	str	r3, [r7, #16]
 8006c26:	e043      	b.n	8006cb0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	015a      	lsls	r2, r3, #5
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	4413      	add	r3, r2
 8006c30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c3e:	d118      	bne.n	8006c72 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10a      	bne.n	8006c5c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	015a      	lsls	r2, r3, #5
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c52:	461a      	mov	r2, r3
 8006c54:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006c58:	6013      	str	r3, [r2, #0]
 8006c5a:	e013      	b.n	8006c84 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	015a      	lsls	r2, r3, #5
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	4413      	add	r3, r2
 8006c64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c68:	461a      	mov	r2, r3
 8006c6a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006c6e:	6013      	str	r3, [r2, #0]
 8006c70:	e008      	b.n	8006c84 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	015a      	lsls	r2, r3, #5
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c7e:	461a      	mov	r2, r3
 8006c80:	2300      	movs	r3, #0
 8006c82:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	015a      	lsls	r2, r3, #5
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	4413      	add	r3, r2
 8006c8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c90:	461a      	mov	r2, r3
 8006c92:	2300      	movs	r3, #0
 8006c94:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	015a      	lsls	r2, r3, #5
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006ca8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	3301      	adds	r3, #1
 8006cae:	613b      	str	r3, [r7, #16]
 8006cb0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d3b5      	bcc.n	8006c28 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	613b      	str	r3, [r7, #16]
 8006cc0:	e043      	b.n	8006d4a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	015a      	lsls	r2, r3, #5
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	4413      	add	r3, r2
 8006cca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006cd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006cd8:	d118      	bne.n	8006d0c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d10a      	bne.n	8006cf6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	015a      	lsls	r2, r3, #5
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cec:	461a      	mov	r2, r3
 8006cee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006cf2:	6013      	str	r3, [r2, #0]
 8006cf4:	e013      	b.n	8006d1e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	015a      	lsls	r2, r3, #5
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	4413      	add	r3, r2
 8006cfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d02:	461a      	mov	r2, r3
 8006d04:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006d08:	6013      	str	r3, [r2, #0]
 8006d0a:	e008      	b.n	8006d1e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	015a      	lsls	r2, r3, #5
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	4413      	add	r3, r2
 8006d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d18:	461a      	mov	r2, r3
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	015a      	lsls	r2, r3, #5
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	4413      	add	r3, r2
 8006d26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	015a      	lsls	r2, r3, #5
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	4413      	add	r3, r2
 8006d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006d42:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	3301      	adds	r3, #1
 8006d48:	613b      	str	r3, [r7, #16]
 8006d4a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006d4e:	461a      	mov	r2, r3
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d3b5      	bcc.n	8006cc2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d68:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006d76:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006d78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d105      	bne.n	8006d8c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	699b      	ldr	r3, [r3, #24]
 8006d84:	f043 0210 	orr.w	r2, r3, #16
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	699a      	ldr	r2, [r3, #24]
 8006d90:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd0 <USB_DevInit+0x2b4>)
 8006d92:	4313      	orrs	r3, r2
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006d98:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d005      	beq.n	8006dac <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	f043 0208 	orr.w	r2, r3, #8
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006dac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d105      	bne.n	8006dc0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	699a      	ldr	r2, [r3, #24]
 8006db8:	4b06      	ldr	r3, [pc, #24]	@ (8006dd4 <USB_DevInit+0x2b8>)
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006dc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3718      	adds	r7, #24
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006dcc:	b004      	add	sp, #16
 8006dce:	4770      	bx	lr
 8006dd0:	803c3800 	.word	0x803c3800
 8006dd4:	40000004 	.word	0x40000004

08006dd8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b085      	sub	sp, #20
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
 8006de0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006de2:	2300      	movs	r3, #0
 8006de4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	3301      	adds	r3, #1
 8006dea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006df2:	d901      	bls.n	8006df8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006df4:	2303      	movs	r3, #3
 8006df6:	e01b      	b.n	8006e30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	daf2      	bge.n	8006de6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006e00:	2300      	movs	r3, #0
 8006e02:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	019b      	lsls	r3, r3, #6
 8006e08:	f043 0220 	orr.w	r2, r3, #32
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	3301      	adds	r3, #1
 8006e14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e1c:	d901      	bls.n	8006e22 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	e006      	b.n	8006e30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	691b      	ldr	r3, [r3, #16]
 8006e26:	f003 0320 	and.w	r3, r3, #32
 8006e2a:	2b20      	cmp	r3, #32
 8006e2c:	d0f0      	beq.n	8006e10 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006e2e:	2300      	movs	r3, #0
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3714      	adds	r7, #20
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b085      	sub	sp, #20
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e44:	2300      	movs	r3, #0
 8006e46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e54:	d901      	bls.n	8006e5a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e018      	b.n	8006e8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	691b      	ldr	r3, [r3, #16]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	daf2      	bge.n	8006e48 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2210      	movs	r2, #16
 8006e6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	3301      	adds	r3, #1
 8006e70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e78:	d901      	bls.n	8006e7e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e006      	b.n	8006e8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	f003 0310 	and.w	r3, r3, #16
 8006e86:	2b10      	cmp	r3, #16
 8006e88:	d0f0      	beq.n	8006e6c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3714      	adds	r7, #20
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	460b      	mov	r3, r1
 8006ea2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	78fb      	ldrb	r3, [r7, #3]
 8006eb2:	68f9      	ldr	r1, [r7, #12]
 8006eb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3714      	adds	r7, #20
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006eca:	b480      	push	{r7}
 8006ecc:	b085      	sub	sp, #20
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006ee4:	f023 0303 	bic.w	r3, r3, #3
 8006ee8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ef8:	f043 0302 	orr.w	r3, r3, #2
 8006efc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3714      	adds	r7, #20
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b083      	sub	sp, #12
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	695b      	ldr	r3, [r3, #20]
 8006f18:	f003 0301 	and.w	r3, r3, #1
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b085      	sub	sp, #20
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f30:	2300      	movs	r3, #0
 8006f32:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	3301      	adds	r3, #1
 8006f38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f40:	d901      	bls.n	8006f46 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006f42:	2303      	movs	r3, #3
 8006f44:	e022      	b.n	8006f8c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	daf2      	bge.n	8006f34 <USB_CoreReset+0xc>

  count = 10U;
 8006f4e:	230a      	movs	r3, #10
 8006f50:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006f52:	e002      	b.n	8006f5a <USB_CoreReset+0x32>
  {
    count--;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	3b01      	subs	r3, #1
 8006f58:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d1f9      	bne.n	8006f54 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	f043 0201 	orr.w	r2, r3, #1
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f78:	d901      	bls.n	8006f7e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e006      	b.n	8006f8c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d0f0      	beq.n	8006f6c <USB_CoreReset+0x44>

  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3714      	adds	r7, #20
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <__cvt>:
 8006f98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f9c:	ec57 6b10 	vmov	r6, r7, d0
 8006fa0:	2f00      	cmp	r7, #0
 8006fa2:	460c      	mov	r4, r1
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	463b      	mov	r3, r7
 8006fa8:	bfbb      	ittet	lt
 8006faa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006fae:	461f      	movlt	r7, r3
 8006fb0:	2300      	movge	r3, #0
 8006fb2:	232d      	movlt	r3, #45	@ 0x2d
 8006fb4:	700b      	strb	r3, [r1, #0]
 8006fb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fb8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006fbc:	4691      	mov	r9, r2
 8006fbe:	f023 0820 	bic.w	r8, r3, #32
 8006fc2:	bfbc      	itt	lt
 8006fc4:	4632      	movlt	r2, r6
 8006fc6:	4616      	movlt	r6, r2
 8006fc8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006fcc:	d005      	beq.n	8006fda <__cvt+0x42>
 8006fce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006fd2:	d100      	bne.n	8006fd6 <__cvt+0x3e>
 8006fd4:	3401      	adds	r4, #1
 8006fd6:	2102      	movs	r1, #2
 8006fd8:	e000      	b.n	8006fdc <__cvt+0x44>
 8006fda:	2103      	movs	r1, #3
 8006fdc:	ab03      	add	r3, sp, #12
 8006fde:	9301      	str	r3, [sp, #4]
 8006fe0:	ab02      	add	r3, sp, #8
 8006fe2:	9300      	str	r3, [sp, #0]
 8006fe4:	ec47 6b10 	vmov	d0, r6, r7
 8006fe8:	4653      	mov	r3, sl
 8006fea:	4622      	mov	r2, r4
 8006fec:	f000 fe5c 	bl	8007ca8 <_dtoa_r>
 8006ff0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006ff4:	4605      	mov	r5, r0
 8006ff6:	d119      	bne.n	800702c <__cvt+0x94>
 8006ff8:	f019 0f01 	tst.w	r9, #1
 8006ffc:	d00e      	beq.n	800701c <__cvt+0x84>
 8006ffe:	eb00 0904 	add.w	r9, r0, r4
 8007002:	2200      	movs	r2, #0
 8007004:	2300      	movs	r3, #0
 8007006:	4630      	mov	r0, r6
 8007008:	4639      	mov	r1, r7
 800700a:	f7f9 fd7d 	bl	8000b08 <__aeabi_dcmpeq>
 800700e:	b108      	cbz	r0, 8007014 <__cvt+0x7c>
 8007010:	f8cd 900c 	str.w	r9, [sp, #12]
 8007014:	2230      	movs	r2, #48	@ 0x30
 8007016:	9b03      	ldr	r3, [sp, #12]
 8007018:	454b      	cmp	r3, r9
 800701a:	d31e      	bcc.n	800705a <__cvt+0xc2>
 800701c:	9b03      	ldr	r3, [sp, #12]
 800701e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007020:	1b5b      	subs	r3, r3, r5
 8007022:	4628      	mov	r0, r5
 8007024:	6013      	str	r3, [r2, #0]
 8007026:	b004      	add	sp, #16
 8007028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800702c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007030:	eb00 0904 	add.w	r9, r0, r4
 8007034:	d1e5      	bne.n	8007002 <__cvt+0x6a>
 8007036:	7803      	ldrb	r3, [r0, #0]
 8007038:	2b30      	cmp	r3, #48	@ 0x30
 800703a:	d10a      	bne.n	8007052 <__cvt+0xba>
 800703c:	2200      	movs	r2, #0
 800703e:	2300      	movs	r3, #0
 8007040:	4630      	mov	r0, r6
 8007042:	4639      	mov	r1, r7
 8007044:	f7f9 fd60 	bl	8000b08 <__aeabi_dcmpeq>
 8007048:	b918      	cbnz	r0, 8007052 <__cvt+0xba>
 800704a:	f1c4 0401 	rsb	r4, r4, #1
 800704e:	f8ca 4000 	str.w	r4, [sl]
 8007052:	f8da 3000 	ldr.w	r3, [sl]
 8007056:	4499      	add	r9, r3
 8007058:	e7d3      	b.n	8007002 <__cvt+0x6a>
 800705a:	1c59      	adds	r1, r3, #1
 800705c:	9103      	str	r1, [sp, #12]
 800705e:	701a      	strb	r2, [r3, #0]
 8007060:	e7d9      	b.n	8007016 <__cvt+0x7e>

08007062 <__exponent>:
 8007062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007064:	2900      	cmp	r1, #0
 8007066:	bfba      	itte	lt
 8007068:	4249      	neglt	r1, r1
 800706a:	232d      	movlt	r3, #45	@ 0x2d
 800706c:	232b      	movge	r3, #43	@ 0x2b
 800706e:	2909      	cmp	r1, #9
 8007070:	7002      	strb	r2, [r0, #0]
 8007072:	7043      	strb	r3, [r0, #1]
 8007074:	dd29      	ble.n	80070ca <__exponent+0x68>
 8007076:	f10d 0307 	add.w	r3, sp, #7
 800707a:	461d      	mov	r5, r3
 800707c:	270a      	movs	r7, #10
 800707e:	461a      	mov	r2, r3
 8007080:	fbb1 f6f7 	udiv	r6, r1, r7
 8007084:	fb07 1416 	mls	r4, r7, r6, r1
 8007088:	3430      	adds	r4, #48	@ 0x30
 800708a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800708e:	460c      	mov	r4, r1
 8007090:	2c63      	cmp	r4, #99	@ 0x63
 8007092:	f103 33ff 	add.w	r3, r3, #4294967295
 8007096:	4631      	mov	r1, r6
 8007098:	dcf1      	bgt.n	800707e <__exponent+0x1c>
 800709a:	3130      	adds	r1, #48	@ 0x30
 800709c:	1e94      	subs	r4, r2, #2
 800709e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80070a2:	1c41      	adds	r1, r0, #1
 80070a4:	4623      	mov	r3, r4
 80070a6:	42ab      	cmp	r3, r5
 80070a8:	d30a      	bcc.n	80070c0 <__exponent+0x5e>
 80070aa:	f10d 0309 	add.w	r3, sp, #9
 80070ae:	1a9b      	subs	r3, r3, r2
 80070b0:	42ac      	cmp	r4, r5
 80070b2:	bf88      	it	hi
 80070b4:	2300      	movhi	r3, #0
 80070b6:	3302      	adds	r3, #2
 80070b8:	4403      	add	r3, r0
 80070ba:	1a18      	subs	r0, r3, r0
 80070bc:	b003      	add	sp, #12
 80070be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070c0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80070c4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80070c8:	e7ed      	b.n	80070a6 <__exponent+0x44>
 80070ca:	2330      	movs	r3, #48	@ 0x30
 80070cc:	3130      	adds	r1, #48	@ 0x30
 80070ce:	7083      	strb	r3, [r0, #2]
 80070d0:	70c1      	strb	r1, [r0, #3]
 80070d2:	1d03      	adds	r3, r0, #4
 80070d4:	e7f1      	b.n	80070ba <__exponent+0x58>
	...

080070d8 <_printf_float>:
 80070d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070dc:	b08d      	sub	sp, #52	@ 0x34
 80070de:	460c      	mov	r4, r1
 80070e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80070e4:	4616      	mov	r6, r2
 80070e6:	461f      	mov	r7, r3
 80070e8:	4605      	mov	r5, r0
 80070ea:	f000 fcdb 	bl	8007aa4 <_localeconv_r>
 80070ee:	6803      	ldr	r3, [r0, #0]
 80070f0:	9304      	str	r3, [sp, #16]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7f9 f8dc 	bl	80002b0 <strlen>
 80070f8:	2300      	movs	r3, #0
 80070fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80070fc:	f8d8 3000 	ldr.w	r3, [r8]
 8007100:	9005      	str	r0, [sp, #20]
 8007102:	3307      	adds	r3, #7
 8007104:	f023 0307 	bic.w	r3, r3, #7
 8007108:	f103 0208 	add.w	r2, r3, #8
 800710c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007110:	f8d4 b000 	ldr.w	fp, [r4]
 8007114:	f8c8 2000 	str.w	r2, [r8]
 8007118:	e9d3 8900 	ldrd	r8, r9, [r3]
 800711c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007120:	9307      	str	r3, [sp, #28]
 8007122:	f8cd 8018 	str.w	r8, [sp, #24]
 8007126:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800712a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800712e:	4b9c      	ldr	r3, [pc, #624]	@ (80073a0 <_printf_float+0x2c8>)
 8007130:	f04f 32ff 	mov.w	r2, #4294967295
 8007134:	f7f9 fd1a 	bl	8000b6c <__aeabi_dcmpun>
 8007138:	bb70      	cbnz	r0, 8007198 <_printf_float+0xc0>
 800713a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800713e:	4b98      	ldr	r3, [pc, #608]	@ (80073a0 <_printf_float+0x2c8>)
 8007140:	f04f 32ff 	mov.w	r2, #4294967295
 8007144:	f7f9 fcf4 	bl	8000b30 <__aeabi_dcmple>
 8007148:	bb30      	cbnz	r0, 8007198 <_printf_float+0xc0>
 800714a:	2200      	movs	r2, #0
 800714c:	2300      	movs	r3, #0
 800714e:	4640      	mov	r0, r8
 8007150:	4649      	mov	r1, r9
 8007152:	f7f9 fce3 	bl	8000b1c <__aeabi_dcmplt>
 8007156:	b110      	cbz	r0, 800715e <_printf_float+0x86>
 8007158:	232d      	movs	r3, #45	@ 0x2d
 800715a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800715e:	4a91      	ldr	r2, [pc, #580]	@ (80073a4 <_printf_float+0x2cc>)
 8007160:	4b91      	ldr	r3, [pc, #580]	@ (80073a8 <_printf_float+0x2d0>)
 8007162:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007166:	bf8c      	ite	hi
 8007168:	4690      	movhi	r8, r2
 800716a:	4698      	movls	r8, r3
 800716c:	2303      	movs	r3, #3
 800716e:	6123      	str	r3, [r4, #16]
 8007170:	f02b 0304 	bic.w	r3, fp, #4
 8007174:	6023      	str	r3, [r4, #0]
 8007176:	f04f 0900 	mov.w	r9, #0
 800717a:	9700      	str	r7, [sp, #0]
 800717c:	4633      	mov	r3, r6
 800717e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007180:	4621      	mov	r1, r4
 8007182:	4628      	mov	r0, r5
 8007184:	f000 f9d2 	bl	800752c <_printf_common>
 8007188:	3001      	adds	r0, #1
 800718a:	f040 808d 	bne.w	80072a8 <_printf_float+0x1d0>
 800718e:	f04f 30ff 	mov.w	r0, #4294967295
 8007192:	b00d      	add	sp, #52	@ 0x34
 8007194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007198:	4642      	mov	r2, r8
 800719a:	464b      	mov	r3, r9
 800719c:	4640      	mov	r0, r8
 800719e:	4649      	mov	r1, r9
 80071a0:	f7f9 fce4 	bl	8000b6c <__aeabi_dcmpun>
 80071a4:	b140      	cbz	r0, 80071b8 <_printf_float+0xe0>
 80071a6:	464b      	mov	r3, r9
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	bfbc      	itt	lt
 80071ac:	232d      	movlt	r3, #45	@ 0x2d
 80071ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80071b2:	4a7e      	ldr	r2, [pc, #504]	@ (80073ac <_printf_float+0x2d4>)
 80071b4:	4b7e      	ldr	r3, [pc, #504]	@ (80073b0 <_printf_float+0x2d8>)
 80071b6:	e7d4      	b.n	8007162 <_printf_float+0x8a>
 80071b8:	6863      	ldr	r3, [r4, #4]
 80071ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80071be:	9206      	str	r2, [sp, #24]
 80071c0:	1c5a      	adds	r2, r3, #1
 80071c2:	d13b      	bne.n	800723c <_printf_float+0x164>
 80071c4:	2306      	movs	r3, #6
 80071c6:	6063      	str	r3, [r4, #4]
 80071c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80071cc:	2300      	movs	r3, #0
 80071ce:	6022      	str	r2, [r4, #0]
 80071d0:	9303      	str	r3, [sp, #12]
 80071d2:	ab0a      	add	r3, sp, #40	@ 0x28
 80071d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80071d8:	ab09      	add	r3, sp, #36	@ 0x24
 80071da:	9300      	str	r3, [sp, #0]
 80071dc:	6861      	ldr	r1, [r4, #4]
 80071de:	ec49 8b10 	vmov	d0, r8, r9
 80071e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80071e6:	4628      	mov	r0, r5
 80071e8:	f7ff fed6 	bl	8006f98 <__cvt>
 80071ec:	9b06      	ldr	r3, [sp, #24]
 80071ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80071f0:	2b47      	cmp	r3, #71	@ 0x47
 80071f2:	4680      	mov	r8, r0
 80071f4:	d129      	bne.n	800724a <_printf_float+0x172>
 80071f6:	1cc8      	adds	r0, r1, #3
 80071f8:	db02      	blt.n	8007200 <_printf_float+0x128>
 80071fa:	6863      	ldr	r3, [r4, #4]
 80071fc:	4299      	cmp	r1, r3
 80071fe:	dd41      	ble.n	8007284 <_printf_float+0x1ac>
 8007200:	f1aa 0a02 	sub.w	sl, sl, #2
 8007204:	fa5f fa8a 	uxtb.w	sl, sl
 8007208:	3901      	subs	r1, #1
 800720a:	4652      	mov	r2, sl
 800720c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007210:	9109      	str	r1, [sp, #36]	@ 0x24
 8007212:	f7ff ff26 	bl	8007062 <__exponent>
 8007216:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007218:	1813      	adds	r3, r2, r0
 800721a:	2a01      	cmp	r2, #1
 800721c:	4681      	mov	r9, r0
 800721e:	6123      	str	r3, [r4, #16]
 8007220:	dc02      	bgt.n	8007228 <_printf_float+0x150>
 8007222:	6822      	ldr	r2, [r4, #0]
 8007224:	07d2      	lsls	r2, r2, #31
 8007226:	d501      	bpl.n	800722c <_printf_float+0x154>
 8007228:	3301      	adds	r3, #1
 800722a:	6123      	str	r3, [r4, #16]
 800722c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0a2      	beq.n	800717a <_printf_float+0xa2>
 8007234:	232d      	movs	r3, #45	@ 0x2d
 8007236:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800723a:	e79e      	b.n	800717a <_printf_float+0xa2>
 800723c:	9a06      	ldr	r2, [sp, #24]
 800723e:	2a47      	cmp	r2, #71	@ 0x47
 8007240:	d1c2      	bne.n	80071c8 <_printf_float+0xf0>
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1c0      	bne.n	80071c8 <_printf_float+0xf0>
 8007246:	2301      	movs	r3, #1
 8007248:	e7bd      	b.n	80071c6 <_printf_float+0xee>
 800724a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800724e:	d9db      	bls.n	8007208 <_printf_float+0x130>
 8007250:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007254:	d118      	bne.n	8007288 <_printf_float+0x1b0>
 8007256:	2900      	cmp	r1, #0
 8007258:	6863      	ldr	r3, [r4, #4]
 800725a:	dd0b      	ble.n	8007274 <_printf_float+0x19c>
 800725c:	6121      	str	r1, [r4, #16]
 800725e:	b913      	cbnz	r3, 8007266 <_printf_float+0x18e>
 8007260:	6822      	ldr	r2, [r4, #0]
 8007262:	07d0      	lsls	r0, r2, #31
 8007264:	d502      	bpl.n	800726c <_printf_float+0x194>
 8007266:	3301      	adds	r3, #1
 8007268:	440b      	add	r3, r1
 800726a:	6123      	str	r3, [r4, #16]
 800726c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800726e:	f04f 0900 	mov.w	r9, #0
 8007272:	e7db      	b.n	800722c <_printf_float+0x154>
 8007274:	b913      	cbnz	r3, 800727c <_printf_float+0x1a4>
 8007276:	6822      	ldr	r2, [r4, #0]
 8007278:	07d2      	lsls	r2, r2, #31
 800727a:	d501      	bpl.n	8007280 <_printf_float+0x1a8>
 800727c:	3302      	adds	r3, #2
 800727e:	e7f4      	b.n	800726a <_printf_float+0x192>
 8007280:	2301      	movs	r3, #1
 8007282:	e7f2      	b.n	800726a <_printf_float+0x192>
 8007284:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800728a:	4299      	cmp	r1, r3
 800728c:	db05      	blt.n	800729a <_printf_float+0x1c2>
 800728e:	6823      	ldr	r3, [r4, #0]
 8007290:	6121      	str	r1, [r4, #16]
 8007292:	07d8      	lsls	r0, r3, #31
 8007294:	d5ea      	bpl.n	800726c <_printf_float+0x194>
 8007296:	1c4b      	adds	r3, r1, #1
 8007298:	e7e7      	b.n	800726a <_printf_float+0x192>
 800729a:	2900      	cmp	r1, #0
 800729c:	bfd4      	ite	le
 800729e:	f1c1 0202 	rsble	r2, r1, #2
 80072a2:	2201      	movgt	r2, #1
 80072a4:	4413      	add	r3, r2
 80072a6:	e7e0      	b.n	800726a <_printf_float+0x192>
 80072a8:	6823      	ldr	r3, [r4, #0]
 80072aa:	055a      	lsls	r2, r3, #21
 80072ac:	d407      	bmi.n	80072be <_printf_float+0x1e6>
 80072ae:	6923      	ldr	r3, [r4, #16]
 80072b0:	4642      	mov	r2, r8
 80072b2:	4631      	mov	r1, r6
 80072b4:	4628      	mov	r0, r5
 80072b6:	47b8      	blx	r7
 80072b8:	3001      	adds	r0, #1
 80072ba:	d12b      	bne.n	8007314 <_printf_float+0x23c>
 80072bc:	e767      	b.n	800718e <_printf_float+0xb6>
 80072be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80072c2:	f240 80dd 	bls.w	8007480 <_printf_float+0x3a8>
 80072c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80072ca:	2200      	movs	r2, #0
 80072cc:	2300      	movs	r3, #0
 80072ce:	f7f9 fc1b 	bl	8000b08 <__aeabi_dcmpeq>
 80072d2:	2800      	cmp	r0, #0
 80072d4:	d033      	beq.n	800733e <_printf_float+0x266>
 80072d6:	4a37      	ldr	r2, [pc, #220]	@ (80073b4 <_printf_float+0x2dc>)
 80072d8:	2301      	movs	r3, #1
 80072da:	4631      	mov	r1, r6
 80072dc:	4628      	mov	r0, r5
 80072de:	47b8      	blx	r7
 80072e0:	3001      	adds	r0, #1
 80072e2:	f43f af54 	beq.w	800718e <_printf_float+0xb6>
 80072e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80072ea:	4543      	cmp	r3, r8
 80072ec:	db02      	blt.n	80072f4 <_printf_float+0x21c>
 80072ee:	6823      	ldr	r3, [r4, #0]
 80072f0:	07d8      	lsls	r0, r3, #31
 80072f2:	d50f      	bpl.n	8007314 <_printf_float+0x23c>
 80072f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072f8:	4631      	mov	r1, r6
 80072fa:	4628      	mov	r0, r5
 80072fc:	47b8      	blx	r7
 80072fe:	3001      	adds	r0, #1
 8007300:	f43f af45 	beq.w	800718e <_printf_float+0xb6>
 8007304:	f04f 0900 	mov.w	r9, #0
 8007308:	f108 38ff 	add.w	r8, r8, #4294967295
 800730c:	f104 0a1a 	add.w	sl, r4, #26
 8007310:	45c8      	cmp	r8, r9
 8007312:	dc09      	bgt.n	8007328 <_printf_float+0x250>
 8007314:	6823      	ldr	r3, [r4, #0]
 8007316:	079b      	lsls	r3, r3, #30
 8007318:	f100 8103 	bmi.w	8007522 <_printf_float+0x44a>
 800731c:	68e0      	ldr	r0, [r4, #12]
 800731e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007320:	4298      	cmp	r0, r3
 8007322:	bfb8      	it	lt
 8007324:	4618      	movlt	r0, r3
 8007326:	e734      	b.n	8007192 <_printf_float+0xba>
 8007328:	2301      	movs	r3, #1
 800732a:	4652      	mov	r2, sl
 800732c:	4631      	mov	r1, r6
 800732e:	4628      	mov	r0, r5
 8007330:	47b8      	blx	r7
 8007332:	3001      	adds	r0, #1
 8007334:	f43f af2b 	beq.w	800718e <_printf_float+0xb6>
 8007338:	f109 0901 	add.w	r9, r9, #1
 800733c:	e7e8      	b.n	8007310 <_printf_float+0x238>
 800733e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007340:	2b00      	cmp	r3, #0
 8007342:	dc39      	bgt.n	80073b8 <_printf_float+0x2e0>
 8007344:	4a1b      	ldr	r2, [pc, #108]	@ (80073b4 <_printf_float+0x2dc>)
 8007346:	2301      	movs	r3, #1
 8007348:	4631      	mov	r1, r6
 800734a:	4628      	mov	r0, r5
 800734c:	47b8      	blx	r7
 800734e:	3001      	adds	r0, #1
 8007350:	f43f af1d 	beq.w	800718e <_printf_float+0xb6>
 8007354:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007358:	ea59 0303 	orrs.w	r3, r9, r3
 800735c:	d102      	bne.n	8007364 <_printf_float+0x28c>
 800735e:	6823      	ldr	r3, [r4, #0]
 8007360:	07d9      	lsls	r1, r3, #31
 8007362:	d5d7      	bpl.n	8007314 <_printf_float+0x23c>
 8007364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007368:	4631      	mov	r1, r6
 800736a:	4628      	mov	r0, r5
 800736c:	47b8      	blx	r7
 800736e:	3001      	adds	r0, #1
 8007370:	f43f af0d 	beq.w	800718e <_printf_float+0xb6>
 8007374:	f04f 0a00 	mov.w	sl, #0
 8007378:	f104 0b1a 	add.w	fp, r4, #26
 800737c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800737e:	425b      	negs	r3, r3
 8007380:	4553      	cmp	r3, sl
 8007382:	dc01      	bgt.n	8007388 <_printf_float+0x2b0>
 8007384:	464b      	mov	r3, r9
 8007386:	e793      	b.n	80072b0 <_printf_float+0x1d8>
 8007388:	2301      	movs	r3, #1
 800738a:	465a      	mov	r2, fp
 800738c:	4631      	mov	r1, r6
 800738e:	4628      	mov	r0, r5
 8007390:	47b8      	blx	r7
 8007392:	3001      	adds	r0, #1
 8007394:	f43f aefb 	beq.w	800718e <_printf_float+0xb6>
 8007398:	f10a 0a01 	add.w	sl, sl, #1
 800739c:	e7ee      	b.n	800737c <_printf_float+0x2a4>
 800739e:	bf00      	nop
 80073a0:	7fefffff 	.word	0x7fefffff
 80073a4:	08009d6c 	.word	0x08009d6c
 80073a8:	08009d68 	.word	0x08009d68
 80073ac:	08009d74 	.word	0x08009d74
 80073b0:	08009d70 	.word	0x08009d70
 80073b4:	08009d78 	.word	0x08009d78
 80073b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80073ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80073be:	4553      	cmp	r3, sl
 80073c0:	bfa8      	it	ge
 80073c2:	4653      	movge	r3, sl
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	4699      	mov	r9, r3
 80073c8:	dc36      	bgt.n	8007438 <_printf_float+0x360>
 80073ca:	f04f 0b00 	mov.w	fp, #0
 80073ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073d2:	f104 021a 	add.w	r2, r4, #26
 80073d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80073d8:	9306      	str	r3, [sp, #24]
 80073da:	eba3 0309 	sub.w	r3, r3, r9
 80073de:	455b      	cmp	r3, fp
 80073e0:	dc31      	bgt.n	8007446 <_printf_float+0x36e>
 80073e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e4:	459a      	cmp	sl, r3
 80073e6:	dc3a      	bgt.n	800745e <_printf_float+0x386>
 80073e8:	6823      	ldr	r3, [r4, #0]
 80073ea:	07da      	lsls	r2, r3, #31
 80073ec:	d437      	bmi.n	800745e <_printf_float+0x386>
 80073ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073f0:	ebaa 0903 	sub.w	r9, sl, r3
 80073f4:	9b06      	ldr	r3, [sp, #24]
 80073f6:	ebaa 0303 	sub.w	r3, sl, r3
 80073fa:	4599      	cmp	r9, r3
 80073fc:	bfa8      	it	ge
 80073fe:	4699      	movge	r9, r3
 8007400:	f1b9 0f00 	cmp.w	r9, #0
 8007404:	dc33      	bgt.n	800746e <_printf_float+0x396>
 8007406:	f04f 0800 	mov.w	r8, #0
 800740a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800740e:	f104 0b1a 	add.w	fp, r4, #26
 8007412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007414:	ebaa 0303 	sub.w	r3, sl, r3
 8007418:	eba3 0309 	sub.w	r3, r3, r9
 800741c:	4543      	cmp	r3, r8
 800741e:	f77f af79 	ble.w	8007314 <_printf_float+0x23c>
 8007422:	2301      	movs	r3, #1
 8007424:	465a      	mov	r2, fp
 8007426:	4631      	mov	r1, r6
 8007428:	4628      	mov	r0, r5
 800742a:	47b8      	blx	r7
 800742c:	3001      	adds	r0, #1
 800742e:	f43f aeae 	beq.w	800718e <_printf_float+0xb6>
 8007432:	f108 0801 	add.w	r8, r8, #1
 8007436:	e7ec      	b.n	8007412 <_printf_float+0x33a>
 8007438:	4642      	mov	r2, r8
 800743a:	4631      	mov	r1, r6
 800743c:	4628      	mov	r0, r5
 800743e:	47b8      	blx	r7
 8007440:	3001      	adds	r0, #1
 8007442:	d1c2      	bne.n	80073ca <_printf_float+0x2f2>
 8007444:	e6a3      	b.n	800718e <_printf_float+0xb6>
 8007446:	2301      	movs	r3, #1
 8007448:	4631      	mov	r1, r6
 800744a:	4628      	mov	r0, r5
 800744c:	9206      	str	r2, [sp, #24]
 800744e:	47b8      	blx	r7
 8007450:	3001      	adds	r0, #1
 8007452:	f43f ae9c 	beq.w	800718e <_printf_float+0xb6>
 8007456:	9a06      	ldr	r2, [sp, #24]
 8007458:	f10b 0b01 	add.w	fp, fp, #1
 800745c:	e7bb      	b.n	80073d6 <_printf_float+0x2fe>
 800745e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007462:	4631      	mov	r1, r6
 8007464:	4628      	mov	r0, r5
 8007466:	47b8      	blx	r7
 8007468:	3001      	adds	r0, #1
 800746a:	d1c0      	bne.n	80073ee <_printf_float+0x316>
 800746c:	e68f      	b.n	800718e <_printf_float+0xb6>
 800746e:	9a06      	ldr	r2, [sp, #24]
 8007470:	464b      	mov	r3, r9
 8007472:	4442      	add	r2, r8
 8007474:	4631      	mov	r1, r6
 8007476:	4628      	mov	r0, r5
 8007478:	47b8      	blx	r7
 800747a:	3001      	adds	r0, #1
 800747c:	d1c3      	bne.n	8007406 <_printf_float+0x32e>
 800747e:	e686      	b.n	800718e <_printf_float+0xb6>
 8007480:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007484:	f1ba 0f01 	cmp.w	sl, #1
 8007488:	dc01      	bgt.n	800748e <_printf_float+0x3b6>
 800748a:	07db      	lsls	r3, r3, #31
 800748c:	d536      	bpl.n	80074fc <_printf_float+0x424>
 800748e:	2301      	movs	r3, #1
 8007490:	4642      	mov	r2, r8
 8007492:	4631      	mov	r1, r6
 8007494:	4628      	mov	r0, r5
 8007496:	47b8      	blx	r7
 8007498:	3001      	adds	r0, #1
 800749a:	f43f ae78 	beq.w	800718e <_printf_float+0xb6>
 800749e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074a2:	4631      	mov	r1, r6
 80074a4:	4628      	mov	r0, r5
 80074a6:	47b8      	blx	r7
 80074a8:	3001      	adds	r0, #1
 80074aa:	f43f ae70 	beq.w	800718e <_printf_float+0xb6>
 80074ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80074b2:	2200      	movs	r2, #0
 80074b4:	2300      	movs	r3, #0
 80074b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074ba:	f7f9 fb25 	bl	8000b08 <__aeabi_dcmpeq>
 80074be:	b9c0      	cbnz	r0, 80074f2 <_printf_float+0x41a>
 80074c0:	4653      	mov	r3, sl
 80074c2:	f108 0201 	add.w	r2, r8, #1
 80074c6:	4631      	mov	r1, r6
 80074c8:	4628      	mov	r0, r5
 80074ca:	47b8      	blx	r7
 80074cc:	3001      	adds	r0, #1
 80074ce:	d10c      	bne.n	80074ea <_printf_float+0x412>
 80074d0:	e65d      	b.n	800718e <_printf_float+0xb6>
 80074d2:	2301      	movs	r3, #1
 80074d4:	465a      	mov	r2, fp
 80074d6:	4631      	mov	r1, r6
 80074d8:	4628      	mov	r0, r5
 80074da:	47b8      	blx	r7
 80074dc:	3001      	adds	r0, #1
 80074de:	f43f ae56 	beq.w	800718e <_printf_float+0xb6>
 80074e2:	f108 0801 	add.w	r8, r8, #1
 80074e6:	45d0      	cmp	r8, sl
 80074e8:	dbf3      	blt.n	80074d2 <_printf_float+0x3fa>
 80074ea:	464b      	mov	r3, r9
 80074ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80074f0:	e6df      	b.n	80072b2 <_printf_float+0x1da>
 80074f2:	f04f 0800 	mov.w	r8, #0
 80074f6:	f104 0b1a 	add.w	fp, r4, #26
 80074fa:	e7f4      	b.n	80074e6 <_printf_float+0x40e>
 80074fc:	2301      	movs	r3, #1
 80074fe:	4642      	mov	r2, r8
 8007500:	e7e1      	b.n	80074c6 <_printf_float+0x3ee>
 8007502:	2301      	movs	r3, #1
 8007504:	464a      	mov	r2, r9
 8007506:	4631      	mov	r1, r6
 8007508:	4628      	mov	r0, r5
 800750a:	47b8      	blx	r7
 800750c:	3001      	adds	r0, #1
 800750e:	f43f ae3e 	beq.w	800718e <_printf_float+0xb6>
 8007512:	f108 0801 	add.w	r8, r8, #1
 8007516:	68e3      	ldr	r3, [r4, #12]
 8007518:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800751a:	1a5b      	subs	r3, r3, r1
 800751c:	4543      	cmp	r3, r8
 800751e:	dcf0      	bgt.n	8007502 <_printf_float+0x42a>
 8007520:	e6fc      	b.n	800731c <_printf_float+0x244>
 8007522:	f04f 0800 	mov.w	r8, #0
 8007526:	f104 0919 	add.w	r9, r4, #25
 800752a:	e7f4      	b.n	8007516 <_printf_float+0x43e>

0800752c <_printf_common>:
 800752c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007530:	4616      	mov	r6, r2
 8007532:	4698      	mov	r8, r3
 8007534:	688a      	ldr	r2, [r1, #8]
 8007536:	690b      	ldr	r3, [r1, #16]
 8007538:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800753c:	4293      	cmp	r3, r2
 800753e:	bfb8      	it	lt
 8007540:	4613      	movlt	r3, r2
 8007542:	6033      	str	r3, [r6, #0]
 8007544:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007548:	4607      	mov	r7, r0
 800754a:	460c      	mov	r4, r1
 800754c:	b10a      	cbz	r2, 8007552 <_printf_common+0x26>
 800754e:	3301      	adds	r3, #1
 8007550:	6033      	str	r3, [r6, #0]
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	0699      	lsls	r1, r3, #26
 8007556:	bf42      	ittt	mi
 8007558:	6833      	ldrmi	r3, [r6, #0]
 800755a:	3302      	addmi	r3, #2
 800755c:	6033      	strmi	r3, [r6, #0]
 800755e:	6825      	ldr	r5, [r4, #0]
 8007560:	f015 0506 	ands.w	r5, r5, #6
 8007564:	d106      	bne.n	8007574 <_printf_common+0x48>
 8007566:	f104 0a19 	add.w	sl, r4, #25
 800756a:	68e3      	ldr	r3, [r4, #12]
 800756c:	6832      	ldr	r2, [r6, #0]
 800756e:	1a9b      	subs	r3, r3, r2
 8007570:	42ab      	cmp	r3, r5
 8007572:	dc26      	bgt.n	80075c2 <_printf_common+0x96>
 8007574:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007578:	6822      	ldr	r2, [r4, #0]
 800757a:	3b00      	subs	r3, #0
 800757c:	bf18      	it	ne
 800757e:	2301      	movne	r3, #1
 8007580:	0692      	lsls	r2, r2, #26
 8007582:	d42b      	bmi.n	80075dc <_printf_common+0xb0>
 8007584:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007588:	4641      	mov	r1, r8
 800758a:	4638      	mov	r0, r7
 800758c:	47c8      	blx	r9
 800758e:	3001      	adds	r0, #1
 8007590:	d01e      	beq.n	80075d0 <_printf_common+0xa4>
 8007592:	6823      	ldr	r3, [r4, #0]
 8007594:	6922      	ldr	r2, [r4, #16]
 8007596:	f003 0306 	and.w	r3, r3, #6
 800759a:	2b04      	cmp	r3, #4
 800759c:	bf02      	ittt	eq
 800759e:	68e5      	ldreq	r5, [r4, #12]
 80075a0:	6833      	ldreq	r3, [r6, #0]
 80075a2:	1aed      	subeq	r5, r5, r3
 80075a4:	68a3      	ldr	r3, [r4, #8]
 80075a6:	bf0c      	ite	eq
 80075a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075ac:	2500      	movne	r5, #0
 80075ae:	4293      	cmp	r3, r2
 80075b0:	bfc4      	itt	gt
 80075b2:	1a9b      	subgt	r3, r3, r2
 80075b4:	18ed      	addgt	r5, r5, r3
 80075b6:	2600      	movs	r6, #0
 80075b8:	341a      	adds	r4, #26
 80075ba:	42b5      	cmp	r5, r6
 80075bc:	d11a      	bne.n	80075f4 <_printf_common+0xc8>
 80075be:	2000      	movs	r0, #0
 80075c0:	e008      	b.n	80075d4 <_printf_common+0xa8>
 80075c2:	2301      	movs	r3, #1
 80075c4:	4652      	mov	r2, sl
 80075c6:	4641      	mov	r1, r8
 80075c8:	4638      	mov	r0, r7
 80075ca:	47c8      	blx	r9
 80075cc:	3001      	adds	r0, #1
 80075ce:	d103      	bne.n	80075d8 <_printf_common+0xac>
 80075d0:	f04f 30ff 	mov.w	r0, #4294967295
 80075d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d8:	3501      	adds	r5, #1
 80075da:	e7c6      	b.n	800756a <_printf_common+0x3e>
 80075dc:	18e1      	adds	r1, r4, r3
 80075de:	1c5a      	adds	r2, r3, #1
 80075e0:	2030      	movs	r0, #48	@ 0x30
 80075e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075e6:	4422      	add	r2, r4
 80075e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075f0:	3302      	adds	r3, #2
 80075f2:	e7c7      	b.n	8007584 <_printf_common+0x58>
 80075f4:	2301      	movs	r3, #1
 80075f6:	4622      	mov	r2, r4
 80075f8:	4641      	mov	r1, r8
 80075fa:	4638      	mov	r0, r7
 80075fc:	47c8      	blx	r9
 80075fe:	3001      	adds	r0, #1
 8007600:	d0e6      	beq.n	80075d0 <_printf_common+0xa4>
 8007602:	3601      	adds	r6, #1
 8007604:	e7d9      	b.n	80075ba <_printf_common+0x8e>
	...

08007608 <_printf_i>:
 8007608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800760c:	7e0f      	ldrb	r7, [r1, #24]
 800760e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007610:	2f78      	cmp	r7, #120	@ 0x78
 8007612:	4691      	mov	r9, r2
 8007614:	4680      	mov	r8, r0
 8007616:	460c      	mov	r4, r1
 8007618:	469a      	mov	sl, r3
 800761a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800761e:	d807      	bhi.n	8007630 <_printf_i+0x28>
 8007620:	2f62      	cmp	r7, #98	@ 0x62
 8007622:	d80a      	bhi.n	800763a <_printf_i+0x32>
 8007624:	2f00      	cmp	r7, #0
 8007626:	f000 80d1 	beq.w	80077cc <_printf_i+0x1c4>
 800762a:	2f58      	cmp	r7, #88	@ 0x58
 800762c:	f000 80b8 	beq.w	80077a0 <_printf_i+0x198>
 8007630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007634:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007638:	e03a      	b.n	80076b0 <_printf_i+0xa8>
 800763a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800763e:	2b15      	cmp	r3, #21
 8007640:	d8f6      	bhi.n	8007630 <_printf_i+0x28>
 8007642:	a101      	add	r1, pc, #4	@ (adr r1, 8007648 <_printf_i+0x40>)
 8007644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007648:	080076a1 	.word	0x080076a1
 800764c:	080076b5 	.word	0x080076b5
 8007650:	08007631 	.word	0x08007631
 8007654:	08007631 	.word	0x08007631
 8007658:	08007631 	.word	0x08007631
 800765c:	08007631 	.word	0x08007631
 8007660:	080076b5 	.word	0x080076b5
 8007664:	08007631 	.word	0x08007631
 8007668:	08007631 	.word	0x08007631
 800766c:	08007631 	.word	0x08007631
 8007670:	08007631 	.word	0x08007631
 8007674:	080077b3 	.word	0x080077b3
 8007678:	080076df 	.word	0x080076df
 800767c:	0800776d 	.word	0x0800776d
 8007680:	08007631 	.word	0x08007631
 8007684:	08007631 	.word	0x08007631
 8007688:	080077d5 	.word	0x080077d5
 800768c:	08007631 	.word	0x08007631
 8007690:	080076df 	.word	0x080076df
 8007694:	08007631 	.word	0x08007631
 8007698:	08007631 	.word	0x08007631
 800769c:	08007775 	.word	0x08007775
 80076a0:	6833      	ldr	r3, [r6, #0]
 80076a2:	1d1a      	adds	r2, r3, #4
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6032      	str	r2, [r6, #0]
 80076a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076b0:	2301      	movs	r3, #1
 80076b2:	e09c      	b.n	80077ee <_printf_i+0x1e6>
 80076b4:	6833      	ldr	r3, [r6, #0]
 80076b6:	6820      	ldr	r0, [r4, #0]
 80076b8:	1d19      	adds	r1, r3, #4
 80076ba:	6031      	str	r1, [r6, #0]
 80076bc:	0606      	lsls	r6, r0, #24
 80076be:	d501      	bpl.n	80076c4 <_printf_i+0xbc>
 80076c0:	681d      	ldr	r5, [r3, #0]
 80076c2:	e003      	b.n	80076cc <_printf_i+0xc4>
 80076c4:	0645      	lsls	r5, r0, #25
 80076c6:	d5fb      	bpl.n	80076c0 <_printf_i+0xb8>
 80076c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80076cc:	2d00      	cmp	r5, #0
 80076ce:	da03      	bge.n	80076d8 <_printf_i+0xd0>
 80076d0:	232d      	movs	r3, #45	@ 0x2d
 80076d2:	426d      	negs	r5, r5
 80076d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076d8:	4858      	ldr	r0, [pc, #352]	@ (800783c <_printf_i+0x234>)
 80076da:	230a      	movs	r3, #10
 80076dc:	e011      	b.n	8007702 <_printf_i+0xfa>
 80076de:	6821      	ldr	r1, [r4, #0]
 80076e0:	6833      	ldr	r3, [r6, #0]
 80076e2:	0608      	lsls	r0, r1, #24
 80076e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80076e8:	d402      	bmi.n	80076f0 <_printf_i+0xe8>
 80076ea:	0649      	lsls	r1, r1, #25
 80076ec:	bf48      	it	mi
 80076ee:	b2ad      	uxthmi	r5, r5
 80076f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80076f2:	4852      	ldr	r0, [pc, #328]	@ (800783c <_printf_i+0x234>)
 80076f4:	6033      	str	r3, [r6, #0]
 80076f6:	bf14      	ite	ne
 80076f8:	230a      	movne	r3, #10
 80076fa:	2308      	moveq	r3, #8
 80076fc:	2100      	movs	r1, #0
 80076fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007702:	6866      	ldr	r6, [r4, #4]
 8007704:	60a6      	str	r6, [r4, #8]
 8007706:	2e00      	cmp	r6, #0
 8007708:	db05      	blt.n	8007716 <_printf_i+0x10e>
 800770a:	6821      	ldr	r1, [r4, #0]
 800770c:	432e      	orrs	r6, r5
 800770e:	f021 0104 	bic.w	r1, r1, #4
 8007712:	6021      	str	r1, [r4, #0]
 8007714:	d04b      	beq.n	80077ae <_printf_i+0x1a6>
 8007716:	4616      	mov	r6, r2
 8007718:	fbb5 f1f3 	udiv	r1, r5, r3
 800771c:	fb03 5711 	mls	r7, r3, r1, r5
 8007720:	5dc7      	ldrb	r7, [r0, r7]
 8007722:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007726:	462f      	mov	r7, r5
 8007728:	42bb      	cmp	r3, r7
 800772a:	460d      	mov	r5, r1
 800772c:	d9f4      	bls.n	8007718 <_printf_i+0x110>
 800772e:	2b08      	cmp	r3, #8
 8007730:	d10b      	bne.n	800774a <_printf_i+0x142>
 8007732:	6823      	ldr	r3, [r4, #0]
 8007734:	07df      	lsls	r7, r3, #31
 8007736:	d508      	bpl.n	800774a <_printf_i+0x142>
 8007738:	6923      	ldr	r3, [r4, #16]
 800773a:	6861      	ldr	r1, [r4, #4]
 800773c:	4299      	cmp	r1, r3
 800773e:	bfde      	ittt	le
 8007740:	2330      	movle	r3, #48	@ 0x30
 8007742:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007746:	f106 36ff 	addle.w	r6, r6, #4294967295
 800774a:	1b92      	subs	r2, r2, r6
 800774c:	6122      	str	r2, [r4, #16]
 800774e:	f8cd a000 	str.w	sl, [sp]
 8007752:	464b      	mov	r3, r9
 8007754:	aa03      	add	r2, sp, #12
 8007756:	4621      	mov	r1, r4
 8007758:	4640      	mov	r0, r8
 800775a:	f7ff fee7 	bl	800752c <_printf_common>
 800775e:	3001      	adds	r0, #1
 8007760:	d14a      	bne.n	80077f8 <_printf_i+0x1f0>
 8007762:	f04f 30ff 	mov.w	r0, #4294967295
 8007766:	b004      	add	sp, #16
 8007768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800776c:	6823      	ldr	r3, [r4, #0]
 800776e:	f043 0320 	orr.w	r3, r3, #32
 8007772:	6023      	str	r3, [r4, #0]
 8007774:	4832      	ldr	r0, [pc, #200]	@ (8007840 <_printf_i+0x238>)
 8007776:	2778      	movs	r7, #120	@ 0x78
 8007778:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	6831      	ldr	r1, [r6, #0]
 8007780:	061f      	lsls	r7, r3, #24
 8007782:	f851 5b04 	ldr.w	r5, [r1], #4
 8007786:	d402      	bmi.n	800778e <_printf_i+0x186>
 8007788:	065f      	lsls	r7, r3, #25
 800778a:	bf48      	it	mi
 800778c:	b2ad      	uxthmi	r5, r5
 800778e:	6031      	str	r1, [r6, #0]
 8007790:	07d9      	lsls	r1, r3, #31
 8007792:	bf44      	itt	mi
 8007794:	f043 0320 	orrmi.w	r3, r3, #32
 8007798:	6023      	strmi	r3, [r4, #0]
 800779a:	b11d      	cbz	r5, 80077a4 <_printf_i+0x19c>
 800779c:	2310      	movs	r3, #16
 800779e:	e7ad      	b.n	80076fc <_printf_i+0xf4>
 80077a0:	4826      	ldr	r0, [pc, #152]	@ (800783c <_printf_i+0x234>)
 80077a2:	e7e9      	b.n	8007778 <_printf_i+0x170>
 80077a4:	6823      	ldr	r3, [r4, #0]
 80077a6:	f023 0320 	bic.w	r3, r3, #32
 80077aa:	6023      	str	r3, [r4, #0]
 80077ac:	e7f6      	b.n	800779c <_printf_i+0x194>
 80077ae:	4616      	mov	r6, r2
 80077b0:	e7bd      	b.n	800772e <_printf_i+0x126>
 80077b2:	6833      	ldr	r3, [r6, #0]
 80077b4:	6825      	ldr	r5, [r4, #0]
 80077b6:	6961      	ldr	r1, [r4, #20]
 80077b8:	1d18      	adds	r0, r3, #4
 80077ba:	6030      	str	r0, [r6, #0]
 80077bc:	062e      	lsls	r6, r5, #24
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	d501      	bpl.n	80077c6 <_printf_i+0x1be>
 80077c2:	6019      	str	r1, [r3, #0]
 80077c4:	e002      	b.n	80077cc <_printf_i+0x1c4>
 80077c6:	0668      	lsls	r0, r5, #25
 80077c8:	d5fb      	bpl.n	80077c2 <_printf_i+0x1ba>
 80077ca:	8019      	strh	r1, [r3, #0]
 80077cc:	2300      	movs	r3, #0
 80077ce:	6123      	str	r3, [r4, #16]
 80077d0:	4616      	mov	r6, r2
 80077d2:	e7bc      	b.n	800774e <_printf_i+0x146>
 80077d4:	6833      	ldr	r3, [r6, #0]
 80077d6:	1d1a      	adds	r2, r3, #4
 80077d8:	6032      	str	r2, [r6, #0]
 80077da:	681e      	ldr	r6, [r3, #0]
 80077dc:	6862      	ldr	r2, [r4, #4]
 80077de:	2100      	movs	r1, #0
 80077e0:	4630      	mov	r0, r6
 80077e2:	f7f8 fd15 	bl	8000210 <memchr>
 80077e6:	b108      	cbz	r0, 80077ec <_printf_i+0x1e4>
 80077e8:	1b80      	subs	r0, r0, r6
 80077ea:	6060      	str	r0, [r4, #4]
 80077ec:	6863      	ldr	r3, [r4, #4]
 80077ee:	6123      	str	r3, [r4, #16]
 80077f0:	2300      	movs	r3, #0
 80077f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077f6:	e7aa      	b.n	800774e <_printf_i+0x146>
 80077f8:	6923      	ldr	r3, [r4, #16]
 80077fa:	4632      	mov	r2, r6
 80077fc:	4649      	mov	r1, r9
 80077fe:	4640      	mov	r0, r8
 8007800:	47d0      	blx	sl
 8007802:	3001      	adds	r0, #1
 8007804:	d0ad      	beq.n	8007762 <_printf_i+0x15a>
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	079b      	lsls	r3, r3, #30
 800780a:	d413      	bmi.n	8007834 <_printf_i+0x22c>
 800780c:	68e0      	ldr	r0, [r4, #12]
 800780e:	9b03      	ldr	r3, [sp, #12]
 8007810:	4298      	cmp	r0, r3
 8007812:	bfb8      	it	lt
 8007814:	4618      	movlt	r0, r3
 8007816:	e7a6      	b.n	8007766 <_printf_i+0x15e>
 8007818:	2301      	movs	r3, #1
 800781a:	4632      	mov	r2, r6
 800781c:	4649      	mov	r1, r9
 800781e:	4640      	mov	r0, r8
 8007820:	47d0      	blx	sl
 8007822:	3001      	adds	r0, #1
 8007824:	d09d      	beq.n	8007762 <_printf_i+0x15a>
 8007826:	3501      	adds	r5, #1
 8007828:	68e3      	ldr	r3, [r4, #12]
 800782a:	9903      	ldr	r1, [sp, #12]
 800782c:	1a5b      	subs	r3, r3, r1
 800782e:	42ab      	cmp	r3, r5
 8007830:	dcf2      	bgt.n	8007818 <_printf_i+0x210>
 8007832:	e7eb      	b.n	800780c <_printf_i+0x204>
 8007834:	2500      	movs	r5, #0
 8007836:	f104 0619 	add.w	r6, r4, #25
 800783a:	e7f5      	b.n	8007828 <_printf_i+0x220>
 800783c:	08009d7a 	.word	0x08009d7a
 8007840:	08009d8b 	.word	0x08009d8b

08007844 <std>:
 8007844:	2300      	movs	r3, #0
 8007846:	b510      	push	{r4, lr}
 8007848:	4604      	mov	r4, r0
 800784a:	e9c0 3300 	strd	r3, r3, [r0]
 800784e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007852:	6083      	str	r3, [r0, #8]
 8007854:	8181      	strh	r1, [r0, #12]
 8007856:	6643      	str	r3, [r0, #100]	@ 0x64
 8007858:	81c2      	strh	r2, [r0, #14]
 800785a:	6183      	str	r3, [r0, #24]
 800785c:	4619      	mov	r1, r3
 800785e:	2208      	movs	r2, #8
 8007860:	305c      	adds	r0, #92	@ 0x5c
 8007862:	f000 f916 	bl	8007a92 <memset>
 8007866:	4b0d      	ldr	r3, [pc, #52]	@ (800789c <std+0x58>)
 8007868:	6263      	str	r3, [r4, #36]	@ 0x24
 800786a:	4b0d      	ldr	r3, [pc, #52]	@ (80078a0 <std+0x5c>)
 800786c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800786e:	4b0d      	ldr	r3, [pc, #52]	@ (80078a4 <std+0x60>)
 8007870:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007872:	4b0d      	ldr	r3, [pc, #52]	@ (80078a8 <std+0x64>)
 8007874:	6323      	str	r3, [r4, #48]	@ 0x30
 8007876:	4b0d      	ldr	r3, [pc, #52]	@ (80078ac <std+0x68>)
 8007878:	6224      	str	r4, [r4, #32]
 800787a:	429c      	cmp	r4, r3
 800787c:	d006      	beq.n	800788c <std+0x48>
 800787e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007882:	4294      	cmp	r4, r2
 8007884:	d002      	beq.n	800788c <std+0x48>
 8007886:	33d0      	adds	r3, #208	@ 0xd0
 8007888:	429c      	cmp	r4, r3
 800788a:	d105      	bne.n	8007898 <std+0x54>
 800788c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007894:	f000 b97a 	b.w	8007b8c <__retarget_lock_init_recursive>
 8007898:	bd10      	pop	{r4, pc}
 800789a:	bf00      	nop
 800789c:	08007a0d 	.word	0x08007a0d
 80078a0:	08007a2f 	.word	0x08007a2f
 80078a4:	08007a67 	.word	0x08007a67
 80078a8:	08007a8b 	.word	0x08007a8b
 80078ac:	20000b08 	.word	0x20000b08

080078b0 <stdio_exit_handler>:
 80078b0:	4a02      	ldr	r2, [pc, #8]	@ (80078bc <stdio_exit_handler+0xc>)
 80078b2:	4903      	ldr	r1, [pc, #12]	@ (80078c0 <stdio_exit_handler+0x10>)
 80078b4:	4803      	ldr	r0, [pc, #12]	@ (80078c4 <stdio_exit_handler+0x14>)
 80078b6:	f000 b869 	b.w	800798c <_fwalk_sglue>
 80078ba:	bf00      	nop
 80078bc:	2000000c 	.word	0x2000000c
 80078c0:	080094f5 	.word	0x080094f5
 80078c4:	2000001c 	.word	0x2000001c

080078c8 <cleanup_stdio>:
 80078c8:	6841      	ldr	r1, [r0, #4]
 80078ca:	4b0c      	ldr	r3, [pc, #48]	@ (80078fc <cleanup_stdio+0x34>)
 80078cc:	4299      	cmp	r1, r3
 80078ce:	b510      	push	{r4, lr}
 80078d0:	4604      	mov	r4, r0
 80078d2:	d001      	beq.n	80078d8 <cleanup_stdio+0x10>
 80078d4:	f001 fe0e 	bl	80094f4 <_fflush_r>
 80078d8:	68a1      	ldr	r1, [r4, #8]
 80078da:	4b09      	ldr	r3, [pc, #36]	@ (8007900 <cleanup_stdio+0x38>)
 80078dc:	4299      	cmp	r1, r3
 80078de:	d002      	beq.n	80078e6 <cleanup_stdio+0x1e>
 80078e0:	4620      	mov	r0, r4
 80078e2:	f001 fe07 	bl	80094f4 <_fflush_r>
 80078e6:	68e1      	ldr	r1, [r4, #12]
 80078e8:	4b06      	ldr	r3, [pc, #24]	@ (8007904 <cleanup_stdio+0x3c>)
 80078ea:	4299      	cmp	r1, r3
 80078ec:	d004      	beq.n	80078f8 <cleanup_stdio+0x30>
 80078ee:	4620      	mov	r0, r4
 80078f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078f4:	f001 bdfe 	b.w	80094f4 <_fflush_r>
 80078f8:	bd10      	pop	{r4, pc}
 80078fa:	bf00      	nop
 80078fc:	20000b08 	.word	0x20000b08
 8007900:	20000b70 	.word	0x20000b70
 8007904:	20000bd8 	.word	0x20000bd8

08007908 <global_stdio_init.part.0>:
 8007908:	b510      	push	{r4, lr}
 800790a:	4b0b      	ldr	r3, [pc, #44]	@ (8007938 <global_stdio_init.part.0+0x30>)
 800790c:	4c0b      	ldr	r4, [pc, #44]	@ (800793c <global_stdio_init.part.0+0x34>)
 800790e:	4a0c      	ldr	r2, [pc, #48]	@ (8007940 <global_stdio_init.part.0+0x38>)
 8007910:	601a      	str	r2, [r3, #0]
 8007912:	4620      	mov	r0, r4
 8007914:	2200      	movs	r2, #0
 8007916:	2104      	movs	r1, #4
 8007918:	f7ff ff94 	bl	8007844 <std>
 800791c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007920:	2201      	movs	r2, #1
 8007922:	2109      	movs	r1, #9
 8007924:	f7ff ff8e 	bl	8007844 <std>
 8007928:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800792c:	2202      	movs	r2, #2
 800792e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007932:	2112      	movs	r1, #18
 8007934:	f7ff bf86 	b.w	8007844 <std>
 8007938:	20000c40 	.word	0x20000c40
 800793c:	20000b08 	.word	0x20000b08
 8007940:	080078b1 	.word	0x080078b1

08007944 <__sfp_lock_acquire>:
 8007944:	4801      	ldr	r0, [pc, #4]	@ (800794c <__sfp_lock_acquire+0x8>)
 8007946:	f000 b922 	b.w	8007b8e <__retarget_lock_acquire_recursive>
 800794a:	bf00      	nop
 800794c:	20000c49 	.word	0x20000c49

08007950 <__sfp_lock_release>:
 8007950:	4801      	ldr	r0, [pc, #4]	@ (8007958 <__sfp_lock_release+0x8>)
 8007952:	f000 b91d 	b.w	8007b90 <__retarget_lock_release_recursive>
 8007956:	bf00      	nop
 8007958:	20000c49 	.word	0x20000c49

0800795c <__sinit>:
 800795c:	b510      	push	{r4, lr}
 800795e:	4604      	mov	r4, r0
 8007960:	f7ff fff0 	bl	8007944 <__sfp_lock_acquire>
 8007964:	6a23      	ldr	r3, [r4, #32]
 8007966:	b11b      	cbz	r3, 8007970 <__sinit+0x14>
 8007968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800796c:	f7ff bff0 	b.w	8007950 <__sfp_lock_release>
 8007970:	4b04      	ldr	r3, [pc, #16]	@ (8007984 <__sinit+0x28>)
 8007972:	6223      	str	r3, [r4, #32]
 8007974:	4b04      	ldr	r3, [pc, #16]	@ (8007988 <__sinit+0x2c>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1f5      	bne.n	8007968 <__sinit+0xc>
 800797c:	f7ff ffc4 	bl	8007908 <global_stdio_init.part.0>
 8007980:	e7f2      	b.n	8007968 <__sinit+0xc>
 8007982:	bf00      	nop
 8007984:	080078c9 	.word	0x080078c9
 8007988:	20000c40 	.word	0x20000c40

0800798c <_fwalk_sglue>:
 800798c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007990:	4607      	mov	r7, r0
 8007992:	4688      	mov	r8, r1
 8007994:	4614      	mov	r4, r2
 8007996:	2600      	movs	r6, #0
 8007998:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800799c:	f1b9 0901 	subs.w	r9, r9, #1
 80079a0:	d505      	bpl.n	80079ae <_fwalk_sglue+0x22>
 80079a2:	6824      	ldr	r4, [r4, #0]
 80079a4:	2c00      	cmp	r4, #0
 80079a6:	d1f7      	bne.n	8007998 <_fwalk_sglue+0xc>
 80079a8:	4630      	mov	r0, r6
 80079aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ae:	89ab      	ldrh	r3, [r5, #12]
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d907      	bls.n	80079c4 <_fwalk_sglue+0x38>
 80079b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079b8:	3301      	adds	r3, #1
 80079ba:	d003      	beq.n	80079c4 <_fwalk_sglue+0x38>
 80079bc:	4629      	mov	r1, r5
 80079be:	4638      	mov	r0, r7
 80079c0:	47c0      	blx	r8
 80079c2:	4306      	orrs	r6, r0
 80079c4:	3568      	adds	r5, #104	@ 0x68
 80079c6:	e7e9      	b.n	800799c <_fwalk_sglue+0x10>

080079c8 <siprintf>:
 80079c8:	b40e      	push	{r1, r2, r3}
 80079ca:	b510      	push	{r4, lr}
 80079cc:	b09d      	sub	sp, #116	@ 0x74
 80079ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 80079d0:	9002      	str	r0, [sp, #8]
 80079d2:	9006      	str	r0, [sp, #24]
 80079d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80079d8:	480a      	ldr	r0, [pc, #40]	@ (8007a04 <siprintf+0x3c>)
 80079da:	9107      	str	r1, [sp, #28]
 80079dc:	9104      	str	r1, [sp, #16]
 80079de:	490a      	ldr	r1, [pc, #40]	@ (8007a08 <siprintf+0x40>)
 80079e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80079e4:	9105      	str	r1, [sp, #20]
 80079e6:	2400      	movs	r4, #0
 80079e8:	a902      	add	r1, sp, #8
 80079ea:	6800      	ldr	r0, [r0, #0]
 80079ec:	9301      	str	r3, [sp, #4]
 80079ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80079f0:	f001 fc00 	bl	80091f4 <_svfiprintf_r>
 80079f4:	9b02      	ldr	r3, [sp, #8]
 80079f6:	701c      	strb	r4, [r3, #0]
 80079f8:	b01d      	add	sp, #116	@ 0x74
 80079fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079fe:	b003      	add	sp, #12
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop
 8007a04:	20000018 	.word	0x20000018
 8007a08:	ffff0208 	.word	0xffff0208

08007a0c <__sread>:
 8007a0c:	b510      	push	{r4, lr}
 8007a0e:	460c      	mov	r4, r1
 8007a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a14:	f000 f86c 	bl	8007af0 <_read_r>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	bfab      	itete	ge
 8007a1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007a1e:	89a3      	ldrhlt	r3, [r4, #12]
 8007a20:	181b      	addge	r3, r3, r0
 8007a22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a26:	bfac      	ite	ge
 8007a28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a2a:	81a3      	strhlt	r3, [r4, #12]
 8007a2c:	bd10      	pop	{r4, pc}

08007a2e <__swrite>:
 8007a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a32:	461f      	mov	r7, r3
 8007a34:	898b      	ldrh	r3, [r1, #12]
 8007a36:	05db      	lsls	r3, r3, #23
 8007a38:	4605      	mov	r5, r0
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	4616      	mov	r6, r2
 8007a3e:	d505      	bpl.n	8007a4c <__swrite+0x1e>
 8007a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a44:	2302      	movs	r3, #2
 8007a46:	2200      	movs	r2, #0
 8007a48:	f000 f840 	bl	8007acc <_lseek_r>
 8007a4c:	89a3      	ldrh	r3, [r4, #12]
 8007a4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a56:	81a3      	strh	r3, [r4, #12]
 8007a58:	4632      	mov	r2, r6
 8007a5a:	463b      	mov	r3, r7
 8007a5c:	4628      	mov	r0, r5
 8007a5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a62:	f000 b857 	b.w	8007b14 <_write_r>

08007a66 <__sseek>:
 8007a66:	b510      	push	{r4, lr}
 8007a68:	460c      	mov	r4, r1
 8007a6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a6e:	f000 f82d 	bl	8007acc <_lseek_r>
 8007a72:	1c43      	adds	r3, r0, #1
 8007a74:	89a3      	ldrh	r3, [r4, #12]
 8007a76:	bf15      	itete	ne
 8007a78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a82:	81a3      	strheq	r3, [r4, #12]
 8007a84:	bf18      	it	ne
 8007a86:	81a3      	strhne	r3, [r4, #12]
 8007a88:	bd10      	pop	{r4, pc}

08007a8a <__sclose>:
 8007a8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a8e:	f000 b80d 	b.w	8007aac <_close_r>

08007a92 <memset>:
 8007a92:	4402      	add	r2, r0
 8007a94:	4603      	mov	r3, r0
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d100      	bne.n	8007a9c <memset+0xa>
 8007a9a:	4770      	bx	lr
 8007a9c:	f803 1b01 	strb.w	r1, [r3], #1
 8007aa0:	e7f9      	b.n	8007a96 <memset+0x4>
	...

08007aa4 <_localeconv_r>:
 8007aa4:	4800      	ldr	r0, [pc, #0]	@ (8007aa8 <_localeconv_r+0x4>)
 8007aa6:	4770      	bx	lr
 8007aa8:	20000158 	.word	0x20000158

08007aac <_close_r>:
 8007aac:	b538      	push	{r3, r4, r5, lr}
 8007aae:	4d06      	ldr	r5, [pc, #24]	@ (8007ac8 <_close_r+0x1c>)
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	4604      	mov	r4, r0
 8007ab4:	4608      	mov	r0, r1
 8007ab6:	602b      	str	r3, [r5, #0]
 8007ab8:	f7fa fdf8 	bl	80026ac <_close>
 8007abc:	1c43      	adds	r3, r0, #1
 8007abe:	d102      	bne.n	8007ac6 <_close_r+0x1a>
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	b103      	cbz	r3, 8007ac6 <_close_r+0x1a>
 8007ac4:	6023      	str	r3, [r4, #0]
 8007ac6:	bd38      	pop	{r3, r4, r5, pc}
 8007ac8:	20000c44 	.word	0x20000c44

08007acc <_lseek_r>:
 8007acc:	b538      	push	{r3, r4, r5, lr}
 8007ace:	4d07      	ldr	r5, [pc, #28]	@ (8007aec <_lseek_r+0x20>)
 8007ad0:	4604      	mov	r4, r0
 8007ad2:	4608      	mov	r0, r1
 8007ad4:	4611      	mov	r1, r2
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	602a      	str	r2, [r5, #0]
 8007ada:	461a      	mov	r2, r3
 8007adc:	f7fa fe0d 	bl	80026fa <_lseek>
 8007ae0:	1c43      	adds	r3, r0, #1
 8007ae2:	d102      	bne.n	8007aea <_lseek_r+0x1e>
 8007ae4:	682b      	ldr	r3, [r5, #0]
 8007ae6:	b103      	cbz	r3, 8007aea <_lseek_r+0x1e>
 8007ae8:	6023      	str	r3, [r4, #0]
 8007aea:	bd38      	pop	{r3, r4, r5, pc}
 8007aec:	20000c44 	.word	0x20000c44

08007af0 <_read_r>:
 8007af0:	b538      	push	{r3, r4, r5, lr}
 8007af2:	4d07      	ldr	r5, [pc, #28]	@ (8007b10 <_read_r+0x20>)
 8007af4:	4604      	mov	r4, r0
 8007af6:	4608      	mov	r0, r1
 8007af8:	4611      	mov	r1, r2
 8007afa:	2200      	movs	r2, #0
 8007afc:	602a      	str	r2, [r5, #0]
 8007afe:	461a      	mov	r2, r3
 8007b00:	f7fa fd9b 	bl	800263a <_read>
 8007b04:	1c43      	adds	r3, r0, #1
 8007b06:	d102      	bne.n	8007b0e <_read_r+0x1e>
 8007b08:	682b      	ldr	r3, [r5, #0]
 8007b0a:	b103      	cbz	r3, 8007b0e <_read_r+0x1e>
 8007b0c:	6023      	str	r3, [r4, #0]
 8007b0e:	bd38      	pop	{r3, r4, r5, pc}
 8007b10:	20000c44 	.word	0x20000c44

08007b14 <_write_r>:
 8007b14:	b538      	push	{r3, r4, r5, lr}
 8007b16:	4d07      	ldr	r5, [pc, #28]	@ (8007b34 <_write_r+0x20>)
 8007b18:	4604      	mov	r4, r0
 8007b1a:	4608      	mov	r0, r1
 8007b1c:	4611      	mov	r1, r2
 8007b1e:	2200      	movs	r2, #0
 8007b20:	602a      	str	r2, [r5, #0]
 8007b22:	461a      	mov	r2, r3
 8007b24:	f7fa fda6 	bl	8002674 <_write>
 8007b28:	1c43      	adds	r3, r0, #1
 8007b2a:	d102      	bne.n	8007b32 <_write_r+0x1e>
 8007b2c:	682b      	ldr	r3, [r5, #0]
 8007b2e:	b103      	cbz	r3, 8007b32 <_write_r+0x1e>
 8007b30:	6023      	str	r3, [r4, #0]
 8007b32:	bd38      	pop	{r3, r4, r5, pc}
 8007b34:	20000c44 	.word	0x20000c44

08007b38 <__errno>:
 8007b38:	4b01      	ldr	r3, [pc, #4]	@ (8007b40 <__errno+0x8>)
 8007b3a:	6818      	ldr	r0, [r3, #0]
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	20000018 	.word	0x20000018

08007b44 <__libc_init_array>:
 8007b44:	b570      	push	{r4, r5, r6, lr}
 8007b46:	4d0d      	ldr	r5, [pc, #52]	@ (8007b7c <__libc_init_array+0x38>)
 8007b48:	4c0d      	ldr	r4, [pc, #52]	@ (8007b80 <__libc_init_array+0x3c>)
 8007b4a:	1b64      	subs	r4, r4, r5
 8007b4c:	10a4      	asrs	r4, r4, #2
 8007b4e:	2600      	movs	r6, #0
 8007b50:	42a6      	cmp	r6, r4
 8007b52:	d109      	bne.n	8007b68 <__libc_init_array+0x24>
 8007b54:	4d0b      	ldr	r5, [pc, #44]	@ (8007b84 <__libc_init_array+0x40>)
 8007b56:	4c0c      	ldr	r4, [pc, #48]	@ (8007b88 <__libc_init_array+0x44>)
 8007b58:	f002 f86a 	bl	8009c30 <_init>
 8007b5c:	1b64      	subs	r4, r4, r5
 8007b5e:	10a4      	asrs	r4, r4, #2
 8007b60:	2600      	movs	r6, #0
 8007b62:	42a6      	cmp	r6, r4
 8007b64:	d105      	bne.n	8007b72 <__libc_init_array+0x2e>
 8007b66:	bd70      	pop	{r4, r5, r6, pc}
 8007b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b6c:	4798      	blx	r3
 8007b6e:	3601      	adds	r6, #1
 8007b70:	e7ee      	b.n	8007b50 <__libc_init_array+0xc>
 8007b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b76:	4798      	blx	r3
 8007b78:	3601      	adds	r6, #1
 8007b7a:	e7f2      	b.n	8007b62 <__libc_init_array+0x1e>
 8007b7c:	0800a0e4 	.word	0x0800a0e4
 8007b80:	0800a0e4 	.word	0x0800a0e4
 8007b84:	0800a0e4 	.word	0x0800a0e4
 8007b88:	0800a0e8 	.word	0x0800a0e8

08007b8c <__retarget_lock_init_recursive>:
 8007b8c:	4770      	bx	lr

08007b8e <__retarget_lock_acquire_recursive>:
 8007b8e:	4770      	bx	lr

08007b90 <__retarget_lock_release_recursive>:
 8007b90:	4770      	bx	lr

08007b92 <quorem>:
 8007b92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b96:	6903      	ldr	r3, [r0, #16]
 8007b98:	690c      	ldr	r4, [r1, #16]
 8007b9a:	42a3      	cmp	r3, r4
 8007b9c:	4607      	mov	r7, r0
 8007b9e:	db7e      	blt.n	8007c9e <quorem+0x10c>
 8007ba0:	3c01      	subs	r4, #1
 8007ba2:	f101 0814 	add.w	r8, r1, #20
 8007ba6:	00a3      	lsls	r3, r4, #2
 8007ba8:	f100 0514 	add.w	r5, r0, #20
 8007bac:	9300      	str	r3, [sp, #0]
 8007bae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007bb2:	9301      	str	r3, [sp, #4]
 8007bb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007bb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007bc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007bc8:	d32e      	bcc.n	8007c28 <quorem+0x96>
 8007bca:	f04f 0a00 	mov.w	sl, #0
 8007bce:	46c4      	mov	ip, r8
 8007bd0:	46ae      	mov	lr, r5
 8007bd2:	46d3      	mov	fp, sl
 8007bd4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007bd8:	b298      	uxth	r0, r3
 8007bda:	fb06 a000 	mla	r0, r6, r0, sl
 8007bde:	0c02      	lsrs	r2, r0, #16
 8007be0:	0c1b      	lsrs	r3, r3, #16
 8007be2:	fb06 2303 	mla	r3, r6, r3, r2
 8007be6:	f8de 2000 	ldr.w	r2, [lr]
 8007bea:	b280      	uxth	r0, r0
 8007bec:	b292      	uxth	r2, r2
 8007bee:	1a12      	subs	r2, r2, r0
 8007bf0:	445a      	add	r2, fp
 8007bf2:	f8de 0000 	ldr.w	r0, [lr]
 8007bf6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007c00:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007c04:	b292      	uxth	r2, r2
 8007c06:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007c0a:	45e1      	cmp	r9, ip
 8007c0c:	f84e 2b04 	str.w	r2, [lr], #4
 8007c10:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007c14:	d2de      	bcs.n	8007bd4 <quorem+0x42>
 8007c16:	9b00      	ldr	r3, [sp, #0]
 8007c18:	58eb      	ldr	r3, [r5, r3]
 8007c1a:	b92b      	cbnz	r3, 8007c28 <quorem+0x96>
 8007c1c:	9b01      	ldr	r3, [sp, #4]
 8007c1e:	3b04      	subs	r3, #4
 8007c20:	429d      	cmp	r5, r3
 8007c22:	461a      	mov	r2, r3
 8007c24:	d32f      	bcc.n	8007c86 <quorem+0xf4>
 8007c26:	613c      	str	r4, [r7, #16]
 8007c28:	4638      	mov	r0, r7
 8007c2a:	f001 f97f 	bl	8008f2c <__mcmp>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	db25      	blt.n	8007c7e <quorem+0xec>
 8007c32:	4629      	mov	r1, r5
 8007c34:	2000      	movs	r0, #0
 8007c36:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c3a:	f8d1 c000 	ldr.w	ip, [r1]
 8007c3e:	fa1f fe82 	uxth.w	lr, r2
 8007c42:	fa1f f38c 	uxth.w	r3, ip
 8007c46:	eba3 030e 	sub.w	r3, r3, lr
 8007c4a:	4403      	add	r3, r0
 8007c4c:	0c12      	lsrs	r2, r2, #16
 8007c4e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007c52:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c5c:	45c1      	cmp	r9, r8
 8007c5e:	f841 3b04 	str.w	r3, [r1], #4
 8007c62:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c66:	d2e6      	bcs.n	8007c36 <quorem+0xa4>
 8007c68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c70:	b922      	cbnz	r2, 8007c7c <quorem+0xea>
 8007c72:	3b04      	subs	r3, #4
 8007c74:	429d      	cmp	r5, r3
 8007c76:	461a      	mov	r2, r3
 8007c78:	d30b      	bcc.n	8007c92 <quorem+0x100>
 8007c7a:	613c      	str	r4, [r7, #16]
 8007c7c:	3601      	adds	r6, #1
 8007c7e:	4630      	mov	r0, r6
 8007c80:	b003      	add	sp, #12
 8007c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c86:	6812      	ldr	r2, [r2, #0]
 8007c88:	3b04      	subs	r3, #4
 8007c8a:	2a00      	cmp	r2, #0
 8007c8c:	d1cb      	bne.n	8007c26 <quorem+0x94>
 8007c8e:	3c01      	subs	r4, #1
 8007c90:	e7c6      	b.n	8007c20 <quorem+0x8e>
 8007c92:	6812      	ldr	r2, [r2, #0]
 8007c94:	3b04      	subs	r3, #4
 8007c96:	2a00      	cmp	r2, #0
 8007c98:	d1ef      	bne.n	8007c7a <quorem+0xe8>
 8007c9a:	3c01      	subs	r4, #1
 8007c9c:	e7ea      	b.n	8007c74 <quorem+0xe2>
 8007c9e:	2000      	movs	r0, #0
 8007ca0:	e7ee      	b.n	8007c80 <quorem+0xee>
 8007ca2:	0000      	movs	r0, r0
 8007ca4:	0000      	movs	r0, r0
	...

08007ca8 <_dtoa_r>:
 8007ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cac:	69c7      	ldr	r7, [r0, #28]
 8007cae:	b097      	sub	sp, #92	@ 0x5c
 8007cb0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007cb4:	ec55 4b10 	vmov	r4, r5, d0
 8007cb8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007cba:	9107      	str	r1, [sp, #28]
 8007cbc:	4681      	mov	r9, r0
 8007cbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8007cc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8007cc2:	b97f      	cbnz	r7, 8007ce4 <_dtoa_r+0x3c>
 8007cc4:	2010      	movs	r0, #16
 8007cc6:	f000 fe09 	bl	80088dc <malloc>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	f8c9 001c 	str.w	r0, [r9, #28]
 8007cd0:	b920      	cbnz	r0, 8007cdc <_dtoa_r+0x34>
 8007cd2:	4ba9      	ldr	r3, [pc, #676]	@ (8007f78 <_dtoa_r+0x2d0>)
 8007cd4:	21ef      	movs	r1, #239	@ 0xef
 8007cd6:	48a9      	ldr	r0, [pc, #676]	@ (8007f7c <_dtoa_r+0x2d4>)
 8007cd8:	f001 fc6c 	bl	80095b4 <__assert_func>
 8007cdc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007ce0:	6007      	str	r7, [r0, #0]
 8007ce2:	60c7      	str	r7, [r0, #12]
 8007ce4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ce8:	6819      	ldr	r1, [r3, #0]
 8007cea:	b159      	cbz	r1, 8007d04 <_dtoa_r+0x5c>
 8007cec:	685a      	ldr	r2, [r3, #4]
 8007cee:	604a      	str	r2, [r1, #4]
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	4093      	lsls	r3, r2
 8007cf4:	608b      	str	r3, [r1, #8]
 8007cf6:	4648      	mov	r0, r9
 8007cf8:	f000 fee6 	bl	8008ac8 <_Bfree>
 8007cfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d00:	2200      	movs	r2, #0
 8007d02:	601a      	str	r2, [r3, #0]
 8007d04:	1e2b      	subs	r3, r5, #0
 8007d06:	bfb9      	ittee	lt
 8007d08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007d0c:	9305      	strlt	r3, [sp, #20]
 8007d0e:	2300      	movge	r3, #0
 8007d10:	6033      	strge	r3, [r6, #0]
 8007d12:	9f05      	ldr	r7, [sp, #20]
 8007d14:	4b9a      	ldr	r3, [pc, #616]	@ (8007f80 <_dtoa_r+0x2d8>)
 8007d16:	bfbc      	itt	lt
 8007d18:	2201      	movlt	r2, #1
 8007d1a:	6032      	strlt	r2, [r6, #0]
 8007d1c:	43bb      	bics	r3, r7
 8007d1e:	d112      	bne.n	8007d46 <_dtoa_r+0x9e>
 8007d20:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007d26:	6013      	str	r3, [r2, #0]
 8007d28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d2c:	4323      	orrs	r3, r4
 8007d2e:	f000 855a 	beq.w	80087e6 <_dtoa_r+0xb3e>
 8007d32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d34:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007f94 <_dtoa_r+0x2ec>
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f000 855c 	beq.w	80087f6 <_dtoa_r+0xb4e>
 8007d3e:	f10a 0303 	add.w	r3, sl, #3
 8007d42:	f000 bd56 	b.w	80087f2 <_dtoa_r+0xb4a>
 8007d46:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	ec51 0b17 	vmov	r0, r1, d7
 8007d50:	2300      	movs	r3, #0
 8007d52:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007d56:	f7f8 fed7 	bl	8000b08 <__aeabi_dcmpeq>
 8007d5a:	4680      	mov	r8, r0
 8007d5c:	b158      	cbz	r0, 8007d76 <_dtoa_r+0xce>
 8007d5e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d60:	2301      	movs	r3, #1
 8007d62:	6013      	str	r3, [r2, #0]
 8007d64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d66:	b113      	cbz	r3, 8007d6e <_dtoa_r+0xc6>
 8007d68:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007d6a:	4b86      	ldr	r3, [pc, #536]	@ (8007f84 <_dtoa_r+0x2dc>)
 8007d6c:	6013      	str	r3, [r2, #0]
 8007d6e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007f98 <_dtoa_r+0x2f0>
 8007d72:	f000 bd40 	b.w	80087f6 <_dtoa_r+0xb4e>
 8007d76:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007d7a:	aa14      	add	r2, sp, #80	@ 0x50
 8007d7c:	a915      	add	r1, sp, #84	@ 0x54
 8007d7e:	4648      	mov	r0, r9
 8007d80:	f001 f984 	bl	800908c <__d2b>
 8007d84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007d88:	9002      	str	r0, [sp, #8]
 8007d8a:	2e00      	cmp	r6, #0
 8007d8c:	d078      	beq.n	8007e80 <_dtoa_r+0x1d8>
 8007d8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d90:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007d94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007da0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007da4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007da8:	4619      	mov	r1, r3
 8007daa:	2200      	movs	r2, #0
 8007dac:	4b76      	ldr	r3, [pc, #472]	@ (8007f88 <_dtoa_r+0x2e0>)
 8007dae:	f7f8 fa8b 	bl	80002c8 <__aeabi_dsub>
 8007db2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007f60 <_dtoa_r+0x2b8>)
 8007db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db8:	f7f8 fc3e 	bl	8000638 <__aeabi_dmul>
 8007dbc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007f68 <_dtoa_r+0x2c0>)
 8007dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc2:	f7f8 fa83 	bl	80002cc <__adddf3>
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	4630      	mov	r0, r6
 8007dca:	460d      	mov	r5, r1
 8007dcc:	f7f8 fbca 	bl	8000564 <__aeabi_i2d>
 8007dd0:	a367      	add	r3, pc, #412	@ (adr r3, 8007f70 <_dtoa_r+0x2c8>)
 8007dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd6:	f7f8 fc2f 	bl	8000638 <__aeabi_dmul>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	460b      	mov	r3, r1
 8007dde:	4620      	mov	r0, r4
 8007de0:	4629      	mov	r1, r5
 8007de2:	f7f8 fa73 	bl	80002cc <__adddf3>
 8007de6:	4604      	mov	r4, r0
 8007de8:	460d      	mov	r5, r1
 8007dea:	f7f8 fed5 	bl	8000b98 <__aeabi_d2iz>
 8007dee:	2200      	movs	r2, #0
 8007df0:	4607      	mov	r7, r0
 8007df2:	2300      	movs	r3, #0
 8007df4:	4620      	mov	r0, r4
 8007df6:	4629      	mov	r1, r5
 8007df8:	f7f8 fe90 	bl	8000b1c <__aeabi_dcmplt>
 8007dfc:	b140      	cbz	r0, 8007e10 <_dtoa_r+0x168>
 8007dfe:	4638      	mov	r0, r7
 8007e00:	f7f8 fbb0 	bl	8000564 <__aeabi_i2d>
 8007e04:	4622      	mov	r2, r4
 8007e06:	462b      	mov	r3, r5
 8007e08:	f7f8 fe7e 	bl	8000b08 <__aeabi_dcmpeq>
 8007e0c:	b900      	cbnz	r0, 8007e10 <_dtoa_r+0x168>
 8007e0e:	3f01      	subs	r7, #1
 8007e10:	2f16      	cmp	r7, #22
 8007e12:	d852      	bhi.n	8007eba <_dtoa_r+0x212>
 8007e14:	4b5d      	ldr	r3, [pc, #372]	@ (8007f8c <_dtoa_r+0x2e4>)
 8007e16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e22:	f7f8 fe7b 	bl	8000b1c <__aeabi_dcmplt>
 8007e26:	2800      	cmp	r0, #0
 8007e28:	d049      	beq.n	8007ebe <_dtoa_r+0x216>
 8007e2a:	3f01      	subs	r7, #1
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e30:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e32:	1b9b      	subs	r3, r3, r6
 8007e34:	1e5a      	subs	r2, r3, #1
 8007e36:	bf45      	ittet	mi
 8007e38:	f1c3 0301 	rsbmi	r3, r3, #1
 8007e3c:	9300      	strmi	r3, [sp, #0]
 8007e3e:	2300      	movpl	r3, #0
 8007e40:	2300      	movmi	r3, #0
 8007e42:	9206      	str	r2, [sp, #24]
 8007e44:	bf54      	ite	pl
 8007e46:	9300      	strpl	r3, [sp, #0]
 8007e48:	9306      	strmi	r3, [sp, #24]
 8007e4a:	2f00      	cmp	r7, #0
 8007e4c:	db39      	blt.n	8007ec2 <_dtoa_r+0x21a>
 8007e4e:	9b06      	ldr	r3, [sp, #24]
 8007e50:	970d      	str	r7, [sp, #52]	@ 0x34
 8007e52:	443b      	add	r3, r7
 8007e54:	9306      	str	r3, [sp, #24]
 8007e56:	2300      	movs	r3, #0
 8007e58:	9308      	str	r3, [sp, #32]
 8007e5a:	9b07      	ldr	r3, [sp, #28]
 8007e5c:	2b09      	cmp	r3, #9
 8007e5e:	d863      	bhi.n	8007f28 <_dtoa_r+0x280>
 8007e60:	2b05      	cmp	r3, #5
 8007e62:	bfc4      	itt	gt
 8007e64:	3b04      	subgt	r3, #4
 8007e66:	9307      	strgt	r3, [sp, #28]
 8007e68:	9b07      	ldr	r3, [sp, #28]
 8007e6a:	f1a3 0302 	sub.w	r3, r3, #2
 8007e6e:	bfcc      	ite	gt
 8007e70:	2400      	movgt	r4, #0
 8007e72:	2401      	movle	r4, #1
 8007e74:	2b03      	cmp	r3, #3
 8007e76:	d863      	bhi.n	8007f40 <_dtoa_r+0x298>
 8007e78:	e8df f003 	tbb	[pc, r3]
 8007e7c:	2b375452 	.word	0x2b375452
 8007e80:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007e84:	441e      	add	r6, r3
 8007e86:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007e8a:	2b20      	cmp	r3, #32
 8007e8c:	bfc1      	itttt	gt
 8007e8e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007e92:	409f      	lslgt	r7, r3
 8007e94:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007e98:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e9c:	bfd6      	itet	le
 8007e9e:	f1c3 0320 	rsble	r3, r3, #32
 8007ea2:	ea47 0003 	orrgt.w	r0, r7, r3
 8007ea6:	fa04 f003 	lslle.w	r0, r4, r3
 8007eaa:	f7f8 fb4b 	bl	8000544 <__aeabi_ui2d>
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007eb4:	3e01      	subs	r6, #1
 8007eb6:	9212      	str	r2, [sp, #72]	@ 0x48
 8007eb8:	e776      	b.n	8007da8 <_dtoa_r+0x100>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e7b7      	b.n	8007e2e <_dtoa_r+0x186>
 8007ebe:	9010      	str	r0, [sp, #64]	@ 0x40
 8007ec0:	e7b6      	b.n	8007e30 <_dtoa_r+0x188>
 8007ec2:	9b00      	ldr	r3, [sp, #0]
 8007ec4:	1bdb      	subs	r3, r3, r7
 8007ec6:	9300      	str	r3, [sp, #0]
 8007ec8:	427b      	negs	r3, r7
 8007eca:	9308      	str	r3, [sp, #32]
 8007ecc:	2300      	movs	r3, #0
 8007ece:	930d      	str	r3, [sp, #52]	@ 0x34
 8007ed0:	e7c3      	b.n	8007e5a <_dtoa_r+0x1b2>
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ed6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ed8:	eb07 0b03 	add.w	fp, r7, r3
 8007edc:	f10b 0301 	add.w	r3, fp, #1
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	9303      	str	r3, [sp, #12]
 8007ee4:	bfb8      	it	lt
 8007ee6:	2301      	movlt	r3, #1
 8007ee8:	e006      	b.n	8007ef8 <_dtoa_r+0x250>
 8007eea:	2301      	movs	r3, #1
 8007eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	dd28      	ble.n	8007f46 <_dtoa_r+0x29e>
 8007ef4:	469b      	mov	fp, r3
 8007ef6:	9303      	str	r3, [sp, #12]
 8007ef8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007efc:	2100      	movs	r1, #0
 8007efe:	2204      	movs	r2, #4
 8007f00:	f102 0514 	add.w	r5, r2, #20
 8007f04:	429d      	cmp	r5, r3
 8007f06:	d926      	bls.n	8007f56 <_dtoa_r+0x2ae>
 8007f08:	6041      	str	r1, [r0, #4]
 8007f0a:	4648      	mov	r0, r9
 8007f0c:	f000 fd9c 	bl	8008a48 <_Balloc>
 8007f10:	4682      	mov	sl, r0
 8007f12:	2800      	cmp	r0, #0
 8007f14:	d142      	bne.n	8007f9c <_dtoa_r+0x2f4>
 8007f16:	4b1e      	ldr	r3, [pc, #120]	@ (8007f90 <_dtoa_r+0x2e8>)
 8007f18:	4602      	mov	r2, r0
 8007f1a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007f1e:	e6da      	b.n	8007cd6 <_dtoa_r+0x2e>
 8007f20:	2300      	movs	r3, #0
 8007f22:	e7e3      	b.n	8007eec <_dtoa_r+0x244>
 8007f24:	2300      	movs	r3, #0
 8007f26:	e7d5      	b.n	8007ed4 <_dtoa_r+0x22c>
 8007f28:	2401      	movs	r4, #1
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	9307      	str	r3, [sp, #28]
 8007f2e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007f30:	f04f 3bff 	mov.w	fp, #4294967295
 8007f34:	2200      	movs	r2, #0
 8007f36:	f8cd b00c 	str.w	fp, [sp, #12]
 8007f3a:	2312      	movs	r3, #18
 8007f3c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f3e:	e7db      	b.n	8007ef8 <_dtoa_r+0x250>
 8007f40:	2301      	movs	r3, #1
 8007f42:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f44:	e7f4      	b.n	8007f30 <_dtoa_r+0x288>
 8007f46:	f04f 0b01 	mov.w	fp, #1
 8007f4a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007f4e:	465b      	mov	r3, fp
 8007f50:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007f54:	e7d0      	b.n	8007ef8 <_dtoa_r+0x250>
 8007f56:	3101      	adds	r1, #1
 8007f58:	0052      	lsls	r2, r2, #1
 8007f5a:	e7d1      	b.n	8007f00 <_dtoa_r+0x258>
 8007f5c:	f3af 8000 	nop.w
 8007f60:	636f4361 	.word	0x636f4361
 8007f64:	3fd287a7 	.word	0x3fd287a7
 8007f68:	8b60c8b3 	.word	0x8b60c8b3
 8007f6c:	3fc68a28 	.word	0x3fc68a28
 8007f70:	509f79fb 	.word	0x509f79fb
 8007f74:	3fd34413 	.word	0x3fd34413
 8007f78:	08009da9 	.word	0x08009da9
 8007f7c:	08009dc0 	.word	0x08009dc0
 8007f80:	7ff00000 	.word	0x7ff00000
 8007f84:	08009d79 	.word	0x08009d79
 8007f88:	3ff80000 	.word	0x3ff80000
 8007f8c:	08009f10 	.word	0x08009f10
 8007f90:	08009e18 	.word	0x08009e18
 8007f94:	08009da5 	.word	0x08009da5
 8007f98:	08009d78 	.word	0x08009d78
 8007f9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007fa0:	6018      	str	r0, [r3, #0]
 8007fa2:	9b03      	ldr	r3, [sp, #12]
 8007fa4:	2b0e      	cmp	r3, #14
 8007fa6:	f200 80a1 	bhi.w	80080ec <_dtoa_r+0x444>
 8007faa:	2c00      	cmp	r4, #0
 8007fac:	f000 809e 	beq.w	80080ec <_dtoa_r+0x444>
 8007fb0:	2f00      	cmp	r7, #0
 8007fb2:	dd33      	ble.n	800801c <_dtoa_r+0x374>
 8007fb4:	4b9c      	ldr	r3, [pc, #624]	@ (8008228 <_dtoa_r+0x580>)
 8007fb6:	f007 020f 	and.w	r2, r7, #15
 8007fba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fbe:	ed93 7b00 	vldr	d7, [r3]
 8007fc2:	05f8      	lsls	r0, r7, #23
 8007fc4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007fc8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007fcc:	d516      	bpl.n	8007ffc <_dtoa_r+0x354>
 8007fce:	4b97      	ldr	r3, [pc, #604]	@ (800822c <_dtoa_r+0x584>)
 8007fd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007fd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007fd8:	f7f8 fc58 	bl	800088c <__aeabi_ddiv>
 8007fdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fe0:	f004 040f 	and.w	r4, r4, #15
 8007fe4:	2603      	movs	r6, #3
 8007fe6:	4d91      	ldr	r5, [pc, #580]	@ (800822c <_dtoa_r+0x584>)
 8007fe8:	b954      	cbnz	r4, 8008000 <_dtoa_r+0x358>
 8007fea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ff2:	f7f8 fc4b 	bl	800088c <__aeabi_ddiv>
 8007ff6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ffa:	e028      	b.n	800804e <_dtoa_r+0x3a6>
 8007ffc:	2602      	movs	r6, #2
 8007ffe:	e7f2      	b.n	8007fe6 <_dtoa_r+0x33e>
 8008000:	07e1      	lsls	r1, r4, #31
 8008002:	d508      	bpl.n	8008016 <_dtoa_r+0x36e>
 8008004:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008008:	e9d5 2300 	ldrd	r2, r3, [r5]
 800800c:	f7f8 fb14 	bl	8000638 <__aeabi_dmul>
 8008010:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008014:	3601      	adds	r6, #1
 8008016:	1064      	asrs	r4, r4, #1
 8008018:	3508      	adds	r5, #8
 800801a:	e7e5      	b.n	8007fe8 <_dtoa_r+0x340>
 800801c:	f000 80af 	beq.w	800817e <_dtoa_r+0x4d6>
 8008020:	427c      	negs	r4, r7
 8008022:	4b81      	ldr	r3, [pc, #516]	@ (8008228 <_dtoa_r+0x580>)
 8008024:	4d81      	ldr	r5, [pc, #516]	@ (800822c <_dtoa_r+0x584>)
 8008026:	f004 020f 	and.w	r2, r4, #15
 800802a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800802e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008032:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008036:	f7f8 faff 	bl	8000638 <__aeabi_dmul>
 800803a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800803e:	1124      	asrs	r4, r4, #4
 8008040:	2300      	movs	r3, #0
 8008042:	2602      	movs	r6, #2
 8008044:	2c00      	cmp	r4, #0
 8008046:	f040 808f 	bne.w	8008168 <_dtoa_r+0x4c0>
 800804a:	2b00      	cmp	r3, #0
 800804c:	d1d3      	bne.n	8007ff6 <_dtoa_r+0x34e>
 800804e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008050:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008054:	2b00      	cmp	r3, #0
 8008056:	f000 8094 	beq.w	8008182 <_dtoa_r+0x4da>
 800805a:	4b75      	ldr	r3, [pc, #468]	@ (8008230 <_dtoa_r+0x588>)
 800805c:	2200      	movs	r2, #0
 800805e:	4620      	mov	r0, r4
 8008060:	4629      	mov	r1, r5
 8008062:	f7f8 fd5b 	bl	8000b1c <__aeabi_dcmplt>
 8008066:	2800      	cmp	r0, #0
 8008068:	f000 808b 	beq.w	8008182 <_dtoa_r+0x4da>
 800806c:	9b03      	ldr	r3, [sp, #12]
 800806e:	2b00      	cmp	r3, #0
 8008070:	f000 8087 	beq.w	8008182 <_dtoa_r+0x4da>
 8008074:	f1bb 0f00 	cmp.w	fp, #0
 8008078:	dd34      	ble.n	80080e4 <_dtoa_r+0x43c>
 800807a:	4620      	mov	r0, r4
 800807c:	4b6d      	ldr	r3, [pc, #436]	@ (8008234 <_dtoa_r+0x58c>)
 800807e:	2200      	movs	r2, #0
 8008080:	4629      	mov	r1, r5
 8008082:	f7f8 fad9 	bl	8000638 <__aeabi_dmul>
 8008086:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800808a:	f107 38ff 	add.w	r8, r7, #4294967295
 800808e:	3601      	adds	r6, #1
 8008090:	465c      	mov	r4, fp
 8008092:	4630      	mov	r0, r6
 8008094:	f7f8 fa66 	bl	8000564 <__aeabi_i2d>
 8008098:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800809c:	f7f8 facc 	bl	8000638 <__aeabi_dmul>
 80080a0:	4b65      	ldr	r3, [pc, #404]	@ (8008238 <_dtoa_r+0x590>)
 80080a2:	2200      	movs	r2, #0
 80080a4:	f7f8 f912 	bl	80002cc <__adddf3>
 80080a8:	4605      	mov	r5, r0
 80080aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80080ae:	2c00      	cmp	r4, #0
 80080b0:	d16a      	bne.n	8008188 <_dtoa_r+0x4e0>
 80080b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080b6:	4b61      	ldr	r3, [pc, #388]	@ (800823c <_dtoa_r+0x594>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	f7f8 f905 	bl	80002c8 <__aeabi_dsub>
 80080be:	4602      	mov	r2, r0
 80080c0:	460b      	mov	r3, r1
 80080c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080c6:	462a      	mov	r2, r5
 80080c8:	4633      	mov	r3, r6
 80080ca:	f7f8 fd45 	bl	8000b58 <__aeabi_dcmpgt>
 80080ce:	2800      	cmp	r0, #0
 80080d0:	f040 8298 	bne.w	8008604 <_dtoa_r+0x95c>
 80080d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080d8:	462a      	mov	r2, r5
 80080da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80080de:	f7f8 fd1d 	bl	8000b1c <__aeabi_dcmplt>
 80080e2:	bb38      	cbnz	r0, 8008134 <_dtoa_r+0x48c>
 80080e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80080e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80080ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	f2c0 8157 	blt.w	80083a2 <_dtoa_r+0x6fa>
 80080f4:	2f0e      	cmp	r7, #14
 80080f6:	f300 8154 	bgt.w	80083a2 <_dtoa_r+0x6fa>
 80080fa:	4b4b      	ldr	r3, [pc, #300]	@ (8008228 <_dtoa_r+0x580>)
 80080fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008100:	ed93 7b00 	vldr	d7, [r3]
 8008104:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008106:	2b00      	cmp	r3, #0
 8008108:	ed8d 7b00 	vstr	d7, [sp]
 800810c:	f280 80e5 	bge.w	80082da <_dtoa_r+0x632>
 8008110:	9b03      	ldr	r3, [sp, #12]
 8008112:	2b00      	cmp	r3, #0
 8008114:	f300 80e1 	bgt.w	80082da <_dtoa_r+0x632>
 8008118:	d10c      	bne.n	8008134 <_dtoa_r+0x48c>
 800811a:	4b48      	ldr	r3, [pc, #288]	@ (800823c <_dtoa_r+0x594>)
 800811c:	2200      	movs	r2, #0
 800811e:	ec51 0b17 	vmov	r0, r1, d7
 8008122:	f7f8 fa89 	bl	8000638 <__aeabi_dmul>
 8008126:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800812a:	f7f8 fd0b 	bl	8000b44 <__aeabi_dcmpge>
 800812e:	2800      	cmp	r0, #0
 8008130:	f000 8266 	beq.w	8008600 <_dtoa_r+0x958>
 8008134:	2400      	movs	r4, #0
 8008136:	4625      	mov	r5, r4
 8008138:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800813a:	4656      	mov	r6, sl
 800813c:	ea6f 0803 	mvn.w	r8, r3
 8008140:	2700      	movs	r7, #0
 8008142:	4621      	mov	r1, r4
 8008144:	4648      	mov	r0, r9
 8008146:	f000 fcbf 	bl	8008ac8 <_Bfree>
 800814a:	2d00      	cmp	r5, #0
 800814c:	f000 80bd 	beq.w	80082ca <_dtoa_r+0x622>
 8008150:	b12f      	cbz	r7, 800815e <_dtoa_r+0x4b6>
 8008152:	42af      	cmp	r7, r5
 8008154:	d003      	beq.n	800815e <_dtoa_r+0x4b6>
 8008156:	4639      	mov	r1, r7
 8008158:	4648      	mov	r0, r9
 800815a:	f000 fcb5 	bl	8008ac8 <_Bfree>
 800815e:	4629      	mov	r1, r5
 8008160:	4648      	mov	r0, r9
 8008162:	f000 fcb1 	bl	8008ac8 <_Bfree>
 8008166:	e0b0      	b.n	80082ca <_dtoa_r+0x622>
 8008168:	07e2      	lsls	r2, r4, #31
 800816a:	d505      	bpl.n	8008178 <_dtoa_r+0x4d0>
 800816c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008170:	f7f8 fa62 	bl	8000638 <__aeabi_dmul>
 8008174:	3601      	adds	r6, #1
 8008176:	2301      	movs	r3, #1
 8008178:	1064      	asrs	r4, r4, #1
 800817a:	3508      	adds	r5, #8
 800817c:	e762      	b.n	8008044 <_dtoa_r+0x39c>
 800817e:	2602      	movs	r6, #2
 8008180:	e765      	b.n	800804e <_dtoa_r+0x3a6>
 8008182:	9c03      	ldr	r4, [sp, #12]
 8008184:	46b8      	mov	r8, r7
 8008186:	e784      	b.n	8008092 <_dtoa_r+0x3ea>
 8008188:	4b27      	ldr	r3, [pc, #156]	@ (8008228 <_dtoa_r+0x580>)
 800818a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800818c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008190:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008194:	4454      	add	r4, sl
 8008196:	2900      	cmp	r1, #0
 8008198:	d054      	beq.n	8008244 <_dtoa_r+0x59c>
 800819a:	4929      	ldr	r1, [pc, #164]	@ (8008240 <_dtoa_r+0x598>)
 800819c:	2000      	movs	r0, #0
 800819e:	f7f8 fb75 	bl	800088c <__aeabi_ddiv>
 80081a2:	4633      	mov	r3, r6
 80081a4:	462a      	mov	r2, r5
 80081a6:	f7f8 f88f 	bl	80002c8 <__aeabi_dsub>
 80081aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081ae:	4656      	mov	r6, sl
 80081b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081b4:	f7f8 fcf0 	bl	8000b98 <__aeabi_d2iz>
 80081b8:	4605      	mov	r5, r0
 80081ba:	f7f8 f9d3 	bl	8000564 <__aeabi_i2d>
 80081be:	4602      	mov	r2, r0
 80081c0:	460b      	mov	r3, r1
 80081c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081c6:	f7f8 f87f 	bl	80002c8 <__aeabi_dsub>
 80081ca:	3530      	adds	r5, #48	@ 0x30
 80081cc:	4602      	mov	r2, r0
 80081ce:	460b      	mov	r3, r1
 80081d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80081d4:	f806 5b01 	strb.w	r5, [r6], #1
 80081d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80081dc:	f7f8 fc9e 	bl	8000b1c <__aeabi_dcmplt>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	d172      	bne.n	80082ca <_dtoa_r+0x622>
 80081e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081e8:	4911      	ldr	r1, [pc, #68]	@ (8008230 <_dtoa_r+0x588>)
 80081ea:	2000      	movs	r0, #0
 80081ec:	f7f8 f86c 	bl	80002c8 <__aeabi_dsub>
 80081f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80081f4:	f7f8 fc92 	bl	8000b1c <__aeabi_dcmplt>
 80081f8:	2800      	cmp	r0, #0
 80081fa:	f040 80b4 	bne.w	8008366 <_dtoa_r+0x6be>
 80081fe:	42a6      	cmp	r6, r4
 8008200:	f43f af70 	beq.w	80080e4 <_dtoa_r+0x43c>
 8008204:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008208:	4b0a      	ldr	r3, [pc, #40]	@ (8008234 <_dtoa_r+0x58c>)
 800820a:	2200      	movs	r2, #0
 800820c:	f7f8 fa14 	bl	8000638 <__aeabi_dmul>
 8008210:	4b08      	ldr	r3, [pc, #32]	@ (8008234 <_dtoa_r+0x58c>)
 8008212:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008216:	2200      	movs	r2, #0
 8008218:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800821c:	f7f8 fa0c 	bl	8000638 <__aeabi_dmul>
 8008220:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008224:	e7c4      	b.n	80081b0 <_dtoa_r+0x508>
 8008226:	bf00      	nop
 8008228:	08009f10 	.word	0x08009f10
 800822c:	08009ee8 	.word	0x08009ee8
 8008230:	3ff00000 	.word	0x3ff00000
 8008234:	40240000 	.word	0x40240000
 8008238:	401c0000 	.word	0x401c0000
 800823c:	40140000 	.word	0x40140000
 8008240:	3fe00000 	.word	0x3fe00000
 8008244:	4631      	mov	r1, r6
 8008246:	4628      	mov	r0, r5
 8008248:	f7f8 f9f6 	bl	8000638 <__aeabi_dmul>
 800824c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008250:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008252:	4656      	mov	r6, sl
 8008254:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008258:	f7f8 fc9e 	bl	8000b98 <__aeabi_d2iz>
 800825c:	4605      	mov	r5, r0
 800825e:	f7f8 f981 	bl	8000564 <__aeabi_i2d>
 8008262:	4602      	mov	r2, r0
 8008264:	460b      	mov	r3, r1
 8008266:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800826a:	f7f8 f82d 	bl	80002c8 <__aeabi_dsub>
 800826e:	3530      	adds	r5, #48	@ 0x30
 8008270:	f806 5b01 	strb.w	r5, [r6], #1
 8008274:	4602      	mov	r2, r0
 8008276:	460b      	mov	r3, r1
 8008278:	42a6      	cmp	r6, r4
 800827a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800827e:	f04f 0200 	mov.w	r2, #0
 8008282:	d124      	bne.n	80082ce <_dtoa_r+0x626>
 8008284:	4baf      	ldr	r3, [pc, #700]	@ (8008544 <_dtoa_r+0x89c>)
 8008286:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800828a:	f7f8 f81f 	bl	80002cc <__adddf3>
 800828e:	4602      	mov	r2, r0
 8008290:	460b      	mov	r3, r1
 8008292:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008296:	f7f8 fc5f 	bl	8000b58 <__aeabi_dcmpgt>
 800829a:	2800      	cmp	r0, #0
 800829c:	d163      	bne.n	8008366 <_dtoa_r+0x6be>
 800829e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80082a2:	49a8      	ldr	r1, [pc, #672]	@ (8008544 <_dtoa_r+0x89c>)
 80082a4:	2000      	movs	r0, #0
 80082a6:	f7f8 f80f 	bl	80002c8 <__aeabi_dsub>
 80082aa:	4602      	mov	r2, r0
 80082ac:	460b      	mov	r3, r1
 80082ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082b2:	f7f8 fc33 	bl	8000b1c <__aeabi_dcmplt>
 80082b6:	2800      	cmp	r0, #0
 80082b8:	f43f af14 	beq.w	80080e4 <_dtoa_r+0x43c>
 80082bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80082be:	1e73      	subs	r3, r6, #1
 80082c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80082c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80082c6:	2b30      	cmp	r3, #48	@ 0x30
 80082c8:	d0f8      	beq.n	80082bc <_dtoa_r+0x614>
 80082ca:	4647      	mov	r7, r8
 80082cc:	e03b      	b.n	8008346 <_dtoa_r+0x69e>
 80082ce:	4b9e      	ldr	r3, [pc, #632]	@ (8008548 <_dtoa_r+0x8a0>)
 80082d0:	f7f8 f9b2 	bl	8000638 <__aeabi_dmul>
 80082d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082d8:	e7bc      	b.n	8008254 <_dtoa_r+0x5ac>
 80082da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80082de:	4656      	mov	r6, sl
 80082e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082e4:	4620      	mov	r0, r4
 80082e6:	4629      	mov	r1, r5
 80082e8:	f7f8 fad0 	bl	800088c <__aeabi_ddiv>
 80082ec:	f7f8 fc54 	bl	8000b98 <__aeabi_d2iz>
 80082f0:	4680      	mov	r8, r0
 80082f2:	f7f8 f937 	bl	8000564 <__aeabi_i2d>
 80082f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082fa:	f7f8 f99d 	bl	8000638 <__aeabi_dmul>
 80082fe:	4602      	mov	r2, r0
 8008300:	460b      	mov	r3, r1
 8008302:	4620      	mov	r0, r4
 8008304:	4629      	mov	r1, r5
 8008306:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800830a:	f7f7 ffdd 	bl	80002c8 <__aeabi_dsub>
 800830e:	f806 4b01 	strb.w	r4, [r6], #1
 8008312:	9d03      	ldr	r5, [sp, #12]
 8008314:	eba6 040a 	sub.w	r4, r6, sl
 8008318:	42a5      	cmp	r5, r4
 800831a:	4602      	mov	r2, r0
 800831c:	460b      	mov	r3, r1
 800831e:	d133      	bne.n	8008388 <_dtoa_r+0x6e0>
 8008320:	f7f7 ffd4 	bl	80002cc <__adddf3>
 8008324:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008328:	4604      	mov	r4, r0
 800832a:	460d      	mov	r5, r1
 800832c:	f7f8 fc14 	bl	8000b58 <__aeabi_dcmpgt>
 8008330:	b9c0      	cbnz	r0, 8008364 <_dtoa_r+0x6bc>
 8008332:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008336:	4620      	mov	r0, r4
 8008338:	4629      	mov	r1, r5
 800833a:	f7f8 fbe5 	bl	8000b08 <__aeabi_dcmpeq>
 800833e:	b110      	cbz	r0, 8008346 <_dtoa_r+0x69e>
 8008340:	f018 0f01 	tst.w	r8, #1
 8008344:	d10e      	bne.n	8008364 <_dtoa_r+0x6bc>
 8008346:	9902      	ldr	r1, [sp, #8]
 8008348:	4648      	mov	r0, r9
 800834a:	f000 fbbd 	bl	8008ac8 <_Bfree>
 800834e:	2300      	movs	r3, #0
 8008350:	7033      	strb	r3, [r6, #0]
 8008352:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008354:	3701      	adds	r7, #1
 8008356:	601f      	str	r7, [r3, #0]
 8008358:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800835a:	2b00      	cmp	r3, #0
 800835c:	f000 824b 	beq.w	80087f6 <_dtoa_r+0xb4e>
 8008360:	601e      	str	r6, [r3, #0]
 8008362:	e248      	b.n	80087f6 <_dtoa_r+0xb4e>
 8008364:	46b8      	mov	r8, r7
 8008366:	4633      	mov	r3, r6
 8008368:	461e      	mov	r6, r3
 800836a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800836e:	2a39      	cmp	r2, #57	@ 0x39
 8008370:	d106      	bne.n	8008380 <_dtoa_r+0x6d8>
 8008372:	459a      	cmp	sl, r3
 8008374:	d1f8      	bne.n	8008368 <_dtoa_r+0x6c0>
 8008376:	2230      	movs	r2, #48	@ 0x30
 8008378:	f108 0801 	add.w	r8, r8, #1
 800837c:	f88a 2000 	strb.w	r2, [sl]
 8008380:	781a      	ldrb	r2, [r3, #0]
 8008382:	3201      	adds	r2, #1
 8008384:	701a      	strb	r2, [r3, #0]
 8008386:	e7a0      	b.n	80082ca <_dtoa_r+0x622>
 8008388:	4b6f      	ldr	r3, [pc, #444]	@ (8008548 <_dtoa_r+0x8a0>)
 800838a:	2200      	movs	r2, #0
 800838c:	f7f8 f954 	bl	8000638 <__aeabi_dmul>
 8008390:	2200      	movs	r2, #0
 8008392:	2300      	movs	r3, #0
 8008394:	4604      	mov	r4, r0
 8008396:	460d      	mov	r5, r1
 8008398:	f7f8 fbb6 	bl	8000b08 <__aeabi_dcmpeq>
 800839c:	2800      	cmp	r0, #0
 800839e:	d09f      	beq.n	80082e0 <_dtoa_r+0x638>
 80083a0:	e7d1      	b.n	8008346 <_dtoa_r+0x69e>
 80083a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083a4:	2a00      	cmp	r2, #0
 80083a6:	f000 80ea 	beq.w	800857e <_dtoa_r+0x8d6>
 80083aa:	9a07      	ldr	r2, [sp, #28]
 80083ac:	2a01      	cmp	r2, #1
 80083ae:	f300 80cd 	bgt.w	800854c <_dtoa_r+0x8a4>
 80083b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80083b4:	2a00      	cmp	r2, #0
 80083b6:	f000 80c1 	beq.w	800853c <_dtoa_r+0x894>
 80083ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80083be:	9c08      	ldr	r4, [sp, #32]
 80083c0:	9e00      	ldr	r6, [sp, #0]
 80083c2:	9a00      	ldr	r2, [sp, #0]
 80083c4:	441a      	add	r2, r3
 80083c6:	9200      	str	r2, [sp, #0]
 80083c8:	9a06      	ldr	r2, [sp, #24]
 80083ca:	2101      	movs	r1, #1
 80083cc:	441a      	add	r2, r3
 80083ce:	4648      	mov	r0, r9
 80083d0:	9206      	str	r2, [sp, #24]
 80083d2:	f000 fc2d 	bl	8008c30 <__i2b>
 80083d6:	4605      	mov	r5, r0
 80083d8:	b166      	cbz	r6, 80083f4 <_dtoa_r+0x74c>
 80083da:	9b06      	ldr	r3, [sp, #24]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	dd09      	ble.n	80083f4 <_dtoa_r+0x74c>
 80083e0:	42b3      	cmp	r3, r6
 80083e2:	9a00      	ldr	r2, [sp, #0]
 80083e4:	bfa8      	it	ge
 80083e6:	4633      	movge	r3, r6
 80083e8:	1ad2      	subs	r2, r2, r3
 80083ea:	9200      	str	r2, [sp, #0]
 80083ec:	9a06      	ldr	r2, [sp, #24]
 80083ee:	1af6      	subs	r6, r6, r3
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	9306      	str	r3, [sp, #24]
 80083f4:	9b08      	ldr	r3, [sp, #32]
 80083f6:	b30b      	cbz	r3, 800843c <_dtoa_r+0x794>
 80083f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 80c6 	beq.w	800858c <_dtoa_r+0x8e4>
 8008400:	2c00      	cmp	r4, #0
 8008402:	f000 80c0 	beq.w	8008586 <_dtoa_r+0x8de>
 8008406:	4629      	mov	r1, r5
 8008408:	4622      	mov	r2, r4
 800840a:	4648      	mov	r0, r9
 800840c:	f000 fcc8 	bl	8008da0 <__pow5mult>
 8008410:	9a02      	ldr	r2, [sp, #8]
 8008412:	4601      	mov	r1, r0
 8008414:	4605      	mov	r5, r0
 8008416:	4648      	mov	r0, r9
 8008418:	f000 fc20 	bl	8008c5c <__multiply>
 800841c:	9902      	ldr	r1, [sp, #8]
 800841e:	4680      	mov	r8, r0
 8008420:	4648      	mov	r0, r9
 8008422:	f000 fb51 	bl	8008ac8 <_Bfree>
 8008426:	9b08      	ldr	r3, [sp, #32]
 8008428:	1b1b      	subs	r3, r3, r4
 800842a:	9308      	str	r3, [sp, #32]
 800842c:	f000 80b1 	beq.w	8008592 <_dtoa_r+0x8ea>
 8008430:	9a08      	ldr	r2, [sp, #32]
 8008432:	4641      	mov	r1, r8
 8008434:	4648      	mov	r0, r9
 8008436:	f000 fcb3 	bl	8008da0 <__pow5mult>
 800843a:	9002      	str	r0, [sp, #8]
 800843c:	2101      	movs	r1, #1
 800843e:	4648      	mov	r0, r9
 8008440:	f000 fbf6 	bl	8008c30 <__i2b>
 8008444:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008446:	4604      	mov	r4, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	f000 81d8 	beq.w	80087fe <_dtoa_r+0xb56>
 800844e:	461a      	mov	r2, r3
 8008450:	4601      	mov	r1, r0
 8008452:	4648      	mov	r0, r9
 8008454:	f000 fca4 	bl	8008da0 <__pow5mult>
 8008458:	9b07      	ldr	r3, [sp, #28]
 800845a:	2b01      	cmp	r3, #1
 800845c:	4604      	mov	r4, r0
 800845e:	f300 809f 	bgt.w	80085a0 <_dtoa_r+0x8f8>
 8008462:	9b04      	ldr	r3, [sp, #16]
 8008464:	2b00      	cmp	r3, #0
 8008466:	f040 8097 	bne.w	8008598 <_dtoa_r+0x8f0>
 800846a:	9b05      	ldr	r3, [sp, #20]
 800846c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008470:	2b00      	cmp	r3, #0
 8008472:	f040 8093 	bne.w	800859c <_dtoa_r+0x8f4>
 8008476:	9b05      	ldr	r3, [sp, #20]
 8008478:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800847c:	0d1b      	lsrs	r3, r3, #20
 800847e:	051b      	lsls	r3, r3, #20
 8008480:	b133      	cbz	r3, 8008490 <_dtoa_r+0x7e8>
 8008482:	9b00      	ldr	r3, [sp, #0]
 8008484:	3301      	adds	r3, #1
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	9b06      	ldr	r3, [sp, #24]
 800848a:	3301      	adds	r3, #1
 800848c:	9306      	str	r3, [sp, #24]
 800848e:	2301      	movs	r3, #1
 8008490:	9308      	str	r3, [sp, #32]
 8008492:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008494:	2b00      	cmp	r3, #0
 8008496:	f000 81b8 	beq.w	800880a <_dtoa_r+0xb62>
 800849a:	6923      	ldr	r3, [r4, #16]
 800849c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80084a0:	6918      	ldr	r0, [r3, #16]
 80084a2:	f000 fb79 	bl	8008b98 <__hi0bits>
 80084a6:	f1c0 0020 	rsb	r0, r0, #32
 80084aa:	9b06      	ldr	r3, [sp, #24]
 80084ac:	4418      	add	r0, r3
 80084ae:	f010 001f 	ands.w	r0, r0, #31
 80084b2:	f000 8082 	beq.w	80085ba <_dtoa_r+0x912>
 80084b6:	f1c0 0320 	rsb	r3, r0, #32
 80084ba:	2b04      	cmp	r3, #4
 80084bc:	dd73      	ble.n	80085a6 <_dtoa_r+0x8fe>
 80084be:	9b00      	ldr	r3, [sp, #0]
 80084c0:	f1c0 001c 	rsb	r0, r0, #28
 80084c4:	4403      	add	r3, r0
 80084c6:	9300      	str	r3, [sp, #0]
 80084c8:	9b06      	ldr	r3, [sp, #24]
 80084ca:	4403      	add	r3, r0
 80084cc:	4406      	add	r6, r0
 80084ce:	9306      	str	r3, [sp, #24]
 80084d0:	9b00      	ldr	r3, [sp, #0]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	dd05      	ble.n	80084e2 <_dtoa_r+0x83a>
 80084d6:	9902      	ldr	r1, [sp, #8]
 80084d8:	461a      	mov	r2, r3
 80084da:	4648      	mov	r0, r9
 80084dc:	f000 fcba 	bl	8008e54 <__lshift>
 80084e0:	9002      	str	r0, [sp, #8]
 80084e2:	9b06      	ldr	r3, [sp, #24]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	dd05      	ble.n	80084f4 <_dtoa_r+0x84c>
 80084e8:	4621      	mov	r1, r4
 80084ea:	461a      	mov	r2, r3
 80084ec:	4648      	mov	r0, r9
 80084ee:	f000 fcb1 	bl	8008e54 <__lshift>
 80084f2:	4604      	mov	r4, r0
 80084f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d061      	beq.n	80085be <_dtoa_r+0x916>
 80084fa:	9802      	ldr	r0, [sp, #8]
 80084fc:	4621      	mov	r1, r4
 80084fe:	f000 fd15 	bl	8008f2c <__mcmp>
 8008502:	2800      	cmp	r0, #0
 8008504:	da5b      	bge.n	80085be <_dtoa_r+0x916>
 8008506:	2300      	movs	r3, #0
 8008508:	9902      	ldr	r1, [sp, #8]
 800850a:	220a      	movs	r2, #10
 800850c:	4648      	mov	r0, r9
 800850e:	f000 fafd 	bl	8008b0c <__multadd>
 8008512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008514:	9002      	str	r0, [sp, #8]
 8008516:	f107 38ff 	add.w	r8, r7, #4294967295
 800851a:	2b00      	cmp	r3, #0
 800851c:	f000 8177 	beq.w	800880e <_dtoa_r+0xb66>
 8008520:	4629      	mov	r1, r5
 8008522:	2300      	movs	r3, #0
 8008524:	220a      	movs	r2, #10
 8008526:	4648      	mov	r0, r9
 8008528:	f000 faf0 	bl	8008b0c <__multadd>
 800852c:	f1bb 0f00 	cmp.w	fp, #0
 8008530:	4605      	mov	r5, r0
 8008532:	dc6f      	bgt.n	8008614 <_dtoa_r+0x96c>
 8008534:	9b07      	ldr	r3, [sp, #28]
 8008536:	2b02      	cmp	r3, #2
 8008538:	dc49      	bgt.n	80085ce <_dtoa_r+0x926>
 800853a:	e06b      	b.n	8008614 <_dtoa_r+0x96c>
 800853c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800853e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008542:	e73c      	b.n	80083be <_dtoa_r+0x716>
 8008544:	3fe00000 	.word	0x3fe00000
 8008548:	40240000 	.word	0x40240000
 800854c:	9b03      	ldr	r3, [sp, #12]
 800854e:	1e5c      	subs	r4, r3, #1
 8008550:	9b08      	ldr	r3, [sp, #32]
 8008552:	42a3      	cmp	r3, r4
 8008554:	db09      	blt.n	800856a <_dtoa_r+0x8c2>
 8008556:	1b1c      	subs	r4, r3, r4
 8008558:	9b03      	ldr	r3, [sp, #12]
 800855a:	2b00      	cmp	r3, #0
 800855c:	f6bf af30 	bge.w	80083c0 <_dtoa_r+0x718>
 8008560:	9b00      	ldr	r3, [sp, #0]
 8008562:	9a03      	ldr	r2, [sp, #12]
 8008564:	1a9e      	subs	r6, r3, r2
 8008566:	2300      	movs	r3, #0
 8008568:	e72b      	b.n	80083c2 <_dtoa_r+0x71a>
 800856a:	9b08      	ldr	r3, [sp, #32]
 800856c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800856e:	9408      	str	r4, [sp, #32]
 8008570:	1ae3      	subs	r3, r4, r3
 8008572:	441a      	add	r2, r3
 8008574:	9e00      	ldr	r6, [sp, #0]
 8008576:	9b03      	ldr	r3, [sp, #12]
 8008578:	920d      	str	r2, [sp, #52]	@ 0x34
 800857a:	2400      	movs	r4, #0
 800857c:	e721      	b.n	80083c2 <_dtoa_r+0x71a>
 800857e:	9c08      	ldr	r4, [sp, #32]
 8008580:	9e00      	ldr	r6, [sp, #0]
 8008582:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008584:	e728      	b.n	80083d8 <_dtoa_r+0x730>
 8008586:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800858a:	e751      	b.n	8008430 <_dtoa_r+0x788>
 800858c:	9a08      	ldr	r2, [sp, #32]
 800858e:	9902      	ldr	r1, [sp, #8]
 8008590:	e750      	b.n	8008434 <_dtoa_r+0x78c>
 8008592:	f8cd 8008 	str.w	r8, [sp, #8]
 8008596:	e751      	b.n	800843c <_dtoa_r+0x794>
 8008598:	2300      	movs	r3, #0
 800859a:	e779      	b.n	8008490 <_dtoa_r+0x7e8>
 800859c:	9b04      	ldr	r3, [sp, #16]
 800859e:	e777      	b.n	8008490 <_dtoa_r+0x7e8>
 80085a0:	2300      	movs	r3, #0
 80085a2:	9308      	str	r3, [sp, #32]
 80085a4:	e779      	b.n	800849a <_dtoa_r+0x7f2>
 80085a6:	d093      	beq.n	80084d0 <_dtoa_r+0x828>
 80085a8:	9a00      	ldr	r2, [sp, #0]
 80085aa:	331c      	adds	r3, #28
 80085ac:	441a      	add	r2, r3
 80085ae:	9200      	str	r2, [sp, #0]
 80085b0:	9a06      	ldr	r2, [sp, #24]
 80085b2:	441a      	add	r2, r3
 80085b4:	441e      	add	r6, r3
 80085b6:	9206      	str	r2, [sp, #24]
 80085b8:	e78a      	b.n	80084d0 <_dtoa_r+0x828>
 80085ba:	4603      	mov	r3, r0
 80085bc:	e7f4      	b.n	80085a8 <_dtoa_r+0x900>
 80085be:	9b03      	ldr	r3, [sp, #12]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	46b8      	mov	r8, r7
 80085c4:	dc20      	bgt.n	8008608 <_dtoa_r+0x960>
 80085c6:	469b      	mov	fp, r3
 80085c8:	9b07      	ldr	r3, [sp, #28]
 80085ca:	2b02      	cmp	r3, #2
 80085cc:	dd1e      	ble.n	800860c <_dtoa_r+0x964>
 80085ce:	f1bb 0f00 	cmp.w	fp, #0
 80085d2:	f47f adb1 	bne.w	8008138 <_dtoa_r+0x490>
 80085d6:	4621      	mov	r1, r4
 80085d8:	465b      	mov	r3, fp
 80085da:	2205      	movs	r2, #5
 80085dc:	4648      	mov	r0, r9
 80085de:	f000 fa95 	bl	8008b0c <__multadd>
 80085e2:	4601      	mov	r1, r0
 80085e4:	4604      	mov	r4, r0
 80085e6:	9802      	ldr	r0, [sp, #8]
 80085e8:	f000 fca0 	bl	8008f2c <__mcmp>
 80085ec:	2800      	cmp	r0, #0
 80085ee:	f77f ada3 	ble.w	8008138 <_dtoa_r+0x490>
 80085f2:	4656      	mov	r6, sl
 80085f4:	2331      	movs	r3, #49	@ 0x31
 80085f6:	f806 3b01 	strb.w	r3, [r6], #1
 80085fa:	f108 0801 	add.w	r8, r8, #1
 80085fe:	e59f      	b.n	8008140 <_dtoa_r+0x498>
 8008600:	9c03      	ldr	r4, [sp, #12]
 8008602:	46b8      	mov	r8, r7
 8008604:	4625      	mov	r5, r4
 8008606:	e7f4      	b.n	80085f2 <_dtoa_r+0x94a>
 8008608:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800860c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800860e:	2b00      	cmp	r3, #0
 8008610:	f000 8101 	beq.w	8008816 <_dtoa_r+0xb6e>
 8008614:	2e00      	cmp	r6, #0
 8008616:	dd05      	ble.n	8008624 <_dtoa_r+0x97c>
 8008618:	4629      	mov	r1, r5
 800861a:	4632      	mov	r2, r6
 800861c:	4648      	mov	r0, r9
 800861e:	f000 fc19 	bl	8008e54 <__lshift>
 8008622:	4605      	mov	r5, r0
 8008624:	9b08      	ldr	r3, [sp, #32]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d05c      	beq.n	80086e4 <_dtoa_r+0xa3c>
 800862a:	6869      	ldr	r1, [r5, #4]
 800862c:	4648      	mov	r0, r9
 800862e:	f000 fa0b 	bl	8008a48 <_Balloc>
 8008632:	4606      	mov	r6, r0
 8008634:	b928      	cbnz	r0, 8008642 <_dtoa_r+0x99a>
 8008636:	4b82      	ldr	r3, [pc, #520]	@ (8008840 <_dtoa_r+0xb98>)
 8008638:	4602      	mov	r2, r0
 800863a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800863e:	f7ff bb4a 	b.w	8007cd6 <_dtoa_r+0x2e>
 8008642:	692a      	ldr	r2, [r5, #16]
 8008644:	3202      	adds	r2, #2
 8008646:	0092      	lsls	r2, r2, #2
 8008648:	f105 010c 	add.w	r1, r5, #12
 800864c:	300c      	adds	r0, #12
 800864e:	f000 ffa3 	bl	8009598 <memcpy>
 8008652:	2201      	movs	r2, #1
 8008654:	4631      	mov	r1, r6
 8008656:	4648      	mov	r0, r9
 8008658:	f000 fbfc 	bl	8008e54 <__lshift>
 800865c:	f10a 0301 	add.w	r3, sl, #1
 8008660:	9300      	str	r3, [sp, #0]
 8008662:	eb0a 030b 	add.w	r3, sl, fp
 8008666:	9308      	str	r3, [sp, #32]
 8008668:	9b04      	ldr	r3, [sp, #16]
 800866a:	f003 0301 	and.w	r3, r3, #1
 800866e:	462f      	mov	r7, r5
 8008670:	9306      	str	r3, [sp, #24]
 8008672:	4605      	mov	r5, r0
 8008674:	9b00      	ldr	r3, [sp, #0]
 8008676:	9802      	ldr	r0, [sp, #8]
 8008678:	4621      	mov	r1, r4
 800867a:	f103 3bff 	add.w	fp, r3, #4294967295
 800867e:	f7ff fa88 	bl	8007b92 <quorem>
 8008682:	4603      	mov	r3, r0
 8008684:	3330      	adds	r3, #48	@ 0x30
 8008686:	9003      	str	r0, [sp, #12]
 8008688:	4639      	mov	r1, r7
 800868a:	9802      	ldr	r0, [sp, #8]
 800868c:	9309      	str	r3, [sp, #36]	@ 0x24
 800868e:	f000 fc4d 	bl	8008f2c <__mcmp>
 8008692:	462a      	mov	r2, r5
 8008694:	9004      	str	r0, [sp, #16]
 8008696:	4621      	mov	r1, r4
 8008698:	4648      	mov	r0, r9
 800869a:	f000 fc63 	bl	8008f64 <__mdiff>
 800869e:	68c2      	ldr	r2, [r0, #12]
 80086a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086a2:	4606      	mov	r6, r0
 80086a4:	bb02      	cbnz	r2, 80086e8 <_dtoa_r+0xa40>
 80086a6:	4601      	mov	r1, r0
 80086a8:	9802      	ldr	r0, [sp, #8]
 80086aa:	f000 fc3f 	bl	8008f2c <__mcmp>
 80086ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086b0:	4602      	mov	r2, r0
 80086b2:	4631      	mov	r1, r6
 80086b4:	4648      	mov	r0, r9
 80086b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80086b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80086ba:	f000 fa05 	bl	8008ac8 <_Bfree>
 80086be:	9b07      	ldr	r3, [sp, #28]
 80086c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80086c2:	9e00      	ldr	r6, [sp, #0]
 80086c4:	ea42 0103 	orr.w	r1, r2, r3
 80086c8:	9b06      	ldr	r3, [sp, #24]
 80086ca:	4319      	orrs	r1, r3
 80086cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086ce:	d10d      	bne.n	80086ec <_dtoa_r+0xa44>
 80086d0:	2b39      	cmp	r3, #57	@ 0x39
 80086d2:	d027      	beq.n	8008724 <_dtoa_r+0xa7c>
 80086d4:	9a04      	ldr	r2, [sp, #16]
 80086d6:	2a00      	cmp	r2, #0
 80086d8:	dd01      	ble.n	80086de <_dtoa_r+0xa36>
 80086da:	9b03      	ldr	r3, [sp, #12]
 80086dc:	3331      	adds	r3, #49	@ 0x31
 80086de:	f88b 3000 	strb.w	r3, [fp]
 80086e2:	e52e      	b.n	8008142 <_dtoa_r+0x49a>
 80086e4:	4628      	mov	r0, r5
 80086e6:	e7b9      	b.n	800865c <_dtoa_r+0x9b4>
 80086e8:	2201      	movs	r2, #1
 80086ea:	e7e2      	b.n	80086b2 <_dtoa_r+0xa0a>
 80086ec:	9904      	ldr	r1, [sp, #16]
 80086ee:	2900      	cmp	r1, #0
 80086f0:	db04      	blt.n	80086fc <_dtoa_r+0xa54>
 80086f2:	9807      	ldr	r0, [sp, #28]
 80086f4:	4301      	orrs	r1, r0
 80086f6:	9806      	ldr	r0, [sp, #24]
 80086f8:	4301      	orrs	r1, r0
 80086fa:	d120      	bne.n	800873e <_dtoa_r+0xa96>
 80086fc:	2a00      	cmp	r2, #0
 80086fe:	ddee      	ble.n	80086de <_dtoa_r+0xa36>
 8008700:	9902      	ldr	r1, [sp, #8]
 8008702:	9300      	str	r3, [sp, #0]
 8008704:	2201      	movs	r2, #1
 8008706:	4648      	mov	r0, r9
 8008708:	f000 fba4 	bl	8008e54 <__lshift>
 800870c:	4621      	mov	r1, r4
 800870e:	9002      	str	r0, [sp, #8]
 8008710:	f000 fc0c 	bl	8008f2c <__mcmp>
 8008714:	2800      	cmp	r0, #0
 8008716:	9b00      	ldr	r3, [sp, #0]
 8008718:	dc02      	bgt.n	8008720 <_dtoa_r+0xa78>
 800871a:	d1e0      	bne.n	80086de <_dtoa_r+0xa36>
 800871c:	07da      	lsls	r2, r3, #31
 800871e:	d5de      	bpl.n	80086de <_dtoa_r+0xa36>
 8008720:	2b39      	cmp	r3, #57	@ 0x39
 8008722:	d1da      	bne.n	80086da <_dtoa_r+0xa32>
 8008724:	2339      	movs	r3, #57	@ 0x39
 8008726:	f88b 3000 	strb.w	r3, [fp]
 800872a:	4633      	mov	r3, r6
 800872c:	461e      	mov	r6, r3
 800872e:	3b01      	subs	r3, #1
 8008730:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008734:	2a39      	cmp	r2, #57	@ 0x39
 8008736:	d04e      	beq.n	80087d6 <_dtoa_r+0xb2e>
 8008738:	3201      	adds	r2, #1
 800873a:	701a      	strb	r2, [r3, #0]
 800873c:	e501      	b.n	8008142 <_dtoa_r+0x49a>
 800873e:	2a00      	cmp	r2, #0
 8008740:	dd03      	ble.n	800874a <_dtoa_r+0xaa2>
 8008742:	2b39      	cmp	r3, #57	@ 0x39
 8008744:	d0ee      	beq.n	8008724 <_dtoa_r+0xa7c>
 8008746:	3301      	adds	r3, #1
 8008748:	e7c9      	b.n	80086de <_dtoa_r+0xa36>
 800874a:	9a00      	ldr	r2, [sp, #0]
 800874c:	9908      	ldr	r1, [sp, #32]
 800874e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008752:	428a      	cmp	r2, r1
 8008754:	d028      	beq.n	80087a8 <_dtoa_r+0xb00>
 8008756:	9902      	ldr	r1, [sp, #8]
 8008758:	2300      	movs	r3, #0
 800875a:	220a      	movs	r2, #10
 800875c:	4648      	mov	r0, r9
 800875e:	f000 f9d5 	bl	8008b0c <__multadd>
 8008762:	42af      	cmp	r7, r5
 8008764:	9002      	str	r0, [sp, #8]
 8008766:	f04f 0300 	mov.w	r3, #0
 800876a:	f04f 020a 	mov.w	r2, #10
 800876e:	4639      	mov	r1, r7
 8008770:	4648      	mov	r0, r9
 8008772:	d107      	bne.n	8008784 <_dtoa_r+0xadc>
 8008774:	f000 f9ca 	bl	8008b0c <__multadd>
 8008778:	4607      	mov	r7, r0
 800877a:	4605      	mov	r5, r0
 800877c:	9b00      	ldr	r3, [sp, #0]
 800877e:	3301      	adds	r3, #1
 8008780:	9300      	str	r3, [sp, #0]
 8008782:	e777      	b.n	8008674 <_dtoa_r+0x9cc>
 8008784:	f000 f9c2 	bl	8008b0c <__multadd>
 8008788:	4629      	mov	r1, r5
 800878a:	4607      	mov	r7, r0
 800878c:	2300      	movs	r3, #0
 800878e:	220a      	movs	r2, #10
 8008790:	4648      	mov	r0, r9
 8008792:	f000 f9bb 	bl	8008b0c <__multadd>
 8008796:	4605      	mov	r5, r0
 8008798:	e7f0      	b.n	800877c <_dtoa_r+0xad4>
 800879a:	f1bb 0f00 	cmp.w	fp, #0
 800879e:	bfcc      	ite	gt
 80087a0:	465e      	movgt	r6, fp
 80087a2:	2601      	movle	r6, #1
 80087a4:	4456      	add	r6, sl
 80087a6:	2700      	movs	r7, #0
 80087a8:	9902      	ldr	r1, [sp, #8]
 80087aa:	9300      	str	r3, [sp, #0]
 80087ac:	2201      	movs	r2, #1
 80087ae:	4648      	mov	r0, r9
 80087b0:	f000 fb50 	bl	8008e54 <__lshift>
 80087b4:	4621      	mov	r1, r4
 80087b6:	9002      	str	r0, [sp, #8]
 80087b8:	f000 fbb8 	bl	8008f2c <__mcmp>
 80087bc:	2800      	cmp	r0, #0
 80087be:	dcb4      	bgt.n	800872a <_dtoa_r+0xa82>
 80087c0:	d102      	bne.n	80087c8 <_dtoa_r+0xb20>
 80087c2:	9b00      	ldr	r3, [sp, #0]
 80087c4:	07db      	lsls	r3, r3, #31
 80087c6:	d4b0      	bmi.n	800872a <_dtoa_r+0xa82>
 80087c8:	4633      	mov	r3, r6
 80087ca:	461e      	mov	r6, r3
 80087cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087d0:	2a30      	cmp	r2, #48	@ 0x30
 80087d2:	d0fa      	beq.n	80087ca <_dtoa_r+0xb22>
 80087d4:	e4b5      	b.n	8008142 <_dtoa_r+0x49a>
 80087d6:	459a      	cmp	sl, r3
 80087d8:	d1a8      	bne.n	800872c <_dtoa_r+0xa84>
 80087da:	2331      	movs	r3, #49	@ 0x31
 80087dc:	f108 0801 	add.w	r8, r8, #1
 80087e0:	f88a 3000 	strb.w	r3, [sl]
 80087e4:	e4ad      	b.n	8008142 <_dtoa_r+0x49a>
 80087e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80087e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008844 <_dtoa_r+0xb9c>
 80087ec:	b11b      	cbz	r3, 80087f6 <_dtoa_r+0xb4e>
 80087ee:	f10a 0308 	add.w	r3, sl, #8
 80087f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80087f4:	6013      	str	r3, [r2, #0]
 80087f6:	4650      	mov	r0, sl
 80087f8:	b017      	add	sp, #92	@ 0x5c
 80087fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fe:	9b07      	ldr	r3, [sp, #28]
 8008800:	2b01      	cmp	r3, #1
 8008802:	f77f ae2e 	ble.w	8008462 <_dtoa_r+0x7ba>
 8008806:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008808:	9308      	str	r3, [sp, #32]
 800880a:	2001      	movs	r0, #1
 800880c:	e64d      	b.n	80084aa <_dtoa_r+0x802>
 800880e:	f1bb 0f00 	cmp.w	fp, #0
 8008812:	f77f aed9 	ble.w	80085c8 <_dtoa_r+0x920>
 8008816:	4656      	mov	r6, sl
 8008818:	9802      	ldr	r0, [sp, #8]
 800881a:	4621      	mov	r1, r4
 800881c:	f7ff f9b9 	bl	8007b92 <quorem>
 8008820:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008824:	f806 3b01 	strb.w	r3, [r6], #1
 8008828:	eba6 020a 	sub.w	r2, r6, sl
 800882c:	4593      	cmp	fp, r2
 800882e:	ddb4      	ble.n	800879a <_dtoa_r+0xaf2>
 8008830:	9902      	ldr	r1, [sp, #8]
 8008832:	2300      	movs	r3, #0
 8008834:	220a      	movs	r2, #10
 8008836:	4648      	mov	r0, r9
 8008838:	f000 f968 	bl	8008b0c <__multadd>
 800883c:	9002      	str	r0, [sp, #8]
 800883e:	e7eb      	b.n	8008818 <_dtoa_r+0xb70>
 8008840:	08009e18 	.word	0x08009e18
 8008844:	08009d9c 	.word	0x08009d9c

08008848 <_free_r>:
 8008848:	b538      	push	{r3, r4, r5, lr}
 800884a:	4605      	mov	r5, r0
 800884c:	2900      	cmp	r1, #0
 800884e:	d041      	beq.n	80088d4 <_free_r+0x8c>
 8008850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008854:	1f0c      	subs	r4, r1, #4
 8008856:	2b00      	cmp	r3, #0
 8008858:	bfb8      	it	lt
 800885a:	18e4      	addlt	r4, r4, r3
 800885c:	f000 f8e8 	bl	8008a30 <__malloc_lock>
 8008860:	4a1d      	ldr	r2, [pc, #116]	@ (80088d8 <_free_r+0x90>)
 8008862:	6813      	ldr	r3, [r2, #0]
 8008864:	b933      	cbnz	r3, 8008874 <_free_r+0x2c>
 8008866:	6063      	str	r3, [r4, #4]
 8008868:	6014      	str	r4, [r2, #0]
 800886a:	4628      	mov	r0, r5
 800886c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008870:	f000 b8e4 	b.w	8008a3c <__malloc_unlock>
 8008874:	42a3      	cmp	r3, r4
 8008876:	d908      	bls.n	800888a <_free_r+0x42>
 8008878:	6820      	ldr	r0, [r4, #0]
 800887a:	1821      	adds	r1, r4, r0
 800887c:	428b      	cmp	r3, r1
 800887e:	bf01      	itttt	eq
 8008880:	6819      	ldreq	r1, [r3, #0]
 8008882:	685b      	ldreq	r3, [r3, #4]
 8008884:	1809      	addeq	r1, r1, r0
 8008886:	6021      	streq	r1, [r4, #0]
 8008888:	e7ed      	b.n	8008866 <_free_r+0x1e>
 800888a:	461a      	mov	r2, r3
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	b10b      	cbz	r3, 8008894 <_free_r+0x4c>
 8008890:	42a3      	cmp	r3, r4
 8008892:	d9fa      	bls.n	800888a <_free_r+0x42>
 8008894:	6811      	ldr	r1, [r2, #0]
 8008896:	1850      	adds	r0, r2, r1
 8008898:	42a0      	cmp	r0, r4
 800889a:	d10b      	bne.n	80088b4 <_free_r+0x6c>
 800889c:	6820      	ldr	r0, [r4, #0]
 800889e:	4401      	add	r1, r0
 80088a0:	1850      	adds	r0, r2, r1
 80088a2:	4283      	cmp	r3, r0
 80088a4:	6011      	str	r1, [r2, #0]
 80088a6:	d1e0      	bne.n	800886a <_free_r+0x22>
 80088a8:	6818      	ldr	r0, [r3, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	6053      	str	r3, [r2, #4]
 80088ae:	4408      	add	r0, r1
 80088b0:	6010      	str	r0, [r2, #0]
 80088b2:	e7da      	b.n	800886a <_free_r+0x22>
 80088b4:	d902      	bls.n	80088bc <_free_r+0x74>
 80088b6:	230c      	movs	r3, #12
 80088b8:	602b      	str	r3, [r5, #0]
 80088ba:	e7d6      	b.n	800886a <_free_r+0x22>
 80088bc:	6820      	ldr	r0, [r4, #0]
 80088be:	1821      	adds	r1, r4, r0
 80088c0:	428b      	cmp	r3, r1
 80088c2:	bf04      	itt	eq
 80088c4:	6819      	ldreq	r1, [r3, #0]
 80088c6:	685b      	ldreq	r3, [r3, #4]
 80088c8:	6063      	str	r3, [r4, #4]
 80088ca:	bf04      	itt	eq
 80088cc:	1809      	addeq	r1, r1, r0
 80088ce:	6021      	streq	r1, [r4, #0]
 80088d0:	6054      	str	r4, [r2, #4]
 80088d2:	e7ca      	b.n	800886a <_free_r+0x22>
 80088d4:	bd38      	pop	{r3, r4, r5, pc}
 80088d6:	bf00      	nop
 80088d8:	20000c50 	.word	0x20000c50

080088dc <malloc>:
 80088dc:	4b02      	ldr	r3, [pc, #8]	@ (80088e8 <malloc+0xc>)
 80088de:	4601      	mov	r1, r0
 80088e0:	6818      	ldr	r0, [r3, #0]
 80088e2:	f000 b825 	b.w	8008930 <_malloc_r>
 80088e6:	bf00      	nop
 80088e8:	20000018 	.word	0x20000018

080088ec <sbrk_aligned>:
 80088ec:	b570      	push	{r4, r5, r6, lr}
 80088ee:	4e0f      	ldr	r6, [pc, #60]	@ (800892c <sbrk_aligned+0x40>)
 80088f0:	460c      	mov	r4, r1
 80088f2:	6831      	ldr	r1, [r6, #0]
 80088f4:	4605      	mov	r5, r0
 80088f6:	b911      	cbnz	r1, 80088fe <sbrk_aligned+0x12>
 80088f8:	f000 fe3e 	bl	8009578 <_sbrk_r>
 80088fc:	6030      	str	r0, [r6, #0]
 80088fe:	4621      	mov	r1, r4
 8008900:	4628      	mov	r0, r5
 8008902:	f000 fe39 	bl	8009578 <_sbrk_r>
 8008906:	1c43      	adds	r3, r0, #1
 8008908:	d103      	bne.n	8008912 <sbrk_aligned+0x26>
 800890a:	f04f 34ff 	mov.w	r4, #4294967295
 800890e:	4620      	mov	r0, r4
 8008910:	bd70      	pop	{r4, r5, r6, pc}
 8008912:	1cc4      	adds	r4, r0, #3
 8008914:	f024 0403 	bic.w	r4, r4, #3
 8008918:	42a0      	cmp	r0, r4
 800891a:	d0f8      	beq.n	800890e <sbrk_aligned+0x22>
 800891c:	1a21      	subs	r1, r4, r0
 800891e:	4628      	mov	r0, r5
 8008920:	f000 fe2a 	bl	8009578 <_sbrk_r>
 8008924:	3001      	adds	r0, #1
 8008926:	d1f2      	bne.n	800890e <sbrk_aligned+0x22>
 8008928:	e7ef      	b.n	800890a <sbrk_aligned+0x1e>
 800892a:	bf00      	nop
 800892c:	20000c4c 	.word	0x20000c4c

08008930 <_malloc_r>:
 8008930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008934:	1ccd      	adds	r5, r1, #3
 8008936:	f025 0503 	bic.w	r5, r5, #3
 800893a:	3508      	adds	r5, #8
 800893c:	2d0c      	cmp	r5, #12
 800893e:	bf38      	it	cc
 8008940:	250c      	movcc	r5, #12
 8008942:	2d00      	cmp	r5, #0
 8008944:	4606      	mov	r6, r0
 8008946:	db01      	blt.n	800894c <_malloc_r+0x1c>
 8008948:	42a9      	cmp	r1, r5
 800894a:	d904      	bls.n	8008956 <_malloc_r+0x26>
 800894c:	230c      	movs	r3, #12
 800894e:	6033      	str	r3, [r6, #0]
 8008950:	2000      	movs	r0, #0
 8008952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008956:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a2c <_malloc_r+0xfc>
 800895a:	f000 f869 	bl	8008a30 <__malloc_lock>
 800895e:	f8d8 3000 	ldr.w	r3, [r8]
 8008962:	461c      	mov	r4, r3
 8008964:	bb44      	cbnz	r4, 80089b8 <_malloc_r+0x88>
 8008966:	4629      	mov	r1, r5
 8008968:	4630      	mov	r0, r6
 800896a:	f7ff ffbf 	bl	80088ec <sbrk_aligned>
 800896e:	1c43      	adds	r3, r0, #1
 8008970:	4604      	mov	r4, r0
 8008972:	d158      	bne.n	8008a26 <_malloc_r+0xf6>
 8008974:	f8d8 4000 	ldr.w	r4, [r8]
 8008978:	4627      	mov	r7, r4
 800897a:	2f00      	cmp	r7, #0
 800897c:	d143      	bne.n	8008a06 <_malloc_r+0xd6>
 800897e:	2c00      	cmp	r4, #0
 8008980:	d04b      	beq.n	8008a1a <_malloc_r+0xea>
 8008982:	6823      	ldr	r3, [r4, #0]
 8008984:	4639      	mov	r1, r7
 8008986:	4630      	mov	r0, r6
 8008988:	eb04 0903 	add.w	r9, r4, r3
 800898c:	f000 fdf4 	bl	8009578 <_sbrk_r>
 8008990:	4581      	cmp	r9, r0
 8008992:	d142      	bne.n	8008a1a <_malloc_r+0xea>
 8008994:	6821      	ldr	r1, [r4, #0]
 8008996:	1a6d      	subs	r5, r5, r1
 8008998:	4629      	mov	r1, r5
 800899a:	4630      	mov	r0, r6
 800899c:	f7ff ffa6 	bl	80088ec <sbrk_aligned>
 80089a0:	3001      	adds	r0, #1
 80089a2:	d03a      	beq.n	8008a1a <_malloc_r+0xea>
 80089a4:	6823      	ldr	r3, [r4, #0]
 80089a6:	442b      	add	r3, r5
 80089a8:	6023      	str	r3, [r4, #0]
 80089aa:	f8d8 3000 	ldr.w	r3, [r8]
 80089ae:	685a      	ldr	r2, [r3, #4]
 80089b0:	bb62      	cbnz	r2, 8008a0c <_malloc_r+0xdc>
 80089b2:	f8c8 7000 	str.w	r7, [r8]
 80089b6:	e00f      	b.n	80089d8 <_malloc_r+0xa8>
 80089b8:	6822      	ldr	r2, [r4, #0]
 80089ba:	1b52      	subs	r2, r2, r5
 80089bc:	d420      	bmi.n	8008a00 <_malloc_r+0xd0>
 80089be:	2a0b      	cmp	r2, #11
 80089c0:	d917      	bls.n	80089f2 <_malloc_r+0xc2>
 80089c2:	1961      	adds	r1, r4, r5
 80089c4:	42a3      	cmp	r3, r4
 80089c6:	6025      	str	r5, [r4, #0]
 80089c8:	bf18      	it	ne
 80089ca:	6059      	strne	r1, [r3, #4]
 80089cc:	6863      	ldr	r3, [r4, #4]
 80089ce:	bf08      	it	eq
 80089d0:	f8c8 1000 	streq.w	r1, [r8]
 80089d4:	5162      	str	r2, [r4, r5]
 80089d6:	604b      	str	r3, [r1, #4]
 80089d8:	4630      	mov	r0, r6
 80089da:	f000 f82f 	bl	8008a3c <__malloc_unlock>
 80089de:	f104 000b 	add.w	r0, r4, #11
 80089e2:	1d23      	adds	r3, r4, #4
 80089e4:	f020 0007 	bic.w	r0, r0, #7
 80089e8:	1ac2      	subs	r2, r0, r3
 80089ea:	bf1c      	itt	ne
 80089ec:	1a1b      	subne	r3, r3, r0
 80089ee:	50a3      	strne	r3, [r4, r2]
 80089f0:	e7af      	b.n	8008952 <_malloc_r+0x22>
 80089f2:	6862      	ldr	r2, [r4, #4]
 80089f4:	42a3      	cmp	r3, r4
 80089f6:	bf0c      	ite	eq
 80089f8:	f8c8 2000 	streq.w	r2, [r8]
 80089fc:	605a      	strne	r2, [r3, #4]
 80089fe:	e7eb      	b.n	80089d8 <_malloc_r+0xa8>
 8008a00:	4623      	mov	r3, r4
 8008a02:	6864      	ldr	r4, [r4, #4]
 8008a04:	e7ae      	b.n	8008964 <_malloc_r+0x34>
 8008a06:	463c      	mov	r4, r7
 8008a08:	687f      	ldr	r7, [r7, #4]
 8008a0a:	e7b6      	b.n	800897a <_malloc_r+0x4a>
 8008a0c:	461a      	mov	r2, r3
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	42a3      	cmp	r3, r4
 8008a12:	d1fb      	bne.n	8008a0c <_malloc_r+0xdc>
 8008a14:	2300      	movs	r3, #0
 8008a16:	6053      	str	r3, [r2, #4]
 8008a18:	e7de      	b.n	80089d8 <_malloc_r+0xa8>
 8008a1a:	230c      	movs	r3, #12
 8008a1c:	6033      	str	r3, [r6, #0]
 8008a1e:	4630      	mov	r0, r6
 8008a20:	f000 f80c 	bl	8008a3c <__malloc_unlock>
 8008a24:	e794      	b.n	8008950 <_malloc_r+0x20>
 8008a26:	6005      	str	r5, [r0, #0]
 8008a28:	e7d6      	b.n	80089d8 <_malloc_r+0xa8>
 8008a2a:	bf00      	nop
 8008a2c:	20000c50 	.word	0x20000c50

08008a30 <__malloc_lock>:
 8008a30:	4801      	ldr	r0, [pc, #4]	@ (8008a38 <__malloc_lock+0x8>)
 8008a32:	f7ff b8ac 	b.w	8007b8e <__retarget_lock_acquire_recursive>
 8008a36:	bf00      	nop
 8008a38:	20000c48 	.word	0x20000c48

08008a3c <__malloc_unlock>:
 8008a3c:	4801      	ldr	r0, [pc, #4]	@ (8008a44 <__malloc_unlock+0x8>)
 8008a3e:	f7ff b8a7 	b.w	8007b90 <__retarget_lock_release_recursive>
 8008a42:	bf00      	nop
 8008a44:	20000c48 	.word	0x20000c48

08008a48 <_Balloc>:
 8008a48:	b570      	push	{r4, r5, r6, lr}
 8008a4a:	69c6      	ldr	r6, [r0, #28]
 8008a4c:	4604      	mov	r4, r0
 8008a4e:	460d      	mov	r5, r1
 8008a50:	b976      	cbnz	r6, 8008a70 <_Balloc+0x28>
 8008a52:	2010      	movs	r0, #16
 8008a54:	f7ff ff42 	bl	80088dc <malloc>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	61e0      	str	r0, [r4, #28]
 8008a5c:	b920      	cbnz	r0, 8008a68 <_Balloc+0x20>
 8008a5e:	4b18      	ldr	r3, [pc, #96]	@ (8008ac0 <_Balloc+0x78>)
 8008a60:	4818      	ldr	r0, [pc, #96]	@ (8008ac4 <_Balloc+0x7c>)
 8008a62:	216b      	movs	r1, #107	@ 0x6b
 8008a64:	f000 fda6 	bl	80095b4 <__assert_func>
 8008a68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a6c:	6006      	str	r6, [r0, #0]
 8008a6e:	60c6      	str	r6, [r0, #12]
 8008a70:	69e6      	ldr	r6, [r4, #28]
 8008a72:	68f3      	ldr	r3, [r6, #12]
 8008a74:	b183      	cbz	r3, 8008a98 <_Balloc+0x50>
 8008a76:	69e3      	ldr	r3, [r4, #28]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a7e:	b9b8      	cbnz	r0, 8008ab0 <_Balloc+0x68>
 8008a80:	2101      	movs	r1, #1
 8008a82:	fa01 f605 	lsl.w	r6, r1, r5
 8008a86:	1d72      	adds	r2, r6, #5
 8008a88:	0092      	lsls	r2, r2, #2
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	f000 fdb0 	bl	80095f0 <_calloc_r>
 8008a90:	b160      	cbz	r0, 8008aac <_Balloc+0x64>
 8008a92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a96:	e00e      	b.n	8008ab6 <_Balloc+0x6e>
 8008a98:	2221      	movs	r2, #33	@ 0x21
 8008a9a:	2104      	movs	r1, #4
 8008a9c:	4620      	mov	r0, r4
 8008a9e:	f000 fda7 	bl	80095f0 <_calloc_r>
 8008aa2:	69e3      	ldr	r3, [r4, #28]
 8008aa4:	60f0      	str	r0, [r6, #12]
 8008aa6:	68db      	ldr	r3, [r3, #12]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1e4      	bne.n	8008a76 <_Balloc+0x2e>
 8008aac:	2000      	movs	r0, #0
 8008aae:	bd70      	pop	{r4, r5, r6, pc}
 8008ab0:	6802      	ldr	r2, [r0, #0]
 8008ab2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008abc:	e7f7      	b.n	8008aae <_Balloc+0x66>
 8008abe:	bf00      	nop
 8008ac0:	08009da9 	.word	0x08009da9
 8008ac4:	08009e29 	.word	0x08009e29

08008ac8 <_Bfree>:
 8008ac8:	b570      	push	{r4, r5, r6, lr}
 8008aca:	69c6      	ldr	r6, [r0, #28]
 8008acc:	4605      	mov	r5, r0
 8008ace:	460c      	mov	r4, r1
 8008ad0:	b976      	cbnz	r6, 8008af0 <_Bfree+0x28>
 8008ad2:	2010      	movs	r0, #16
 8008ad4:	f7ff ff02 	bl	80088dc <malloc>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	61e8      	str	r0, [r5, #28]
 8008adc:	b920      	cbnz	r0, 8008ae8 <_Bfree+0x20>
 8008ade:	4b09      	ldr	r3, [pc, #36]	@ (8008b04 <_Bfree+0x3c>)
 8008ae0:	4809      	ldr	r0, [pc, #36]	@ (8008b08 <_Bfree+0x40>)
 8008ae2:	218f      	movs	r1, #143	@ 0x8f
 8008ae4:	f000 fd66 	bl	80095b4 <__assert_func>
 8008ae8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008aec:	6006      	str	r6, [r0, #0]
 8008aee:	60c6      	str	r6, [r0, #12]
 8008af0:	b13c      	cbz	r4, 8008b02 <_Bfree+0x3a>
 8008af2:	69eb      	ldr	r3, [r5, #28]
 8008af4:	6862      	ldr	r2, [r4, #4]
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008afc:	6021      	str	r1, [r4, #0]
 8008afe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b02:	bd70      	pop	{r4, r5, r6, pc}
 8008b04:	08009da9 	.word	0x08009da9
 8008b08:	08009e29 	.word	0x08009e29

08008b0c <__multadd>:
 8008b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b10:	690d      	ldr	r5, [r1, #16]
 8008b12:	4607      	mov	r7, r0
 8008b14:	460c      	mov	r4, r1
 8008b16:	461e      	mov	r6, r3
 8008b18:	f101 0c14 	add.w	ip, r1, #20
 8008b1c:	2000      	movs	r0, #0
 8008b1e:	f8dc 3000 	ldr.w	r3, [ip]
 8008b22:	b299      	uxth	r1, r3
 8008b24:	fb02 6101 	mla	r1, r2, r1, r6
 8008b28:	0c1e      	lsrs	r6, r3, #16
 8008b2a:	0c0b      	lsrs	r3, r1, #16
 8008b2c:	fb02 3306 	mla	r3, r2, r6, r3
 8008b30:	b289      	uxth	r1, r1
 8008b32:	3001      	adds	r0, #1
 8008b34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b38:	4285      	cmp	r5, r0
 8008b3a:	f84c 1b04 	str.w	r1, [ip], #4
 8008b3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b42:	dcec      	bgt.n	8008b1e <__multadd+0x12>
 8008b44:	b30e      	cbz	r6, 8008b8a <__multadd+0x7e>
 8008b46:	68a3      	ldr	r3, [r4, #8]
 8008b48:	42ab      	cmp	r3, r5
 8008b4a:	dc19      	bgt.n	8008b80 <__multadd+0x74>
 8008b4c:	6861      	ldr	r1, [r4, #4]
 8008b4e:	4638      	mov	r0, r7
 8008b50:	3101      	adds	r1, #1
 8008b52:	f7ff ff79 	bl	8008a48 <_Balloc>
 8008b56:	4680      	mov	r8, r0
 8008b58:	b928      	cbnz	r0, 8008b66 <__multadd+0x5a>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8008b90 <__multadd+0x84>)
 8008b5e:	480d      	ldr	r0, [pc, #52]	@ (8008b94 <__multadd+0x88>)
 8008b60:	21ba      	movs	r1, #186	@ 0xba
 8008b62:	f000 fd27 	bl	80095b4 <__assert_func>
 8008b66:	6922      	ldr	r2, [r4, #16]
 8008b68:	3202      	adds	r2, #2
 8008b6a:	f104 010c 	add.w	r1, r4, #12
 8008b6e:	0092      	lsls	r2, r2, #2
 8008b70:	300c      	adds	r0, #12
 8008b72:	f000 fd11 	bl	8009598 <memcpy>
 8008b76:	4621      	mov	r1, r4
 8008b78:	4638      	mov	r0, r7
 8008b7a:	f7ff ffa5 	bl	8008ac8 <_Bfree>
 8008b7e:	4644      	mov	r4, r8
 8008b80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b84:	3501      	adds	r5, #1
 8008b86:	615e      	str	r6, [r3, #20]
 8008b88:	6125      	str	r5, [r4, #16]
 8008b8a:	4620      	mov	r0, r4
 8008b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b90:	08009e18 	.word	0x08009e18
 8008b94:	08009e29 	.word	0x08009e29

08008b98 <__hi0bits>:
 8008b98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	bf36      	itet	cc
 8008ba0:	0403      	lslcc	r3, r0, #16
 8008ba2:	2000      	movcs	r0, #0
 8008ba4:	2010      	movcc	r0, #16
 8008ba6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008baa:	bf3c      	itt	cc
 8008bac:	021b      	lslcc	r3, r3, #8
 8008bae:	3008      	addcc	r0, #8
 8008bb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bb4:	bf3c      	itt	cc
 8008bb6:	011b      	lslcc	r3, r3, #4
 8008bb8:	3004      	addcc	r0, #4
 8008bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bbe:	bf3c      	itt	cc
 8008bc0:	009b      	lslcc	r3, r3, #2
 8008bc2:	3002      	addcc	r0, #2
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	db05      	blt.n	8008bd4 <__hi0bits+0x3c>
 8008bc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008bcc:	f100 0001 	add.w	r0, r0, #1
 8008bd0:	bf08      	it	eq
 8008bd2:	2020      	moveq	r0, #32
 8008bd4:	4770      	bx	lr

08008bd6 <__lo0bits>:
 8008bd6:	6803      	ldr	r3, [r0, #0]
 8008bd8:	4602      	mov	r2, r0
 8008bda:	f013 0007 	ands.w	r0, r3, #7
 8008bde:	d00b      	beq.n	8008bf8 <__lo0bits+0x22>
 8008be0:	07d9      	lsls	r1, r3, #31
 8008be2:	d421      	bmi.n	8008c28 <__lo0bits+0x52>
 8008be4:	0798      	lsls	r0, r3, #30
 8008be6:	bf49      	itett	mi
 8008be8:	085b      	lsrmi	r3, r3, #1
 8008bea:	089b      	lsrpl	r3, r3, #2
 8008bec:	2001      	movmi	r0, #1
 8008bee:	6013      	strmi	r3, [r2, #0]
 8008bf0:	bf5c      	itt	pl
 8008bf2:	6013      	strpl	r3, [r2, #0]
 8008bf4:	2002      	movpl	r0, #2
 8008bf6:	4770      	bx	lr
 8008bf8:	b299      	uxth	r1, r3
 8008bfa:	b909      	cbnz	r1, 8008c00 <__lo0bits+0x2a>
 8008bfc:	0c1b      	lsrs	r3, r3, #16
 8008bfe:	2010      	movs	r0, #16
 8008c00:	b2d9      	uxtb	r1, r3
 8008c02:	b909      	cbnz	r1, 8008c08 <__lo0bits+0x32>
 8008c04:	3008      	adds	r0, #8
 8008c06:	0a1b      	lsrs	r3, r3, #8
 8008c08:	0719      	lsls	r1, r3, #28
 8008c0a:	bf04      	itt	eq
 8008c0c:	091b      	lsreq	r3, r3, #4
 8008c0e:	3004      	addeq	r0, #4
 8008c10:	0799      	lsls	r1, r3, #30
 8008c12:	bf04      	itt	eq
 8008c14:	089b      	lsreq	r3, r3, #2
 8008c16:	3002      	addeq	r0, #2
 8008c18:	07d9      	lsls	r1, r3, #31
 8008c1a:	d403      	bmi.n	8008c24 <__lo0bits+0x4e>
 8008c1c:	085b      	lsrs	r3, r3, #1
 8008c1e:	f100 0001 	add.w	r0, r0, #1
 8008c22:	d003      	beq.n	8008c2c <__lo0bits+0x56>
 8008c24:	6013      	str	r3, [r2, #0]
 8008c26:	4770      	bx	lr
 8008c28:	2000      	movs	r0, #0
 8008c2a:	4770      	bx	lr
 8008c2c:	2020      	movs	r0, #32
 8008c2e:	4770      	bx	lr

08008c30 <__i2b>:
 8008c30:	b510      	push	{r4, lr}
 8008c32:	460c      	mov	r4, r1
 8008c34:	2101      	movs	r1, #1
 8008c36:	f7ff ff07 	bl	8008a48 <_Balloc>
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	b928      	cbnz	r0, 8008c4a <__i2b+0x1a>
 8008c3e:	4b05      	ldr	r3, [pc, #20]	@ (8008c54 <__i2b+0x24>)
 8008c40:	4805      	ldr	r0, [pc, #20]	@ (8008c58 <__i2b+0x28>)
 8008c42:	f240 1145 	movw	r1, #325	@ 0x145
 8008c46:	f000 fcb5 	bl	80095b4 <__assert_func>
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	6144      	str	r4, [r0, #20]
 8008c4e:	6103      	str	r3, [r0, #16]
 8008c50:	bd10      	pop	{r4, pc}
 8008c52:	bf00      	nop
 8008c54:	08009e18 	.word	0x08009e18
 8008c58:	08009e29 	.word	0x08009e29

08008c5c <__multiply>:
 8008c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c60:	4617      	mov	r7, r2
 8008c62:	690a      	ldr	r2, [r1, #16]
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	bfa8      	it	ge
 8008c6a:	463b      	movge	r3, r7
 8008c6c:	4689      	mov	r9, r1
 8008c6e:	bfa4      	itt	ge
 8008c70:	460f      	movge	r7, r1
 8008c72:	4699      	movge	r9, r3
 8008c74:	693d      	ldr	r5, [r7, #16]
 8008c76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	6879      	ldr	r1, [r7, #4]
 8008c7e:	eb05 060a 	add.w	r6, r5, sl
 8008c82:	42b3      	cmp	r3, r6
 8008c84:	b085      	sub	sp, #20
 8008c86:	bfb8      	it	lt
 8008c88:	3101      	addlt	r1, #1
 8008c8a:	f7ff fedd 	bl	8008a48 <_Balloc>
 8008c8e:	b930      	cbnz	r0, 8008c9e <__multiply+0x42>
 8008c90:	4602      	mov	r2, r0
 8008c92:	4b41      	ldr	r3, [pc, #260]	@ (8008d98 <__multiply+0x13c>)
 8008c94:	4841      	ldr	r0, [pc, #260]	@ (8008d9c <__multiply+0x140>)
 8008c96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008c9a:	f000 fc8b 	bl	80095b4 <__assert_func>
 8008c9e:	f100 0414 	add.w	r4, r0, #20
 8008ca2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008ca6:	4623      	mov	r3, r4
 8008ca8:	2200      	movs	r2, #0
 8008caa:	4573      	cmp	r3, lr
 8008cac:	d320      	bcc.n	8008cf0 <__multiply+0x94>
 8008cae:	f107 0814 	add.w	r8, r7, #20
 8008cb2:	f109 0114 	add.w	r1, r9, #20
 8008cb6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008cba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008cbe:	9302      	str	r3, [sp, #8]
 8008cc0:	1beb      	subs	r3, r5, r7
 8008cc2:	3b15      	subs	r3, #21
 8008cc4:	f023 0303 	bic.w	r3, r3, #3
 8008cc8:	3304      	adds	r3, #4
 8008cca:	3715      	adds	r7, #21
 8008ccc:	42bd      	cmp	r5, r7
 8008cce:	bf38      	it	cc
 8008cd0:	2304      	movcc	r3, #4
 8008cd2:	9301      	str	r3, [sp, #4]
 8008cd4:	9b02      	ldr	r3, [sp, #8]
 8008cd6:	9103      	str	r1, [sp, #12]
 8008cd8:	428b      	cmp	r3, r1
 8008cda:	d80c      	bhi.n	8008cf6 <__multiply+0x9a>
 8008cdc:	2e00      	cmp	r6, #0
 8008cde:	dd03      	ble.n	8008ce8 <__multiply+0x8c>
 8008ce0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d055      	beq.n	8008d94 <__multiply+0x138>
 8008ce8:	6106      	str	r6, [r0, #16]
 8008cea:	b005      	add	sp, #20
 8008cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf0:	f843 2b04 	str.w	r2, [r3], #4
 8008cf4:	e7d9      	b.n	8008caa <__multiply+0x4e>
 8008cf6:	f8b1 a000 	ldrh.w	sl, [r1]
 8008cfa:	f1ba 0f00 	cmp.w	sl, #0
 8008cfe:	d01f      	beq.n	8008d40 <__multiply+0xe4>
 8008d00:	46c4      	mov	ip, r8
 8008d02:	46a1      	mov	r9, r4
 8008d04:	2700      	movs	r7, #0
 8008d06:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008d0a:	f8d9 3000 	ldr.w	r3, [r9]
 8008d0e:	fa1f fb82 	uxth.w	fp, r2
 8008d12:	b29b      	uxth	r3, r3
 8008d14:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d18:	443b      	add	r3, r7
 8008d1a:	f8d9 7000 	ldr.w	r7, [r9]
 8008d1e:	0c12      	lsrs	r2, r2, #16
 8008d20:	0c3f      	lsrs	r7, r7, #16
 8008d22:	fb0a 7202 	mla	r2, sl, r2, r7
 8008d26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d30:	4565      	cmp	r5, ip
 8008d32:	f849 3b04 	str.w	r3, [r9], #4
 8008d36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008d3a:	d8e4      	bhi.n	8008d06 <__multiply+0xaa>
 8008d3c:	9b01      	ldr	r3, [sp, #4]
 8008d3e:	50e7      	str	r7, [r4, r3]
 8008d40:	9b03      	ldr	r3, [sp, #12]
 8008d42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008d46:	3104      	adds	r1, #4
 8008d48:	f1b9 0f00 	cmp.w	r9, #0
 8008d4c:	d020      	beq.n	8008d90 <__multiply+0x134>
 8008d4e:	6823      	ldr	r3, [r4, #0]
 8008d50:	4647      	mov	r7, r8
 8008d52:	46a4      	mov	ip, r4
 8008d54:	f04f 0a00 	mov.w	sl, #0
 8008d58:	f8b7 b000 	ldrh.w	fp, [r7]
 8008d5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008d60:	fb09 220b 	mla	r2, r9, fp, r2
 8008d64:	4452      	add	r2, sl
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d6c:	f84c 3b04 	str.w	r3, [ip], #4
 8008d70:	f857 3b04 	ldr.w	r3, [r7], #4
 8008d74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d78:	f8bc 3000 	ldrh.w	r3, [ip]
 8008d7c:	fb09 330a 	mla	r3, r9, sl, r3
 8008d80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008d84:	42bd      	cmp	r5, r7
 8008d86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d8a:	d8e5      	bhi.n	8008d58 <__multiply+0xfc>
 8008d8c:	9a01      	ldr	r2, [sp, #4]
 8008d8e:	50a3      	str	r3, [r4, r2]
 8008d90:	3404      	adds	r4, #4
 8008d92:	e79f      	b.n	8008cd4 <__multiply+0x78>
 8008d94:	3e01      	subs	r6, #1
 8008d96:	e7a1      	b.n	8008cdc <__multiply+0x80>
 8008d98:	08009e18 	.word	0x08009e18
 8008d9c:	08009e29 	.word	0x08009e29

08008da0 <__pow5mult>:
 8008da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008da4:	4615      	mov	r5, r2
 8008da6:	f012 0203 	ands.w	r2, r2, #3
 8008daa:	4607      	mov	r7, r0
 8008dac:	460e      	mov	r6, r1
 8008dae:	d007      	beq.n	8008dc0 <__pow5mult+0x20>
 8008db0:	4c25      	ldr	r4, [pc, #148]	@ (8008e48 <__pow5mult+0xa8>)
 8008db2:	3a01      	subs	r2, #1
 8008db4:	2300      	movs	r3, #0
 8008db6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008dba:	f7ff fea7 	bl	8008b0c <__multadd>
 8008dbe:	4606      	mov	r6, r0
 8008dc0:	10ad      	asrs	r5, r5, #2
 8008dc2:	d03d      	beq.n	8008e40 <__pow5mult+0xa0>
 8008dc4:	69fc      	ldr	r4, [r7, #28]
 8008dc6:	b97c      	cbnz	r4, 8008de8 <__pow5mult+0x48>
 8008dc8:	2010      	movs	r0, #16
 8008dca:	f7ff fd87 	bl	80088dc <malloc>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	61f8      	str	r0, [r7, #28]
 8008dd2:	b928      	cbnz	r0, 8008de0 <__pow5mult+0x40>
 8008dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8008e4c <__pow5mult+0xac>)
 8008dd6:	481e      	ldr	r0, [pc, #120]	@ (8008e50 <__pow5mult+0xb0>)
 8008dd8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008ddc:	f000 fbea 	bl	80095b4 <__assert_func>
 8008de0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008de4:	6004      	str	r4, [r0, #0]
 8008de6:	60c4      	str	r4, [r0, #12]
 8008de8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008dec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008df0:	b94c      	cbnz	r4, 8008e06 <__pow5mult+0x66>
 8008df2:	f240 2171 	movw	r1, #625	@ 0x271
 8008df6:	4638      	mov	r0, r7
 8008df8:	f7ff ff1a 	bl	8008c30 <__i2b>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e02:	4604      	mov	r4, r0
 8008e04:	6003      	str	r3, [r0, #0]
 8008e06:	f04f 0900 	mov.w	r9, #0
 8008e0a:	07eb      	lsls	r3, r5, #31
 8008e0c:	d50a      	bpl.n	8008e24 <__pow5mult+0x84>
 8008e0e:	4631      	mov	r1, r6
 8008e10:	4622      	mov	r2, r4
 8008e12:	4638      	mov	r0, r7
 8008e14:	f7ff ff22 	bl	8008c5c <__multiply>
 8008e18:	4631      	mov	r1, r6
 8008e1a:	4680      	mov	r8, r0
 8008e1c:	4638      	mov	r0, r7
 8008e1e:	f7ff fe53 	bl	8008ac8 <_Bfree>
 8008e22:	4646      	mov	r6, r8
 8008e24:	106d      	asrs	r5, r5, #1
 8008e26:	d00b      	beq.n	8008e40 <__pow5mult+0xa0>
 8008e28:	6820      	ldr	r0, [r4, #0]
 8008e2a:	b938      	cbnz	r0, 8008e3c <__pow5mult+0x9c>
 8008e2c:	4622      	mov	r2, r4
 8008e2e:	4621      	mov	r1, r4
 8008e30:	4638      	mov	r0, r7
 8008e32:	f7ff ff13 	bl	8008c5c <__multiply>
 8008e36:	6020      	str	r0, [r4, #0]
 8008e38:	f8c0 9000 	str.w	r9, [r0]
 8008e3c:	4604      	mov	r4, r0
 8008e3e:	e7e4      	b.n	8008e0a <__pow5mult+0x6a>
 8008e40:	4630      	mov	r0, r6
 8008e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e46:	bf00      	nop
 8008e48:	08009edc 	.word	0x08009edc
 8008e4c:	08009da9 	.word	0x08009da9
 8008e50:	08009e29 	.word	0x08009e29

08008e54 <__lshift>:
 8008e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e58:	460c      	mov	r4, r1
 8008e5a:	6849      	ldr	r1, [r1, #4]
 8008e5c:	6923      	ldr	r3, [r4, #16]
 8008e5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e62:	68a3      	ldr	r3, [r4, #8]
 8008e64:	4607      	mov	r7, r0
 8008e66:	4691      	mov	r9, r2
 8008e68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e6c:	f108 0601 	add.w	r6, r8, #1
 8008e70:	42b3      	cmp	r3, r6
 8008e72:	db0b      	blt.n	8008e8c <__lshift+0x38>
 8008e74:	4638      	mov	r0, r7
 8008e76:	f7ff fde7 	bl	8008a48 <_Balloc>
 8008e7a:	4605      	mov	r5, r0
 8008e7c:	b948      	cbnz	r0, 8008e92 <__lshift+0x3e>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	4b28      	ldr	r3, [pc, #160]	@ (8008f24 <__lshift+0xd0>)
 8008e82:	4829      	ldr	r0, [pc, #164]	@ (8008f28 <__lshift+0xd4>)
 8008e84:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008e88:	f000 fb94 	bl	80095b4 <__assert_func>
 8008e8c:	3101      	adds	r1, #1
 8008e8e:	005b      	lsls	r3, r3, #1
 8008e90:	e7ee      	b.n	8008e70 <__lshift+0x1c>
 8008e92:	2300      	movs	r3, #0
 8008e94:	f100 0114 	add.w	r1, r0, #20
 8008e98:	f100 0210 	add.w	r2, r0, #16
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	4553      	cmp	r3, sl
 8008ea0:	db33      	blt.n	8008f0a <__lshift+0xb6>
 8008ea2:	6920      	ldr	r0, [r4, #16]
 8008ea4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ea8:	f104 0314 	add.w	r3, r4, #20
 8008eac:	f019 091f 	ands.w	r9, r9, #31
 8008eb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008eb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008eb8:	d02b      	beq.n	8008f12 <__lshift+0xbe>
 8008eba:	f1c9 0e20 	rsb	lr, r9, #32
 8008ebe:	468a      	mov	sl, r1
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	6818      	ldr	r0, [r3, #0]
 8008ec4:	fa00 f009 	lsl.w	r0, r0, r9
 8008ec8:	4310      	orrs	r0, r2
 8008eca:	f84a 0b04 	str.w	r0, [sl], #4
 8008ece:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ed2:	459c      	cmp	ip, r3
 8008ed4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ed8:	d8f3      	bhi.n	8008ec2 <__lshift+0x6e>
 8008eda:	ebac 0304 	sub.w	r3, ip, r4
 8008ede:	3b15      	subs	r3, #21
 8008ee0:	f023 0303 	bic.w	r3, r3, #3
 8008ee4:	3304      	adds	r3, #4
 8008ee6:	f104 0015 	add.w	r0, r4, #21
 8008eea:	4560      	cmp	r0, ip
 8008eec:	bf88      	it	hi
 8008eee:	2304      	movhi	r3, #4
 8008ef0:	50ca      	str	r2, [r1, r3]
 8008ef2:	b10a      	cbz	r2, 8008ef8 <__lshift+0xa4>
 8008ef4:	f108 0602 	add.w	r6, r8, #2
 8008ef8:	3e01      	subs	r6, #1
 8008efa:	4638      	mov	r0, r7
 8008efc:	612e      	str	r6, [r5, #16]
 8008efe:	4621      	mov	r1, r4
 8008f00:	f7ff fde2 	bl	8008ac8 <_Bfree>
 8008f04:	4628      	mov	r0, r5
 8008f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f0e:	3301      	adds	r3, #1
 8008f10:	e7c5      	b.n	8008e9e <__lshift+0x4a>
 8008f12:	3904      	subs	r1, #4
 8008f14:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f18:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f1c:	459c      	cmp	ip, r3
 8008f1e:	d8f9      	bhi.n	8008f14 <__lshift+0xc0>
 8008f20:	e7ea      	b.n	8008ef8 <__lshift+0xa4>
 8008f22:	bf00      	nop
 8008f24:	08009e18 	.word	0x08009e18
 8008f28:	08009e29 	.word	0x08009e29

08008f2c <__mcmp>:
 8008f2c:	690a      	ldr	r2, [r1, #16]
 8008f2e:	4603      	mov	r3, r0
 8008f30:	6900      	ldr	r0, [r0, #16]
 8008f32:	1a80      	subs	r0, r0, r2
 8008f34:	b530      	push	{r4, r5, lr}
 8008f36:	d10e      	bne.n	8008f56 <__mcmp+0x2a>
 8008f38:	3314      	adds	r3, #20
 8008f3a:	3114      	adds	r1, #20
 8008f3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f4c:	4295      	cmp	r5, r2
 8008f4e:	d003      	beq.n	8008f58 <__mcmp+0x2c>
 8008f50:	d205      	bcs.n	8008f5e <__mcmp+0x32>
 8008f52:	f04f 30ff 	mov.w	r0, #4294967295
 8008f56:	bd30      	pop	{r4, r5, pc}
 8008f58:	42a3      	cmp	r3, r4
 8008f5a:	d3f3      	bcc.n	8008f44 <__mcmp+0x18>
 8008f5c:	e7fb      	b.n	8008f56 <__mcmp+0x2a>
 8008f5e:	2001      	movs	r0, #1
 8008f60:	e7f9      	b.n	8008f56 <__mcmp+0x2a>
	...

08008f64 <__mdiff>:
 8008f64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f68:	4689      	mov	r9, r1
 8008f6a:	4606      	mov	r6, r0
 8008f6c:	4611      	mov	r1, r2
 8008f6e:	4648      	mov	r0, r9
 8008f70:	4614      	mov	r4, r2
 8008f72:	f7ff ffdb 	bl	8008f2c <__mcmp>
 8008f76:	1e05      	subs	r5, r0, #0
 8008f78:	d112      	bne.n	8008fa0 <__mdiff+0x3c>
 8008f7a:	4629      	mov	r1, r5
 8008f7c:	4630      	mov	r0, r6
 8008f7e:	f7ff fd63 	bl	8008a48 <_Balloc>
 8008f82:	4602      	mov	r2, r0
 8008f84:	b928      	cbnz	r0, 8008f92 <__mdiff+0x2e>
 8008f86:	4b3f      	ldr	r3, [pc, #252]	@ (8009084 <__mdiff+0x120>)
 8008f88:	f240 2137 	movw	r1, #567	@ 0x237
 8008f8c:	483e      	ldr	r0, [pc, #248]	@ (8009088 <__mdiff+0x124>)
 8008f8e:	f000 fb11 	bl	80095b4 <__assert_func>
 8008f92:	2301      	movs	r3, #1
 8008f94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008f98:	4610      	mov	r0, r2
 8008f9a:	b003      	add	sp, #12
 8008f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa0:	bfbc      	itt	lt
 8008fa2:	464b      	movlt	r3, r9
 8008fa4:	46a1      	movlt	r9, r4
 8008fa6:	4630      	mov	r0, r6
 8008fa8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008fac:	bfba      	itte	lt
 8008fae:	461c      	movlt	r4, r3
 8008fb0:	2501      	movlt	r5, #1
 8008fb2:	2500      	movge	r5, #0
 8008fb4:	f7ff fd48 	bl	8008a48 <_Balloc>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	b918      	cbnz	r0, 8008fc4 <__mdiff+0x60>
 8008fbc:	4b31      	ldr	r3, [pc, #196]	@ (8009084 <__mdiff+0x120>)
 8008fbe:	f240 2145 	movw	r1, #581	@ 0x245
 8008fc2:	e7e3      	b.n	8008f8c <__mdiff+0x28>
 8008fc4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008fc8:	6926      	ldr	r6, [r4, #16]
 8008fca:	60c5      	str	r5, [r0, #12]
 8008fcc:	f109 0310 	add.w	r3, r9, #16
 8008fd0:	f109 0514 	add.w	r5, r9, #20
 8008fd4:	f104 0e14 	add.w	lr, r4, #20
 8008fd8:	f100 0b14 	add.w	fp, r0, #20
 8008fdc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008fe0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008fe4:	9301      	str	r3, [sp, #4]
 8008fe6:	46d9      	mov	r9, fp
 8008fe8:	f04f 0c00 	mov.w	ip, #0
 8008fec:	9b01      	ldr	r3, [sp, #4]
 8008fee:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008ff2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008ff6:	9301      	str	r3, [sp, #4]
 8008ff8:	fa1f f38a 	uxth.w	r3, sl
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	b283      	uxth	r3, r0
 8009000:	1acb      	subs	r3, r1, r3
 8009002:	0c00      	lsrs	r0, r0, #16
 8009004:	4463      	add	r3, ip
 8009006:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800900a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800900e:	b29b      	uxth	r3, r3
 8009010:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009014:	4576      	cmp	r6, lr
 8009016:	f849 3b04 	str.w	r3, [r9], #4
 800901a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800901e:	d8e5      	bhi.n	8008fec <__mdiff+0x88>
 8009020:	1b33      	subs	r3, r6, r4
 8009022:	3b15      	subs	r3, #21
 8009024:	f023 0303 	bic.w	r3, r3, #3
 8009028:	3415      	adds	r4, #21
 800902a:	3304      	adds	r3, #4
 800902c:	42a6      	cmp	r6, r4
 800902e:	bf38      	it	cc
 8009030:	2304      	movcc	r3, #4
 8009032:	441d      	add	r5, r3
 8009034:	445b      	add	r3, fp
 8009036:	461e      	mov	r6, r3
 8009038:	462c      	mov	r4, r5
 800903a:	4544      	cmp	r4, r8
 800903c:	d30e      	bcc.n	800905c <__mdiff+0xf8>
 800903e:	f108 0103 	add.w	r1, r8, #3
 8009042:	1b49      	subs	r1, r1, r5
 8009044:	f021 0103 	bic.w	r1, r1, #3
 8009048:	3d03      	subs	r5, #3
 800904a:	45a8      	cmp	r8, r5
 800904c:	bf38      	it	cc
 800904e:	2100      	movcc	r1, #0
 8009050:	440b      	add	r3, r1
 8009052:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009056:	b191      	cbz	r1, 800907e <__mdiff+0x11a>
 8009058:	6117      	str	r7, [r2, #16]
 800905a:	e79d      	b.n	8008f98 <__mdiff+0x34>
 800905c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009060:	46e6      	mov	lr, ip
 8009062:	0c08      	lsrs	r0, r1, #16
 8009064:	fa1c fc81 	uxtah	ip, ip, r1
 8009068:	4471      	add	r1, lr
 800906a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800906e:	b289      	uxth	r1, r1
 8009070:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009074:	f846 1b04 	str.w	r1, [r6], #4
 8009078:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800907c:	e7dd      	b.n	800903a <__mdiff+0xd6>
 800907e:	3f01      	subs	r7, #1
 8009080:	e7e7      	b.n	8009052 <__mdiff+0xee>
 8009082:	bf00      	nop
 8009084:	08009e18 	.word	0x08009e18
 8009088:	08009e29 	.word	0x08009e29

0800908c <__d2b>:
 800908c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009090:	460f      	mov	r7, r1
 8009092:	2101      	movs	r1, #1
 8009094:	ec59 8b10 	vmov	r8, r9, d0
 8009098:	4616      	mov	r6, r2
 800909a:	f7ff fcd5 	bl	8008a48 <_Balloc>
 800909e:	4604      	mov	r4, r0
 80090a0:	b930      	cbnz	r0, 80090b0 <__d2b+0x24>
 80090a2:	4602      	mov	r2, r0
 80090a4:	4b23      	ldr	r3, [pc, #140]	@ (8009134 <__d2b+0xa8>)
 80090a6:	4824      	ldr	r0, [pc, #144]	@ (8009138 <__d2b+0xac>)
 80090a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80090ac:	f000 fa82 	bl	80095b4 <__assert_func>
 80090b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80090b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80090b8:	b10d      	cbz	r5, 80090be <__d2b+0x32>
 80090ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80090be:	9301      	str	r3, [sp, #4]
 80090c0:	f1b8 0300 	subs.w	r3, r8, #0
 80090c4:	d023      	beq.n	800910e <__d2b+0x82>
 80090c6:	4668      	mov	r0, sp
 80090c8:	9300      	str	r3, [sp, #0]
 80090ca:	f7ff fd84 	bl	8008bd6 <__lo0bits>
 80090ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80090d2:	b1d0      	cbz	r0, 800910a <__d2b+0x7e>
 80090d4:	f1c0 0320 	rsb	r3, r0, #32
 80090d8:	fa02 f303 	lsl.w	r3, r2, r3
 80090dc:	430b      	orrs	r3, r1
 80090de:	40c2      	lsrs	r2, r0
 80090e0:	6163      	str	r3, [r4, #20]
 80090e2:	9201      	str	r2, [sp, #4]
 80090e4:	9b01      	ldr	r3, [sp, #4]
 80090e6:	61a3      	str	r3, [r4, #24]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	bf0c      	ite	eq
 80090ec:	2201      	moveq	r2, #1
 80090ee:	2202      	movne	r2, #2
 80090f0:	6122      	str	r2, [r4, #16]
 80090f2:	b1a5      	cbz	r5, 800911e <__d2b+0x92>
 80090f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80090f8:	4405      	add	r5, r0
 80090fa:	603d      	str	r5, [r7, #0]
 80090fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009100:	6030      	str	r0, [r6, #0]
 8009102:	4620      	mov	r0, r4
 8009104:	b003      	add	sp, #12
 8009106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800910a:	6161      	str	r1, [r4, #20]
 800910c:	e7ea      	b.n	80090e4 <__d2b+0x58>
 800910e:	a801      	add	r0, sp, #4
 8009110:	f7ff fd61 	bl	8008bd6 <__lo0bits>
 8009114:	9b01      	ldr	r3, [sp, #4]
 8009116:	6163      	str	r3, [r4, #20]
 8009118:	3020      	adds	r0, #32
 800911a:	2201      	movs	r2, #1
 800911c:	e7e8      	b.n	80090f0 <__d2b+0x64>
 800911e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009122:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009126:	6038      	str	r0, [r7, #0]
 8009128:	6918      	ldr	r0, [r3, #16]
 800912a:	f7ff fd35 	bl	8008b98 <__hi0bits>
 800912e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009132:	e7e5      	b.n	8009100 <__d2b+0x74>
 8009134:	08009e18 	.word	0x08009e18
 8009138:	08009e29 	.word	0x08009e29

0800913c <__ssputs_r>:
 800913c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009140:	688e      	ldr	r6, [r1, #8]
 8009142:	461f      	mov	r7, r3
 8009144:	42be      	cmp	r6, r7
 8009146:	680b      	ldr	r3, [r1, #0]
 8009148:	4682      	mov	sl, r0
 800914a:	460c      	mov	r4, r1
 800914c:	4690      	mov	r8, r2
 800914e:	d82d      	bhi.n	80091ac <__ssputs_r+0x70>
 8009150:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009154:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009158:	d026      	beq.n	80091a8 <__ssputs_r+0x6c>
 800915a:	6965      	ldr	r5, [r4, #20]
 800915c:	6909      	ldr	r1, [r1, #16]
 800915e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009162:	eba3 0901 	sub.w	r9, r3, r1
 8009166:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800916a:	1c7b      	adds	r3, r7, #1
 800916c:	444b      	add	r3, r9
 800916e:	106d      	asrs	r5, r5, #1
 8009170:	429d      	cmp	r5, r3
 8009172:	bf38      	it	cc
 8009174:	461d      	movcc	r5, r3
 8009176:	0553      	lsls	r3, r2, #21
 8009178:	d527      	bpl.n	80091ca <__ssputs_r+0x8e>
 800917a:	4629      	mov	r1, r5
 800917c:	f7ff fbd8 	bl	8008930 <_malloc_r>
 8009180:	4606      	mov	r6, r0
 8009182:	b360      	cbz	r0, 80091de <__ssputs_r+0xa2>
 8009184:	6921      	ldr	r1, [r4, #16]
 8009186:	464a      	mov	r2, r9
 8009188:	f000 fa06 	bl	8009598 <memcpy>
 800918c:	89a3      	ldrh	r3, [r4, #12]
 800918e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009196:	81a3      	strh	r3, [r4, #12]
 8009198:	6126      	str	r6, [r4, #16]
 800919a:	6165      	str	r5, [r4, #20]
 800919c:	444e      	add	r6, r9
 800919e:	eba5 0509 	sub.w	r5, r5, r9
 80091a2:	6026      	str	r6, [r4, #0]
 80091a4:	60a5      	str	r5, [r4, #8]
 80091a6:	463e      	mov	r6, r7
 80091a8:	42be      	cmp	r6, r7
 80091aa:	d900      	bls.n	80091ae <__ssputs_r+0x72>
 80091ac:	463e      	mov	r6, r7
 80091ae:	6820      	ldr	r0, [r4, #0]
 80091b0:	4632      	mov	r2, r6
 80091b2:	4641      	mov	r1, r8
 80091b4:	f000 f9c6 	bl	8009544 <memmove>
 80091b8:	68a3      	ldr	r3, [r4, #8]
 80091ba:	1b9b      	subs	r3, r3, r6
 80091bc:	60a3      	str	r3, [r4, #8]
 80091be:	6823      	ldr	r3, [r4, #0]
 80091c0:	4433      	add	r3, r6
 80091c2:	6023      	str	r3, [r4, #0]
 80091c4:	2000      	movs	r0, #0
 80091c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091ca:	462a      	mov	r2, r5
 80091cc:	f000 fa36 	bl	800963c <_realloc_r>
 80091d0:	4606      	mov	r6, r0
 80091d2:	2800      	cmp	r0, #0
 80091d4:	d1e0      	bne.n	8009198 <__ssputs_r+0x5c>
 80091d6:	6921      	ldr	r1, [r4, #16]
 80091d8:	4650      	mov	r0, sl
 80091da:	f7ff fb35 	bl	8008848 <_free_r>
 80091de:	230c      	movs	r3, #12
 80091e0:	f8ca 3000 	str.w	r3, [sl]
 80091e4:	89a3      	ldrh	r3, [r4, #12]
 80091e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091ea:	81a3      	strh	r3, [r4, #12]
 80091ec:	f04f 30ff 	mov.w	r0, #4294967295
 80091f0:	e7e9      	b.n	80091c6 <__ssputs_r+0x8a>
	...

080091f4 <_svfiprintf_r>:
 80091f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f8:	4698      	mov	r8, r3
 80091fa:	898b      	ldrh	r3, [r1, #12]
 80091fc:	061b      	lsls	r3, r3, #24
 80091fe:	b09d      	sub	sp, #116	@ 0x74
 8009200:	4607      	mov	r7, r0
 8009202:	460d      	mov	r5, r1
 8009204:	4614      	mov	r4, r2
 8009206:	d510      	bpl.n	800922a <_svfiprintf_r+0x36>
 8009208:	690b      	ldr	r3, [r1, #16]
 800920a:	b973      	cbnz	r3, 800922a <_svfiprintf_r+0x36>
 800920c:	2140      	movs	r1, #64	@ 0x40
 800920e:	f7ff fb8f 	bl	8008930 <_malloc_r>
 8009212:	6028      	str	r0, [r5, #0]
 8009214:	6128      	str	r0, [r5, #16]
 8009216:	b930      	cbnz	r0, 8009226 <_svfiprintf_r+0x32>
 8009218:	230c      	movs	r3, #12
 800921a:	603b      	str	r3, [r7, #0]
 800921c:	f04f 30ff 	mov.w	r0, #4294967295
 8009220:	b01d      	add	sp, #116	@ 0x74
 8009222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009226:	2340      	movs	r3, #64	@ 0x40
 8009228:	616b      	str	r3, [r5, #20]
 800922a:	2300      	movs	r3, #0
 800922c:	9309      	str	r3, [sp, #36]	@ 0x24
 800922e:	2320      	movs	r3, #32
 8009230:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009234:	f8cd 800c 	str.w	r8, [sp, #12]
 8009238:	2330      	movs	r3, #48	@ 0x30
 800923a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80093d8 <_svfiprintf_r+0x1e4>
 800923e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009242:	f04f 0901 	mov.w	r9, #1
 8009246:	4623      	mov	r3, r4
 8009248:	469a      	mov	sl, r3
 800924a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800924e:	b10a      	cbz	r2, 8009254 <_svfiprintf_r+0x60>
 8009250:	2a25      	cmp	r2, #37	@ 0x25
 8009252:	d1f9      	bne.n	8009248 <_svfiprintf_r+0x54>
 8009254:	ebba 0b04 	subs.w	fp, sl, r4
 8009258:	d00b      	beq.n	8009272 <_svfiprintf_r+0x7e>
 800925a:	465b      	mov	r3, fp
 800925c:	4622      	mov	r2, r4
 800925e:	4629      	mov	r1, r5
 8009260:	4638      	mov	r0, r7
 8009262:	f7ff ff6b 	bl	800913c <__ssputs_r>
 8009266:	3001      	adds	r0, #1
 8009268:	f000 80a7 	beq.w	80093ba <_svfiprintf_r+0x1c6>
 800926c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800926e:	445a      	add	r2, fp
 8009270:	9209      	str	r2, [sp, #36]	@ 0x24
 8009272:	f89a 3000 	ldrb.w	r3, [sl]
 8009276:	2b00      	cmp	r3, #0
 8009278:	f000 809f 	beq.w	80093ba <_svfiprintf_r+0x1c6>
 800927c:	2300      	movs	r3, #0
 800927e:	f04f 32ff 	mov.w	r2, #4294967295
 8009282:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009286:	f10a 0a01 	add.w	sl, sl, #1
 800928a:	9304      	str	r3, [sp, #16]
 800928c:	9307      	str	r3, [sp, #28]
 800928e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009292:	931a      	str	r3, [sp, #104]	@ 0x68
 8009294:	4654      	mov	r4, sl
 8009296:	2205      	movs	r2, #5
 8009298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800929c:	484e      	ldr	r0, [pc, #312]	@ (80093d8 <_svfiprintf_r+0x1e4>)
 800929e:	f7f6 ffb7 	bl	8000210 <memchr>
 80092a2:	9a04      	ldr	r2, [sp, #16]
 80092a4:	b9d8      	cbnz	r0, 80092de <_svfiprintf_r+0xea>
 80092a6:	06d0      	lsls	r0, r2, #27
 80092a8:	bf44      	itt	mi
 80092aa:	2320      	movmi	r3, #32
 80092ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092b0:	0711      	lsls	r1, r2, #28
 80092b2:	bf44      	itt	mi
 80092b4:	232b      	movmi	r3, #43	@ 0x2b
 80092b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092ba:	f89a 3000 	ldrb.w	r3, [sl]
 80092be:	2b2a      	cmp	r3, #42	@ 0x2a
 80092c0:	d015      	beq.n	80092ee <_svfiprintf_r+0xfa>
 80092c2:	9a07      	ldr	r2, [sp, #28]
 80092c4:	4654      	mov	r4, sl
 80092c6:	2000      	movs	r0, #0
 80092c8:	f04f 0c0a 	mov.w	ip, #10
 80092cc:	4621      	mov	r1, r4
 80092ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092d2:	3b30      	subs	r3, #48	@ 0x30
 80092d4:	2b09      	cmp	r3, #9
 80092d6:	d94b      	bls.n	8009370 <_svfiprintf_r+0x17c>
 80092d8:	b1b0      	cbz	r0, 8009308 <_svfiprintf_r+0x114>
 80092da:	9207      	str	r2, [sp, #28]
 80092dc:	e014      	b.n	8009308 <_svfiprintf_r+0x114>
 80092de:	eba0 0308 	sub.w	r3, r0, r8
 80092e2:	fa09 f303 	lsl.w	r3, r9, r3
 80092e6:	4313      	orrs	r3, r2
 80092e8:	9304      	str	r3, [sp, #16]
 80092ea:	46a2      	mov	sl, r4
 80092ec:	e7d2      	b.n	8009294 <_svfiprintf_r+0xa0>
 80092ee:	9b03      	ldr	r3, [sp, #12]
 80092f0:	1d19      	adds	r1, r3, #4
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	9103      	str	r1, [sp, #12]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	bfbb      	ittet	lt
 80092fa:	425b      	neglt	r3, r3
 80092fc:	f042 0202 	orrlt.w	r2, r2, #2
 8009300:	9307      	strge	r3, [sp, #28]
 8009302:	9307      	strlt	r3, [sp, #28]
 8009304:	bfb8      	it	lt
 8009306:	9204      	strlt	r2, [sp, #16]
 8009308:	7823      	ldrb	r3, [r4, #0]
 800930a:	2b2e      	cmp	r3, #46	@ 0x2e
 800930c:	d10a      	bne.n	8009324 <_svfiprintf_r+0x130>
 800930e:	7863      	ldrb	r3, [r4, #1]
 8009310:	2b2a      	cmp	r3, #42	@ 0x2a
 8009312:	d132      	bne.n	800937a <_svfiprintf_r+0x186>
 8009314:	9b03      	ldr	r3, [sp, #12]
 8009316:	1d1a      	adds	r2, r3, #4
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	9203      	str	r2, [sp, #12]
 800931c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009320:	3402      	adds	r4, #2
 8009322:	9305      	str	r3, [sp, #20]
 8009324:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80093e8 <_svfiprintf_r+0x1f4>
 8009328:	7821      	ldrb	r1, [r4, #0]
 800932a:	2203      	movs	r2, #3
 800932c:	4650      	mov	r0, sl
 800932e:	f7f6 ff6f 	bl	8000210 <memchr>
 8009332:	b138      	cbz	r0, 8009344 <_svfiprintf_r+0x150>
 8009334:	9b04      	ldr	r3, [sp, #16]
 8009336:	eba0 000a 	sub.w	r0, r0, sl
 800933a:	2240      	movs	r2, #64	@ 0x40
 800933c:	4082      	lsls	r2, r0
 800933e:	4313      	orrs	r3, r2
 8009340:	3401      	adds	r4, #1
 8009342:	9304      	str	r3, [sp, #16]
 8009344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009348:	4824      	ldr	r0, [pc, #144]	@ (80093dc <_svfiprintf_r+0x1e8>)
 800934a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800934e:	2206      	movs	r2, #6
 8009350:	f7f6 ff5e 	bl	8000210 <memchr>
 8009354:	2800      	cmp	r0, #0
 8009356:	d036      	beq.n	80093c6 <_svfiprintf_r+0x1d2>
 8009358:	4b21      	ldr	r3, [pc, #132]	@ (80093e0 <_svfiprintf_r+0x1ec>)
 800935a:	bb1b      	cbnz	r3, 80093a4 <_svfiprintf_r+0x1b0>
 800935c:	9b03      	ldr	r3, [sp, #12]
 800935e:	3307      	adds	r3, #7
 8009360:	f023 0307 	bic.w	r3, r3, #7
 8009364:	3308      	adds	r3, #8
 8009366:	9303      	str	r3, [sp, #12]
 8009368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800936a:	4433      	add	r3, r6
 800936c:	9309      	str	r3, [sp, #36]	@ 0x24
 800936e:	e76a      	b.n	8009246 <_svfiprintf_r+0x52>
 8009370:	fb0c 3202 	mla	r2, ip, r2, r3
 8009374:	460c      	mov	r4, r1
 8009376:	2001      	movs	r0, #1
 8009378:	e7a8      	b.n	80092cc <_svfiprintf_r+0xd8>
 800937a:	2300      	movs	r3, #0
 800937c:	3401      	adds	r4, #1
 800937e:	9305      	str	r3, [sp, #20]
 8009380:	4619      	mov	r1, r3
 8009382:	f04f 0c0a 	mov.w	ip, #10
 8009386:	4620      	mov	r0, r4
 8009388:	f810 2b01 	ldrb.w	r2, [r0], #1
 800938c:	3a30      	subs	r2, #48	@ 0x30
 800938e:	2a09      	cmp	r2, #9
 8009390:	d903      	bls.n	800939a <_svfiprintf_r+0x1a6>
 8009392:	2b00      	cmp	r3, #0
 8009394:	d0c6      	beq.n	8009324 <_svfiprintf_r+0x130>
 8009396:	9105      	str	r1, [sp, #20]
 8009398:	e7c4      	b.n	8009324 <_svfiprintf_r+0x130>
 800939a:	fb0c 2101 	mla	r1, ip, r1, r2
 800939e:	4604      	mov	r4, r0
 80093a0:	2301      	movs	r3, #1
 80093a2:	e7f0      	b.n	8009386 <_svfiprintf_r+0x192>
 80093a4:	ab03      	add	r3, sp, #12
 80093a6:	9300      	str	r3, [sp, #0]
 80093a8:	462a      	mov	r2, r5
 80093aa:	4b0e      	ldr	r3, [pc, #56]	@ (80093e4 <_svfiprintf_r+0x1f0>)
 80093ac:	a904      	add	r1, sp, #16
 80093ae:	4638      	mov	r0, r7
 80093b0:	f7fd fe92 	bl	80070d8 <_printf_float>
 80093b4:	1c42      	adds	r2, r0, #1
 80093b6:	4606      	mov	r6, r0
 80093b8:	d1d6      	bne.n	8009368 <_svfiprintf_r+0x174>
 80093ba:	89ab      	ldrh	r3, [r5, #12]
 80093bc:	065b      	lsls	r3, r3, #25
 80093be:	f53f af2d 	bmi.w	800921c <_svfiprintf_r+0x28>
 80093c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093c4:	e72c      	b.n	8009220 <_svfiprintf_r+0x2c>
 80093c6:	ab03      	add	r3, sp, #12
 80093c8:	9300      	str	r3, [sp, #0]
 80093ca:	462a      	mov	r2, r5
 80093cc:	4b05      	ldr	r3, [pc, #20]	@ (80093e4 <_svfiprintf_r+0x1f0>)
 80093ce:	a904      	add	r1, sp, #16
 80093d0:	4638      	mov	r0, r7
 80093d2:	f7fe f919 	bl	8007608 <_printf_i>
 80093d6:	e7ed      	b.n	80093b4 <_svfiprintf_r+0x1c0>
 80093d8:	08009e82 	.word	0x08009e82
 80093dc:	08009e8c 	.word	0x08009e8c
 80093e0:	080070d9 	.word	0x080070d9
 80093e4:	0800913d 	.word	0x0800913d
 80093e8:	08009e88 	.word	0x08009e88

080093ec <__sflush_r>:
 80093ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093f4:	0716      	lsls	r6, r2, #28
 80093f6:	4605      	mov	r5, r0
 80093f8:	460c      	mov	r4, r1
 80093fa:	d454      	bmi.n	80094a6 <__sflush_r+0xba>
 80093fc:	684b      	ldr	r3, [r1, #4]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	dc02      	bgt.n	8009408 <__sflush_r+0x1c>
 8009402:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009404:	2b00      	cmp	r3, #0
 8009406:	dd48      	ble.n	800949a <__sflush_r+0xae>
 8009408:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800940a:	2e00      	cmp	r6, #0
 800940c:	d045      	beq.n	800949a <__sflush_r+0xae>
 800940e:	2300      	movs	r3, #0
 8009410:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009414:	682f      	ldr	r7, [r5, #0]
 8009416:	6a21      	ldr	r1, [r4, #32]
 8009418:	602b      	str	r3, [r5, #0]
 800941a:	d030      	beq.n	800947e <__sflush_r+0x92>
 800941c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800941e:	89a3      	ldrh	r3, [r4, #12]
 8009420:	0759      	lsls	r1, r3, #29
 8009422:	d505      	bpl.n	8009430 <__sflush_r+0x44>
 8009424:	6863      	ldr	r3, [r4, #4]
 8009426:	1ad2      	subs	r2, r2, r3
 8009428:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800942a:	b10b      	cbz	r3, 8009430 <__sflush_r+0x44>
 800942c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800942e:	1ad2      	subs	r2, r2, r3
 8009430:	2300      	movs	r3, #0
 8009432:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009434:	6a21      	ldr	r1, [r4, #32]
 8009436:	4628      	mov	r0, r5
 8009438:	47b0      	blx	r6
 800943a:	1c43      	adds	r3, r0, #1
 800943c:	89a3      	ldrh	r3, [r4, #12]
 800943e:	d106      	bne.n	800944e <__sflush_r+0x62>
 8009440:	6829      	ldr	r1, [r5, #0]
 8009442:	291d      	cmp	r1, #29
 8009444:	d82b      	bhi.n	800949e <__sflush_r+0xb2>
 8009446:	4a2a      	ldr	r2, [pc, #168]	@ (80094f0 <__sflush_r+0x104>)
 8009448:	40ca      	lsrs	r2, r1
 800944a:	07d6      	lsls	r6, r2, #31
 800944c:	d527      	bpl.n	800949e <__sflush_r+0xb2>
 800944e:	2200      	movs	r2, #0
 8009450:	6062      	str	r2, [r4, #4]
 8009452:	04d9      	lsls	r1, r3, #19
 8009454:	6922      	ldr	r2, [r4, #16]
 8009456:	6022      	str	r2, [r4, #0]
 8009458:	d504      	bpl.n	8009464 <__sflush_r+0x78>
 800945a:	1c42      	adds	r2, r0, #1
 800945c:	d101      	bne.n	8009462 <__sflush_r+0x76>
 800945e:	682b      	ldr	r3, [r5, #0]
 8009460:	b903      	cbnz	r3, 8009464 <__sflush_r+0x78>
 8009462:	6560      	str	r0, [r4, #84]	@ 0x54
 8009464:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009466:	602f      	str	r7, [r5, #0]
 8009468:	b1b9      	cbz	r1, 800949a <__sflush_r+0xae>
 800946a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800946e:	4299      	cmp	r1, r3
 8009470:	d002      	beq.n	8009478 <__sflush_r+0x8c>
 8009472:	4628      	mov	r0, r5
 8009474:	f7ff f9e8 	bl	8008848 <_free_r>
 8009478:	2300      	movs	r3, #0
 800947a:	6363      	str	r3, [r4, #52]	@ 0x34
 800947c:	e00d      	b.n	800949a <__sflush_r+0xae>
 800947e:	2301      	movs	r3, #1
 8009480:	4628      	mov	r0, r5
 8009482:	47b0      	blx	r6
 8009484:	4602      	mov	r2, r0
 8009486:	1c50      	adds	r0, r2, #1
 8009488:	d1c9      	bne.n	800941e <__sflush_r+0x32>
 800948a:	682b      	ldr	r3, [r5, #0]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d0c6      	beq.n	800941e <__sflush_r+0x32>
 8009490:	2b1d      	cmp	r3, #29
 8009492:	d001      	beq.n	8009498 <__sflush_r+0xac>
 8009494:	2b16      	cmp	r3, #22
 8009496:	d11e      	bne.n	80094d6 <__sflush_r+0xea>
 8009498:	602f      	str	r7, [r5, #0]
 800949a:	2000      	movs	r0, #0
 800949c:	e022      	b.n	80094e4 <__sflush_r+0xf8>
 800949e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094a2:	b21b      	sxth	r3, r3
 80094a4:	e01b      	b.n	80094de <__sflush_r+0xf2>
 80094a6:	690f      	ldr	r7, [r1, #16]
 80094a8:	2f00      	cmp	r7, #0
 80094aa:	d0f6      	beq.n	800949a <__sflush_r+0xae>
 80094ac:	0793      	lsls	r3, r2, #30
 80094ae:	680e      	ldr	r6, [r1, #0]
 80094b0:	bf08      	it	eq
 80094b2:	694b      	ldreq	r3, [r1, #20]
 80094b4:	600f      	str	r7, [r1, #0]
 80094b6:	bf18      	it	ne
 80094b8:	2300      	movne	r3, #0
 80094ba:	eba6 0807 	sub.w	r8, r6, r7
 80094be:	608b      	str	r3, [r1, #8]
 80094c0:	f1b8 0f00 	cmp.w	r8, #0
 80094c4:	dde9      	ble.n	800949a <__sflush_r+0xae>
 80094c6:	6a21      	ldr	r1, [r4, #32]
 80094c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80094ca:	4643      	mov	r3, r8
 80094cc:	463a      	mov	r2, r7
 80094ce:	4628      	mov	r0, r5
 80094d0:	47b0      	blx	r6
 80094d2:	2800      	cmp	r0, #0
 80094d4:	dc08      	bgt.n	80094e8 <__sflush_r+0xfc>
 80094d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094de:	81a3      	strh	r3, [r4, #12]
 80094e0:	f04f 30ff 	mov.w	r0, #4294967295
 80094e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094e8:	4407      	add	r7, r0
 80094ea:	eba8 0800 	sub.w	r8, r8, r0
 80094ee:	e7e7      	b.n	80094c0 <__sflush_r+0xd4>
 80094f0:	20400001 	.word	0x20400001

080094f4 <_fflush_r>:
 80094f4:	b538      	push	{r3, r4, r5, lr}
 80094f6:	690b      	ldr	r3, [r1, #16]
 80094f8:	4605      	mov	r5, r0
 80094fa:	460c      	mov	r4, r1
 80094fc:	b913      	cbnz	r3, 8009504 <_fflush_r+0x10>
 80094fe:	2500      	movs	r5, #0
 8009500:	4628      	mov	r0, r5
 8009502:	bd38      	pop	{r3, r4, r5, pc}
 8009504:	b118      	cbz	r0, 800950e <_fflush_r+0x1a>
 8009506:	6a03      	ldr	r3, [r0, #32]
 8009508:	b90b      	cbnz	r3, 800950e <_fflush_r+0x1a>
 800950a:	f7fe fa27 	bl	800795c <__sinit>
 800950e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d0f3      	beq.n	80094fe <_fflush_r+0xa>
 8009516:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009518:	07d0      	lsls	r0, r2, #31
 800951a:	d404      	bmi.n	8009526 <_fflush_r+0x32>
 800951c:	0599      	lsls	r1, r3, #22
 800951e:	d402      	bmi.n	8009526 <_fflush_r+0x32>
 8009520:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009522:	f7fe fb34 	bl	8007b8e <__retarget_lock_acquire_recursive>
 8009526:	4628      	mov	r0, r5
 8009528:	4621      	mov	r1, r4
 800952a:	f7ff ff5f 	bl	80093ec <__sflush_r>
 800952e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009530:	07da      	lsls	r2, r3, #31
 8009532:	4605      	mov	r5, r0
 8009534:	d4e4      	bmi.n	8009500 <_fflush_r+0xc>
 8009536:	89a3      	ldrh	r3, [r4, #12]
 8009538:	059b      	lsls	r3, r3, #22
 800953a:	d4e1      	bmi.n	8009500 <_fflush_r+0xc>
 800953c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800953e:	f7fe fb27 	bl	8007b90 <__retarget_lock_release_recursive>
 8009542:	e7dd      	b.n	8009500 <_fflush_r+0xc>

08009544 <memmove>:
 8009544:	4288      	cmp	r0, r1
 8009546:	b510      	push	{r4, lr}
 8009548:	eb01 0402 	add.w	r4, r1, r2
 800954c:	d902      	bls.n	8009554 <memmove+0x10>
 800954e:	4284      	cmp	r4, r0
 8009550:	4623      	mov	r3, r4
 8009552:	d807      	bhi.n	8009564 <memmove+0x20>
 8009554:	1e43      	subs	r3, r0, #1
 8009556:	42a1      	cmp	r1, r4
 8009558:	d008      	beq.n	800956c <memmove+0x28>
 800955a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800955e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009562:	e7f8      	b.n	8009556 <memmove+0x12>
 8009564:	4402      	add	r2, r0
 8009566:	4601      	mov	r1, r0
 8009568:	428a      	cmp	r2, r1
 800956a:	d100      	bne.n	800956e <memmove+0x2a>
 800956c:	bd10      	pop	{r4, pc}
 800956e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009572:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009576:	e7f7      	b.n	8009568 <memmove+0x24>

08009578 <_sbrk_r>:
 8009578:	b538      	push	{r3, r4, r5, lr}
 800957a:	4d06      	ldr	r5, [pc, #24]	@ (8009594 <_sbrk_r+0x1c>)
 800957c:	2300      	movs	r3, #0
 800957e:	4604      	mov	r4, r0
 8009580:	4608      	mov	r0, r1
 8009582:	602b      	str	r3, [r5, #0]
 8009584:	f7f9 f8c6 	bl	8002714 <_sbrk>
 8009588:	1c43      	adds	r3, r0, #1
 800958a:	d102      	bne.n	8009592 <_sbrk_r+0x1a>
 800958c:	682b      	ldr	r3, [r5, #0]
 800958e:	b103      	cbz	r3, 8009592 <_sbrk_r+0x1a>
 8009590:	6023      	str	r3, [r4, #0]
 8009592:	bd38      	pop	{r3, r4, r5, pc}
 8009594:	20000c44 	.word	0x20000c44

08009598 <memcpy>:
 8009598:	440a      	add	r2, r1
 800959a:	4291      	cmp	r1, r2
 800959c:	f100 33ff 	add.w	r3, r0, #4294967295
 80095a0:	d100      	bne.n	80095a4 <memcpy+0xc>
 80095a2:	4770      	bx	lr
 80095a4:	b510      	push	{r4, lr}
 80095a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095ae:	4291      	cmp	r1, r2
 80095b0:	d1f9      	bne.n	80095a6 <memcpy+0xe>
 80095b2:	bd10      	pop	{r4, pc}

080095b4 <__assert_func>:
 80095b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80095b6:	4614      	mov	r4, r2
 80095b8:	461a      	mov	r2, r3
 80095ba:	4b09      	ldr	r3, [pc, #36]	@ (80095e0 <__assert_func+0x2c>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4605      	mov	r5, r0
 80095c0:	68d8      	ldr	r0, [r3, #12]
 80095c2:	b14c      	cbz	r4, 80095d8 <__assert_func+0x24>
 80095c4:	4b07      	ldr	r3, [pc, #28]	@ (80095e4 <__assert_func+0x30>)
 80095c6:	9100      	str	r1, [sp, #0]
 80095c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80095cc:	4906      	ldr	r1, [pc, #24]	@ (80095e8 <__assert_func+0x34>)
 80095ce:	462b      	mov	r3, r5
 80095d0:	f000 f870 	bl	80096b4 <fiprintf>
 80095d4:	f000 f880 	bl	80096d8 <abort>
 80095d8:	4b04      	ldr	r3, [pc, #16]	@ (80095ec <__assert_func+0x38>)
 80095da:	461c      	mov	r4, r3
 80095dc:	e7f3      	b.n	80095c6 <__assert_func+0x12>
 80095de:	bf00      	nop
 80095e0:	20000018 	.word	0x20000018
 80095e4:	08009e9d 	.word	0x08009e9d
 80095e8:	08009eaa 	.word	0x08009eaa
 80095ec:	08009ed8 	.word	0x08009ed8

080095f0 <_calloc_r>:
 80095f0:	b570      	push	{r4, r5, r6, lr}
 80095f2:	fba1 5402 	umull	r5, r4, r1, r2
 80095f6:	b934      	cbnz	r4, 8009606 <_calloc_r+0x16>
 80095f8:	4629      	mov	r1, r5
 80095fa:	f7ff f999 	bl	8008930 <_malloc_r>
 80095fe:	4606      	mov	r6, r0
 8009600:	b928      	cbnz	r0, 800960e <_calloc_r+0x1e>
 8009602:	4630      	mov	r0, r6
 8009604:	bd70      	pop	{r4, r5, r6, pc}
 8009606:	220c      	movs	r2, #12
 8009608:	6002      	str	r2, [r0, #0]
 800960a:	2600      	movs	r6, #0
 800960c:	e7f9      	b.n	8009602 <_calloc_r+0x12>
 800960e:	462a      	mov	r2, r5
 8009610:	4621      	mov	r1, r4
 8009612:	f7fe fa3e 	bl	8007a92 <memset>
 8009616:	e7f4      	b.n	8009602 <_calloc_r+0x12>

08009618 <__ascii_mbtowc>:
 8009618:	b082      	sub	sp, #8
 800961a:	b901      	cbnz	r1, 800961e <__ascii_mbtowc+0x6>
 800961c:	a901      	add	r1, sp, #4
 800961e:	b142      	cbz	r2, 8009632 <__ascii_mbtowc+0x1a>
 8009620:	b14b      	cbz	r3, 8009636 <__ascii_mbtowc+0x1e>
 8009622:	7813      	ldrb	r3, [r2, #0]
 8009624:	600b      	str	r3, [r1, #0]
 8009626:	7812      	ldrb	r2, [r2, #0]
 8009628:	1e10      	subs	r0, r2, #0
 800962a:	bf18      	it	ne
 800962c:	2001      	movne	r0, #1
 800962e:	b002      	add	sp, #8
 8009630:	4770      	bx	lr
 8009632:	4610      	mov	r0, r2
 8009634:	e7fb      	b.n	800962e <__ascii_mbtowc+0x16>
 8009636:	f06f 0001 	mvn.w	r0, #1
 800963a:	e7f8      	b.n	800962e <__ascii_mbtowc+0x16>

0800963c <_realloc_r>:
 800963c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009640:	4607      	mov	r7, r0
 8009642:	4614      	mov	r4, r2
 8009644:	460d      	mov	r5, r1
 8009646:	b921      	cbnz	r1, 8009652 <_realloc_r+0x16>
 8009648:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800964c:	4611      	mov	r1, r2
 800964e:	f7ff b96f 	b.w	8008930 <_malloc_r>
 8009652:	b92a      	cbnz	r2, 8009660 <_realloc_r+0x24>
 8009654:	f7ff f8f8 	bl	8008848 <_free_r>
 8009658:	4625      	mov	r5, r4
 800965a:	4628      	mov	r0, r5
 800965c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009660:	f000 f841 	bl	80096e6 <_malloc_usable_size_r>
 8009664:	4284      	cmp	r4, r0
 8009666:	4606      	mov	r6, r0
 8009668:	d802      	bhi.n	8009670 <_realloc_r+0x34>
 800966a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800966e:	d8f4      	bhi.n	800965a <_realloc_r+0x1e>
 8009670:	4621      	mov	r1, r4
 8009672:	4638      	mov	r0, r7
 8009674:	f7ff f95c 	bl	8008930 <_malloc_r>
 8009678:	4680      	mov	r8, r0
 800967a:	b908      	cbnz	r0, 8009680 <_realloc_r+0x44>
 800967c:	4645      	mov	r5, r8
 800967e:	e7ec      	b.n	800965a <_realloc_r+0x1e>
 8009680:	42b4      	cmp	r4, r6
 8009682:	4622      	mov	r2, r4
 8009684:	4629      	mov	r1, r5
 8009686:	bf28      	it	cs
 8009688:	4632      	movcs	r2, r6
 800968a:	f7ff ff85 	bl	8009598 <memcpy>
 800968e:	4629      	mov	r1, r5
 8009690:	4638      	mov	r0, r7
 8009692:	f7ff f8d9 	bl	8008848 <_free_r>
 8009696:	e7f1      	b.n	800967c <_realloc_r+0x40>

08009698 <__ascii_wctomb>:
 8009698:	4603      	mov	r3, r0
 800969a:	4608      	mov	r0, r1
 800969c:	b141      	cbz	r1, 80096b0 <__ascii_wctomb+0x18>
 800969e:	2aff      	cmp	r2, #255	@ 0xff
 80096a0:	d904      	bls.n	80096ac <__ascii_wctomb+0x14>
 80096a2:	228a      	movs	r2, #138	@ 0x8a
 80096a4:	601a      	str	r2, [r3, #0]
 80096a6:	f04f 30ff 	mov.w	r0, #4294967295
 80096aa:	4770      	bx	lr
 80096ac:	700a      	strb	r2, [r1, #0]
 80096ae:	2001      	movs	r0, #1
 80096b0:	4770      	bx	lr
	...

080096b4 <fiprintf>:
 80096b4:	b40e      	push	{r1, r2, r3}
 80096b6:	b503      	push	{r0, r1, lr}
 80096b8:	4601      	mov	r1, r0
 80096ba:	ab03      	add	r3, sp, #12
 80096bc:	4805      	ldr	r0, [pc, #20]	@ (80096d4 <fiprintf+0x20>)
 80096be:	f853 2b04 	ldr.w	r2, [r3], #4
 80096c2:	6800      	ldr	r0, [r0, #0]
 80096c4:	9301      	str	r3, [sp, #4]
 80096c6:	f000 f83f 	bl	8009748 <_vfiprintf_r>
 80096ca:	b002      	add	sp, #8
 80096cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80096d0:	b003      	add	sp, #12
 80096d2:	4770      	bx	lr
 80096d4:	20000018 	.word	0x20000018

080096d8 <abort>:
 80096d8:	b508      	push	{r3, lr}
 80096da:	2006      	movs	r0, #6
 80096dc:	f000 fa08 	bl	8009af0 <raise>
 80096e0:	2001      	movs	r0, #1
 80096e2:	f7f8 ff9f 	bl	8002624 <_exit>

080096e6 <_malloc_usable_size_r>:
 80096e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096ea:	1f18      	subs	r0, r3, #4
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	bfbc      	itt	lt
 80096f0:	580b      	ldrlt	r3, [r1, r0]
 80096f2:	18c0      	addlt	r0, r0, r3
 80096f4:	4770      	bx	lr

080096f6 <__sfputc_r>:
 80096f6:	6893      	ldr	r3, [r2, #8]
 80096f8:	3b01      	subs	r3, #1
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	b410      	push	{r4}
 80096fe:	6093      	str	r3, [r2, #8]
 8009700:	da08      	bge.n	8009714 <__sfputc_r+0x1e>
 8009702:	6994      	ldr	r4, [r2, #24]
 8009704:	42a3      	cmp	r3, r4
 8009706:	db01      	blt.n	800970c <__sfputc_r+0x16>
 8009708:	290a      	cmp	r1, #10
 800970a:	d103      	bne.n	8009714 <__sfputc_r+0x1e>
 800970c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009710:	f000 b932 	b.w	8009978 <__swbuf_r>
 8009714:	6813      	ldr	r3, [r2, #0]
 8009716:	1c58      	adds	r0, r3, #1
 8009718:	6010      	str	r0, [r2, #0]
 800971a:	7019      	strb	r1, [r3, #0]
 800971c:	4608      	mov	r0, r1
 800971e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009722:	4770      	bx	lr

08009724 <__sfputs_r>:
 8009724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009726:	4606      	mov	r6, r0
 8009728:	460f      	mov	r7, r1
 800972a:	4614      	mov	r4, r2
 800972c:	18d5      	adds	r5, r2, r3
 800972e:	42ac      	cmp	r4, r5
 8009730:	d101      	bne.n	8009736 <__sfputs_r+0x12>
 8009732:	2000      	movs	r0, #0
 8009734:	e007      	b.n	8009746 <__sfputs_r+0x22>
 8009736:	f814 1b01 	ldrb.w	r1, [r4], #1
 800973a:	463a      	mov	r2, r7
 800973c:	4630      	mov	r0, r6
 800973e:	f7ff ffda 	bl	80096f6 <__sfputc_r>
 8009742:	1c43      	adds	r3, r0, #1
 8009744:	d1f3      	bne.n	800972e <__sfputs_r+0xa>
 8009746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009748 <_vfiprintf_r>:
 8009748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800974c:	460d      	mov	r5, r1
 800974e:	b09d      	sub	sp, #116	@ 0x74
 8009750:	4614      	mov	r4, r2
 8009752:	4698      	mov	r8, r3
 8009754:	4606      	mov	r6, r0
 8009756:	b118      	cbz	r0, 8009760 <_vfiprintf_r+0x18>
 8009758:	6a03      	ldr	r3, [r0, #32]
 800975a:	b90b      	cbnz	r3, 8009760 <_vfiprintf_r+0x18>
 800975c:	f7fe f8fe 	bl	800795c <__sinit>
 8009760:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009762:	07d9      	lsls	r1, r3, #31
 8009764:	d405      	bmi.n	8009772 <_vfiprintf_r+0x2a>
 8009766:	89ab      	ldrh	r3, [r5, #12]
 8009768:	059a      	lsls	r2, r3, #22
 800976a:	d402      	bmi.n	8009772 <_vfiprintf_r+0x2a>
 800976c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800976e:	f7fe fa0e 	bl	8007b8e <__retarget_lock_acquire_recursive>
 8009772:	89ab      	ldrh	r3, [r5, #12]
 8009774:	071b      	lsls	r3, r3, #28
 8009776:	d501      	bpl.n	800977c <_vfiprintf_r+0x34>
 8009778:	692b      	ldr	r3, [r5, #16]
 800977a:	b99b      	cbnz	r3, 80097a4 <_vfiprintf_r+0x5c>
 800977c:	4629      	mov	r1, r5
 800977e:	4630      	mov	r0, r6
 8009780:	f000 f938 	bl	80099f4 <__swsetup_r>
 8009784:	b170      	cbz	r0, 80097a4 <_vfiprintf_r+0x5c>
 8009786:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009788:	07dc      	lsls	r4, r3, #31
 800978a:	d504      	bpl.n	8009796 <_vfiprintf_r+0x4e>
 800978c:	f04f 30ff 	mov.w	r0, #4294967295
 8009790:	b01d      	add	sp, #116	@ 0x74
 8009792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009796:	89ab      	ldrh	r3, [r5, #12]
 8009798:	0598      	lsls	r0, r3, #22
 800979a:	d4f7      	bmi.n	800978c <_vfiprintf_r+0x44>
 800979c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800979e:	f7fe f9f7 	bl	8007b90 <__retarget_lock_release_recursive>
 80097a2:	e7f3      	b.n	800978c <_vfiprintf_r+0x44>
 80097a4:	2300      	movs	r3, #0
 80097a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80097a8:	2320      	movs	r3, #32
 80097aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80097b2:	2330      	movs	r3, #48	@ 0x30
 80097b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009964 <_vfiprintf_r+0x21c>
 80097b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097bc:	f04f 0901 	mov.w	r9, #1
 80097c0:	4623      	mov	r3, r4
 80097c2:	469a      	mov	sl, r3
 80097c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097c8:	b10a      	cbz	r2, 80097ce <_vfiprintf_r+0x86>
 80097ca:	2a25      	cmp	r2, #37	@ 0x25
 80097cc:	d1f9      	bne.n	80097c2 <_vfiprintf_r+0x7a>
 80097ce:	ebba 0b04 	subs.w	fp, sl, r4
 80097d2:	d00b      	beq.n	80097ec <_vfiprintf_r+0xa4>
 80097d4:	465b      	mov	r3, fp
 80097d6:	4622      	mov	r2, r4
 80097d8:	4629      	mov	r1, r5
 80097da:	4630      	mov	r0, r6
 80097dc:	f7ff ffa2 	bl	8009724 <__sfputs_r>
 80097e0:	3001      	adds	r0, #1
 80097e2:	f000 80a7 	beq.w	8009934 <_vfiprintf_r+0x1ec>
 80097e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097e8:	445a      	add	r2, fp
 80097ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80097ec:	f89a 3000 	ldrb.w	r3, [sl]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f000 809f 	beq.w	8009934 <_vfiprintf_r+0x1ec>
 80097f6:	2300      	movs	r3, #0
 80097f8:	f04f 32ff 	mov.w	r2, #4294967295
 80097fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009800:	f10a 0a01 	add.w	sl, sl, #1
 8009804:	9304      	str	r3, [sp, #16]
 8009806:	9307      	str	r3, [sp, #28]
 8009808:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800980c:	931a      	str	r3, [sp, #104]	@ 0x68
 800980e:	4654      	mov	r4, sl
 8009810:	2205      	movs	r2, #5
 8009812:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009816:	4853      	ldr	r0, [pc, #332]	@ (8009964 <_vfiprintf_r+0x21c>)
 8009818:	f7f6 fcfa 	bl	8000210 <memchr>
 800981c:	9a04      	ldr	r2, [sp, #16]
 800981e:	b9d8      	cbnz	r0, 8009858 <_vfiprintf_r+0x110>
 8009820:	06d1      	lsls	r1, r2, #27
 8009822:	bf44      	itt	mi
 8009824:	2320      	movmi	r3, #32
 8009826:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800982a:	0713      	lsls	r3, r2, #28
 800982c:	bf44      	itt	mi
 800982e:	232b      	movmi	r3, #43	@ 0x2b
 8009830:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009834:	f89a 3000 	ldrb.w	r3, [sl]
 8009838:	2b2a      	cmp	r3, #42	@ 0x2a
 800983a:	d015      	beq.n	8009868 <_vfiprintf_r+0x120>
 800983c:	9a07      	ldr	r2, [sp, #28]
 800983e:	4654      	mov	r4, sl
 8009840:	2000      	movs	r0, #0
 8009842:	f04f 0c0a 	mov.w	ip, #10
 8009846:	4621      	mov	r1, r4
 8009848:	f811 3b01 	ldrb.w	r3, [r1], #1
 800984c:	3b30      	subs	r3, #48	@ 0x30
 800984e:	2b09      	cmp	r3, #9
 8009850:	d94b      	bls.n	80098ea <_vfiprintf_r+0x1a2>
 8009852:	b1b0      	cbz	r0, 8009882 <_vfiprintf_r+0x13a>
 8009854:	9207      	str	r2, [sp, #28]
 8009856:	e014      	b.n	8009882 <_vfiprintf_r+0x13a>
 8009858:	eba0 0308 	sub.w	r3, r0, r8
 800985c:	fa09 f303 	lsl.w	r3, r9, r3
 8009860:	4313      	orrs	r3, r2
 8009862:	9304      	str	r3, [sp, #16]
 8009864:	46a2      	mov	sl, r4
 8009866:	e7d2      	b.n	800980e <_vfiprintf_r+0xc6>
 8009868:	9b03      	ldr	r3, [sp, #12]
 800986a:	1d19      	adds	r1, r3, #4
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	9103      	str	r1, [sp, #12]
 8009870:	2b00      	cmp	r3, #0
 8009872:	bfbb      	ittet	lt
 8009874:	425b      	neglt	r3, r3
 8009876:	f042 0202 	orrlt.w	r2, r2, #2
 800987a:	9307      	strge	r3, [sp, #28]
 800987c:	9307      	strlt	r3, [sp, #28]
 800987e:	bfb8      	it	lt
 8009880:	9204      	strlt	r2, [sp, #16]
 8009882:	7823      	ldrb	r3, [r4, #0]
 8009884:	2b2e      	cmp	r3, #46	@ 0x2e
 8009886:	d10a      	bne.n	800989e <_vfiprintf_r+0x156>
 8009888:	7863      	ldrb	r3, [r4, #1]
 800988a:	2b2a      	cmp	r3, #42	@ 0x2a
 800988c:	d132      	bne.n	80098f4 <_vfiprintf_r+0x1ac>
 800988e:	9b03      	ldr	r3, [sp, #12]
 8009890:	1d1a      	adds	r2, r3, #4
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	9203      	str	r2, [sp, #12]
 8009896:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800989a:	3402      	adds	r4, #2
 800989c:	9305      	str	r3, [sp, #20]
 800989e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009974 <_vfiprintf_r+0x22c>
 80098a2:	7821      	ldrb	r1, [r4, #0]
 80098a4:	2203      	movs	r2, #3
 80098a6:	4650      	mov	r0, sl
 80098a8:	f7f6 fcb2 	bl	8000210 <memchr>
 80098ac:	b138      	cbz	r0, 80098be <_vfiprintf_r+0x176>
 80098ae:	9b04      	ldr	r3, [sp, #16]
 80098b0:	eba0 000a 	sub.w	r0, r0, sl
 80098b4:	2240      	movs	r2, #64	@ 0x40
 80098b6:	4082      	lsls	r2, r0
 80098b8:	4313      	orrs	r3, r2
 80098ba:	3401      	adds	r4, #1
 80098bc:	9304      	str	r3, [sp, #16]
 80098be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c2:	4829      	ldr	r0, [pc, #164]	@ (8009968 <_vfiprintf_r+0x220>)
 80098c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098c8:	2206      	movs	r2, #6
 80098ca:	f7f6 fca1 	bl	8000210 <memchr>
 80098ce:	2800      	cmp	r0, #0
 80098d0:	d03f      	beq.n	8009952 <_vfiprintf_r+0x20a>
 80098d2:	4b26      	ldr	r3, [pc, #152]	@ (800996c <_vfiprintf_r+0x224>)
 80098d4:	bb1b      	cbnz	r3, 800991e <_vfiprintf_r+0x1d6>
 80098d6:	9b03      	ldr	r3, [sp, #12]
 80098d8:	3307      	adds	r3, #7
 80098da:	f023 0307 	bic.w	r3, r3, #7
 80098de:	3308      	adds	r3, #8
 80098e0:	9303      	str	r3, [sp, #12]
 80098e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098e4:	443b      	add	r3, r7
 80098e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80098e8:	e76a      	b.n	80097c0 <_vfiprintf_r+0x78>
 80098ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80098ee:	460c      	mov	r4, r1
 80098f0:	2001      	movs	r0, #1
 80098f2:	e7a8      	b.n	8009846 <_vfiprintf_r+0xfe>
 80098f4:	2300      	movs	r3, #0
 80098f6:	3401      	adds	r4, #1
 80098f8:	9305      	str	r3, [sp, #20]
 80098fa:	4619      	mov	r1, r3
 80098fc:	f04f 0c0a 	mov.w	ip, #10
 8009900:	4620      	mov	r0, r4
 8009902:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009906:	3a30      	subs	r2, #48	@ 0x30
 8009908:	2a09      	cmp	r2, #9
 800990a:	d903      	bls.n	8009914 <_vfiprintf_r+0x1cc>
 800990c:	2b00      	cmp	r3, #0
 800990e:	d0c6      	beq.n	800989e <_vfiprintf_r+0x156>
 8009910:	9105      	str	r1, [sp, #20]
 8009912:	e7c4      	b.n	800989e <_vfiprintf_r+0x156>
 8009914:	fb0c 2101 	mla	r1, ip, r1, r2
 8009918:	4604      	mov	r4, r0
 800991a:	2301      	movs	r3, #1
 800991c:	e7f0      	b.n	8009900 <_vfiprintf_r+0x1b8>
 800991e:	ab03      	add	r3, sp, #12
 8009920:	9300      	str	r3, [sp, #0]
 8009922:	462a      	mov	r2, r5
 8009924:	4b12      	ldr	r3, [pc, #72]	@ (8009970 <_vfiprintf_r+0x228>)
 8009926:	a904      	add	r1, sp, #16
 8009928:	4630      	mov	r0, r6
 800992a:	f7fd fbd5 	bl	80070d8 <_printf_float>
 800992e:	4607      	mov	r7, r0
 8009930:	1c78      	adds	r0, r7, #1
 8009932:	d1d6      	bne.n	80098e2 <_vfiprintf_r+0x19a>
 8009934:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009936:	07d9      	lsls	r1, r3, #31
 8009938:	d405      	bmi.n	8009946 <_vfiprintf_r+0x1fe>
 800993a:	89ab      	ldrh	r3, [r5, #12]
 800993c:	059a      	lsls	r2, r3, #22
 800993e:	d402      	bmi.n	8009946 <_vfiprintf_r+0x1fe>
 8009940:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009942:	f7fe f925 	bl	8007b90 <__retarget_lock_release_recursive>
 8009946:	89ab      	ldrh	r3, [r5, #12]
 8009948:	065b      	lsls	r3, r3, #25
 800994a:	f53f af1f 	bmi.w	800978c <_vfiprintf_r+0x44>
 800994e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009950:	e71e      	b.n	8009790 <_vfiprintf_r+0x48>
 8009952:	ab03      	add	r3, sp, #12
 8009954:	9300      	str	r3, [sp, #0]
 8009956:	462a      	mov	r2, r5
 8009958:	4b05      	ldr	r3, [pc, #20]	@ (8009970 <_vfiprintf_r+0x228>)
 800995a:	a904      	add	r1, sp, #16
 800995c:	4630      	mov	r0, r6
 800995e:	f7fd fe53 	bl	8007608 <_printf_i>
 8009962:	e7e4      	b.n	800992e <_vfiprintf_r+0x1e6>
 8009964:	08009e82 	.word	0x08009e82
 8009968:	08009e8c 	.word	0x08009e8c
 800996c:	080070d9 	.word	0x080070d9
 8009970:	08009725 	.word	0x08009725
 8009974:	08009e88 	.word	0x08009e88

08009978 <__swbuf_r>:
 8009978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997a:	460e      	mov	r6, r1
 800997c:	4614      	mov	r4, r2
 800997e:	4605      	mov	r5, r0
 8009980:	b118      	cbz	r0, 800998a <__swbuf_r+0x12>
 8009982:	6a03      	ldr	r3, [r0, #32]
 8009984:	b90b      	cbnz	r3, 800998a <__swbuf_r+0x12>
 8009986:	f7fd ffe9 	bl	800795c <__sinit>
 800998a:	69a3      	ldr	r3, [r4, #24]
 800998c:	60a3      	str	r3, [r4, #8]
 800998e:	89a3      	ldrh	r3, [r4, #12]
 8009990:	071a      	lsls	r2, r3, #28
 8009992:	d501      	bpl.n	8009998 <__swbuf_r+0x20>
 8009994:	6923      	ldr	r3, [r4, #16]
 8009996:	b943      	cbnz	r3, 80099aa <__swbuf_r+0x32>
 8009998:	4621      	mov	r1, r4
 800999a:	4628      	mov	r0, r5
 800999c:	f000 f82a 	bl	80099f4 <__swsetup_r>
 80099a0:	b118      	cbz	r0, 80099aa <__swbuf_r+0x32>
 80099a2:	f04f 37ff 	mov.w	r7, #4294967295
 80099a6:	4638      	mov	r0, r7
 80099a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099aa:	6823      	ldr	r3, [r4, #0]
 80099ac:	6922      	ldr	r2, [r4, #16]
 80099ae:	1a98      	subs	r0, r3, r2
 80099b0:	6963      	ldr	r3, [r4, #20]
 80099b2:	b2f6      	uxtb	r6, r6
 80099b4:	4283      	cmp	r3, r0
 80099b6:	4637      	mov	r7, r6
 80099b8:	dc05      	bgt.n	80099c6 <__swbuf_r+0x4e>
 80099ba:	4621      	mov	r1, r4
 80099bc:	4628      	mov	r0, r5
 80099be:	f7ff fd99 	bl	80094f4 <_fflush_r>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	d1ed      	bne.n	80099a2 <__swbuf_r+0x2a>
 80099c6:	68a3      	ldr	r3, [r4, #8]
 80099c8:	3b01      	subs	r3, #1
 80099ca:	60a3      	str	r3, [r4, #8]
 80099cc:	6823      	ldr	r3, [r4, #0]
 80099ce:	1c5a      	adds	r2, r3, #1
 80099d0:	6022      	str	r2, [r4, #0]
 80099d2:	701e      	strb	r6, [r3, #0]
 80099d4:	6962      	ldr	r2, [r4, #20]
 80099d6:	1c43      	adds	r3, r0, #1
 80099d8:	429a      	cmp	r2, r3
 80099da:	d004      	beq.n	80099e6 <__swbuf_r+0x6e>
 80099dc:	89a3      	ldrh	r3, [r4, #12]
 80099de:	07db      	lsls	r3, r3, #31
 80099e0:	d5e1      	bpl.n	80099a6 <__swbuf_r+0x2e>
 80099e2:	2e0a      	cmp	r6, #10
 80099e4:	d1df      	bne.n	80099a6 <__swbuf_r+0x2e>
 80099e6:	4621      	mov	r1, r4
 80099e8:	4628      	mov	r0, r5
 80099ea:	f7ff fd83 	bl	80094f4 <_fflush_r>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	d0d9      	beq.n	80099a6 <__swbuf_r+0x2e>
 80099f2:	e7d6      	b.n	80099a2 <__swbuf_r+0x2a>

080099f4 <__swsetup_r>:
 80099f4:	b538      	push	{r3, r4, r5, lr}
 80099f6:	4b29      	ldr	r3, [pc, #164]	@ (8009a9c <__swsetup_r+0xa8>)
 80099f8:	4605      	mov	r5, r0
 80099fa:	6818      	ldr	r0, [r3, #0]
 80099fc:	460c      	mov	r4, r1
 80099fe:	b118      	cbz	r0, 8009a08 <__swsetup_r+0x14>
 8009a00:	6a03      	ldr	r3, [r0, #32]
 8009a02:	b90b      	cbnz	r3, 8009a08 <__swsetup_r+0x14>
 8009a04:	f7fd ffaa 	bl	800795c <__sinit>
 8009a08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a0c:	0719      	lsls	r1, r3, #28
 8009a0e:	d422      	bmi.n	8009a56 <__swsetup_r+0x62>
 8009a10:	06da      	lsls	r2, r3, #27
 8009a12:	d407      	bmi.n	8009a24 <__swsetup_r+0x30>
 8009a14:	2209      	movs	r2, #9
 8009a16:	602a      	str	r2, [r5, #0]
 8009a18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a1c:	81a3      	strh	r3, [r4, #12]
 8009a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a22:	e033      	b.n	8009a8c <__swsetup_r+0x98>
 8009a24:	0758      	lsls	r0, r3, #29
 8009a26:	d512      	bpl.n	8009a4e <__swsetup_r+0x5a>
 8009a28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a2a:	b141      	cbz	r1, 8009a3e <__swsetup_r+0x4a>
 8009a2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a30:	4299      	cmp	r1, r3
 8009a32:	d002      	beq.n	8009a3a <__swsetup_r+0x46>
 8009a34:	4628      	mov	r0, r5
 8009a36:	f7fe ff07 	bl	8008848 <_free_r>
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a3e:	89a3      	ldrh	r3, [r4, #12]
 8009a40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a44:	81a3      	strh	r3, [r4, #12]
 8009a46:	2300      	movs	r3, #0
 8009a48:	6063      	str	r3, [r4, #4]
 8009a4a:	6923      	ldr	r3, [r4, #16]
 8009a4c:	6023      	str	r3, [r4, #0]
 8009a4e:	89a3      	ldrh	r3, [r4, #12]
 8009a50:	f043 0308 	orr.w	r3, r3, #8
 8009a54:	81a3      	strh	r3, [r4, #12]
 8009a56:	6923      	ldr	r3, [r4, #16]
 8009a58:	b94b      	cbnz	r3, 8009a6e <__swsetup_r+0x7a>
 8009a5a:	89a3      	ldrh	r3, [r4, #12]
 8009a5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009a60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a64:	d003      	beq.n	8009a6e <__swsetup_r+0x7a>
 8009a66:	4621      	mov	r1, r4
 8009a68:	4628      	mov	r0, r5
 8009a6a:	f000 f883 	bl	8009b74 <__smakebuf_r>
 8009a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a72:	f013 0201 	ands.w	r2, r3, #1
 8009a76:	d00a      	beq.n	8009a8e <__swsetup_r+0x9a>
 8009a78:	2200      	movs	r2, #0
 8009a7a:	60a2      	str	r2, [r4, #8]
 8009a7c:	6962      	ldr	r2, [r4, #20]
 8009a7e:	4252      	negs	r2, r2
 8009a80:	61a2      	str	r2, [r4, #24]
 8009a82:	6922      	ldr	r2, [r4, #16]
 8009a84:	b942      	cbnz	r2, 8009a98 <__swsetup_r+0xa4>
 8009a86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009a8a:	d1c5      	bne.n	8009a18 <__swsetup_r+0x24>
 8009a8c:	bd38      	pop	{r3, r4, r5, pc}
 8009a8e:	0799      	lsls	r1, r3, #30
 8009a90:	bf58      	it	pl
 8009a92:	6962      	ldrpl	r2, [r4, #20]
 8009a94:	60a2      	str	r2, [r4, #8]
 8009a96:	e7f4      	b.n	8009a82 <__swsetup_r+0x8e>
 8009a98:	2000      	movs	r0, #0
 8009a9a:	e7f7      	b.n	8009a8c <__swsetup_r+0x98>
 8009a9c:	20000018 	.word	0x20000018

08009aa0 <_raise_r>:
 8009aa0:	291f      	cmp	r1, #31
 8009aa2:	b538      	push	{r3, r4, r5, lr}
 8009aa4:	4605      	mov	r5, r0
 8009aa6:	460c      	mov	r4, r1
 8009aa8:	d904      	bls.n	8009ab4 <_raise_r+0x14>
 8009aaa:	2316      	movs	r3, #22
 8009aac:	6003      	str	r3, [r0, #0]
 8009aae:	f04f 30ff 	mov.w	r0, #4294967295
 8009ab2:	bd38      	pop	{r3, r4, r5, pc}
 8009ab4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009ab6:	b112      	cbz	r2, 8009abe <_raise_r+0x1e>
 8009ab8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009abc:	b94b      	cbnz	r3, 8009ad2 <_raise_r+0x32>
 8009abe:	4628      	mov	r0, r5
 8009ac0:	f000 f830 	bl	8009b24 <_getpid_r>
 8009ac4:	4622      	mov	r2, r4
 8009ac6:	4601      	mov	r1, r0
 8009ac8:	4628      	mov	r0, r5
 8009aca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ace:	f000 b817 	b.w	8009b00 <_kill_r>
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d00a      	beq.n	8009aec <_raise_r+0x4c>
 8009ad6:	1c59      	adds	r1, r3, #1
 8009ad8:	d103      	bne.n	8009ae2 <_raise_r+0x42>
 8009ada:	2316      	movs	r3, #22
 8009adc:	6003      	str	r3, [r0, #0]
 8009ade:	2001      	movs	r0, #1
 8009ae0:	e7e7      	b.n	8009ab2 <_raise_r+0x12>
 8009ae2:	2100      	movs	r1, #0
 8009ae4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009ae8:	4620      	mov	r0, r4
 8009aea:	4798      	blx	r3
 8009aec:	2000      	movs	r0, #0
 8009aee:	e7e0      	b.n	8009ab2 <_raise_r+0x12>

08009af0 <raise>:
 8009af0:	4b02      	ldr	r3, [pc, #8]	@ (8009afc <raise+0xc>)
 8009af2:	4601      	mov	r1, r0
 8009af4:	6818      	ldr	r0, [r3, #0]
 8009af6:	f7ff bfd3 	b.w	8009aa0 <_raise_r>
 8009afa:	bf00      	nop
 8009afc:	20000018 	.word	0x20000018

08009b00 <_kill_r>:
 8009b00:	b538      	push	{r3, r4, r5, lr}
 8009b02:	4d07      	ldr	r5, [pc, #28]	@ (8009b20 <_kill_r+0x20>)
 8009b04:	2300      	movs	r3, #0
 8009b06:	4604      	mov	r4, r0
 8009b08:	4608      	mov	r0, r1
 8009b0a:	4611      	mov	r1, r2
 8009b0c:	602b      	str	r3, [r5, #0]
 8009b0e:	f7f8 fd79 	bl	8002604 <_kill>
 8009b12:	1c43      	adds	r3, r0, #1
 8009b14:	d102      	bne.n	8009b1c <_kill_r+0x1c>
 8009b16:	682b      	ldr	r3, [r5, #0]
 8009b18:	b103      	cbz	r3, 8009b1c <_kill_r+0x1c>
 8009b1a:	6023      	str	r3, [r4, #0]
 8009b1c:	bd38      	pop	{r3, r4, r5, pc}
 8009b1e:	bf00      	nop
 8009b20:	20000c44 	.word	0x20000c44

08009b24 <_getpid_r>:
 8009b24:	f7f8 bd66 	b.w	80025f4 <_getpid>

08009b28 <__swhatbuf_r>:
 8009b28:	b570      	push	{r4, r5, r6, lr}
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b30:	2900      	cmp	r1, #0
 8009b32:	b096      	sub	sp, #88	@ 0x58
 8009b34:	4615      	mov	r5, r2
 8009b36:	461e      	mov	r6, r3
 8009b38:	da0d      	bge.n	8009b56 <__swhatbuf_r+0x2e>
 8009b3a:	89a3      	ldrh	r3, [r4, #12]
 8009b3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b40:	f04f 0100 	mov.w	r1, #0
 8009b44:	bf14      	ite	ne
 8009b46:	2340      	movne	r3, #64	@ 0x40
 8009b48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b4c:	2000      	movs	r0, #0
 8009b4e:	6031      	str	r1, [r6, #0]
 8009b50:	602b      	str	r3, [r5, #0]
 8009b52:	b016      	add	sp, #88	@ 0x58
 8009b54:	bd70      	pop	{r4, r5, r6, pc}
 8009b56:	466a      	mov	r2, sp
 8009b58:	f000 f848 	bl	8009bec <_fstat_r>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	dbec      	blt.n	8009b3a <__swhatbuf_r+0x12>
 8009b60:	9901      	ldr	r1, [sp, #4]
 8009b62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009b66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009b6a:	4259      	negs	r1, r3
 8009b6c:	4159      	adcs	r1, r3
 8009b6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b72:	e7eb      	b.n	8009b4c <__swhatbuf_r+0x24>

08009b74 <__smakebuf_r>:
 8009b74:	898b      	ldrh	r3, [r1, #12]
 8009b76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b78:	079d      	lsls	r5, r3, #30
 8009b7a:	4606      	mov	r6, r0
 8009b7c:	460c      	mov	r4, r1
 8009b7e:	d507      	bpl.n	8009b90 <__smakebuf_r+0x1c>
 8009b80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009b84:	6023      	str	r3, [r4, #0]
 8009b86:	6123      	str	r3, [r4, #16]
 8009b88:	2301      	movs	r3, #1
 8009b8a:	6163      	str	r3, [r4, #20]
 8009b8c:	b003      	add	sp, #12
 8009b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b90:	ab01      	add	r3, sp, #4
 8009b92:	466a      	mov	r2, sp
 8009b94:	f7ff ffc8 	bl	8009b28 <__swhatbuf_r>
 8009b98:	9f00      	ldr	r7, [sp, #0]
 8009b9a:	4605      	mov	r5, r0
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	f7fe fec6 	bl	8008930 <_malloc_r>
 8009ba4:	b948      	cbnz	r0, 8009bba <__smakebuf_r+0x46>
 8009ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009baa:	059a      	lsls	r2, r3, #22
 8009bac:	d4ee      	bmi.n	8009b8c <__smakebuf_r+0x18>
 8009bae:	f023 0303 	bic.w	r3, r3, #3
 8009bb2:	f043 0302 	orr.w	r3, r3, #2
 8009bb6:	81a3      	strh	r3, [r4, #12]
 8009bb8:	e7e2      	b.n	8009b80 <__smakebuf_r+0xc>
 8009bba:	89a3      	ldrh	r3, [r4, #12]
 8009bbc:	6020      	str	r0, [r4, #0]
 8009bbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bc2:	81a3      	strh	r3, [r4, #12]
 8009bc4:	9b01      	ldr	r3, [sp, #4]
 8009bc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009bca:	b15b      	cbz	r3, 8009be4 <__smakebuf_r+0x70>
 8009bcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bd0:	4630      	mov	r0, r6
 8009bd2:	f000 f81d 	bl	8009c10 <_isatty_r>
 8009bd6:	b128      	cbz	r0, 8009be4 <__smakebuf_r+0x70>
 8009bd8:	89a3      	ldrh	r3, [r4, #12]
 8009bda:	f023 0303 	bic.w	r3, r3, #3
 8009bde:	f043 0301 	orr.w	r3, r3, #1
 8009be2:	81a3      	strh	r3, [r4, #12]
 8009be4:	89a3      	ldrh	r3, [r4, #12]
 8009be6:	431d      	orrs	r5, r3
 8009be8:	81a5      	strh	r5, [r4, #12]
 8009bea:	e7cf      	b.n	8009b8c <__smakebuf_r+0x18>

08009bec <_fstat_r>:
 8009bec:	b538      	push	{r3, r4, r5, lr}
 8009bee:	4d07      	ldr	r5, [pc, #28]	@ (8009c0c <_fstat_r+0x20>)
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	4604      	mov	r4, r0
 8009bf4:	4608      	mov	r0, r1
 8009bf6:	4611      	mov	r1, r2
 8009bf8:	602b      	str	r3, [r5, #0]
 8009bfa:	f7f8 fd63 	bl	80026c4 <_fstat>
 8009bfe:	1c43      	adds	r3, r0, #1
 8009c00:	d102      	bne.n	8009c08 <_fstat_r+0x1c>
 8009c02:	682b      	ldr	r3, [r5, #0]
 8009c04:	b103      	cbz	r3, 8009c08 <_fstat_r+0x1c>
 8009c06:	6023      	str	r3, [r4, #0]
 8009c08:	bd38      	pop	{r3, r4, r5, pc}
 8009c0a:	bf00      	nop
 8009c0c:	20000c44 	.word	0x20000c44

08009c10 <_isatty_r>:
 8009c10:	b538      	push	{r3, r4, r5, lr}
 8009c12:	4d06      	ldr	r5, [pc, #24]	@ (8009c2c <_isatty_r+0x1c>)
 8009c14:	2300      	movs	r3, #0
 8009c16:	4604      	mov	r4, r0
 8009c18:	4608      	mov	r0, r1
 8009c1a:	602b      	str	r3, [r5, #0]
 8009c1c:	f7f8 fd62 	bl	80026e4 <_isatty>
 8009c20:	1c43      	adds	r3, r0, #1
 8009c22:	d102      	bne.n	8009c2a <_isatty_r+0x1a>
 8009c24:	682b      	ldr	r3, [r5, #0]
 8009c26:	b103      	cbz	r3, 8009c2a <_isatty_r+0x1a>
 8009c28:	6023      	str	r3, [r4, #0]
 8009c2a:	bd38      	pop	{r3, r4, r5, pc}
 8009c2c:	20000c44 	.word	0x20000c44

08009c30 <_init>:
 8009c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c32:	bf00      	nop
 8009c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c36:	bc08      	pop	{r3}
 8009c38:	469e      	mov	lr, r3
 8009c3a:	4770      	bx	lr

08009c3c <_fini>:
 8009c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3e:	bf00      	nop
 8009c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c42:	bc08      	pop	{r3}
 8009c44:	469e      	mov	lr, r3
 8009c46:	4770      	bx	lr
