Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Mar 16 16:39:38 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file axi_algorithm_timing_summary_routed.rpt -rpx axi_algorithm_timing_summary_routed.rpx
| Design       : axi_algorithm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.629        0.000                      0                 2191        0.133        0.000                      0                 2191        3.750        0.000                       0                   858  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.629        0.000                      0                 2191        0.133        0.000                      0                 2191        3.750        0.000                       0                   858  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 4.133ns (63.697%)  route 2.356ns (36.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.741     1.741    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      4.009     5.750 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/P[41]
                         net (fo=3, routed)           1.911     7.661    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/D[31]
    SLICE_X35Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.785 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/ram_reg_1_i_1__0/O
                         net (fo=1, routed)           0.444     8.229    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/d0[41]
    RAMB18_X2Y24         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.515    11.515    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ap_clk
    RAMB18_X2Y24         RAMB18E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    11.630    
                         clock uncertainty           -0.035    11.595    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    10.858    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 3.660ns (55.452%)  route 2.940ns (44.548%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.686     1.686    sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.140 r  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.040     5.180    sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/q1[1]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.304 r  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/p_Val2_2_i_fu_365_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.304    sweep_algorithm_DECM_U0/aux_array_V_U_n_19
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.837 r  sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.837    sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry_n_5
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.954 r  sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__0_n_5
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.071 r  sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.071    sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__1_n_5
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.386 r  sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__2/O[3]
                         net (fo=36, routed)          1.901     8.287    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/A[15]
    DSP48_X2Y23          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.568    11.568    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
                         clock pessimism              0.115    11.683    
                         clock uncertainty           -0.035    11.647    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.545    11.102    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 3.660ns (55.452%)  route 2.940ns (44.548%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.686     1.686    sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.140 r  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.040     5.180    sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/q1[1]
    SLICE_X32Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.304 r  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/p_Val2_2_i_fu_365_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.304    sweep_algorithm_DECM_U0/aux_array_V_U_n_19
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.837 r  sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.837    sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry_n_5
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.954 r  sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.954    sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__0_n_5
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.071 r  sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.071    sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__1_n_5
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.386 r  sweep_algorithm_DECM_U0/p_Val2_2_i_fu_365_p2_carry__2/O[3]
                         net (fo=36, routed)          1.901     8.287    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/A[15]
    DSP48_X2Y23          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.568    11.568    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
                         clock pessimism              0.115    11.683    
                         clock uncertainty           -0.035    11.647    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.545    11.102    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_19_19/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 1.699ns (25.592%)  route 4.940ns (74.408%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.640     1.640    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X35Y69         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/Q
                         net (fo=3, routed)           0.990     3.086    sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]
    SLICE_X36Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.210 r  sweep_algorithm_DECM_U0/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.210    sweep_algorithm_DECM_U0/i__carry__0_i_8_n_5
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.723 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.723    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0_n_5
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.840 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.840    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1_n_5
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.957 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.962     4.919    sweep_algorithm_DECM_U0/tmp_3_i5_fu_502_p2
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124     5.043 r  sweep_algorithm_DECM_U0/ram_reg_0_7_31_31_i_4/O
                         net (fo=63, routed)          2.332     7.375    sweep_algorithm_DECM_U0/minimoX_0_fu_520_p2__3
    SLICE_X62Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.499 r  sweep_algorithm_DECM_U0/ram_reg_0_7_19_19_i_2/O
                         net (fo=1, routed)           0.171     7.670    sweep_algorithm_DECM_U0/ram_reg_0_7_19_19_i_2_n_5
    SLICE_X62Y71         LUT5 (Prop_lut5_I2_O)        0.124     7.794 r  sweep_algorithm_DECM_U0/ram_reg_0_7_19_19_i_1/O
                         net (fo=2, routed)           0.485     8.279    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_19_19/D
    SLICE_X58Y71         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_19_19/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.524    11.524    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_19_19/WCLK
    SLICE_X58Y71         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_19_19/DP/CLK
                         clock pessimism              0.014    11.538    
                         clock uncertainty           -0.035    11.503    
    SLICE_X58Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    11.096    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_19_19/DP
  -------------------------------------------------------------------
                         required time                         11.096    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 1.699ns (25.243%)  route 5.032ns (74.757%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.640     1.640    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X35Y69         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/Q
                         net (fo=3, routed)           0.990     3.086    sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]
    SLICE_X36Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.210 r  sweep_algorithm_DECM_U0/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.210    sweep_algorithm_DECM_U0/i__carry__0_i_8_n_5
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.723 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.723    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0_n_5
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.840 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.840    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1_n_5
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.957 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.962     4.919    sweep_algorithm_DECM_U0/tmp_3_i5_fu_502_p2
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124     5.043 r  sweep_algorithm_DECM_U0/ram_reg_0_7_31_31_i_4/O
                         net (fo=63, routed)          2.187     7.230    sweep_algorithm_DECM_U0/minimoX_0_fu_520_p2__3
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.354 r  sweep_algorithm_DECM_U0/ram_reg_0_7_0_0_i_5/O
                         net (fo=1, routed)           0.403     7.757    sweep_algorithm_DECM_U0/ram_reg_0_7_0_0_i_5_n_5
    SLICE_X61Y71         LUT5 (Prop_lut5_I2_O)        0.124     7.881 r  sweep_algorithm_DECM_U0/ram_reg_0_7_0_0_i_1/O
                         net (fo=2, routed)           0.489     8.371    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/D
    SLICE_X58Y72         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.522    11.522    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/WCLK
    SLICE_X58Y72         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.014    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X58Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    11.252    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_11_11/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.699ns (25.980%)  route 4.841ns (74.020%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.640     1.640    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X35Y69         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/Q
                         net (fo=3, routed)           0.990     3.086    sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]
    SLICE_X36Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.210 r  sweep_algorithm_DECM_U0/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.210    sweep_algorithm_DECM_U0/i__carry__0_i_8_n_5
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.723 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.723    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0_n_5
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.840 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.840    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1_n_5
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.957 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.962     4.919    sweep_algorithm_DECM_U0/tmp_3_i5_fu_502_p2
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124     5.043 r  sweep_algorithm_DECM_U0/ram_reg_0_7_31_31_i_4/O
                         net (fo=63, routed)          2.331     7.374    sweep_algorithm_DECM_U0/minimoX_0_fu_520_p2__3
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.498 r  sweep_algorithm_DECM_U0/ram_reg_0_7_11_11_i_2/O
                         net (fo=1, routed)           0.154     7.652    sweep_algorithm_DECM_U0/ram_reg_0_7_11_11_i_2_n_5
    SLICE_X59Y72         LUT5 (Prop_lut5_I2_O)        0.124     7.776 r  sweep_algorithm_DECM_U0/ram_reg_0_7_11_11_i_1/O
                         net (fo=2, routed)           0.404     8.180    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_11_11/D
    SLICE_X58Y72         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_11_11/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.522    11.522    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_11_11/WCLK
    SLICE_X58Y72         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_11_11/DP/CLK
                         clock pessimism              0.014    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X58Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    11.094    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_11_11/DP
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 1.699ns (25.243%)  route 5.032ns (74.757%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.640     1.640    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X35Y69         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/Q
                         net (fo=3, routed)           0.990     3.086    sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]
    SLICE_X36Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.210 r  sweep_algorithm_DECM_U0/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.210    sweep_algorithm_DECM_U0/i__carry__0_i_8_n_5
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.723 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.723    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0_n_5
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.840 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.840    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1_n_5
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.957 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.962     4.919    sweep_algorithm_DECM_U0/tmp_3_i5_fu_502_p2
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124     5.043 r  sweep_algorithm_DECM_U0/ram_reg_0_7_31_31_i_4/O
                         net (fo=63, routed)          2.187     7.230    sweep_algorithm_DECM_U0/minimoX_0_fu_520_p2__3
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.354 r  sweep_algorithm_DECM_U0/ram_reg_0_7_0_0_i_5/O
                         net (fo=1, routed)           0.403     7.757    sweep_algorithm_DECM_U0/ram_reg_0_7_0_0_i_5_n_5
    SLICE_X61Y71         LUT5 (Prop_lut5_I2_O)        0.124     7.881 r  sweep_algorithm_DECM_U0/ram_reg_0_7_0_0_i_1/O
                         net (fo=2, routed)           0.489     8.371    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/D
    SLICE_X58Y72         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.522    11.522    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/WCLK
    SLICE_X58Y72         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.014    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X58Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208    11.293    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 5.554ns (78.987%)  route 1.478ns (21.013%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.741     1.741    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     5.750 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/P[14]
                         net (fo=4, routed)           1.478     7.227    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/D[4]
    SLICE_X34Y56         LUT3 (Prop_lut3_I0_O)        0.124     7.351 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p_Val2_i1_fu_457_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.351    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11_n_86
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.864 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.864    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__0_n_5
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.981 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.981    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__1_n_5
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.098 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.098    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__2_n_5
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.215    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__3_n_5
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.332 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.332    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__4_n_5
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.449 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.449    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__5_n_5
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.772 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.772    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2[29]
    SLICE_X34Y62         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.475    11.475    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X34Y62         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[29]/C
                         clock pessimism              0.148    11.623    
                         clock uncertainty           -0.035    11.588    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.109    11.697    sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[29]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 5.546ns (78.963%)  route 1.478ns (21.037%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.741     1.741    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/ap_clk
    DSP48_X2Y23          DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     5.750 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p/P[14]
                         net (fo=4, routed)           1.478     7.227    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/D[4]
    SLICE_X34Y56         LUT3 (Prop_lut3_I0_O)        0.124     7.351 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p_Val2_i1_fu_457_p2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.351    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11_n_86
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.864 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.864    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__0_n_5
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.981 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.981    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__1_n_5
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.098 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.098    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__2_n_5
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.215 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.215    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__3_n_5
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.332 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.332    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__4_n_5
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.449 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.449    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__5_n_5
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.764 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__6/O[3]
                         net (fo=1, routed)           0.000     8.764    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2[31]
    SLICE_X34Y62         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.475    11.475    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X34Y62         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[31]/C
                         clock pessimism              0.148    11.623    
                         clock uncertainty           -0.035    11.588    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)        0.109    11.697    sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[31]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_18_18/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 1.699ns (25.566%)  route 4.947ns (74.434%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.640     1.640    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X35Y69         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]/Q
                         net (fo=3, routed)           0.990     3.086    sweep_algorithm_DECM_U0/p_Val2_3_fu_114_reg[8]
    SLICE_X36Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.210 r  sweep_algorithm_DECM_U0/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.210    sweep_algorithm_DECM_U0/i__carry__0_i_8_n_5
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.723 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.723    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__0_n_5
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.840 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.840    sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__1_n_5
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.957 r  sweep_algorithm_DECM_U0/tmp6_fu_514_p20_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.962     4.919    sweep_algorithm_DECM_U0/tmp_3_i5_fu_502_p2
    SLICE_X35Y64         LUT4 (Prop_lut4_I3_O)        0.124     5.043 r  sweep_algorithm_DECM_U0/ram_reg_0_7_31_31_i_4/O
                         net (fo=63, routed)          2.335     7.378    sweep_algorithm_DECM_U0/minimoX_0_fu_520_p2__3
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.502 r  sweep_algorithm_DECM_U0/ram_reg_0_7_18_18_i_2/O
                         net (fo=1, routed)           0.154     7.656    sweep_algorithm_DECM_U0/ram_reg_0_7_18_18_i_2_n_5
    SLICE_X61Y71         LUT5 (Prop_lut5_I2_O)        0.124     7.780 r  sweep_algorithm_DECM_U0/ram_reg_0_7_18_18_i_1/O
                         net (fo=2, routed)           0.506     8.286    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_18_18/D
    SLICE_X58Y71         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_18_18/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=858, unset)          1.524    11.524    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_18_18/WCLK
    SLICE_X58Y71         RAMD32                                       r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_18_18/DP/CLK
                         clock pessimism              0.014    11.538    
                         clock uncertainty           -0.035    11.503    
    SLICE_X58Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    11.265    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_18_18/DP
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  2.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.481%)  route 0.324ns (63.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.551     0.551    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X45Y65         FDRE                                         r  sweep_algorithm_DECM_U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  sweep_algorithm_DECM_U0/ap_CS_fsm_reg[4]/Q
                         net (fo=27, routed)          0.324     1.016    sweep_algorithm_DECM_U0/ap_CS_fsm_pp1_stage1
    SLICE_X50Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.061 r  sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842[1]_i_1/O
                         net (fo=1, routed)           0.000     1.061    sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842[1]_i_1_n_5
    SLICE_X50Y66         FDRE                                         r  sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.812     0.812    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X50Y66         FDRE                                         r  sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[1]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.121     0.928    sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.566     0.566    Block_arrayctor_loop_U0/ap_clk
    SLICE_X63Y76         FDRE                                         r  Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_state_reg[1]/Q
                         net (fo=3, routed)           0.098     0.805    Block_arrayctor_loop_U0/grp_write_data_fu_46/output_AX_ALG_id_V_1_ack_in
    SLICE_X62Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.850 r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_AX_ALG_id_V_1_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.850    Block_arrayctor_loop_U0/grp_write_data_fu_46_n_28
    SLICE_X62Y76         FDRE                                         r  Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.833     0.833    Block_arrayctor_loop_U0/ap_clk
    SLICE_X62Y76         FDRE                                         r  Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_state_reg[0]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.120     0.700    Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 read_data49_U0/input_dest_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_data49_U0/input_dest_V_0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.545     0.545    read_data49_U0/ap_clk
    SLICE_X47Y72         FDRE                                         r  read_data49_U0/input_dest_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.686 f  read_data49_U0/input_dest_V_0_state_reg[0]/Q
                         net (fo=2, routed)           0.098     0.784    read_data49_U0/input_dest_V_0_state_reg_n_5_[0]
    SLICE_X46Y72         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  read_data49_U0/input_dest_V_0_state[1]_i_2/O
                         net (fo=1, routed)           0.000     0.829    read_data49_U0/input_dest_V_0_state[1]_i_2_n_5
    SLICE_X46Y72         FDRE                                         r  read_data49_U0/input_dest_V_0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.810     0.810    read_data49_U0/ap_clk
    SLICE_X46Y72         FDRE                                         r  read_data49_U0/input_dest_V_0_state_reg[1]/C
                         clock pessimism             -0.252     0.558    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.120     0.678    read_data49_U0/input_dest_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/vector_V_0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.556     0.556    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X35Y57         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  sweep_algorithm_DECM_U0/vector_V_0_reg[11]/Q
                         net (fo=1, routed)           0.052     0.749    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/vector_V_0_reg[31][11]
    SLICE_X34Y57         LUT3 (Prop_lut3_I2_O)        0.045     0.794 r  sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p_Val2_i1_fu_457_p2_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.794    sweep_algorithm_DECM_U0/axi_algorithm_maceOg_U11_n_87
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.858 r  sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.858    sweep_algorithm_DECM_U0/p_Val2_i1_fu_457_p2[11]
    SLICE_X34Y57         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.823     0.823    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X34Y57         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[11]/C
                         clock pessimism             -0.251     0.572    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.134     0.706    sweep_algorithm_DECM_U0/p_Val2_i1_reg_825_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.568     0.568    Block_arrayctor_loop_U0/ap_clk
    SLICE_X63Y77         FDRE                                         r  Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_state_reg[1]/Q
                         net (fo=3, routed)           0.103     0.812    Block_arrayctor_loop_U0/grp_write_data_fu_46/output_AX_ALG_keep_V_1_ack_in
    SLICE_X62Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.857 r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_AX_ALG_keep_V_1_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.857    Block_arrayctor_loop_U0/grp_write_data_fu_46_n_24
    SLICE_X62Y77         FDRE                                         r  Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.835     0.835    Block_arrayctor_loop_U0/ap_clk
    SLICE_X62Y77         FDRE                                         r  Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_state_reg[0]/C
                         clock pessimism             -0.253     0.582    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.121     0.703    Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/q1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_arrayctor_loop_U0/grp_write_data_fu_46/output_data_V_1_payload_A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.730%)  route 0.126ns (47.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.564     0.564    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ap_clk
    SLICE_X59Y73         FDRE                                         r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/q1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/q1_reg[27]/Q
                         net (fo=2, routed)           0.126     0.831    Block_arrayctor_loop_U0/grp_write_data_fu_46/q1_reg[31]_0[27]
    SLICE_X60Y74         FDRE                                         r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_data_V_1_payload_A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.832     0.832    Block_arrayctor_loop_U0/grp_write_data_fu_46/ap_clk
    SLICE_X60Y74         FDRE                                         r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_data_V_1_payload_A_reg[27]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.076     0.674    Block_arrayctor_loop_U0/grp_write_data_fu_46/output_data_V_1_payload_A_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/ap_reg_pp1_iter1_reset_assign_reg_788_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.773%)  route 0.320ns (63.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.550     0.550    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X39Y66         FDRE                                         r  sweep_algorithm_DECM_U0/ap_reg_pp1_iter1_reset_assign_reg_788_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  sweep_algorithm_DECM_U0/ap_reg_pp1_iter1_reset_assign_reg_788_reg[0]/Q
                         net (fo=7, routed)           0.320     1.011    sweep_algorithm_DECM_U0/ap_reg_pp1_iter1_reset_assign_reg_788
    SLICE_X52Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.056 r  sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98[0]_i_1/O
                         net (fo=1, routed)           0.000     1.056    sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98[0]_i_1_n_5
    SLICE_X52Y66         FDRE                                         r  sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.812     0.812    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X52Y66         FDRE                                         r  sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[0]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.091     0.898    sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/ap_reg_pp1_iter1_reset_assign_reg_788_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.701%)  route 0.321ns (63.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.550     0.550    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X39Y66         FDRE                                         r  sweep_algorithm_DECM_U0/ap_reg_pp1_iter1_reset_assign_reg_788_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  sweep_algorithm_DECM_U0/ap_reg_pp1_iter1_reset_assign_reg_788_reg[0]/Q
                         net (fo=7, routed)           0.321     1.012    sweep_algorithm_DECM_U0/ap_reg_pp1_iter1_reset_assign_reg_788
    SLICE_X52Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.057 r  sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842[0]_i_1/O
                         net (fo=1, routed)           0.000     1.057    sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842[0]_i_1_n_5
    SLICE_X52Y66         FDRE                                         r  sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.812     0.812    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X52Y66         FDRE                                         r  sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[0]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.092     0.899    sweep_algorithm_DECM_U0/currentGroupX_OUT_V_1_reg_842_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/q1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_arrayctor_loop_U0/grp_write_data_fu_46/output_data_V_1_payload_A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.338%)  route 0.123ns (46.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.570     0.570    buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ap_clk
    SLICE_X63Y69         FDRE                                         r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/q1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/q1_reg[21]/Q
                         net (fo=2, routed)           0.123     0.834    Block_arrayctor_loop_U0/grp_write_data_fu_46/q1_reg[31]_0[21]
    SLICE_X64Y69         FDRE                                         r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_data_V_1_payload_A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.838     0.838    Block_arrayctor_loop_U0/grp_write_data_fu_46/ap_clk
    SLICE_X64Y69         FDRE                                         r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_data_V_1_payload_A_reg[21]/C
                         clock pessimism             -0.234     0.604    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.071     0.675    Block_arrayctor_loop_U0/grp_write_data_fu_46/output_data_V_1_payload_A_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.611%)  route 0.111ns (37.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.566     0.566    Block_arrayctor_loop_U0/grp_write_data_fu_46/ap_clk
    SLICE_X61Y76         FDRE                                         r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_state_reg[1]/Q
                         net (fo=3, routed)           0.111     0.818    Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_ack_in
    SLICE_X62Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.863 r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.863    Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_state[0]_i_1_n_5
    SLICE_X62Y76         FDRE                                         r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=858, unset)          0.833     0.833    Block_arrayctor_loop_U0/grp_write_data_fu_46/ap_clk
    SLICE_X62Y76         FDRE                                         r  Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_state_reg[0]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.121     0.701    Block_arrayctor_loop_U0/grp_write_data_fu_46/output_dest_V_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y22   sweep_algorithm_DECM_U0/p_Val2_i_reg_810_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y74  Block_arrayctor_loop_1_U0/ap_done_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y71  Block_arrayctor_loop_1_U0/ap_return_preg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y73  Block_arrayctor_loop_1_U0/ap_return_preg_reg[10]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_12_12/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y72  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_13_13/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y70  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_13_13/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y71  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_28_28/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y71  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_28_28/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y71  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_29_29/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y71  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_29_29/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y71  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_2_2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y71  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y71  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_30_30/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y71  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_30_30/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y68  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_6_6/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y68  buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg_0_7_6_6/SP/CLK



