# Basic Gates â€“ Verilog Implementation

This project demonstrates the functionality of basic logic gates using Verilog HDL.  
All gates are implemented in a single Verilog module and tested using a testbench

## Gates Included

- AND  
- OR  
- NAND  
- NOR  
- XOR  
- XNOR



