{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738719631165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738719631172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 22:40:31 2025 " "Processing started: Tue Feb 04 22:40:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738719631172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719631172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor -c adder_subtractor " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_subtractor -c adder_subtractor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719631172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738719631580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738719631582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "adder_subtractor.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/adder_subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719641106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_subtractor " "Elaborating entity \"adder_subtractor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738719641183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conversor.bdf 1 1 " "Using design file conversor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Found entity 1: conversor" {  } { { "conversor.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/conversor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641246 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor conversor:GND " "Elaborating entity \"conversor\" for hierarchy \"conversor:GND\"" {  } { { "adder_subtractor.bdf" "GND" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/adder_subtractor.bdf" { { 1680 2176 2312 1840 "GND" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_a.bdf 1 1 " "Using design file segmento_a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_a " "Found entity 1: segmento_a" {  } { { "segmento_a.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/segmento_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_a conversor:GND\|segmento_a:inst " "Elaborating entity \"segmento_a\" for hierarchy \"conversor:GND\|segmento_a:inst\"" {  } { { "conversor.bdf" "inst" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/conversor.bdf" { { 24 432 528 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641262 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_b.bdf 1 1 " "Using design file segmento_b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_b " "Found entity 1: segmento_b" {  } { { "segmento_b.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/segmento_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641277 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_b conversor:GND\|segmento_b:inst2 " "Elaborating entity \"segmento_b\" for hierarchy \"conversor:GND\|segmento_b:inst2\"" {  } { { "conversor.bdf" "inst2" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/conversor.bdf" { { 168 432 528 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_c.bdf 1 1 " "Using design file segmento_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_c " "Found entity 1: segmento_c" {  } { { "segmento_c.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/segmento_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_c conversor:GND\|segmento_c:inst4 " "Elaborating entity \"segmento_c\" for hierarchy \"conversor:GND\|segmento_c:inst4\"" {  } { { "conversor.bdf" "inst4" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/conversor.bdf" { { 312 432 528 440 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_d.bdf 1 1 " "Using design file segmento_d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_d " "Found entity 1: segmento_d" {  } { { "segmento_d.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/segmento_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_d conversor:GND\|segmento_d:inst5 " "Elaborating entity \"segmento_d\" for hierarchy \"conversor:GND\|segmento_d:inst5\"" {  } { { "conversor.bdf" "inst5" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/conversor.bdf" { { 456 440 536 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641309 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_e.bdf 1 1 " "Using design file segmento_e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_e " "Found entity 1: segmento_e" {  } { { "segmento_e.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/segmento_e.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_e conversor:GND\|segmento_e:inst7 " "Elaborating entity \"segmento_e\" for hierarchy \"conversor:GND\|segmento_e:inst7\"" {  } { { "conversor.bdf" "inst7" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/conversor.bdf" { { 600 432 528 728 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_f.bdf 1 1 " "Using design file segmento_f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_f " "Found entity 1: segmento_f" {  } { { "segmento_f.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/segmento_f.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_f conversor:GND\|segmento_f:inst8 " "Elaborating entity \"segmento_f\" for hierarchy \"conversor:GND\|segmento_f:inst8\"" {  } { { "conversor.bdf" "inst8" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/conversor.bdf" { { 744 432 528 872 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_g.bdf 1 1 " "Using design file segmento_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_g " "Found entity 1: segmento_g" {  } { { "segmento_g.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/segmento_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_g conversor:GND\|segmento_g:inst9 " "Elaborating entity \"segmento_g\" for hierarchy \"conversor:GND\|segmento_g:inst9\"" {  } { { "conversor.bdf" "inst9" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/conversor.bdf" { { 888 432 528 1016 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somaesub.bdf 1 1 " "Using design file somaesub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somaesub " "Found entity 1: somaesub" {  } { { "somaesub.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/somaesub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaesub somaesub:inst5 " "Elaborating entity \"somaesub\" for hierarchy \"somaesub:inst5\"" {  } { { "adder_subtractor.bdf" "inst5" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/adder_subtractor.bdf" { { 1760 1856 1952 1952 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641356 ""}
{ "Warning" "WSGN_SEARCH_FILE" "soma4bits.bdf 1 1 " "Using design file soma4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 soma4bits " "Found entity 1: soma4bits" {  } { { "soma4bits.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/soma4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma4bits somaesub:inst5\|soma4bits:inst3 " "Elaborating entity \"soma4bits\" for hierarchy \"somaesub:inst5\|soma4bits:inst3\"" {  } { { "somaesub.bdf" "inst3" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/somaesub.bdf" { { 72 960 1056 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "soma1bit.bdf 1 1 " "Using design file soma1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 soma1bit " "Found entity 1: soma1bit" {  } { { "soma1bit.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/soma1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641387 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma1bit somaesub:inst5\|soma4bits:inst3\|soma1bit:inst " "Elaborating entity \"soma1bit\" for hierarchy \"somaesub:inst5\|soma4bits:inst3\|soma1bit:inst\"" {  } { { "soma4bits.bdf" "inst" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/soma4bits.bdf" { { 152 400 496 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641387 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtrator.bdf 1 1 " "Using design file subtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738719641403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738719641403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator somaesub:inst5\|subtrator:inst4 " "Elaborating entity \"subtrator\" for hierarchy \"somaesub:inst5\|subtrator:inst4\"" {  } { { "somaesub.bdf" "inst4" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/somaesub.bdf" { { 224 560 656 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719641403 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX51 GND " "Pin \"HEX51\" is stuck at GND" {  } { { "adder_subtractor.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/adder_subtractor.bdf" { { 1680 2432 2608 1696 "HEX51" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738719642315 "|adder_subtractor|HEX51"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX52 GND " "Pin \"HEX52\" is stuck at GND" {  } { { "adder_subtractor.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/adder_subtractor.bdf" { { 1712 2432 2608 1728 "HEX52" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738719642315 "|adder_subtractor|HEX52"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX56 VCC " "Pin \"HEX56\" is stuck at VCC" {  } { { "adder_subtractor.bdf" "" { Schematic "C:/Users/mclya/digital_projects/adder_subtractor/adder_subtractor.bdf" { { 1840 2432 2608 1856 "HEX56" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738719642315 "|adder_subtractor|HEX56"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738719642315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738719642392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738719643397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738719643397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738719643600 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738719643600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738719643600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738719643600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738719643615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 22:40:43 2025 " "Processing ended: Tue Feb 04 22:40:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738719643615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738719643615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738719643615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738719643615 ""}
