[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfAlways/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 77
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfAlways/dut.sv
n<> u<76> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<76> s<75> l<1:1>
  n<> u<75> t<Source_text> p<76> c<42> l<1:1> el<9:10>
    n<> u<42> t<Description> p<75> c<41> s<74> l<1:1> el<5:13>
      n<> u<41> t<Interface_declaration> p<42> c<15> l<1:1> el<5:13>
        n<> u<15> t<Interface_ansi_header> p<41> c<2> s<39> l<1:1> el<1:43>
          n<> u<2> t<INTERFACE> p<15> s<4> l<1:1> el<1:10>
          n<sw_test_status_if> u<4> t<Interface_identifier> p<15> c<3> s<5> l<1:11> el<1:28>
            n<sw_test_status_if> u<3> t<STRING_CONST> p<4> l<1:11> el<1:28>
          n<> u<5> t<Package_import_declaration_list> p<15> s<14> l<1:28> el<1:28>
          n<> u<14> t<Port_declaration_list> p<15> c<13> l<1:28> el<1:42>
            n<> u<13> t<Ansi_port_declaration> p<14> c<11> l<1:29> el<1:41>
              n<> u<11> t<Net_port_header> p<13> c<6> s<12> l<1:29> el<1:39>
                n<> u<6> t<PortDir_Out> p<11> s<10> l<1:29> el<1:35>
                n<> u<10> t<Net_port_type> p<11> c<9> l<1:36> el<1:39>
                  n<> u<9> t<Data_type_or_implicit> p<10> c<8> l<1:36> el<1:39>
                    n<> u<8> t<Data_type> p<9> c<7> l<1:36> el<1:39>
                      n<> u<7> t<IntegerAtomType_Int> p<8> l<1:36> el<1:39>
              n<x> u<12> t<STRING_CONST> p<13> l<1:40> el<1:41>
        n<> u<39> t<Non_port_interface_item> p<41> c<38> s<40> l<2:4> el<4:7>
          n<> u<38> t<Interface_or_generate_item> p<39> c<37> l<2:4> el<4:7>
            n<> u<37> t<Module_common_item> p<38> c<36> l<2:4> el<4:7>
              n<> u<36> t<Always_construct> p<37> c<16> l<2:4> el<4:7>
                n<> u<16> t<ALWAYS> p<36> s<35> l<2:4> el<2:10>
                n<> u<35> t<Statement> p<36> c<34> l<2:11> el<4:7>
                  n<> u<34> t<Statement_item> p<35> c<33> l<2:11> el<4:7>
                    n<> u<33> t<Seq_block> p<34> c<31> l<2:11> el<4:7>
                      n<> u<31> t<Statement_or_null> p<33> c<30> s<32> l<3:7> el<3:14>
                        n<> u<30> t<Statement> p<31> c<29> l<3:7> el<3:14>
                          n<> u<29> t<Statement_item> p<30> c<28> l<3:7> el<3:14>
                            n<> u<28> t<Blocking_assignment> p<29> c<27> l<3:7> el<3:13>
                              n<> u<27> t<Operator_assignment> p<28> c<21> l<3:7> el<3:13>
                                n<> u<21> t<Variable_lvalue> p<27> c<18> s<22> l<3:7> el<3:8>
                                  n<> u<18> t<Ps_or_hierarchical_identifier> p<21> c<17> s<20> l<3:7> el<3:8>
                                    n<x> u<17> t<STRING_CONST> p<18> l<3:7> el<3:8>
                                  n<> u<20> t<Select> p<21> c<19> l<3:9> el<3:9>
                                    n<> u<19> t<Bit_select> p<20> l<3:9> el<3:9>
                                n<> u<22> t<AssignOp_Assign> p<27> s<26> l<3:9> el<3:10>
                                n<> u<26> t<Expression> p<27> c<25> l<3:11> el<3:13>
                                  n<> u<25> t<Primary> p<26> c<24> l<3:11> el<3:13>
                                    n<> u<24> t<Primary_literal> p<25> c<23> l<3:11> el<3:13>
                                      n<10> u<23> t<INT_CONST> p<24> l<3:11> el<3:13>
                      n<> u<32> t<END> p<33> l<4:4> el<4:7>
        n<> u<40> t<ENDINTERFACE> p<41> l<5:1> el<5:13>
    n<> u<74> t<Description> p<75> c<73> l<7:1> el<9:10>
      n<> u<73> t<Module_declaration> p<74> c<55> l<7:1> el<9:10>
        n<> u<55> t<Module_ansi_header> p<73> c<43> s<71> l<7:1> el<7:26>
          n<module> u<43> t<Module_keyword> p<55> s<44> l<7:1> el<7:7>
          n<top> u<44> t<STRING_CONST> p<55> s<45> l<7:8> el<7:11>
          n<> u<45> t<Package_import_declaration_list> p<55> s<54> l<7:11> el<7:11>
          n<> u<54> t<Port_declaration_list> p<55> c<53> l<7:11> el<7:25>
            n<> u<53> t<Ansi_port_declaration> p<54> c<51> l<7:12> el<7:24>
              n<> u<51> t<Net_port_header> p<53> c<46> s<52> l<7:12> el<7:22>
                n<> u<46> t<PortDir_Out> p<51> s<50> l<7:12> el<7:18>
                n<> u<50> t<Net_port_type> p<51> c<49> l<7:19> el<7:22>
                  n<> u<49> t<Data_type_or_implicit> p<50> c<48> l<7:19> el<7:22>
                    n<> u<48> t<Data_type> p<49> c<47> l<7:19> el<7:22>
                      n<> u<47> t<IntegerAtomType_Int> p<48> l<7:19> el<7:22>
              n<o> u<52> t<STRING_CONST> p<53> l<7:23> el<7:24>
        n<> u<71> t<Non_port_module_item> p<73> c<70> s<72> l<8:4> el<8:34>
          n<> u<70> t<Module_or_generate_item> p<71> c<69> l<8:4> el<8:34>
            n<> u<69> t<Module_instantiation> p<70> c<56> l<8:4> el<8:34>
              n<sw_test_status_if> u<56> t<STRING_CONST> p<69> s<68> l<8:4> el<8:21>
              n<> u<68> t<Hierarchical_instance> p<69> c<58> l<8:22> el<8:33>
                n<> u<58> t<Name_of_instance> p<68> c<57> s<67> l<8:22> el<8:26>
                  n<u_sw> u<57> t<STRING_CONST> p<58> l<8:22> el<8:26>
                n<> u<67> t<Port_connection_list> p<68> c<66> l<8:27> el<8:32>
                  n<> u<66> t<Named_port_connection> p<67> c<59> l<8:27> el<8:32>
                    n<x> u<59> t<STRING_CONST> p<66> s<64> l<8:28> el<8:29>
                    n<> u<64> t<OPEN_PARENS> p<66> s<63> l<8:29> el<8:30>
                    n<> u<63> t<Expression> p<66> c<62> s<65> l<8:30> el<8:31>
                      n<> u<62> t<Primary> p<63> c<61> l<8:30> el<8:31>
                        n<> u<61> t<Primary_literal> p<62> c<60> l<8:30> el<8:31>
                          n<o> u<60> t<STRING_CONST> p<61> l<8:30> el<8:31>
                    n<> u<65> t<CLOSE_PARENS> p<66> l<8:31> el<8:32>
        n<> u<72> t<ENDMODULE> p<73> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfAlways/dut.sv:1:1: No timescale set for "sw_test_status_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfAlways/dut.sv:7:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfAlways/dut.sv:1:1: Compile interface "work@sw_test_status_if".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfAlways/dut.sv:7:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  1
Constant                                               1
Design                                                 1
Identifier                                             2
IntTypespec                                            4
IntVar                                                 2
Interface                                              1
LogicNet                                               1
Module                                                 1
ModuleTypespec                                         1
Port                                                   3
RefModule                                              1
RefObj                                                 3
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfAlways/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/InterfAlways/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllInterfaces:
\_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@sw_test_status_if)
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiName:work@sw_test_status_if
  |vpiVariables:
  \_IntVar: (work@sw_test_status_if.x), line:1:40, endln:1:41
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiTypespec:
    \_RefTypespec: (work@sw_test_status_if.x), line:1:36, endln:1:39
      |vpiParent:
      \_IntVar: (work@sw_test_status_if.x), line:1:40, endln:1:41
      |vpiFullName:work@sw_test_status_if.x
      |vpiActual:
      \_IntTypespec: 
    |vpiName:x
    |vpiFullName:work@sw_test_status_if.x
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@sw_test_status_if.x), line:1:40, endln:1:41
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@sw_test_status_if.x), line:1:40, endln:1:41
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiName:x
    |vpiFullName:work@sw_test_status_if.x
  |vpiDefName:work@sw_test_status_if
  |vpiNet:
  \_LogicNet: (work@sw_test_status_if.x), line:1:40, endln:1:41
  |vpiProcess:
  \_Always: , line:2:4, endln:4:7
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiStmt:
    \_Begin: (work@sw_test_status_if), line:2:11, endln:4:7
      |vpiParent:
      \_Always: , line:2:4, endln:4:7
      |vpiFullName:work@sw_test_status_if
      |vpiStmt:
      \_Assignment: , line:3:7, endln:3:13
        |vpiParent:
        \_Begin: (work@sw_test_status_if), line:2:11, endln:4:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:3:11, endln:3:13
          |vpiParent:
          \_Assignment: , line:3:7, endln:3:13
          |vpiDecompile:10
          |vpiSize:64
          |UINT:10
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@sw_test_status_if.x), line:3:7, endln:3:8
          |vpiParent:
          \_Assignment: , line:3:7, endln:3:13
          |vpiName:x
          |vpiFullName:work@sw_test_status_if.x
          |vpiActual:
          \_Port: (x), line:1:40, endln:1:41
    |vpiAlwaysType:1
  |vpiPort:
  \_Port: (x), line:1:40, endln:1:41
    |vpiParent:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiName:x
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@sw_test_status_if.x.x), line:1:40, endln:1:41
      |vpiParent:
      \_Port: (x), line:1:40, endln:1:41
      |vpiName:x
      |vpiFullName:work@sw_test_status_if.x.x
      |vpiActual:
      \_LogicNet: (work@sw_test_status_if.x), line:1:40, endln:1:41
    |vpiTypespec:
    \_RefTypespec: (work@sw_test_status_if.x), line:1:36, endln:1:39
      |vpiParent:
      \_Port: (x), line:1:40, endln:1:41
      |vpiFullName:work@sw_test_status_if.x
      |vpiActual:
      \_IntTypespec: 
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:7:23, endln:7:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:7:19, endln:7:22
      |vpiParent:
      \_IntVar: (work@top.o), line:7:23, endln:7:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_ModuleTypespec: (sw_test_status_if)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiName:sw_test_status_if
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ModuleTypespec: (sw_test_status_if)
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:7:23, endln:7:24
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:7:23, endln:7:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:7:19, endln:7:22
      |vpiParent:
      \_Port: (o), line:7:23, endln:7:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
  |vpiRefModule:
  \_RefModule: work@sw_test_status_if (u_sw), line:8:4, endln:8:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:7:1, endln:9:10
    |vpiName:u_sw
    |vpiDefName:work@sw_test_status_if
    |vpiActual:
    \_Interface: work@sw_test_status_if (work@sw_test_status_if), file:${SURELOG_DIR}/tests/InterfAlways/dut.sv, line:1:1, endln:5:13
    |vpiPort:
    \_Port: (x), line:8:28, endln:8:29
      |vpiParent:
      \_RefModule: work@sw_test_status_if (u_sw), line:8:4, endln:8:21
      |vpiName:x
      |vpiHighConn:
      \_RefObj: (work@top.u_sw.x.o), line:8:30, endln:8:31
        |vpiParent:
        \_Port: (x), line:8:28, endln:8:29
        |vpiName:o
        |vpiFullName:work@top.u_sw.x.o
        |vpiActual:
        \_IntVar: (work@top.o), line:7:23, endln:7:24
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
