10:25:32 INFO  : Registering command handlers for Vitis TCF services
10:25:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
10:25:34 INFO  : Platform repository initialization has completed.
10:25:35 INFO  : XSCT server has started successfully.
10:25:35 INFO  : Successfully done setting XSCT server connection channel  
10:25:37 INFO  : plnx-install-location is set to ''
10:25:37 INFO  : Successfully done setting workspace for the tool. 
10:25:37 INFO  : Successfully done query RDI_DATADIR 
10:28:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
10:28:47 INFO  : Registering command handlers for Vitis TCF services
10:28:48 INFO  : XSCT server has started successfully.
10:28:49 INFO  : plnx-install-location is set to ''
10:28:49 INFO  : Successfully done setting XSCT server connection channel  
10:28:49 INFO  : Successfully done query RDI_DATADIR 
10:28:49 INFO  : Successfully done setting workspace for the tool. 
10:28:49 INFO  : Platform repository initialization has completed.
10:31:06 INFO  : Result from executing command 'getProjects': pr_led
10:31:06 INFO  : Result from executing command 'getPlatforms': 
10:33:10 INFO  : Result from executing command 'getProjects': pr_led
10:33:10 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:33:11 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:35:11 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:35:34 INFO  : (SwPlatform) Successfully done removeLibrary 
10:35:35 INFO  : (SwPlatform) Successfully done update_mss 
10:35:36 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:35:40 ERROR : Error occurred while generating bsp sources for the domain 'zynq_fsbl'.
10:35:45 INFO  : (SwPlatform) Successfully done update_mss 
10:35:45 INFO  : No changes in MSS file content so sources will not be generated.
10:36:11 INFO  : (SwPlatform)  Successfully done add_library 
10:36:13 INFO  : (SwPlatform) Successfully done update_mss 
10:36:14 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:36:58 INFO  : Result from executing command 'getProjects': pr_led
10:36:58 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:37:48 INFO  : Result from executing command 'getProjects': pr_led
10:37:48 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:37:49 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:38:45 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:39:06 INFO  : 'jtag frequency' command is executed.
10:39:06 INFO  : Context for 'APU' is selected.
10:39:06 INFO  : System reset is completed.
10:39:09 INFO  : 'after 3000' command is executed.
10:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:39:11 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
10:39:11 INFO  : Context for 'APU' is selected.
10:39:11 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:11 INFO  : Context for 'APU' is selected.
10:39:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
10:39:12 INFO  : 'ps7_init' command is executed.
10:39:12 INFO  : 'ps7_post_config' command is executed.
10:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:12 INFO  : 'con' command is executed.
10:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:39:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
10:39:19 INFO  : Disconnected from the channel tcfchan#10.
10:40:18 INFO  : Result from executing command 'getProjects': pr_led
10:40:18 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:40:18 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:40:38 INFO  : (SwPlatform) Successfully done removeLibrary 
10:40:40 INFO  : (SwPlatform) Successfully done update_mss 
10:40:40 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:40:52 ERROR : Error occurred while generating bsp sources for the domain 'zynq_fsbl'.
10:40:56 INFO  : (SwPlatform)  Successfully done add_library 
10:40:58 INFO  : (SwPlatform) Successfully done update_mss 
10:40:58 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:42:14 INFO  : Result from executing command 'getProjects': pr_led
10:42:14 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:43:01 INFO  : Result from executing command 'getProjects': pr_led
10:43:01 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:43:01 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:46:52 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:47:07 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:47:35 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
10:47:43 INFO  : (SwPlatform)  Successfully done add_library 
10:47:45 INFO  : (SwPlatform) Successfully done update_mss 
10:47:46 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
10:48:09 INFO  : Result from executing command 'getProjects': pr_led
10:48:09 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
10:48:12 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:48:12 INFO  : Updating application flags with new BSP settings...
10:48:12 INFO  : Successfully updated application flags for project pr_led_sw.
10:48:42 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
10:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:48:57 INFO  : 'jtag frequency' command is executed.
10:48:57 INFO  : Context for 'APU' is selected.
10:48:57 INFO  : System reset is completed.
10:49:00 INFO  : 'after 3000' command is executed.
10:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:49:03 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
10:49:03 INFO  : Context for 'APU' is selected.
10:49:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
10:49:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:03 INFO  : Context for 'APU' is selected.
10:49:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
10:49:03 INFO  : 'ps7_init' command is executed.
10:49:03 INFO  : 'ps7_post_config' command is executed.
10:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:04 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:04 INFO  : 'con' command is executed.
10:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:49:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:07:02 INFO  : Hardware specification for platform project 'pr_led' is updated.
11:07:14 INFO  : Result from executing command 'getProjects': pr_led
11:07:14 INFO  : Result from executing command 'getPlatforms': pr_led|C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm
11:07:28 INFO  : Checking for BSP changes to sync application flags for project 'pr_led_sw'...
11:07:29 INFO  : The hardware specfication used by project 'pr_led_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:07:29 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream\top.bit' stored in project is removed.
11:07:29 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\bitstream' in project 'pr_led_sw'.
11:07:29 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:07:34 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led_sw\_ide\psinit' in project 'pr_led_sw'.
11:07:42 INFO  : Disconnected from the channel tcfchan#23.
11:07:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:43 INFO  : 'jtag frequency' command is executed.
11:07:43 INFO  : Context for 'APU' is selected.
11:07:43 INFO  : System reset is completed.
11:07:46 INFO  : 'after 3000' command is executed.
11:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:07:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit"
11:07:49 INFO  : Context for 'APU' is selected.
11:07:49 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa'.
11:07:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:49 INFO  : Context for 'APU' is selected.
11:07:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl' is done.
11:07:49 INFO  : 'ps7_init' command is executed.
11:07:49 INFO  : 'ps7_post_config' command is executed.
11:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:49 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led_sw/Debug/pr_led_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:49 INFO  : 'con' command is executed.
11:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_pr_led_sw_system_standalone.tcl'
11:09:49 INFO  : Disconnected from the channel tcfchan#26.
