INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cr/sim/LUT_Cr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/ip/LUT_Cb/sim/LUT_Cb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_Cb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/new/binaryzation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binaryzation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/long_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module long_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/project_1/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aayli/Desktop/SR_6/SR_6.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
