20:10:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/temp_xsdb_launch_script.tcl
20:10:42 INFO  : Registering command handlers for Vitis TCF services
20:10:44 INFO  : Platform repository initialization has completed.
20:10:45 INFO  : XSCT server has started successfully.
20:10:45 INFO  : plnx-install-location is set to ''
20:10:45 INFO  : Successfully done setting XSCT server connection channel  
20:10:45 INFO  : Successfully done query RDI_DATADIR 
20:10:45 INFO  : Successfully done setting workspace for the tool. 
20:11:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:11:55 INFO  : Result from executing command 'getPlatforms': 
20:11:55 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:11:55 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
20:12:01 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
20:26:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:26:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
20:26:55 INFO  : Checking for BSP changes to sync application flags for project 'AI_PZ2'...
20:29:15 INFO  : Checking for BSP changes to sync application flags for project 'AI_PZ2'...
20:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:27 INFO  : Checking for BSP changes to sync application flags for project 'AI_PZ2'...
20:35:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:35:39 INFO  : 'jtag frequency' command is executed.
20:35:39 INFO  : Context for 'APU' is selected.
20:35:39 INFO  : System reset is completed.
20:35:42 INFO  : 'after 3000' command is executed.
20:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:35:44 INFO  : Device configured successfully with "/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/AI_PZ2/_ide/bitstream/design_1_wrapper.bit"
20:35:44 INFO  : Context for 'APU' is selected.
20:35:44 INFO  : Hardware design and registers information is loaded from '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:44 INFO  : Context for 'APU' is selected.
20:35:44 INFO  : Sourcing of '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/AI_PZ2/_ide/psinit/ps7_init.tcl' is done.
20:35:44 INFO  : 'ps7_init' command is executed.
20:35:44 INFO  : 'ps7_post_config' command is executed.
20:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:44 INFO  : The application '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/AI_PZ2/Debug/AI_PZ2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/AI_PZ2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/AI_PZ2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/AI_PZ2/Debug/AI_PZ2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:45 INFO  : 'con' command is executed.
20:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:35:45 INFO  : Launch script is exported to file '/home/delinm/Documents/Embeded_Systems-main/Assign_3/FPGA_AI/src/vitis/AI_PZ2_system/_ide/scripts/systemdebugger_ai_pz2_system_standalone.tcl'
21:31:20 INFO  : Disconnected from the channel tcfchan#2.
