
*** Running vivado
    with args -log system_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.srcs/constrs_1/imports/lab2/lab2.xdc]
Finished Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.srcs/constrs_1/imports/lab2/lab2.xdc]
Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_system.xdc]
Finished Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_system.xdc]
Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.runs/impl_1/.Xil/Vivado-6360-/dcp/system_wrapper.xdc]
Finished Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.runs/impl_1/.Xil/Vivado-6360-/dcp/system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 849.477 ; gain = 663.605
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 852.707 ; gain = 3.191

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24fa20e30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.582 . Memory (MB): peak = 860.711 ; gain = 8.004

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 205 cells.
Phase 2 Constant Propagation | Checksum: 23025453d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 860.711 ; gain = 8.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 862 unconnected nets.
INFO: [Opt 31-11] Eliminated 843 unconnected cells.
Phase 3 Sweep | Checksum: 266fe5b58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 860.711 ; gain = 8.004
Ending Logic Optimization Task | Checksum: 266fe5b58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 860.711 ; gain = 8.004
Implement Debug Cores | Checksum: 2a9cbec21
Logic Optimization | Checksum: 2a9cbec21

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 266fe5b58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 863.027 ; gain = 2.316
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending Power Optimization Task | Checksum: 266fe5b58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 943.527 ; gain = 82.816
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 943.527 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 12ad3a891

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.220 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 12ad3a891

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.233 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 12ad3a891

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1afee69b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1afee69b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1afee69b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 196418662

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1bc439f8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 218ddbda0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 218ddbda0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2711a509d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2beca24b5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 25fc17f0a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 292a4de23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 292a4de23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 292a4de23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 23bcc9bbd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 2810f77f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 2810f77f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2810f77f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 2810f77f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 2aafc1673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 2aafc1673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 2aafc1673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=3.793  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 2aafc1673

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 2aafc1673

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 943.527 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2f2a2a521

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 943.527 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2f2a2a521

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 943.527 ; gain = 0.000
Ending Placer Task | Checksum: 246628a9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 943.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 943.527 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 943.527 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.510 . Memory (MB): peak = 943.527 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 246628a9e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 982.891 ; gain = 39.363
Phase 1 Build RT Design | Checksum: b8d27c2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 982.891 ; gain = 39.363

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b8d27c2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 982.891 ; gain = 39.363

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: b8d27c2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 986.051 ; gain = 42.523

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: b9a4f1c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: b9a4f1c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: b9a4f1c1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 993.875 ; gain = 50.348
Phase 2.5.1 Update timing with NCN CRPR | Checksum: b9a4f1c1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 993.875 ; gain = 50.348
Phase 2.5 Update Timing | Checksum: b9a4f1c1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 993.875 ; gain = 50.348
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.88   | TNS=0      | WHS=-0.345 | THS=-57.4  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: b9a4f1c1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 993.875 ; gain = 50.348
Phase 2 Router Initialization | Checksum: b9a4f1c1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e2cdd99b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: f590d9d0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: f590d9d0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 993.875 ; gain = 50.348
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.84   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 102416b5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 993.875 ; gain = 50.348
Phase 4.1 Global Iteration 0 | Checksum: 102416b5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: f02c681d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: f02c681d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 993.875 ; gain = 50.348
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.84   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: f02c681d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 993.875 ; gain = 50.348
Phase 4.2 Global Iteration 1 | Checksum: f02c681d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 993.875 ; gain = 50.348
Phase 4 Rip-up And Reroute | Checksum: f02c681d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: f02c681d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 993.875 ; gain = 50.348
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.85   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: f02c681d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f02c681d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 993.875 ; gain = 50.348
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.85   | TNS=0      | WHS=0.017  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: f02c681d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 993.875 ; gain = 50.348
Phase 6 Post Hold Fix | Checksum: f02c681d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 993.875 ; gain = 50.348

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.29913 %
  Global Horizontal Routing Utilization  = 1.74931 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: f02c681d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 11faa0768

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 993.875 ; gain = 50.348

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.855  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 11faa0768

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 993.875 ; gain = 50.348
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 11faa0768

Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 993.875 ; gain = 50.348

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 993.875 ; gain = 50.348
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 993.875 ; gain = 50.348
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/embedded/labs/lab4/lab4.runs/impl_1/system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 993.875 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.644 . Memory (MB): peak = 993.875 ; gain = 0.000

Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 131 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.984 ; gain = 274.109
INFO: [Common 17-206] Exiting Vivado at Tue Feb 04 12:54:11 2014...

*** Running vivado
    with args -log system_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [c:/xup/embedded/labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.srcs/constrs_1/imports/lab2/lab2.xdc]
Finished Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.srcs/constrs_1/imports/lab2/lab2.xdc]
Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_system.xdc]
Finished Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.srcs/constrs_1/imports/lab3/lab3_system.xdc]
Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.runs/impl_1/.Xil/Vivado-10308-/dcp/system_wrapper.xdc]
Finished Parsing XDC File [C:/xup/embedded/labs/lab4/lab4.runs/impl_1/.Xil/Vivado-10308-/dcp/system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 849.535 ; gain = 663.664
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 852.766 ; gain = 3.191

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2820cf3bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.554 . Memory (MB): peak = 861.328 ; gain = 8.563

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 205 cells.
Phase 2 Constant Propagation | Checksum: 264978768

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 861.328 ; gain = 8.563

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 862 unconnected nets.
INFO: [Opt 31-11] Eliminated 843 unconnected cells.
Phase 3 Sweep | Checksum: 2ca24b0f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 861.328 ; gain = 8.563
Ending Logic Optimization Task | Checksum: 2ca24b0f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 861.328 ; gain = 8.563
Implement Debug Cores | Checksum: 237e315ad
Logic Optimization | Checksum: 237e315ad

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 2ca24b0f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 862.934 ; gain = 1.605
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending Power Optimization Task | Checksum: 2ca24b0f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 943.410 ; gain = 82.082
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 943.410 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 12ad3a891

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 12ad3a891

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 12ad3a891

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1afee69b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.746 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1afee69b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1afee69b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 196418662

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1bc439f8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 26e6fc234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 218ddbda0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 218ddbda0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2711a509d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2beca24b5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 25fc17f0a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 292a4de23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 292a4de23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 292a4de23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 23bcc9bbd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 2810f77f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 2810f77f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2810f77f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 2810f77f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 2aafc1673

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 2aafc1673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 2aafc1673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=3.793  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 2aafc1673

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 2aafc1673

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 943.410 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2f2a2a521

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 943.410 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2f2a2a521

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 943.410 ; gain = 0.000
Ending Placer Task | Checksum: 246628a9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 943.410 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 943.410 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 943.410 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.517 . Memory (MB): peak = 943.410 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 246628a9e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 984.324 ; gain = 40.914
Phase 1 Build RT Design | Checksum: b8d27c2a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 984.324 ; gain = 40.914

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b8d27c2a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 984.324 ; gain = 40.914

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: b8d27c2a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 988.121 ; gain = 44.711

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: b9a4f1c1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: b9a4f1c1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: b9a4f1c1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 995.211 ; gain = 51.801
Phase 2.5.1 Update timing with NCN CRPR | Checksum: b9a4f1c1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 995.211 ; gain = 51.801
Phase 2.5 Update Timing | Checksum: b9a4f1c1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 995.211 ; gain = 51.801
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.88   | TNS=0      | WHS=-0.345 | THS=-57.4  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: b9a4f1c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 995.211 ; gain = 51.801
Phase 2 Router Initialization | Checksum: b9a4f1c1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e2cdd99b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: f590d9d0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: f590d9d0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.84   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 102416b5e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801
Phase 4.1 Global Iteration 0 | Checksum: 102416b5e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: f02c681d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: f02c681d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.84   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: f02c681d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801
Phase 4.2 Global Iteration 1 | Checksum: f02c681d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801
Phase 4 Rip-up And Reroute | Checksum: f02c681d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: f02c681d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.85   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: f02c681d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f02c681d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 995.211 ; gain = 51.801
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.85   | TNS=0      | WHS=0.017  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: f02c681d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 995.211 ; gain = 51.801
Phase 6 Post Hold Fix | Checksum: f02c681d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 995.211 ; gain = 51.801

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.29913 %
  Global Horizontal Routing Utilization  = 1.74931 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: f02c681d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 11faa0768

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 995.211 ; gain = 51.801

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.855  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 11faa0768

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 995.211 ; gain = 51.801
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 11faa0768

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 995.211 ; gain = 51.801

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 995.211 ; gain = 51.801
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 995.211 ; gain = 51.801
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/embedded/labs/lab4/lab4.runs/impl_1/system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 995.211 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 995.211 ; gain = 0.000

Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 131 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1268.863 ; gain = 273.652
INFO: [Common 17-206] Exiting Vivado at Tue Feb 04 13:11:01 2014...
