INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/HCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sim_1/new/TB_Hsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Hsync
