!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ACTUAL_NR_IRQS	hw_irq.h	10;"	d
ACTUAL_NR_IRQS	hw_irq.h	12;"	d
AGP_CAP_ID	core_marvel.h	/^	io7_csr AGP_CAP_ID;		\/* 0x0400 *\/$/;"	m	struct:__anon43
AGP_CMD	core_marvel.h	/^	io7_csr	AGP_CMD;$/;"	m	struct:__anon43
AGP_H	agp.h	3;"	d
AGP_STAT	core_marvel.h	/^	io7_csr AGP_STAT;$/;"	m	struct:__anon43
ALCOR_GRU_INT_REQ_BITS	core_cia.h	252;"	d
ALPHA_ALCOR_MAX_ISA_DMA_ADDRESS	dma.h	99;"	d
ALPHA_MAX_ISA_DMA_ADDRESS	dma.h	105;"	d
ALPHA_RUFFIAN_MAX_ISA_DMA_ADDRESS	dma.h	93;"	d
ALPHA_SABLE_MAX_ISA_DMA_ADDRESS	dma.h	98;"	d
ALPHA_XL_MAX_ISA_DMA_ADDRESS	dma.h	88;"	d
AMASK_BWX	special_insns.h	/^	AMASK_BWX = (1UL << 0),$/;"	e	enum:amask_enum
AMASK_CIX	special_insns.h	/^	AMASK_CIX = (1UL << 2),$/;"	e	enum:amask_enum
AMASK_FIX	special_insns.h	/^	AMASK_FIX = (1UL << 1),$/;"	e	enum:amask_enum
AMASK_MAX	special_insns.h	/^	AMASK_MAX = (1UL << 8),$/;"	e	enum:amask_enum
AMASK_PRECISE_TRAP	special_insns.h	/^	AMASK_PRECISE_TRAP = (1UL << 9),$/;"	e	enum:amask_enum
APECS_CONF	core_apecs.h	189;"	d
APECS_DENSE_MEM	core_apecs.h	192;"	d
APECS_HAE_ADDRESS	core_apecs.h	208;"	d
APECS_IACK_SC	core_apecs.h	188;"	d
APECS_IO	core_apecs.h	190;"	d
APECS_IOC_DCSR	core_apecs.h	78;"	d
APECS_IOC_DR1	core_apecs.h	81;"	d
APECS_IOC_DR2	core_apecs.h	82;"	d
APECS_IOC_DR3	core_apecs.h	83;"	d
APECS_IOC_HAXR0	core_apecs.h	94;"	d
APECS_IOC_HAXR1	core_apecs.h	95;"	d
APECS_IOC_HAXR2	core_apecs.h	96;"	d
APECS_IOC_PB1R	core_apecs.h	88;"	d
APECS_IOC_PB2R	core_apecs.h	89;"	d
APECS_IOC_PEAR	core_apecs.h	79;"	d
APECS_IOC_PM1R	core_apecs.h	91;"	d
APECS_IOC_PM2R	core_apecs.h	92;"	d
APECS_IOC_PMLT	core_apecs.h	98;"	d
APECS_IOC_SEAR	core_apecs.h	80;"	d
APECS_IOC_STAT0_CMD	core_apecs.h	198;"	d
APECS_IOC_STAT0_CODE_MASK	core_apecs.h	204;"	d
APECS_IOC_STAT0_CODE_SHIFT	core_apecs.h	203;"	d
APECS_IOC_STAT0_ERR	core_apecs.h	199;"	d
APECS_IOC_STAT0_LOST	core_apecs.h	200;"	d
APECS_IOC_STAT0_P_NBR_MASK	core_apecs.h	206;"	d
APECS_IOC_STAT0_P_NBR_SHIFT	core_apecs.h	205;"	d
APECS_IOC_STAT0_THIT	core_apecs.h	201;"	d
APECS_IOC_STAT0_TREF	core_apecs.h	202;"	d
APECS_IOC_TB1R	core_apecs.h	85;"	d
APECS_IOC_TB2R	core_apecs.h	86;"	d
APECS_IOC_TBIA	core_apecs.h	118;"	d
APECS_IOC_TLBDATA0	core_apecs.h	109;"	d
APECS_IOC_TLBDATA1	core_apecs.h	110;"	d
APECS_IOC_TLBDATA2	core_apecs.h	111;"	d
APECS_IOC_TLBDATA3	core_apecs.h	112;"	d
APECS_IOC_TLBDATA4	core_apecs.h	113;"	d
APECS_IOC_TLBDATA5	core_apecs.h	114;"	d
APECS_IOC_TLBDATA6	core_apecs.h	115;"	d
APECS_IOC_TLBDATA7	core_apecs.h	116;"	d
APECS_IOC_TLBTAG0	core_apecs.h	100;"	d
APECS_IOC_TLBTAG1	core_apecs.h	101;"	d
APECS_IOC_TLBTAG2	core_apecs.h	102;"	d
APECS_IOC_TLBTAG3	core_apecs.h	103;"	d
APECS_IOC_TLBTAG4	core_apecs.h	104;"	d
APECS_IOC_TLBTAG5	core_apecs.h	105;"	d
APECS_IOC_TLBTAG6	core_apecs.h	106;"	d
APECS_IOC_TLBTAG7	core_apecs.h	107;"	d
APECS_MEM_B0BAR	core_apecs.h	141;"	d
APECS_MEM_B0BCR	core_apecs.h	152;"	d
APECS_MEM_B0TRA	core_apecs.h	163;"	d
APECS_MEM_B0TRB	core_apecs.h	174;"	d
APECS_MEM_B1BAR	core_apecs.h	142;"	d
APECS_MEM_B1BCR	core_apecs.h	153;"	d
APECS_MEM_B1TRA	core_apecs.h	164;"	d
APECS_MEM_B1TRB	core_apecs.h	175;"	d
APECS_MEM_B2BAR	core_apecs.h	143;"	d
APECS_MEM_B2BCR	core_apecs.h	154;"	d
APECS_MEM_B2TRA	core_apecs.h	165;"	d
APECS_MEM_B2TRB	core_apecs.h	176;"	d
APECS_MEM_B3BAR	core_apecs.h	144;"	d
APECS_MEM_B3BCR	core_apecs.h	155;"	d
APECS_MEM_B3TRA	core_apecs.h	166;"	d
APECS_MEM_B3TRB	core_apecs.h	177;"	d
APECS_MEM_B4BAR	core_apecs.h	145;"	d
APECS_MEM_B4BCR	core_apecs.h	156;"	d
APECS_MEM_B4TRA	core_apecs.h	167;"	d
APECS_MEM_B4TRB	core_apecs.h	178;"	d
APECS_MEM_B5BAR	core_apecs.h	146;"	d
APECS_MEM_B5BCR	core_apecs.h	157;"	d
APECS_MEM_B5TRA	core_apecs.h	168;"	d
APECS_MEM_B5TRB	core_apecs.h	179;"	d
APECS_MEM_B6BAR	core_apecs.h	147;"	d
APECS_MEM_B6BCR	core_apecs.h	158;"	d
APECS_MEM_B6TRA	core_apecs.h	169;"	d
APECS_MEM_B6TRB	core_apecs.h	180;"	d
APECS_MEM_B7BAR	core_apecs.h	148;"	d
APECS_MEM_B7BCR	core_apecs.h	159;"	d
APECS_MEM_B7TRA	core_apecs.h	170;"	d
APECS_MEM_B7TRB	core_apecs.h	181;"	d
APECS_MEM_B8BAR	core_apecs.h	149;"	d
APECS_MEM_B8BCR	core_apecs.h	160;"	d
APECS_MEM_B8TRA	core_apecs.h	171;"	d
APECS_MEM_B8TRB	core_apecs.h	182;"	d
APECS_MEM_EDSR	core_apecs.h	127;"	d
APECS_MEM_EHAR	core_apecs.h	130;"	d
APECS_MEM_ELAR	core_apecs.h	129;"	d
APECS_MEM_GCR	core_apecs.h	126;"	d
APECS_MEM_GTR	core_apecs.h	134;"	d
APECS_MEM_LDxHAR	core_apecs.h	133;"	d
APECS_MEM_LDxLAR	core_apecs.h	132;"	d
APECS_MEM_PDLDR	core_apecs.h	137;"	d
APECS_MEM_PDhDR	core_apecs.h	138;"	d
APECS_MEM_RTR	core_apecs.h	135;"	d
APECS_MEM_SFT_RST	core_apecs.h	131;"	d
APECS_MEM_TAR	core_apecs.h	128;"	d
APECS_MEM_VFPR	core_apecs.h	136;"	d
APECS_SET_HAE	core_apecs.h	378;"	d
APECS_SET_HAE	core_apecs.h	496;"	d
APECS_SPARSE_MEM	core_apecs.h	191;"	d
ARCH_DLINFO	elf.h	158;"	d
ARCH_HAS_PREFETCH	processor.h	54;"	d
ARCH_HAS_PREFETCHW	processor.h	55;"	d
ARCH_HAS_RELATIVE_EXTABLE	extable.h	48;"	d
ARCH_HAS_SPINLOCK_PREFETCH	processor.h	56;"	d
ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE	cacheflush.h	13;"	d
ARCH_NEEDS_WEAK_PER_CPU	percpu.h	14;"	d
ARCH_SHF_SMALL	module.h	12;"	d
ASN_FIRST_VERSION	mmu_context.h	100;"	d
ATOMIC64_FETCH_OP	atomic.h	130;"	d
ATOMIC64_FETCH_OP	atomic.h	195;"	d
ATOMIC64_INIT	atomic.h	28;"	d
ATOMIC64_OP	atomic.h	197;"	d
ATOMIC64_OP	atomic.h	95;"	d
ATOMIC64_OP_RETURN	atomic.h	111;"	d
ATOMIC64_OP_RETURN	atomic.h	196;"	d
ATOMIC_FETCH_OP	atomic.h	198;"	d
ATOMIC_FETCH_OP	atomic.h	77;"	d
ATOMIC_INIT	atomic.h	27;"	d
ATOMIC_OP	atomic.h	200;"	d
ATOMIC_OP	atomic.h	42;"	d
ATOMIC_OPS	atomic.h	148;"	d
ATOMIC_OPS	atomic.h	172;"	d
ATOMIC_OPS	atomic.h	173;"	d
ATOMIC_OPS	atomic.h	194;"	d
ATOMIC_OP_RETURN	atomic.h	199;"	d
ATOMIC_OP_RETURN	atomic.h	58;"	d
BAD_PAGE	pgtable.h	157;"	d
BAD_PAGETABLE	pgtable.h	156;"	d
BASE_BAUD	serial.h	14;"	d
BITS_PER_PTR	pgtable.h	161;"	d
BUG	bug.h	12;"	d
CIA_BW_CFG_0	core_cia.h	235;"	d
CIA_BW_CFG_1	core_cia.h	236;"	d
CIA_BW_IO	core_cia.h	234;"	d
CIA_BW_MEM	core_cia.h	233;"	d
CIA_CACK_EN_BC_VICTIM_EN	core_cia.h	114;"	d
CIA_CACK_EN_LOCK_EN	core_cia.h	111;"	d
CIA_CACK_EN_MB_EN	core_cia.h	112;"	d
CIA_CACK_EN_SET_DIRTY_EN	core_cia.h	113;"	d
CIA_CNFG_IOA_BWEN	core_cia.h	102;"	d
CIA_CNFG_PCI_DWEN	core_cia.h	104;"	d
CIA_CNFG_PCI_MWEN	core_cia.h	103;"	d
CIA_CNFG_PCI_WLEN	core_cia.h	105;"	d
CIA_CONF	core_cia.h	227;"	d
CIA_CTRL_ADDR_PE_EN	core_cia.h	85;"	d
CIA_CTRL_ARB_CPU_EN	core_cia.h	95;"	d
CIA_CTRL_ASSERT_IDLE_BC	core_cia.h	90;"	d
CIA_CTRL_COM_IDLE_BC	core_cia.h	91;"	d
CIA_CTRL_CPU_FLUSHREQ_EN	core_cia.h	94;"	d
CIA_CTRL_CSR_IOA_BYPASS	core_cia.h	92;"	d
CIA_CTRL_ECC_CHK_EN	core_cia.h	89;"	d
CIA_CTRL_EN_ARB_LINK	core_cia.h	96;"	d
CIA_CTRL_EN_DMA_RD_PERF	core_cia.h	100;"	d
CIA_CTRL_FILL_ERR_EN	core_cia.h	87;"	d
CIA_CTRL_FST_BB_EN	core_cia.h	80;"	d
CIA_CTRL_IO_FLUSHREQ_EN	core_cia.h	93;"	d
CIA_CTRL_MCHK_ERR_EN	core_cia.h	88;"	d
CIA_CTRL_PCI_ACK64_EN	core_cia.h	84;"	d
CIA_CTRL_PCI_EN	core_cia.h	77;"	d
CIA_CTRL_PCI_LOCK_EN	core_cia.h	78;"	d
CIA_CTRL_PCI_LOOP_EN	core_cia.h	79;"	d
CIA_CTRL_PCI_MEM_EN	core_cia.h	82;"	d
CIA_CTRL_PCI_MST_EN	core_cia.h	81;"	d
CIA_CTRL_PCI_REQ64_EN	core_cia.h	83;"	d
CIA_CTRL_PERR_EN	core_cia.h	86;"	d
CIA_CTRL_RD_TYPE_SHIFT	core_cia.h	97;"	d
CIA_CTRL_RL_TYPE_SHIFT	core_cia.h	98;"	d
CIA_CTRL_RM_TYPE_SHIFT	core_cia.h	99;"	d
CIA_DENSE_MEM	core_cia.h	232;"	d
CIA_ERR_COR_ERR	core_cia.h	135;"	d
CIA_ERR_CPU_PE	core_cia.h	137;"	d
CIA_ERR_FROM_WRT_ERR	core_cia.h	145;"	d
CIA_ERR_IOA_TIMEOUT	core_cia.h	146;"	d
CIA_ERR_LOST_CORR_ERR	core_cia.h	147;"	d
CIA_ERR_LOST_CPU_PE	core_cia.h	149;"	d
CIA_ERR_LOST_FROM_WRT_ERR	core_cia.h	156;"	d
CIA_ERR_LOST_IOA_TIMEOUT	core_cia.h	157;"	d
CIA_ERR_LOST_MEM_NEM	core_cia.h	150;"	d
CIA_ERR_LOST_PA_PTE_INV	core_cia.h	155;"	d
CIA_ERR_LOST_PCI_ADDR_PE	core_cia.h	152;"	d
CIA_ERR_LOST_PERR	core_cia.h	151;"	d
CIA_ERR_LOST_RCVD_MAS_ABT	core_cia.h	153;"	d
CIA_ERR_LOST_RCVD_TAR_ABT	core_cia.h	154;"	d
CIA_ERR_LOST_UN_CORR_ERR	core_cia.h	148;"	d
CIA_ERR_MEM_NEM	core_cia.h	138;"	d
CIA_ERR_PA_PTE_INV	core_cia.h	144;"	d
CIA_ERR_PCI_ADDR_PE	core_cia.h	141;"	d
CIA_ERR_PCI_SERR	core_cia.h	139;"	d
CIA_ERR_PERR	core_cia.h	140;"	d
CIA_ERR_RCVD_MAS_ABT	core_cia.h	142;"	d
CIA_ERR_RCVD_TAR_ABT	core_cia.h	143;"	d
CIA_ERR_UN_COR_ERR	core_cia.h	136;"	d
CIA_ERR_VALID	core_cia.h	158;"	d
CIA_IACK_SC	core_cia.h	226;"	d
CIA_IO	core_cia.h	228;"	d
CIA_IOC_CACK_EN	core_cia.h	110;"	d
CIA_IOC_CFG	core_cia.h	109;"	d
CIA_IOC_CIA_CNFG	core_cia.h	101;"	d
CIA_IOC_CIA_CTRL	core_cia.h	76;"	d
CIA_IOC_CIA_DIAG	core_cia.h	120;"	d
CIA_IOC_CIA_ERR	core_cia.h	134;"	d
CIA_IOC_CIA_REV	core_cia.h	73;"	d
CIA_IOC_CIA_STAT	core_cia.h	159;"	d
CIA_IOC_CIA_SYN	core_cia.h	161;"	d
CIA_IOC_CPU_ERR0	core_cia.h	132;"	d
CIA_IOC_CPU_ERR1	core_cia.h	133;"	d
CIA_IOC_DIAG_CHECK	core_cia.h	121;"	d
CIA_IOC_ERR_MASK	core_cia.h	160;"	d
CIA_IOC_FLASH_CTRL	core_cia.h	106;"	d
CIA_IOC_HAE_IO	core_cia.h	108;"	d
CIA_IOC_HAE_MEM	core_cia.h	107;"	d
CIA_IOC_MBA0	core_cia.h	172;"	d
CIA_IOC_MBA2	core_cia.h	173;"	d
CIA_IOC_MBA4	core_cia.h	174;"	d
CIA_IOC_MBA6	core_cia.h	175;"	d
CIA_IOC_MBA8	core_cia.h	176;"	d
CIA_IOC_MBAA	core_cia.h	177;"	d
CIA_IOC_MBAC	core_cia.h	178;"	d
CIA_IOC_MBAE	core_cia.h	179;"	d
CIA_IOC_MCR	core_cia.h	171;"	d
CIA_IOC_MEM_ERR0	core_cia.h	162;"	d
CIA_IOC_MEM_ERR1	core_cia.h	163;"	d
CIA_IOC_PCI_ERR0	core_cia.h	164;"	d
CIA_IOC_PCI_ERR1	core_cia.h	165;"	d
CIA_IOC_PCI_ERR3	core_cia.h	166;"	d
CIA_IOC_PCI_LAT	core_cia.h	75;"	d
CIA_IOC_PCI_T0_BASE	core_cia.h	191;"	d
CIA_IOC_PCI_T1_BASE	core_cia.h	195;"	d
CIA_IOC_PCI_T2_BASE	core_cia.h	199;"	d
CIA_IOC_PCI_T3_BASE	core_cia.h	203;"	d
CIA_IOC_PCI_TBIA	core_cia.h	187;"	d
CIA_IOC_PCI_Tn_BASE	core_cia.h	207;"	d
CIA_IOC_PCI_W0_BASE	core_cia.h	189;"	d
CIA_IOC_PCI_W0_MASK	core_cia.h	190;"	d
CIA_IOC_PCI_W1_BASE	core_cia.h	193;"	d
CIA_IOC_PCI_W1_MASK	core_cia.h	194;"	d
CIA_IOC_PCI_W2_BASE	core_cia.h	197;"	d
CIA_IOC_PCI_W2_MASK	core_cia.h	198;"	d
CIA_IOC_PCI_W3_BASE	core_cia.h	201;"	d
CIA_IOC_PCI_W3_MASK	core_cia.h	202;"	d
CIA_IOC_PCI_W_DAC	core_cia.h	209;"	d
CIA_IOC_PCI_Wn_BASE	core_cia.h	205;"	d
CIA_IOC_PCI_Wn_MASK	core_cia.h	206;"	d
CIA_IOC_PERF_CONTROL	core_cia.h	127;"	d
CIA_IOC_PERF_MONITOR	core_cia.h	126;"	d
CIA_IOC_TB_TAGn	core_cia.h	216;"	d
CIA_IOC_TBn_PAGEm	core_cia.h	220;"	d
CIA_IOC_TMG0	core_cia.h	180;"	d
CIA_IOC_TMG1	core_cia.h	181;"	d
CIA_IOC_TMG2	core_cia.h	182;"	d
CIA_MEM_R1_MASK	core_cia.h	66;"	d
CIA_MEM_R2_MASK	core_cia.h	67;"	d
CIA_MEM_R3_MASK	core_cia.h	68;"	d
CIA_ONE_HAE_WINDOW	core_cia.h	6;"	d
CIA_REV_MASK	core_cia.h	74;"	d
CIA_SPARSE_MEM	core_cia.h	229;"	d
CIA_SPARSE_MEM_R2	core_cia.h	230;"	d
CIA_SPARSE_MEM_R3	core_cia.h	231;"	d
CLOCKS_PER_SEC	param.h	10;"	d
CLOCK_TICK_RATE	timex.h	12;"	d
CMOS_READ	mc146818rtc.h	19;"	d
CMOS_WRITE	mc146818rtc.h	23;"	d
CPU_restart	hwrpb.h	/^	void (*CPU_restart)(unsigned long);$/;"	m	struct:hwrpb_struct
CPU_restart_data	hwrpb.h	/^	unsigned long CPU_restart_data;$/;"	m	struct:hwrpb_struct
CRD_CTL	core_marvel.h	/^	io7_csr CRD_CTL;$/;"	m	struct:__anon44
CROSS_64KB	floppy.h	/^static inline unsigned long CROSS_64KB(void *a, unsigned long s)$/;"	f
C_ADDR	core_irongate.h	/^	__u64 C_ADDR;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
C_ADDR	mce.h	/^	unsigned long C_ADDR;$/;"	m	struct:el_common_EV6_mcheck
C_STAT	core_irongate.h	/^	__u64 C_STAT;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
C_STAT	mce.h	/^	unsigned long C_STAT;$/;"	m	struct:el_common_EV6_mcheck
C_STS	core_irongate.h	/^	__u64 C_STS;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
C_STS	mce.h	/^	unsigned long C_STS;$/;"	m	struct:el_common_EV6_mcheck
CpuOffset	core_irongate.h	/^	__u32 CpuOffset;                 \/* Offset to CPU-specific into *\/$/;"	m	struct:el_IRONGATE_sysdata_mcheck
CpuOffset	mce.h	/^	unsigned int CpuOffset;		\/* Offset to CPU-specific info *\/$/;"	m	struct:el_common_EV6_mcheck
DC0_SYNDROME	core_irongate.h	/^	__u64 DC0_SYNDROME;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
DC0_SYNDROME	mce.h	/^	unsigned long DC0_SYNDROME;$/;"	m	struct:el_common_EV6_mcheck
DC1_SYNDROME	core_irongate.h	/^	__u64 DC1_SYNDROME;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
DC1_SYNDROME	mce.h	/^	unsigned long DC1_SYNDROME;$/;"	m	struct:el_common_EV6_mcheck
DC_STAT	core_irongate.h	/^	__u64 DC_STAT;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
DC_STAT	mce.h	/^	unsigned long DC_STAT;		\/* (See the 21264 Spec) *\/$/;"	m	struct:el_common_EV6_mcheck
DMA1_CLEAR_FF_REG	dma.h	139;"	d
DMA1_CLR_MASK_REG	dma.h	142;"	d
DMA1_CMD_REG	dma.h	134;"	d
DMA1_EXT_MODE_REG	dma.h	144;"	d
DMA1_MASK_ALL_REG	dma.h	143;"	d
DMA1_MASK_REG	dma.h	137;"	d
DMA1_MODE_REG	dma.h	138;"	d
DMA1_REQ_REG	dma.h	136;"	d
DMA1_RESET_REG	dma.h	141;"	d
DMA1_STAT_REG	dma.h	135;"	d
DMA1_TEMP_REG	dma.h	140;"	d
DMA2_CLEAR_FF_REG	dma.h	151;"	d
DMA2_CLR_MASK_REG	dma.h	154;"	d
DMA2_CMD_REG	dma.h	146;"	d
DMA2_EXT_MODE_REG	dma.h	156;"	d
DMA2_MASK_ALL_REG	dma.h	155;"	d
DMA2_MASK_REG	dma.h	149;"	d
DMA2_MODE_REG	dma.h	150;"	d
DMA2_REQ_REG	dma.h	148;"	d
DMA2_RESET_REG	dma.h	153;"	d
DMA2_STAT_REG	dma.h	147;"	d
DMA2_TEMP_REG	dma.h	152;"	d
DMA_ADDR_0	dma.h	158;"	d
DMA_ADDR_1	dma.h	159;"	d
DMA_ADDR_2	dma.h	160;"	d
DMA_ADDR_3	dma.h	161;"	d
DMA_ADDR_4	dma.h	162;"	d
DMA_ADDR_5	dma.h	163;"	d
DMA_ADDR_6	dma.h	164;"	d
DMA_ADDR_7	dma.h	165;"	d
DMA_AUTOINIT	dma.h	197;"	d
DMA_CNT_0	dma.h	167;"	d
DMA_CNT_1	dma.h	168;"	d
DMA_CNT_2	dma.h	169;"	d
DMA_CNT_3	dma.h	170;"	d
DMA_CNT_4	dma.h	171;"	d
DMA_CNT_5	dma.h	172;"	d
DMA_CNT_6	dma.h	173;"	d
DMA_CNT_7	dma.h	174;"	d
DMA_HIPAGE_0	dma.h	184;"	d
DMA_HIPAGE_1	dma.h	185;"	d
DMA_HIPAGE_2	dma.h	186;"	d
DMA_HIPAGE_3	dma.h	187;"	d
DMA_HIPAGE_4	dma.h	188;"	d
DMA_HIPAGE_5	dma.h	189;"	d
DMA_HIPAGE_6	dma.h	190;"	d
DMA_HIPAGE_7	dma.h	191;"	d
DMA_MODE_CASCADE	dma.h	195;"	d
DMA_MODE_READ	dma.h	193;"	d
DMA_MODE_WRITE	dma.h	194;"	d
DMA_PAGE_0	dma.h	176;"	d
DMA_PAGE_1	dma.h	177;"	d
DMA_PAGE_2	dma.h	178;"	d
DMA_PAGE_3	dma.h	179;"	d
DMA_PAGE_5	dma.h	180;"	d
DMA_PAGE_6	dma.h	181;"	d
DMA_PAGE_7	dma.h	182;"	d
EF_ALPHA_32BIT	elf.h	54;"	d
EISA_FEPROM0	jensen.h	39;"	d
EISA_FEPROM1	jensen.h	40;"	d
EISA_HAE	jensen.h	50;"	d
EISA_INTA	jensen.h	34;"	d
EISA_IO	jensen.h	70;"	d
EISA_MEM	jensen.h	65;"	d
EISA_SPARE	jensen.h	60;"	d
EISA_SYSCTL	jensen.h	55;"	d
EISA_VL82C106	jensen.h	45;"	d
ELF_ARCH	elf.h	84;"	d
ELF_CLASS	elf.h	82;"	d
ELF_CORE_COPY_FPREGS	elf.h	126;"	d
ELF_CORE_COPY_REGS	elf.h	114;"	d
ELF_CORE_COPY_TASK_REGS	elf.h	120;"	d
ELF_DATA	elf.h	83;"	d
ELF_ET_DYN_BASE	elf.h	93;"	d
ELF_EXEC_PAGESIZE	elf.h	86;"	d
ELF_HWCAP	elf.h	133;"	d
ELF_NFPREG	elf.h	66;"	d
ELF_NGREG	elf.h	65;"	d
ELF_PLATFORM	elf.h	139;"	d
ELF_PLAT_INIT	elf.h	104;"	d
EL_CLASS__GENERAL_NOTIFICATION	err_common.h	44;"	d
EL_CLASS__HEADER	err_common.h	39;"	d
EL_CLASS__PAL	err_common.h	55;"	d
EL_CLASS__PCI_ERROR_FRAME	err_common.h	45;"	d
EL_CLASS__REGATTA_FAMILY	err_common.h	46;"	d
EL_CLASS__TERMINATION	err_common.h	37;"	d
EL_TYPE__HEADER__HALT_FRAME	err_common.h	42;"	d
EL_TYPE__HEADER__LOGOUT_FRAME	err_common.h	43;"	d
EL_TYPE__HEADER__SYSTEM_ERROR_FRAME	err_common.h	40;"	d
EL_TYPE__HEADER__SYSTEM_EVENT_FRAME	err_common.h	41;"	d
EL_TYPE__PAL__ENV__AIRMOVER_FAN	err_common.h	62;"	d
EL_TYPE__PAL__ENV__AMBIENT_TEMPERATURE	err_common.h	61;"	d
EL_TYPE__PAL__ENV__HOT_PLUG	err_common.h	67;"	d
EL_TYPE__PAL__ENV__INTRUSION	err_common.h	64;"	d
EL_TYPE__PAL__ENV__LAN	err_common.h	66;"	d
EL_TYPE__PAL__ENV__POWER_SUPPLY	err_common.h	65;"	d
EL_TYPE__PAL__ENV__VOLTAGE	err_common.h	63;"	d
EL_TYPE__PAL__EV7_IO	err_common.h	60;"	d
EL_TYPE__PAL__EV7_PROCESSOR	err_common.h	57;"	d
EL_TYPE__PAL__EV7_RBOX	err_common.h	59;"	d
EL_TYPE__PAL__EV7_ZBOX	err_common.h	58;"	d
EL_TYPE__PAL__LOGOUT_FRAME	err_common.h	56;"	d
EL_TYPE__REGATTA__ENVIRONMENTAL_FRAME	err_common.h	49;"	d
EL_TYPE__REGATTA__PROCESSOR_DBL_ERROR_HALT	err_common.h	53;"	d
EL_TYPE__REGATTA__PROCESSOR_ERROR_FRAME	err_common.h	47;"	d
EL_TYPE__REGATTA__SYSTEM_DBL_ERROR_HALT	err_common.h	54;"	d
EL_TYPE__REGATTA__SYSTEM_ERROR_FRAME	err_common.h	48;"	d
EL_TYPE__REGATTA__TITAN_MEMORY_EXTENDED	err_common.h	52;"	d
EL_TYPE__REGATTA__TITAN_PCHIP0_EXTENDED	err_common.h	50;"	d
EL_TYPE__REGATTA__TITAN_PCHIP1_EXTENDED	err_common.h	51;"	d
EL_TYPE__TERMINATION__TERMINATION	err_common.h	38;"	d
EOI_DAT	core_marvel.h	/^	io7_csr EOI_DAT;$/;"	m	struct:__anon43
EV3_CPU	hwrpb.h	12;"	d
EV45_CPU	hwrpb.h	16;"	d
EV4_CPU	hwrpb.h	13;"	d
EV4_MAX_ASN	mmu_context.h	67;"	d
EV56_CPU	hwrpb.h	17;"	d
EV5_CPU	hwrpb.h	15;"	d
EV5_MAX_ASN	mmu_context.h	68;"	d
EV5_PCTR_0	wrperfmon.h	28;"	d
EV5_PCTR_0_COUNT_MASK	wrperfmon.h	36;"	d
EV5_PCTR_0_COUNT_SHIFT	wrperfmon.h	32;"	d
EV5_PCTR_1	wrperfmon.h	29;"	d
EV5_PCTR_1_COUNT_MASK	wrperfmon.h	37;"	d
EV5_PCTR_1_COUNT_SHIFT	wrperfmon.h	33;"	d
EV5_PCTR_2	wrperfmon.h	30;"	d
EV5_PCTR_2_COUNT_MASK	wrperfmon.h	38;"	d
EV5_PCTR_2_COUNT_SHIFT	wrperfmon.h	34;"	d
EV67_CPU	hwrpb.h	21;"	d
EV67_PCTR_0	wrperfmon.h	51;"	d
EV67_PCTR_0_COUNT_MASK	wrperfmon.h	57;"	d
EV67_PCTR_0_COUNT_SHIFT	wrperfmon.h	54;"	d
EV67_PCTR_1	wrperfmon.h	52;"	d
EV67_PCTR_1_COUNT_MASK	wrperfmon.h	58;"	d
EV67_PCTR_1_COUNT_SHIFT	wrperfmon.h	55;"	d
EV67_PCTR_CYCLES_MBOX	wrperfmon.h	92;"	d
EV67_PCTR_CYCLES_UNDEF	wrperfmon.h	90;"	d
EV67_PCTR_EVENT_MASK	wrperfmon.h	84;"	d
EV67_PCTR_INSTR_BCACHEMISS	wrperfmon.h	91;"	d
EV67_PCTR_INSTR_CYCLES	wrperfmon.h	89;"	d
EV67_PCTR_MODE_AGGREGATE	wrperfmon.h	87;"	d
EV67_PCTR_MODE_MASK	wrperfmon.h	83;"	d
EV67_PCTR_MODE_PROFILEME	wrperfmon.h	86;"	d
EV68AL_CPU	hwrpb.h	23;"	d
EV68CB_CPU	hwrpb.h	22;"	d
EV68CX_CPU	hwrpb.h	24;"	d
EV69_CPU	hwrpb.h	27;"	d
EV6_CPU	hwrpb.h	18;"	d
EV6_MAX_ASN	mmu_context.h	69;"	d
EV6_PCTR_0	wrperfmon.h	41;"	d
EV6_PCTR_0_COUNT_MASK	wrperfmon.h	47;"	d
EV6_PCTR_0_COUNT_SHIFT	wrperfmon.h	44;"	d
EV6_PCTR_0_CYCLES	wrperfmon.h	70;"	d
EV6_PCTR_0_EVENT_MASK	wrperfmon.h	66;"	d
EV6_PCTR_0_INSTRUCTIONS	wrperfmon.h	71;"	d
EV6_PCTR_1	wrperfmon.h	42;"	d
EV6_PCTR_1_BRANCHES	wrperfmon.h	74;"	d
EV6_PCTR_1_BRANCH_MISPREDICTS	wrperfmon.h	75;"	d
EV6_PCTR_1_COUNT_MASK	wrperfmon.h	48;"	d
EV6_PCTR_1_COUNT_SHIFT	wrperfmon.h	45;"	d
EV6_PCTR_1_CYCLES	wrperfmon.h	73;"	d
EV6_PCTR_1_DTB_DOUBLE_MISSES	wrperfmon.h	77;"	d
EV6_PCTR_1_DTB_SINGLE_MISSES	wrperfmon.h	76;"	d
EV6_PCTR_1_EVENT_MASK	wrperfmon.h	67;"	d
EV6_PCTR_1_ITB_MISSES	wrperfmon.h	78;"	d
EV6_PCTR_1_REPLY_TRAPS	wrperfmon.h	80;"	d
EV6_PCTR_1_UNALIGNED_TRAPS	wrperfmon.h	79;"	d
EV79_CPU	hwrpb.h	26;"	d
EV7_CPU	hwrpb.h	25;"	d
EV7_CSRS_KERN	core_marvel.h	63;"	d
EV7_CSRS_PHYS	core_marvel.h	60;"	d
EV7_CSR_KERN	core_marvel.h	62;"	d
EV7_CSR_OFFSET	core_marvel.h	65;"	d
EV7_CSR_PHYS	core_marvel.h	59;"	d
EV7_IPE	core_marvel.h	57;"	d
EV7_KERN_ADDR	core_marvel.h	54;"	d
EV7_MASK40	core_marvel.h	53;"	d
EV7_PE_MASK	core_marvel.h	56;"	d
EXC	uaccess.h	79;"	d
EXC_ADDR	core_irongate.h	/^	__u64 EXC_ADDR;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
EXC_ADDR	mce.h	/^	unsigned long EXC_ADDR;$/;"	m	struct:el_common_EV6_mcheck
EXTRA_FLOPPY_PARAMS	floppy.h	111;"	d
FDC1	floppy.h	/^static int FDC1 = 0x3f0;$/;"	v
FDC2	floppy.h	/^static int FDC2 = -1;$/;"	v
FIRST_USER_ADDRESS	pgtable.h	49;"	d
FIXUP_IOADDR_VGA	vga.h	63;"	d
FIXUP_IOADDR_VGA	vga.h	77;"	d
FIXUP_MEMADDR_VGA	vga.h	68;"	d
FIXUP_MEMADDR_VGA	vga.h	78;"	d
FLOPPY0_TYPE	floppy.h	86;"	d
FLOPPY1_TYPE	floppy.h	87;"	d
FP_DENORM_ZERO	sfp-machine.h	77;"	d
FP_EX_DENORM	sfp-machine.h	75;"	d
FP_EX_DIVZERO	sfp-machine.h	73;"	d
FP_EX_INEXACT	sfp-machine.h	74;"	d
FP_EX_INVALID	sfp-machine.h	70;"	d
FP_EX_OVERFLOW	sfp-machine.h	71;"	d
FP_EX_UNDERFLOW	sfp-machine.h	72;"	d
FP_INHIBIT_RESULTS	sfp-machine.h	80;"	d
FP_RND_MINF	sfp-machine.h	67;"	d
FP_RND_NEAREST	sfp-machine.h	64;"	d
FP_RND_PINF	sfp-machine.h	66;"	d
FP_RND_ZERO	sfp-machine.h	65;"	d
FP_ROUNDMODE	sfp-machine.h	63;"	d
FrameFlags	core_irongate.h	/^	__u32 FrameFlags;                \/* <31> = Retry, <30> = Second Error *\/$/;"	m	struct:el_IRONGATE_sysdata_mcheck
FrameFlags	mce.h	/^	unsigned int FrameFlags;	\/* <31> = Retry, <30> = Second Error *\/$/;"	m	struct:el_common_EV6_mcheck
FrameSize	core_irongate.h	/^	__u32 FrameSize;                 \/* Bytes, including this field *\/$/;"	m	struct:el_IRONGATE_sysdata_mcheck
FrameSize	mce.h	/^	unsigned int FrameSize;		\/* Bytes, including this field *\/$/;"	m	struct:el_common_EV6_mcheck
GAMMA_BIAS	core_t2.h	32;"	d
GAMMA_BIAS	core_t2.h	34;"	d
GAMMA_BIAS	core_t2.h	36;"	d
GCT_NODE_MAGIC	gct.h	40;"	d
GCT_NODE_PTR	gct.h	52;"	d
GCT_SUBTYPE_IO_PORT_MODULE	gct.h	50;"	d
GCT_TYPE_HOSE	gct.h	45;"	d
GET_UNALIGN_CTL	thread_info.h	99;"	d
GRU_CACHE_CNFG	core_cia.h	247;"	d
GRU_INT_CLEAR	core_cia.h	245;"	d
GRU_INT_EDGE	core_cia.h	243;"	d
GRU_INT_HILO	core_cia.h	244;"	d
GRU_INT_MASK	core_cia.h	242;"	d
GRU_INT_REQ	core_cia.h	241;"	d
GRU_INT_REQ_BITS	core_cia.h	254;"	d
GRU_LED	core_cia.h	249;"	d
GRU_RESET	core_cia.h	250;"	d
GRU_SCR	core_cia.h	248;"	d
HARDWARE_ASN_MASK	mmu_context.h	101;"	d
HAVE_ARCH_BUG	bug.h	20;"	d
HAVE_ARCH_UNMAPPED_AREA	pgtable.h	368;"	d
HAVE_PCI_LEGACY	pci.h	95;"	d
HEI_CTL	core_marvel.h	/^	io7_csr HEI_CTL;$/;"	m	struct:__anon44
HLT_CTL	core_marvel.h	/^	io7_csr HLT_CTL;		\/* 0x31.3ec0 *\/$/;"	m	struct:__anon44
HOST_DATA_START_ADDR	user.h	51;"	d
HOST_STACK_END_ADDR	user.h	52;"	d
HOST_TEXT_START_ADDR	user.h	50;"	d
HPI_CTL	core_marvel.h	/^	io7_csr HPI_CTL;		\/* 0x31.3f00 *\/$/;"	m	struct:__anon44
HZ	param.h	7;"	d
HZ	param.h	8;"	d
IDENT_ADDR	io.h	26;"	d
IDENT_ADDR	io.h	28;"	d
IER_CM	core_irongate.h	/^	__u64 IER_CM;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
IER_CM	mce.h	/^	unsigned long IER_CM;$/;"	m	struct:el_common_EV6_mcheck
IGCSR	core_irongate.h	137;"	d
IMPLVER_EV4	special_insns.h	/^	IMPLVER_EV4,$/;"	e	enum:implver_enum
IMPLVER_EV5	special_insns.h	/^	IMPLVER_EV5,$/;"	e	enum:implver_enum
IMPLVER_EV6	special_insns.h	/^	IMPLVER_EV6$/;"	e	enum:implver_enum
INIT_C_CC	termios.h	13;"	d
INIT_HWRPB	hwrpb.h	5;"	d
INIT_THREAD	processor.h	35;"	d
INIT_THREAD_INFO	thread_info.h	35;"	d
INT_CLR	core_marvel.h	/^		io7_csr INT_CLR;$/;"	m	struct:__anon44::__anon45
INT_DIAG	core_marvel.h	/^	} INT_DIAG[4];$/;"	m	struct:__anon44	typeref:struct:__anon44::__anon45
INT_EOI	core_marvel.h	/^		io7_csr INT_EOI;$/;"	m	struct:__anon44::__anon45
INT_PND	core_marvel.h	/^		io7_csr INT_PND;$/;"	m	struct:__anon44::__anon45
INT_RTY	core_marvel.h	/^	io7_csr INT_RTY;$/;"	m	struct:__anon44
IO7_ACC_CLUMP	core_marvel.h	/^	io7_csr IO7_ACC_CLUMP;		\/* 0x30.0300 *\/$/;"	m	struct:__anon44
IO7_AGP_PORT	core_marvel.h	294;"	d
IO7_CONF_KERN	core_marvel.h	263;"	d
IO7_CONF_PHYS	core_marvel.h	255;"	d
IO7_CSRS_KERN	core_marvel.h	266;"	d
IO7_CSRS_PHYS	core_marvel.h	259;"	d
IO7_CSR_KERN	core_marvel.h	265;"	d
IO7_CSR_PHYS	core_marvel.h	257;"	d
IO7_DAC_OFFSET	core_marvel.h	279;"	d
IO7_DWNH	core_marvel.h	/^	io7_csr IO7_DWNH;$/;"	m	struct:__anon44
IO7_HOSE	core_marvel.h	252;"	d
IO7_IID	core_marvel.h	/^union IO7_IID {$/;"	u
IO7_IOMASK	core_marvel.h	/^	io7_csr IO7_IOMASK;$/;"	m	struct:__anon44
IO7_IO_KERN	core_marvel.h	264;"	d
IO7_IO_PHYS	core_marvel.h	256;"	d
IO7_IO_SPACE	core_marvel.h	273;"	d
IO7_IPE	core_marvel.h	249;"	d
IO7_IPORT	core_marvel.h	250;"	d
IO7_KERN_ADDR	core_marvel.h	245;"	d
IO7_MAF	core_marvel.h	/^	io7_csr IO7_MAF;$/;"	m	struct:__anon44
IO7_MAF_TO	core_marvel.h	/^	io7_csr IO7_MAF_TO;$/;"	m	struct:__anon44
IO7_MEM_KERN	core_marvel.h	262;"	d
IO7_MEM_PHYS	core_marvel.h	254;"	d
IO7_MEM_SPACE	core_marvel.h	272;"	d
IO7_NUM_PORTS	core_marvel.h	293;"	d
IO7_PLL_RNGA	core_marvel.h	269;"	d
IO7_PLL_RNGB	core_marvel.h	270;"	d
IO7_PMASK	core_marvel.h	/^	io7_csr IO7_PMASK;$/;"	m	struct:__anon44
IO7_PORT7_CSRS_KERN	core_marvel.h	267;"	d
IO7_PORT7_CSRS_PHYS	core_marvel.h	260;"	d
IO7_PORT_MASK	core_marvel.h	247;"	d
IO7_POx_WBASE	core_marvel.h	/^union IO7_POx_WBASE {$/;"	u
IO7_UPH	core_marvel.h	/^	io7_csr IO7_UPH;$/;"	m	struct:__anon44
IO7_UPH_TO	core_marvel.h	/^	io7_csr IO7_UPH_TO;		\/* 0x30.0400 *\/$/;"	m	struct:__anon44
IOBASE_DENSE_IO	pci.h	80;"	d
IOBASE_DENSE_MEM	pci.h	78;"	d
IOBASE_FROM_HOSE	pci.h	82;"	d
IOBASE_HOSE	pci.h	76;"	d
IOBASE_ROOT_BUS	pci.h	81;"	d
IOBASE_SPARSE_IO	pci.h	79;"	d
IOBASE_SPARSE_MEM	pci.h	77;"	d
IOPORT	core_t2.h	574;"	d
IOPORT	core_t2.h	594;"	d
IOPORT	jensen.h	307;"	d
IOPORT	jensen.h	327;"	d
IO_ASIC_REV	core_marvel.h	/^	io7_csr IO_ASIC_REV;		\/* 0x30.0000 *\/$/;"	m	struct:__anon44
IO_CONCAT	io.h	140;"	d
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,ioread16)(void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,ioread32)(void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,ioread8)(void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,iowrite16)(u16 b, void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,iowrite32)(u32 b, void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,iowrite8)(u8 b, void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,readb)(const volatile void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,readl)(const volatile void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,readq)(const volatile void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,readw)(const volatile void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,writeb)(u8 b, volatile void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,writel)(u32 b, volatile void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,writeq)(u64 b, volatile void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^IO_CONCAT(__IO_PREFIX,writew)(u16 b, volatile void __iomem *a)$/;"	f
IO_CONCAT	io_trivial.h	/^__EXTERN_INLINE void IO_CONCAT(__IO_PREFIX,iounmap)(volatile void __iomem *a)$/;"	f
IO_DMA1_BASE	dma.h	130;"	d
IO_DMA2_BASE	dma.h	131;"	d
IO_SPACE_LIMIT	io.h	102;"	d
IO_SYS_REV	core_marvel.h	/^	io7_csr IO_SYS_REV;$/;"	m	struct:__anon44
IPL_DEV0	irqflags.h	10;"	d
IPL_DEV1	irqflags.h	11;"	d
IPL_MAX	irqflags.h	16;"	d
IPL_MCHECK	irqflags.h	15;"	d
IPL_MIN	irqflags.h	19;"	d
IPL_MIN	irqflags.h	20;"	d
IPL_MIN	irqflags.h	7;"	d
IPL_PERF	irqflags.h	13;"	d
IPL_POWERFAIL	irqflags.h	14;"	d
IPL_SW0	irqflags.h	8;"	d
IPL_SW1	irqflags.h	9;"	d
IPL_TIMER	irqflags.h	12;"	d
IRONGATE0	core_irongate.h	142;"	d
IRONGATE1	core_irongate.h	143;"	d
IRONGATE_BIAS	core_irongate.h	118;"	d
IRONGATE_BIAS	core_irongate.h	120;"	d
IRONGATE_CONF	core_irongate.h	127;"	d
IRONGATE_IACK_SC	core_irongate.h	125;"	d
IRONGATE_IO	core_irongate.h	126;"	d
IRONGATE_MEM	core_irongate.h	124;"	d
ISUM	core_irongate.h	/^	__u64 ISUM;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
ISUM	mce.h	/^	unsigned long ISUM;$/;"	m	struct:el_common_EV6_mcheck
I_CTL	core_irongate.h	/^	__u64 I_CTL;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
I_CTL	mce.h	/^	unsigned long I_CTL;$/;"	m	struct:el_common_EV6_mcheck
I_STAT	core_irongate.h	/^	__u64 I_STAT;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
I_STAT	mce.h	/^	unsigned long I_STAT;		\/* EV6 Internal Processor Registers *\/$/;"	m	struct:el_common_EV6_mcheck
Irongate0	core_irongate.h	/^} Irongate0;$/;"	t	typeref:struct:__anon62
Irongate1	core_irongate.h	/^} Irongate1;$/;"	t	typeref:struct:__anon63
JENSEN_HAE_ADDRESS	jensen.h	89;"	d
JENSEN_HAE_MASK	jensen.h	90;"	d
KERNEL_DS	uaccess.h	17;"	d
KERNEL_HAVE_CHECK_DMA	dma.h	365;"	d
KSEG_PFN	pgtable.h	194;"	d
KSTK_EIP	processor.h	47;"	d
KSTK_ESP	processor.h	49;"	d
L1_CACHE_BYTES	cache.h	11;"	d
L1_CACHE_BYTES	cache.h	17;"	d
L1_CACHE_SHIFT	cache.h	12;"	d
L1_CACHE_SHIFT	cache.h	18;"	d
LCA4_CPU	hwrpb.h	14;"	d
LCA_CONF	core_lca.h	112;"	d
LCA_DENSE_MEM	core_lca.h	115;"	d
LCA_GET_OVERRIDE	core_lca.h	148;"	d
LCA_GET_PRIMARY	core_lca.h	147;"	d
LCA_HAE_ADDRESS	core_lca.h	130;"	d
LCA_IACK_SC	core_lca.h	111;"	d
LCA_IO	core_lca.h	113;"	d
LCA_IOC_CONF	core_lca.h	86;"	d
LCA_IOC_HAE	core_lca.h	85;"	d
LCA_IOC_PAR_DIS	core_lca.h	92;"	d
LCA_IOC_SFT_RST	core_lca.h	91;"	d
LCA_IOC_STAT0	core_lca.h	87;"	d
LCA_IOC_STAT0_CMD	core_lca.h	120;"	d
LCA_IOC_STAT0_CODE_MASK	core_lca.h	126;"	d
LCA_IOC_STAT0_CODE_SHIFT	core_lca.h	125;"	d
LCA_IOC_STAT0_ERR	core_lca.h	121;"	d
LCA_IOC_STAT0_LOST	core_lca.h	122;"	d
LCA_IOC_STAT0_P_NBR_MASK	core_lca.h	128;"	d
LCA_IOC_STAT0_P_NBR_SHIFT	core_lca.h	127;"	d
LCA_IOC_STAT0_THIT	core_lca.h	123;"	d
LCA_IOC_STAT0_TREF	core_lca.h	124;"	d
LCA_IOC_STAT1	core_lca.h	88;"	d
LCA_IOC_TBIA	core_lca.h	89;"	d
LCA_IOC_TB_ENA	core_lca.h	90;"	d
LCA_IOC_TB_TAG0	core_lca.h	99;"	d
LCA_IOC_TB_TAG1	core_lca.h	100;"	d
LCA_IOC_TB_TAG2	core_lca.h	101;"	d
LCA_IOC_TB_TAG3	core_lca.h	102;"	d
LCA_IOC_TB_TAG4	core_lca.h	103;"	d
LCA_IOC_TB_TAG5	core_lca.h	104;"	d
LCA_IOC_TB_TAG6	core_lca.h	105;"	d
LCA_IOC_TB_TAG7	core_lca.h	106;"	d
LCA_IOC_T_BASE0	core_lca.h	97;"	d
LCA_IOC_T_BASE1	core_lca.h	98;"	d
LCA_IOC_W_BASE0	core_lca.h	93;"	d
LCA_IOC_W_BASE1	core_lca.h	94;"	d
LCA_IOC_W_MASK0	core_lca.h	95;"	d
LCA_IOC_W_MASK1	core_lca.h	96;"	d
LCA_MEM_BCR0	core_lca.h	62;"	d
LCA_MEM_BCR1	core_lca.h	63;"	d
LCA_MEM_BCR2	core_lca.h	64;"	d
LCA_MEM_BCR3	core_lca.h	65;"	d
LCA_MEM_BMR0	core_lca.h	66;"	d
LCA_MEM_BMR1	core_lca.h	67;"	d
LCA_MEM_BMR2	core_lca.h	68;"	d
LCA_MEM_BMR3	core_lca.h	69;"	d
LCA_MEM_BTR0	core_lca.h	70;"	d
LCA_MEM_BTR1	core_lca.h	71;"	d
LCA_MEM_BTR2	core_lca.h	72;"	d
LCA_MEM_BTR3	core_lca.h	73;"	d
LCA_MEM_CAR	core_lca.h	77;"	d
LCA_MEM_EAR	core_lca.h	76;"	d
LCA_MEM_ESR	core_lca.h	75;"	d
LCA_MEM_FOR	core_lca.h	80;"	d
LCA_MEM_GTR	core_lca.h	74;"	d
LCA_MEM_PLM	core_lca.h	79;"	d
LCA_MEM_VGR	core_lca.h	78;"	d
LCA_PMR_ADDR	core_lca.h	133;"	d
LCA_PMR_DIV_1	core_lca.h	152;"	d
LCA_PMR_DIV_16	core_lca.h	157;"	d
LCA_PMR_DIV_1_5	core_lca.h	153;"	d
LCA_PMR_DIV_2	core_lca.h	154;"	d
LCA_PMR_DIV_4	core_lca.h	155;"	d
LCA_PMR_DIV_8	core_lca.h	156;"	d
LCA_PMR_DIV_MAX	core_lca.h	159;"	d
LCA_PMR_DIV_MIN	core_lca.h	158;"	d
LCA_PMR_DMAO	core_lca.h	137;"	d
LCA_PMR_INTO	core_lca.h	136;"	d
LCA_PMR_OCCEB	core_lca.h	138;"	d
LCA_PMR_OCCOB	core_lca.h	139;"	d
LCA_PMR_ODIV	core_lca.h	135;"	d
LCA_PMR_PDIV	core_lca.h	134;"	d
LCA_PMR_PRIMARY_MASK	core_lca.h	140;"	d
LCA_READ_PMR	core_lca.h	144;"	d
LCA_SET_HAE	core_lca.h	223;"	d
LCA_SET_PRIMARY_CLOCK	core_lca.h	149;"	d
LCA_SPARSE_MEM	core_lca.h	114;"	d
LCA_WRITE_PMR	core_lca.h	145;"	d
LOCAL_BASE_ADDR	mmzone.h	66;"	d
LOCAL_INIT	local.h	13;"	d
MARVEL_IACK_SC	core_marvel.h	284;"	d
MARVEL_IRQ_VEC_IRQ_MASK	core_marvel.h	22;"	d
MARVEL_IRQ_VEC_PE_SHIFT	core_marvel.h	21;"	d
MARVEL_MAX_PIDS	core_marvel.h	20;"	d
MARVEL_NR_IRQS	core_marvel.h	23;"	d
MAX_ASN	mmu_context.h	72;"	d
MAX_ASN	mmu_context.h	75;"	d
MAX_ASN	mmu_context.h	77;"	d
MAX_ASN	mmu_context.h	79;"	d
MAX_DMA_ADDRESS	dma.h	126;"	d
MAX_DMA_CHANNELS	dma.h	76;"	d
MAX_ISA_DMA_ADDRESS	dma.h	108;"	d
MAX_ISA_DMA_ADDRESS	dma.h	111;"	d
MAX_ISA_DMA_ADDRESS	dma.h	113;"	d
MAX_ISA_DMA_ADDRESS	dma.h	115;"	d
MAX_ISA_DMA_ADDRESS	dma.h	117;"	d
MAX_ISA_DMA_ADDRESS	dma.h	119;"	d
MCHK_Code	core_irongate.h	/^	__u32 MCHK_Code;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
MCHK_Code	mce.h	/^	unsigned int MCHK_Code;$/;"	m	struct:el_common_EV6_mcheck
MCHK_DISPOSITION_DISMISS	err_common.h	28;"	d
MCHK_DISPOSITION_REPORT	err_common.h	27;"	d
MCHK_DISPOSITION_UNKNOWN_ERROR	err_common.h	26;"	d
MCHK_Frame_Rev	core_irongate.h	/^	__u32 MCHK_Frame_Rev;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
MCHK_Frame_Rev	mce.h	/^	unsigned int MCHK_Frame_Rev;$/;"	m	struct:el_common_EV6_mcheck
MCPCIA_CAP_CTRL	core_mcpcia.h	104;"	d
MCPCIA_CAP_DIAG	core_mcpcia.h	132;"	d
MCPCIA_CAP_ERR	core_mcpcia.h	140;"	d
MCPCIA_CONF	core_mcpcia.h	92;"	d
MCPCIA_CSR	core_mcpcia.h	93;"	d
MCPCIA_DAC_OFFSET	core_mcpcia.h	188;"	d
MCPCIA_DENSE	core_mcpcia.h	90;"	d
MCPCIA_DENSE_CONF	core_mcpcia.h	96;"	d
MCPCIA_DENSE_IO	core_mcpcia.h	95;"	d
MCPCIA_FROB_MMIO	core_mcpcia.h	253;"	d
MCPCIA_FROB_MMIO	core_mcpcia.h	259;"	d
MCPCIA_FROB_MMIO	core_mcpcia.h	361;"	d
MCPCIA_HAE_ADDRESS	core_mcpcia.h	174;"	d
MCPCIA_HAE_DENSE	core_mcpcia.h	108;"	d
MCPCIA_HAE_IO	core_mcpcia.h	106;"	d
MCPCIA_HAE_MEM	core_mcpcia.h	105;"	d
MCPCIA_HBASE	core_mcpcia.h	153;"	d
MCPCIA_HOSE2MID	core_mcpcia.h	82;"	d
MCPCIA_IACK_SC	core_mcpcia.h	176;"	d
MCPCIA_INT_ACK0	core_mcpcia.h	120;"	d
MCPCIA_INT_ACK1	core_mcpcia.h	121;"	d
MCPCIA_INT_ADR	core_mcpcia.h	116;"	d
MCPCIA_INT_ADR_EXT	core_mcpcia.h	117;"	d
MCPCIA_INT_CTL	core_mcpcia.h	113;"	d
MCPCIA_INT_MASK0	core_mcpcia.h	118;"	d
MCPCIA_INT_MASK1	core_mcpcia.h	119;"	d
MCPCIA_INT_REQ	core_mcpcia.h	114;"	d
MCPCIA_INT_TARG	core_mcpcia.h	115;"	d
MCPCIA_IO	core_mcpcia.h	91;"	d
MCPCIA_IO_BIAS	core_mcpcia.h	184;"	d
MCPCIA_IO_IACK	core_mcpcia.h	94;"	d
MCPCIA_MAX_HOSES	core_mcpcia.h	76;"	d
MCPCIA_MC_ERR0	core_mcpcia.h	138;"	d
MCPCIA_MC_ERR1	core_mcpcia.h	139;"	d
MCPCIA_MDPA_DIAG	core_mcpcia.h	144;"	d
MCPCIA_MDPA_STAT	core_mcpcia.h	142;"	d
MCPCIA_MDPA_SYN	core_mcpcia.h	143;"	d
MCPCIA_MDPB_DIAG	core_mcpcia.h	147;"	d
MCPCIA_MDPB_STAT	core_mcpcia.h	145;"	d
MCPCIA_MDPB_SYN	core_mcpcia.h	146;"	d
MCPCIA_MEM_BIAS	core_mcpcia.h	185;"	d
MCPCIA_MEM_MASK	core_mcpcia.h	84;"	d
MCPCIA_MID	core_mcpcia.h	78;"	d
MCPCIA_ONE_HAE_WINDOW	core_mcpcia.h	7;"	d
MCPCIA_PCI_ERR1	core_mcpcia.h	141;"	d
MCPCIA_PCI_LAT	core_mcpcia.h	103;"	d
MCPCIA_PERF_CONT	core_mcpcia.h	127;"	d
MCPCIA_PERF_MON	core_mcpcia.h	126;"	d
MCPCIA_REV	core_mcpcia.h	101;"	d
MCPCIA_SG_TBIA	core_mcpcia.h	152;"	d
MCPCIA_SPARSE	core_mcpcia.h	89;"	d
MCPCIA_T0_BASE	core_mcpcia.h	157;"	d
MCPCIA_T1_BASE	core_mcpcia.h	161;"	d
MCPCIA_T2_BASE	core_mcpcia.h	165;"	d
MCPCIA_T3_BASE	core_mcpcia.h	169;"	d
MCPCIA_TOP_OF_MEM	core_mcpcia.h	133;"	d
MCPCIA_W0_BASE	core_mcpcia.h	155;"	d
MCPCIA_W0_MASK	core_mcpcia.h	156;"	d
MCPCIA_W1_BASE	core_mcpcia.h	159;"	d
MCPCIA_W1_MASK	core_mcpcia.h	160;"	d
MCPCIA_W2_BASE	core_mcpcia.h	163;"	d
MCPCIA_W2_MASK	core_mcpcia.h	164;"	d
MCPCIA_W3_BASE	core_mcpcia.h	167;"	d
MCPCIA_W3_MASK	core_mcpcia.h	168;"	d
MCPCIA_WHOAMI	core_mcpcia.h	102;"	d
MISC_PND	core_marvel.h	/^	io7_csr MISC_PND;		\/* 0x31.b800 *\/$/;"	m	struct:__anon44
MM_STAT	core_irongate.h	/^	__u64 MM_STAT;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
MM_STAT	mce.h	/^	unsigned long MM_STAT;$/;"	m	struct:el_common_EV6_mcheck
MSI_CLR	core_marvel.h	/^	io7_csr MSI_CLR[16];		\/* 0x31.c800 *\/$/;"	m	struct:__anon44
MSI_PND	core_marvel.h	/^	io7_csr MSI_PND[16];		\/* 0x31.c000 *\/$/;"	m	struct:__anon44
NBPG	user.h	48;"	d
NODE_DATA	mmzone.h	33;"	d
NO_PROC_ID	smp.h	58;"	d
NR_IRQS	irq.h	29;"	d
NR_IRQS	irq.h	31;"	d
NR_IRQS	irq.h	39;"	d
NR_IRQS	irq.h	44;"	d
NR_IRQS	irq.h	51;"	d
NR_IRQS	irq.h	55;"	d
NR_IRQS	irq.h	60;"	d
NR_IRQS	irq.h	63;"	d
NR_IRQS	irq.h	68;"	d
NR_IRQS	irq.h	71;"	d
NR_IRQS	irq.h	74;"	d
NR_IRQS	irq.h	77;"	d
NR_SYSCALLS	unistd.h	7;"	d
N_DRIVE	floppy.h	90;"	d
N_FDC	floppy.h	89;"	d
PAGE_COPY	pgtable.h	103;"	d
PAGE_DIR_OFFSET	pgtable.h	281;"	d
PAGE_KERNEL	pgtable.h	105;"	d
PAGE_MASK	page.h	11;"	d
PAGE_NONE	pgtable.h	101;"	d
PAGE_OFFSET	page.h	69;"	d
PAGE_OFFSET	page.h	71;"	d
PAGE_OFFSET	page.h	77;"	d
PAGE_OFFSET	page.h	79;"	d
PAGE_PTR	pgtable.h	170;"	d
PAGE_READONLY	pgtable.h	104;"	d
PAGE_SHARED	pgtable.h	102;"	d
PAGE_SHIFT	page.h	9;"	d
PAGE_SIZE	page.h	10;"	d
PAL_BASE	core_irongate.h	/^	__u64 PAL_BASE;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
PAL_BASE	mce.h	/^	unsigned long PAL_BASE;$/;"	m	struct:el_common_EV6_mcheck
PCA56_CPU	hwrpb.h	19;"	d
PCA57_CPU	hwrpb.h	20;"	d
PCIBIOS_MIN_IO	pci.h	54;"	d
PCIBIOS_MIN_MEM	pci.h	55;"	d
PCTX	core_irongate.h	/^	__u64 PCTX;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
PCTX	mce.h	/^	unsigned long PCTX;$/;"	m	struct:el_common_EV6_mcheck
PERFMON_CMD_DESIRED_EVENTS	wrperfmon.h	12;"	d
PERFMON_CMD_DISABLE	wrperfmon.h	10;"	d
PERFMON_CMD_ENABLE	wrperfmon.h	11;"	d
PERFMON_CMD_ENABLE_CLEAR	wrperfmon.h	16;"	d
PERFMON_CMD_ENABLE_WRITE	wrperfmon.h	21;"	d
PERFMON_CMD_INT_FREQ	wrperfmon.h	15;"	d
PERFMON_CMD_I_STAT	wrperfmon.h	23;"	d
PERFMON_CMD_LOGGING_OPTIONS	wrperfmon.h	13;"	d
PERFMON_CMD_PMPC	wrperfmon.h	24;"	d
PERFMON_CMD_READ	wrperfmon.h	18;"	d
PERFMON_CMD_WRITE	wrperfmon.h	19;"	d
PGDIR_MASK	pgtable.h	39;"	d
PGDIR_SHIFT	pgtable.h	37;"	d
PGDIR_SIZE	pgtable.h	38;"	d
PHYS_TWIDDLE	pgtable.h	195;"	d
PHYS_TWIDDLE	pgtable.h	199;"	d
PLAT_NODE_DATA_LOCALNR	mmzone.h	/^PLAT_NODE_DATA_LOCALNR(unsigned long p, int n)$/;"	f
PLAT_NODE_DATA_LOCALNR	mmzone.h	38;"	d
PMD_MASK	pgtable.h	34;"	d
PMD_SHIFT	pgtable.h	32;"	d
PMD_SIZE	pgtable.h	33;"	d
PO7_BHOLE_MASK	core_marvel.h	/^	io7_csr PO7_BHOLE_MASK;$/;"	m	struct:__anon44
PO7_CRD_MSK	core_marvel.h	/^	io7_csr PO7_CRD_MSK;$/;"	m	struct:__anon44
PO7_CRRCT_SYM	core_marvel.h	/^	io7_csr PO7_CRRCT_SYM;$/;"	m	struct:__anon44
PO7_CTR56	core_marvel.h	/^	io7_csr PO7_CTR56;$/;"	m	struct:__anon44
PO7_CTRA	core_marvel.h	/^	io7_csr PO7_CTRA;$/;"	m	struct:__anon44
PO7_CTRB	core_marvel.h	/^	io7_csr PO7_CTRB;$/;"	m	struct:__anon44
PO7_ERROR_SUM	core_marvel.h	/^	io7_csr PO7_ERROR_SUM;		\/* 0x30.2000 *\/$/;"	m	struct:__anon44
PO7_ERR_PKT	core_marvel.h	/^	io7_csr PO7_ERR_PKT[2];$/;"	m	struct:__anon44
PO7_HEI_MSK	core_marvel.h	/^	io7_csr PO7_HEI_MSK;$/;"	m	struct:__anon44
PO7_LSI_CTL	core_marvel.h	/^	io7_csr PO7_LSI_CTL[128];	\/* 0x31.0000 *\/$/;"	m	struct:__anon44
PO7_MONCTL	core_marvel.h	/^	io7_csr PO7_MONCTL;		\/* 0x30.0500 *\/$/;"	m	struct:__anon44
PO7_MSI_CTL	core_marvel.h	/^	io7_csr PO7_MSI_CTL[16];	\/* 0x31.4000 *\/$/;"	m	struct:__anon44
PO7_PMASK	core_marvel.h	/^	io7_csr PO7_PMASK;		\/* 0x30.0700 *\/$/;"	m	struct:__anon44
PO7_RST1	core_marvel.h	/^	io7_csr PO7_RST1;$/;"	m	struct:__anon44
PO7_RST2	core_marvel.h	/^	io7_csr PO7_RST2;		\/* 0x30.0100 *\/$/;"	m	struct:__anon44
PO7_SCRATCH	core_marvel.h	/^	io7_csr PO7_SCRATCH;		\/* 0x30.0600 *\/$/;"	m	struct:__anon44
PO7_THRESHA	core_marvel.h	/^	io7_csr PO7_THRESHA;$/;"	m	struct:__anon44
PO7_THRESHB	core_marvel.h	/^	io7_csr PO7_THRESHB;$/;"	m	struct:__anon44
PO7_UGBGE_SYM	core_marvel.h	/^	io7_csr PO7_UGBGE_SYM;		\/* 0x30.2200 *\/$/;"	m	struct:__anon44
PO7_UNCRR_SYM	core_marvel.h	/^	io7_csr PO7_UNCRR_SYM;		\/* 0x30.2100 *\/$/;"	m	struct:__anon44
PO7_XTRA_A	core_marvel.h	/^	io7_csr PO7_XTRA_A;$/;"	m	struct:__anon44
PO7_XTRA_TS	core_marvel.h	/^	io7_csr PO7_XTRA_TS;$/;"	m	struct:__anon44
PO7_XTRA_Z	core_marvel.h	/^	io7_csr PO7_XTRA_Z;$/;"	m	struct:__anon44
POLARIS_DENSE_CONFIG_BASE	core_polaris.h	28;"	d
POLARIS_DENSE_IO_BASE	core_polaris.h	27;"	d
POLARIS_DENSE_MEM_BASE	core_polaris.h	23;"	d
POLARIS_IACK_BASE	core_polaris.h	26;"	d
POLARIS_IACK_SC	core_polaris.h	30;"	d
POLARIS_SPARSE_CONFIG_BASE	core_polaris.h	25;"	d
POLARIS_SPARSE_IO_BASE	core_polaris.h	24;"	d
POLARIS_SPARSE_MEM_BASE	core_polaris.h	22;"	d
POLARIS_W_CMD	core_polaris.h	37;"	d
POLARIS_W_DEVID	core_polaris.h	36;"	d
POLARIS_W_STATUS	core_polaris.h	38;"	d
POLARIS_W_VENID	core_polaris.h	35;"	d
POx_CACHE_CTL	core_marvel.h	/^	io7_csr	POx_CACHE_CTL;$/;"	m	struct:__anon43
POx_CTR56	core_marvel.h	/^	io7_csr POx_CTR56;$/;"	m	struct:__anon43
POx_CTRA	core_marvel.h	/^	io7_csr POx_CTRA;$/;"	m	struct:__anon43
POx_CTRB	core_marvel.h	/^	io7_csr POx_CTRB;$/;"	m	struct:__anon43
POx_CTRL	core_marvel.h	/^	io7_csr	POx_CTRL;	       	\/* 0x0000 *\/$/;"	m	struct:__anon43
POx_DM_CTRL	core_marvel.h	/^	io7_csr POx_DM_CTRL;$/;"	m	struct:__anon43
POx_DM_DEST	core_marvel.h	/^	io7_csr POx_DM_DEST;$/;"	m	struct:__anon43
POx_DM_SIZE	core_marvel.h	/^	io7_csr POx_DM_SIZE;$/;"	m	struct:__anon43
POx_DM_SOURCE	core_marvel.h	/^	io7_csr POx_DM_SOURCE;		\/* 0x0200 *\/$/;"	m	struct:__anon43
POx_ERR_SUM	core_marvel.h	/^	io7_csr POx_ERR_SUM;$/;"	m	struct:__anon43
POx_FIRST_ERR	core_marvel.h	/^	io7_csr POx_FIRST_ERR;$/;"	m	struct:__anon43
POx_FRC_PCI_ERR	core_marvel.h	/^	io7_csr POx_FRC_PCI_ERR;$/;"	m	struct:__anon43
POx_IACK_SPECIAL	core_marvel.h	/^	io7_csr POx_IACK_SPECIAL;$/;"	m	struct:__anon43
POx_IO_ADR_EXT	core_marvel.h	/^	io7_csr POx_IO_ADR_EXT;$/;"	m	struct:__anon43
POx_MEM_ADR_EXT	core_marvel.h	/^	io7_csr	POx_MEM_ADR_EXT;	\/* 0x0100 *\/$/;"	m	struct:__anon43
POx_MONCTL	core_marvel.h	/^	io7_csr	POx_MONCTL;		\/* 0x0500 *\/$/;"	m	struct:__anon43
POx_MSI_WBASE	core_marvel.h	/^	io7_csr POx_MSI_WBASE;$/;"	m	struct:__anon43
POx_MSK_HEI	core_marvel.h	/^	io7_csr POx_MSK_HEI;$/;"	m	struct:__anon43
POx_MULT_ERR	core_marvel.h	/^	io7_csr POx_MULT_ERR;$/;"	m	struct:__anon43
POx_RST	core_marvel.h	/^	io7_csr POx_RST[4];$/;"	m	struct:__anon44
POx_SCRATCH	core_marvel.h	/^	io7_csr POx_SCRATCH;		\/* 0x0600 *\/$/;"	m	struct:__anon43
POx_SG_TBIA	core_marvel.h	/^	io7_csr POx_SG_TBIA;$/;"	m	struct:__anon43
POx_SPL_COMPLT	core_marvel.h	/^	io7_csr POx_SPL_COMPLT;$/;"	m	struct:__anon43
POx_TBASE	core_marvel.h	/^	io7_csr POx_TBASE[4];$/;"	m	struct:__anon43
POx_THRESHA	core_marvel.h	/^	io7_csr POx_THRESHA;$/;"	m	struct:__anon43
POx_THRESHB	core_marvel.h	/^	io7_csr POx_THRESHB;$/;"	m	struct:__anon43
POx_TIMER	core_marvel.h	/^	io7_csr POx_TIMER;$/;"	m	struct:__anon43
POx_TLB_ERR	core_marvel.h	/^	io7_csr POx_TLB_ERR;$/;"	m	struct:__anon43
POx_TRANS_SUM	core_marvel.h	/^	io7_csr POx_TRANS_SUM;$/;"	m	struct:__anon43
POx_WBASE	core_marvel.h	/^	io7_csr POx_WBASE[4];		\/* 0x1000 *\/$/;"	m	struct:__anon43
POx_WMASK	core_marvel.h	/^	io7_csr POx_WMASK[4];$/;"	m	struct:__anon43
POx_XCAL_CTRL	core_marvel.h	/^	io7_csr POx_XCAL_CTRL;$/;"	m	struct:__anon43
POx_XTRA_A	core_marvel.h	/^	io7_csr POx_XTRA_A;$/;"	m	struct:__anon43
POx_XTRA_TS	core_marvel.h	/^	io7_csr POx_XTRA_TS;$/;"	m	struct:__anon43
POx_XTRA_Z	core_marvel.h	/^	io7_csr POx_XTRA_Z;$/;"	m	struct:__anon43
PTRS_PER_PAGE	pgtable.h	52;"	d
PTRS_PER_PGD	pgtable.h	47;"	d
PTRS_PER_PMD	pgtable.h	46;"	d
PTRS_PER_PTE	pgtable.h	45;"	d
PTR_MASK	pgtable.h	164;"	d
PYXIS_DAC_OFFSET	core_cia.h	271;"	d
PYXIS_GPO	core_cia.h	263;"	d
PYXIS_IIC_CTRL	core_cia.h	267;"	d
PYXIS_INT_CNFG	core_cia.h	264;"	d
PYXIS_INT_HILO	core_cia.h	261;"	d
PYXIS_INT_MASK	core_cia.h	260;"	d
PYXIS_INT_REQ	core_cia.h	259;"	d
PYXIS_INT_ROUTE	core_cia.h	262;"	d
PYXIS_INT_TIME	core_cia.h	266;"	d
PYXIS_RESET	core_cia.h	268;"	d
PYXIS_RT_COUNT	core_cia.h	265;"	d
QBB_MAP_EMPTY	core_wildfire.h	17;"	d
RBOX_CFG	core_marvel.h	/^	ev7_csr	RBOX_CFG;		\/* 0x0000 *\/$/;"	m	struct:__anon41
RBOX_EWVC	core_marvel.h	/^	ev7_csr	RBOX_EWVC;$/;"	m	struct:__anon41
RBOX_IMASK	core_marvel.h	/^	ev7_csr	RBOX_IMASK;$/;"	m	struct:__anon41
RBOX_INT	core_marvel.h	/^	ev7_csr	RBOX_INT;$/;"	m	struct:__anon41
RBOX_INTA	core_marvel.h	/^	ev7_csr	RBOX_INTA;$/;"	m	struct:__anon41
RBOX_INTQ	core_marvel.h	/^	ev7_csr	RBOX_INTQ;		\/* 0x0080 *\/$/;"	m	struct:__anon41
RBOX_IREQ	core_marvel.h	/^	ev7_csr	RBOX_IREQ;$/;"	m	struct:__anon41
RBOX_IT	core_marvel.h	/^	ev7_csr	RBOX_IT;$/;"	m	struct:__anon41
RBOX_L_ERR	core_marvel.h	/^	ev7_csr	RBOX_L_ERR;$/;"	m	struct:__anon41
RBOX_NSVC	core_marvel.h	/^	ev7_csr	RBOX_NSVC;$/;"	m	struct:__anon41
RBOX_SCRATCH1	core_marvel.h	/^	ev7_csr	RBOX_SCRATCH1;$/;"	m	struct:__anon41
RBOX_SCRATCH2	core_marvel.h	/^	ev7_csr	RBOX_SCRATCH2;		\/* 0x00c0 *\/$/;"	m	struct:__anon41
RBOX_TCTL	core_marvel.h	/^	ev7_csr	RBOX_TCTL;		\/* 0x0040 *\/$/;"	m	struct:__anon41
RBOX_WHAMI	core_marvel.h	/^	ev7_csr	RBOX_WHAMI;$/;"	m	struct:__anon41
RBX_INTA_OFF	core_marvel.h	/^	io7_csr RBX_INTA_OFF;$/;"	m	struct:__anon44
RBX_IREQ_OFF	core_marvel.h	/^	io7_csr RBX_IREQ_OFF;$/;"	m	struct:__anon44
REMAP1	io.h	147;"	d
REMAP1	io.h	175;"	d
REMAP2	io.h	153;"	d
REMAP2	io.h	176;"	d
RESERVED0	core_irongate.h	/^	__u64 RESERVED0;$/;"	m	struct:el_IRONGATE_sysdata_mcheck
RESERVED0	mce.h	/^	unsigned long RESERVED0;$/;"	m	struct:el_common_EV6_mcheck
RTC_ALWAYS_BCD	io.h	563;"	d
RTC_ALWAYS_BCD	mc146818rtc.h	12;"	d
RTC_PORT	io.h	555;"	d
RTC_PORT	io.h	558;"	d
RTC_PORT	io.h	560;"	d
RTC_PORT	mc146818rtc.h	11;"	d
RWSEM_ACTIVE_BIAS	rwsem.h	19;"	d
RWSEM_ACTIVE_MASK	rwsem.h	20;"	d
RWSEM_ACTIVE_READ_BIAS	rwsem.h	22;"	d
RWSEM_ACTIVE_WRITE_BIAS	rwsem.h	23;"	d
RWSEM_UNLOCKED_VALUE	rwsem.h	18;"	d
RWSEM_WAITING_BIAS	rwsem.h	21;"	d
R_ALPHA_BRADDR	elf.h	23;"	d
R_ALPHA_BRSGP	elf.h	35;"	d
R_ALPHA_COPY	elf.h	31;"	d
R_ALPHA_DTPMOD64	elf.h	38;"	d
R_ALPHA_DTPREL16	elf.h	43;"	d
R_ALPHA_DTPREL64	elf.h	40;"	d
R_ALPHA_DTPRELHI	elf.h	41;"	d
R_ALPHA_DTPRELLO	elf.h	42;"	d
R_ALPHA_GLOB_DAT	elf.h	32;"	d
R_ALPHA_GOTDTPREL	elf.h	39;"	d
R_ALPHA_GOTTPREL	elf.h	44;"	d
R_ALPHA_GPDISP	elf.h	22;"	d
R_ALPHA_GPREL16	elf.h	30;"	d
R_ALPHA_GPREL32	elf.h	19;"	d
R_ALPHA_GPRELHIGH	elf.h	28;"	d
R_ALPHA_GPRELLOW	elf.h	29;"	d
R_ALPHA_HINT	elf.h	24;"	d
R_ALPHA_JMP_SLOT	elf.h	33;"	d
R_ALPHA_LITERAL	elf.h	20;"	d
R_ALPHA_LITUSE	elf.h	21;"	d
R_ALPHA_NONE	elf.h	16;"	d
R_ALPHA_REFLONG	elf.h	17;"	d
R_ALPHA_REFQUAD	elf.h	18;"	d
R_ALPHA_RELATIVE	elf.h	34;"	d
R_ALPHA_SREL16	elf.h	25;"	d
R_ALPHA_SREL32	elf.h	26;"	d
R_ALPHA_SREL64	elf.h	27;"	d
R_ALPHA_TLSGD	elf.h	36;"	d
R_ALPHA_TLS_LDM	elf.h	37;"	d
R_ALPHA_TPREL16	elf.h	48;"	d
R_ALPHA_TPREL64	elf.h	45;"	d
R_ALPHA_TPRELHI	elf.h	46;"	d
R_ALPHA_TPRELLO	elf.h	47;"	d
SCB_Q_PROCERR	core_irongate.h	151;"	d
SCB_Q_PROCERR	core_titan.h	331;"	d
SCB_Q_PROCERR	err_common.h	18;"	d
SCB_Q_PROCMCHK	core_irongate.h	153;"	d
SCB_Q_PROCMCHK	core_titan.h	333;"	d
SCB_Q_PROCMCHK	err_common.h	20;"	d
SCB_Q_SYSERR	core_irongate.h	150;"	d
SCB_Q_SYSERR	core_titan.h	330;"	d
SCB_Q_SYSERR	err_common.h	17;"	d
SCB_Q_SYSEVENT	core_titan.h	334;"	d
SCB_Q_SYSEVENT	err_common.h	21;"	d
SCB_Q_SYSMCHK	core_irongate.h	152;"	d
SCB_Q_SYSMCHK	core_titan.h	332;"	d
SCB_Q_SYSMCHK	err_common.h	19;"	d
SERIAL_PORT_DFNS	serial.h	25;"	d
SER_CHAIN3	core_marvel.h	/^	io7_csr SER_CHAIN3;$/;"	m	struct:__anon44
SET_AOUT_PERSONALITY	a.out.h	12;"	d
SET_PERSONALITY	elf.h	148;"	d
SET_UNALIGN_CTL	thread_info.h	88;"	d
SHF_ALPHA_GPREL	elf.h	50;"	d
SHMLBA	shmparam.h	5;"	d
SIZEOF_PTR_LOG2	pgtable.h	167;"	d
SLOW_DOWN_IO	io.h	20;"	d
SMP_CACHE_BYTES	cache.h	21;"	d
SOCK_NONBLOCK	socket.h	10;"	d
STACK_TOP	processor.h	18;"	d
STACK_TOP_MAX	processor.h	21;"	d
STD_COM4_FLAGS	serial.h	19;"	d
STD_COM4_FLAGS	serial.h	22;"	d
STD_COM_FLAGS	serial.h	18;"	d
STD_COM_FLAGS	serial.h	21;"	d
STO_ALPHA_NOPV	elf.h	10;"	d
STO_ALPHA_STD_GPLOAD	elf.h	11;"	d
STRICT_MM_TYPECHECKS	page.h	15;"	d
STV_CTL	core_marvel.h	/^	io7_csr STV_CTL;$/;"	m	struct:__anon44
ST_ADU	hwrpb.h	34;"	d
ST_API_BIAS	hwrpb.h	75;"	d
ST_API_NAUTILUS	hwrpb.h	76;"	d
ST_DEC_1000	hwrpb.h	47;"	d
ST_DEC_2000_300	hwrpb.h	38;"	d
ST_DEC_2100_A50	hwrpb.h	44;"	d
ST_DEC_2100_A500	hwrpb.h	40;"	d
ST_DEC_3000_300	hwrpb.h	39;"	d
ST_DEC_3000_500	hwrpb.h	37;"	d
ST_DEC_4000	hwrpb.h	35;"	d
ST_DEC_7000	hwrpb.h	36;"	d
ST_DEC_ALCOR	hwrpb.h	46;"	d
ST_DEC_AXPPCI_33	hwrpb.h	42;"	d
ST_DEC_AXPVME_64	hwrpb.h	41;"	d
ST_DEC_BURNS	hwrpb.h	51;"	d
ST_DEC_CORTEX	hwrpb.h	58;"	d
ST_DEC_CUSCO	hwrpb.h	65;"	d
ST_DEC_EB164	hwrpb.h	56;"	d
ST_DEC_EB64	hwrpb.h	48;"	d
ST_DEC_EB64P	hwrpb.h	50;"	d
ST_DEC_EB66	hwrpb.h	49;"	d
ST_DEC_EIGER	hwrpb.h	66;"	d
ST_DEC_K2	hwrpb.h	53;"	d
ST_DEC_LYNX	hwrpb.h	54;"	d
ST_DEC_MARVEL	hwrpb.h	68;"	d
ST_DEC_MIATA	hwrpb.h	59;"	d
ST_DEC_MUSTANG	hwrpb.h	45;"	d
ST_DEC_NORITAKE	hwrpb.h	57;"	d
ST_DEC_RAWHIDE	hwrpb.h	52;"	d
ST_DEC_TAKARA	hwrpb.h	61;"	d
ST_DEC_TITAN	hwrpb.h	67;"	d
ST_DEC_TLASER	hwrpb.h	43;"	d
ST_DEC_TSUNAMI	hwrpb.h	63;"	d
ST_DEC_WILDFIRE	hwrpb.h	64;"	d
ST_DEC_XL	hwrpb.h	55;"	d
ST_DEC_XXM	hwrpb.h	60;"	d
ST_DEC_YUKON	hwrpb.h	62;"	d
ST_DTI_RUFFIAN	hwrpb.h	72;"	d
ST_UNOFFICIAL_BIAS	hwrpb.h	71;"	d
SYSCALL_ALIAS	linkage.h	6;"	d
SystemOffset	core_irongate.h	/^	__u32 SystemOffset;              \/* Offset to system-specific info *\/$/;"	m	struct:el_IRONGATE_sysdata_mcheck
SystemOffset	mce.h	/^	unsigned int SystemOffset;	\/* Offset to system-specific info *\/$/;"	m	struct:el_common_EV6_mcheck
T2_AIR	core_t2.h	86;"	d
T2_CERR1	core_t2.h	48;"	d
T2_CERR2	core_t2.h	49;"	d
T2_CERR3	core_t2.h	50;"	d
T2_CONF	core_t2.h	42;"	d
T2_CPU0_BASE	core_t2.h	128;"	d
T2_CPU1_BASE	core_t2.h	129;"	d
T2_CPU2_BASE	core_t2.h	130;"	d
T2_CPU3_BASE	core_t2.h	131;"	d
T2_CPUn_BASE	core_t2.h	133;"	d
T2_DENSE_MEM	core_t2.h	45;"	d
T2_DIR	core_t2.h	88;"	d
T2_HAE_1	core_t2.h	54;"	d
T2_HAE_2	core_t2.h	55;"	d
T2_HAE_3	core_t2.h	65;"	d
T2_HAE_4	core_t2.h	66;"	d
T2_HAE_ADDRESS	core_t2.h	92;"	d
T2_HBASE	core_t2.h	56;"	d
T2_ICE	core_t2.h	89;"	d
T2_IO	core_t2.h	43;"	d
T2_IOCSR	core_t2.h	47;"	d
T2_IVR	core_t2.h	64;"	d
T2_MEM0_BASE	core_t2.h	135;"	d
T2_MEM1_BASE	core_t2.h	136;"	d
T2_MEM2_BASE	core_t2.h	137;"	d
T2_MEM3_BASE	core_t2.h	138;"	d
T2_MEM_R1_MASK	core_t2.h	25;"	d
T2_ONE_HAE_WINDOW	core_t2.h	6;"	d
T2_PERR1	core_t2.h	51;"	d
T2_PERR2	core_t2.h	52;"	d
T2_PSCR	core_t2.h	53;"	d
T2_SPARSE_MEM	core_t2.h	44;"	d
T2_TBASE1	core_t2.h	59;"	d
T2_TBASE2	core_t2.h	62;"	d
T2_TBASE3	core_t2.h	71;"	d
T2_TBASE4	core_t2.h	84;"	d
T2_TDR0	core_t2.h	73;"	d
T2_TDR1	core_t2.h	74;"	d
T2_TDR2	core_t2.h	75;"	d
T2_TDR3	core_t2.h	76;"	d
T2_TDR4	core_t2.h	77;"	d
T2_TDR5	core_t2.h	78;"	d
T2_TDR6	core_t2.h	79;"	d
T2_TDR7	core_t2.h	80;"	d
T2_TLBBR	core_t2.h	63;"	d
T2_VAR	core_t2.h	87;"	d
T2_WBASE1	core_t2.h	57;"	d
T2_WBASE2	core_t2.h	60;"	d
T2_WBASE3	core_t2.h	69;"	d
T2_WBASE4	core_t2.h	82;"	d
T2_WMASK1	core_t2.h	58;"	d
T2_WMASK2	core_t2.h	61;"	d
T2_WMASK3	core_t2.h	70;"	d
T2_WMASK4	core_t2.h	83;"	d
TASK_SIZE	processor.h	16;"	d
TASK_UNMAPPED_BASE	processor.h	26;"	d
THREAD_SIZE	thread_info.h	50;"	d
THREAD_SIZE_ORDER	thread_info.h	49;"	d
TIF_DIE_IF_KERNEL	thread_info.h	65;"	d
TIF_MEMDIE	thread_info.h	66;"	d
TIF_NEED_RESCHED	thread_info.h	63;"	d
TIF_NOTIFY_RESUME	thread_info.h	61;"	d
TIF_POLLING_NRFLAG	thread_info.h	67;"	d
TIF_SIGPENDING	thread_info.h	62;"	d
TIF_SYSCALL_AUDIT	thread_info.h	64;"	d
TIF_SYSCALL_TRACE	thread_info.h	60;"	d
TITAN_BASE	core_titan.h	299;"	d
TITAN_CONF	core_titan.h	303;"	d
TITAN_DAC_OFFSET	core_titan.h	325;"	d
TITAN_HOSE	core_titan.h	298;"	d
TITAN_HOSE_MASK	core_titan.h	305;"	d
TITAN_HOSE_SHIFT	core_titan.h	297;"	d
TITAN_IACK_SC	core_titan.h	306;"	d
TITAN_IO	core_titan.h	302;"	d
TITAN_IO_BIAS	core_titan.h	314;"	d
TITAN_IO_SPACE	core_titan.h	318;"	d
TITAN_MEM	core_titan.h	300;"	d
TITAN_MEM_BIAS	core_titan.h	315;"	d
TITAN_TIG_SPACE	core_titan.h	321;"	d
TITAN_cchip	core_titan.h	127;"	d
TITAN_dchip	core_titan.h	128;"	d
TITAN_pachip0	core_titan.h	129;"	d
TITAN_pachip1	core_titan.h	130;"	d
TI_BIAS	core_titan.h	22;"	d
TI_BIAS	core_titan.h	24;"	d
TPAchipAGPERR	core_titan.h	/^union TPAchipAGPERR {$/;"	u
TPAchipPCTL	core_titan.h	/^union TPAchipPCTL {$/;"	u
TPAchipPERR	core_titan.h	/^union TPAchipPERR {$/;"	u
TPAchipSERR	core_titan.h	/^union TPAchipSERR {$/;"	u
TPAchipWSBA	core_titan.h	/^union TPAchipWSBA {$/;"	u
TPchipPCTL	core_tsunami.h	/^union TPchipPCTL {$/;"	u
TPchipPERRMASK	core_tsunami.h	/^union TPchipPERRMASK {   $/;"	u
TPchipPERROR	core_tsunami.h	/^union TPchipPERROR {   $/;"	u
TPchipWSBA	core_tsunami.h	/^union TPchipWSBA {$/;"	u
TSUNAMI_BASE	core_tsunami.h	257;"	d
TSUNAMI_CONF	core_tsunami.h	262;"	d
TSUNAMI_DAC_OFFSET	core_tsunami.h	280;"	d
TSUNAMI_HOSE	core_tsunami.h	256;"	d
TSUNAMI_IACK_SC	core_tsunami.h	264;"	d
TSUNAMI_IO	core_tsunami.h	261;"	d
TSUNAMI_IO_BIAS	core_tsunami.h	273;"	d
TSUNAMI_IO_SPACE	core_tsunami.h	277;"	d
TSUNAMI_MEM	core_tsunami.h	259;"	d
TSUNAMI_MEM_BIAS	core_tsunami.h	274;"	d
TSUNAMI_cchip	core_tsunami.h	89;"	d
TSUNAMI_dchip	core_tsunami.h	90;"	d
TSUNAMI_pchip0	core_tsunami.h	91;"	d
TSUNAMI_pchip1	core_tsunami.h	92;"	d
TS_BIAS	core_tsunami.h	21;"	d
TS_BIAS	core_tsunami.h	23;"	d
TS_UAC_NOFIX	thread_info.h	85;"	d
TS_UAC_NOPRINT	thread_info.h	84;"	d
TS_UAC_SIGBUS	thread_info.h	86;"	d
UPAGES	user.h	49;"	d
USER_DS	uaccess.h	18;"	d
USER_HZ	param.h	9;"	d
USER_PTRS_PER_PGD	pgtable.h	48;"	d
VGA_MAP_MEM	vga.h	81;"	d
VMALLOC_END	pgtable.h	59;"	d
VMALLOC_START	pgtable.h	55;"	d
VMALLOC_START	pgtable.h	57;"	d
VM_DATA_DEFAULT_FLAGS	page.h	93;"	d
VT_BUF_HAVE_MEMCPYW	vga.h	15;"	d
VT_BUF_HAVE_MEMSETW	vga.h	14;"	d
VT_BUF_HAVE_RW	vga.h	13;"	d
WIDTH_HARDWARE_ASN	mmu_context.h	99;"	d
WILDFIRE_BASE	core_wildfire.h	223;"	d
WILDFIRE_CONF	core_wildfire.h	234;"	d
WILDFIRE_ENTITY_SHIFT	core_wildfire.h	213;"	d
WILDFIRE_GP_ENTITY	core_wildfire.h	215;"	d
WILDFIRE_HOSE	core_wildfire.h	228;"	d
WILDFIRE_IO	core_wildfire.h	235;"	d
WILDFIRE_IOP_ENTITY	core_wildfire.h	216;"	d
WILDFIRE_IO_BIAS	core_wildfire.h	264;"	d
WILDFIRE_IO_SPACE	core_wildfire.h	268;"	d
WILDFIRE_IRQ_PER_PCA	core_wildfire.h	10;"	d
WILDFIRE_MAX_QBB	core_wildfire.h	8;"	d
WILDFIRE_MEM	core_wildfire.h	233;"	d
WILDFIRE_MEM_BIAS	core_wildfire.h	265;"	d
WILDFIRE_MEM_EXISTS	core_wildfire.h	31;"	d
WILDFIRE_NR_IRQS	core_wildfire.h	12;"	d
WILDFIRE_PCA_ENTITY	core_wildfire.h	221;"	d
WILDFIRE_PCA_EXISTS	core_wildfire.h	33;"	d
WILDFIRE_PCA_PER_QBB	core_wildfire.h	9;"	d
WILDFIRE_QBB	core_wildfire.h	227;"	d
WILDFIRE_QBB_EXISTS	core_wildfire.h	29;"	d
WILDFIRE_QBB_HOSE	core_wildfire.h	231;"	d
WILDFIRE_QBB_IO	core_wildfire.h	230;"	d
WILDFIRE_QBB_MASK	core_wildfire.h	225;"	d
WILDFIRE_QSA_ENTITY	core_wildfire.h	217;"	d
WILDFIRE_QSD_ENTITY_FAST	core_wildfire.h	219;"	d
WILDFIRE_QSD_ENTITY_SLOW	core_wildfire.h	218;"	d
WILDFIRE_fast_qsd	core_wildfire.h	240;"	d
WILDFIRE_fe	core_wildfire.h	258;"	d
WILDFIRE_gp	core_wildfire.h	249;"	d
WILDFIRE_iop	core_wildfire.h	246;"	d
WILDFIRE_ne	core_wildfire.h	255;"	d
WILDFIRE_pca	core_wildfire.h	252;"	d
WILDFIRE_pci	core_wildfire.h	261;"	d
WILDFIRE_qsa	core_wildfire.h	243;"	d
WILDFIRE_qsd	core_wildfire.h	237;"	d
WORD_AT_A_TIME_CONSTANTS	word-at-a-time.h	19;"	d
XLT_GRU_INT_REQ_BITS	core_cia.h	253;"	d
XOR_SELECT_TEMPLATE	xor.h	854;"	d
XOR_TRY_TEMPLATES	xor.h	843;"	d
XOR_TRY_TEMPLATES	xor.h	844;"	d
ZERO_PAGE	pgtable.h	158;"	d
_ALPHA_AGP_BACKEND_H	agp_backend.h	3;"	d
_ALPHA_ATOMIC_H	atomic.h	3;"	d
_ALPHA_BITOPS_H	bitops.h	3;"	d
_ALPHA_BUG_H	bug.h	3;"	d
_ALPHA_CACHEFLUSH_H	cacheflush.h	3;"	d
_ALPHA_CHECKSUM_H	checksum.h	3;"	d
_ALPHA_CMPXCHG_H	cmpxchg.h	3;"	d
_ALPHA_DMA_MAPPING_H	dma-mapping.h	3;"	d
_ALPHA_HARDIRQ_H	hardirq.h	3;"	d
_ALPHA_HW_IRQ_H	hw_irq.h	3;"	d
_ALPHA_IRQ_H	irq.h	3;"	d
_ALPHA_LOCAL_H	local.h	3;"	d
_ALPHA_MODULE_H	module.h	3;"	d
_ALPHA_PAGE_H	page.h	3;"	d
_ALPHA_PGALLOC_H	pgalloc.h	3;"	d
_ALPHA_PGTABLE_H	pgtable.h	3;"	d
_ALPHA_RWSEM_H	rwsem.h	3;"	d
_ALPHA_SPINLOCK_H	spinlock.h	3;"	d
_ALPHA_SPINLOCK_TYPES_H	spinlock_types.h	3;"	d
_ALPHA_TERMIOS_H	termios.h	3;"	d
_ALPHA_THREAD_INFO_H	thread_info.h	3;"	d
_ALPHA_TLBFLUSH_H	tlbflush.h	3;"	d
_ALPHA_TLB_H	tlb.h	3;"	d
_ALPHA_TYPES_H	types.h	3;"	d
_ALPHA_UNISTD_H	unistd.h	3;"	d
_ALPHA_USER_H	user.h	3;"	d
_ASMALPHA_TIMEX_H	timex.h	8;"	d
_ASMAXP_PTRACE_H	ptrace.h	3;"	d
_ASMAXP_SHMPARAM_H	shmparam.h	3;"	d
_ASMAXP_SIGNAL_H	signal.h	3;"	d
_ASMAXP_UCONTEXT_H	ucontext.h	3;"	d
_ASM_ALPHA_FUTEX_H	futex.h	3;"	d
_ASM_ALPHA_PARAM_H	param.h	3;"	d
_ASM_ALPHA_SYSCALL_H	syscall.h	3;"	d
_ASM_ALPHA_TOPOLOGY_H	topology.h	3;"	d
_ASM_ALPHA_UNALIGNED_H	unaligned.h	3;"	d
_ASM_AXP_PARPORT_H	parport.h	11;"	d
_ASM_DMA_H	dma.h	20;"	d
_ASM_EMERGENCY_RESTART_H	emergency-restart.h	2;"	d
_ASM_EXTABLE_H	extable.h	3;"	d
_ASM_KMAP_TYPES_H	kmap_types.h	3;"	d
_ASM_MMZONE_H_	mmzone.h	7;"	d
_ASM_SOCKET_H	socket.h	3;"	d
_ASM_WORD_AT_A_TIME_H	word-at-a-time.h	3;"	d
_FP_CHOOSENAN	sfp-machine.h	55;"	d
_FP_DIV_MEAT_D	sfp-machine.h	40;"	d
_FP_DIV_MEAT_Q	sfp-machine.h	41;"	d
_FP_DIV_MEAT_S	sfp-machine.h	39;"	d
_FP_I_TYPE	sfp-machine.h	30;"	d
_FP_KEEPNANFRACP	sfp-machine.h	50;"	d
_FP_MUL_MEAT_D	sfp-machine.h	34;"	d
_FP_MUL_MEAT_Q	sfp-machine.h	36;"	d
_FP_MUL_MEAT_S	sfp-machine.h	32;"	d
_FP_NANFRAC_D	sfp-machine.h	44;"	d
_FP_NANFRAC_Q	sfp-machine.h	45;"	d
_FP_NANFRAC_S	sfp-machine.h	43;"	d
_FP_NANSIGN_D	sfp-machine.h	47;"	d
_FP_NANSIGN_Q	sfp-machine.h	48;"	d
_FP_NANSIGN_S	sfp-machine.h	46;"	d
_FP_WS_TYPE	sfp-machine.h	29;"	d
_FP_W_TYPE	sfp-machine.h	28;"	d
_FP_W_TYPE_SIZE	sfp-machine.h	27;"	d
_GAMMA_BIAS	core_t2.h	29;"	d
_HAVE_ARCH_IPV6_CSUM	checksum.h	68;"	d
_IO_CONCAT	io.h	141;"	d
_LINUX_ASM_VGA_H_	vga.h	9;"	d
_MCPCIA_IACK_SC	core_mcpcia.h	107;"	d
_NSIG	signal.h	10;"	d
_NSIG_BPW	signal.h	11;"	d
_NSIG_WORDS	signal.h	12;"	d
_PAGE_ACCESSED	pgtable.h	76;"	d
_PAGE_ASM	pgtable.h	68;"	d
_PAGE_CHG_MASK	pgtable.h	95;"	d
_PAGE_DIRTY	pgtable.h	75;"	d
_PAGE_FOE	pgtable.h	67;"	d
_PAGE_FOR	pgtable.h	65;"	d
_PAGE_FOW	pgtable.h	66;"	d
_PAGE_KRE	pgtable.h	69;"	d
_PAGE_KWE	pgtable.h	71;"	d
_PAGE_NORMAL	pgtable.h	107;"	d
_PAGE_P	pgtable.h	109;"	d
_PAGE_S	pgtable.h	110;"	d
_PAGE_TABLE	pgtable.h	94;"	d
_PAGE_URE	pgtable.h	70;"	d
_PAGE_UWE	pgtable.h	72;"	d
_PAGE_VALID	pgtable.h	64;"	d
_PFN_MASK	pgtable.h	92;"	d
_SFP_MACHINE_H	sfp-machine.h	25;"	d
_TIF_ALLWORK_MASK	thread_info.h	81;"	d
_TIF_NEED_RESCHED	thread_info.h	71;"	d
_TIF_NOTIFY_RESUME	thread_info.h	72;"	d
_TIF_POLLING_NRFLAG	thread_info.h	74;"	d
_TIF_SIGPENDING	thread_info.h	70;"	d
_TIF_SYSCALL_AUDIT	thread_info.h	73;"	d
_TIF_SYSCALL_TRACE	thread_info.h	69;"	d
_TIF_WORK_MASK	thread_info.h	77;"	d
_TITAN_IACK_SC	core_titan.h	301;"	d
_TSUNAMI_IACK_SC	core_tsunami.h	260;"	d
__ACCESS_BITS	pgtable.h	90;"	d
__ALPHA_APECS__H__	core_apecs.h	3;"	d
__ALPHA_A_OUT_H__	a.out.h	3;"	d
__ALPHA_CIA__H__	core_cia.h	3;"	d
__ALPHA_COMPILER_H	compiler.h	3;"	d
__ALPHA_DELAY_H	delay.h	3;"	d
__ALPHA_ERR_COMMON_H	err_common.h	12;"	d
__ALPHA_ERR_EV6_H	err_ev6.h	2;"	d
__ALPHA_ERR_EV7_H	err_ev7.h	3;"	d
__ALPHA_GCT_H	gct.h	3;"	d
__ALPHA_HWRPB_H	hwrpb.h	3;"	d
__ALPHA_IO_H	io.h	3;"	d
__ALPHA_IRONGATE__H__	core_irongate.h	3;"	d
__ALPHA_IRQFLAGS_H	irqflags.h	3;"	d
__ALPHA_JENSEN_H	jensen.h	3;"	d
__ALPHA_LCA__H__	core_lca.h	3;"	d
__ALPHA_MACHVEC_H	machvec.h	3;"	d
__ALPHA_MARVEL__H__	core_marvel.h	13;"	d
__ALPHA_MCE_H	mce.h	3;"	d
__ALPHA_MCPCIA__H__	core_mcpcia.h	3;"	d
__ALPHA_MMU_CONTEXT_H	mmu_context.h	3;"	d
__ALPHA_MMU_H	mmu.h	3;"	d
__ALPHA_PAL_H	pal.h	3;"	d
__ALPHA_PCI_H	pci.h	3;"	d
__ALPHA_PERCPU_H	percpu.h	3;"	d
__ALPHA_POLARIS__H__	core_polaris.h	3;"	d
__ALPHA_SEGMENT_H	segment.h	2;"	d
__ALPHA_SPECIAL_INSNS_H	special_insns.h	3;"	d
__ALPHA_STRING_H__	string.h	3;"	d
__ALPHA_SWITCH_TO_H	switch_to.h	3;"	d
__ALPHA_T2__H__	core_t2.h	3;"	d
__ALPHA_TITAN__H__	core_titan.h	3;"	d
__ALPHA_TSUNAMI__H__	core_tsunami.h	3;"	d
__ALPHA_UACCESS_H	uaccess.h	3;"	d
__ALPHA_WILDFIRE__H__	core_wildfire.h	3;"	d
__ALPHA_WRPERFMON_H	wrperfmon.h	7;"	d
__ARCH_ALPHA_CACHE_H	cache.h	6;"	d
__ARCH_HAS_KA_RESTORER	signal.h	26;"	d
__ARCH_RW_LOCK_UNLOCKED	spinlock_types.h	19;"	d
__ARCH_SPIN_LOCK_UNLOCKED	spinlock_types.h	13;"	d
__ARCH_WANT_NEW_STAT	unistd.h	9;"	d
__ARCH_WANT_OLD_READDIR	unistd.h	10;"	d
__ARCH_WANT_STAT64	unistd.h	11;"	d
__ARCH_WANT_SYS_CLONE	unistd.h	20;"	d
__ARCH_WANT_SYS_FADVISE64	unistd.h	13;"	d
__ARCH_WANT_SYS_FORK	unistd.h	18;"	d
__ARCH_WANT_SYS_GETHOSTNAME	unistd.h	12;"	d
__ARCH_WANT_SYS_GETPGRP	unistd.h	14;"	d
__ARCH_WANT_SYS_OLDUMOUNT	unistd.h	15;"	d
__ARCH_WANT_SYS_SIGPENDING	unistd.h	16;"	d
__ARCH_WANT_SYS_UTIME	unistd.h	17;"	d
__ARCH_WANT_SYS_VFORK	unistd.h	19;"	d
__ASM_ALPHA_ELF_H	elf.h	3;"	d
__ASM_ALPHA_FLOPPY_H	floppy.h	11;"	d
__ASM_ALPHA_FPU_H	fpu.h	3;"	d
__ASM_ALPHA_MC146818RTC_H	mc146818rtc.h	6;"	d
__ASM_ALPHA_PERF_EVENT_H	perf_event.h	2;"	d
__ASM_ALPHA_PROCESSOR_H	processor.h	9;"	d
__ASM_LINKAGE_H	linkage.h	3;"	d
__ASM_SMP_H	smp.h	3;"	d
__ASM_SMP_MB	barrier.h	65;"	d
__ASM_SMP_MB	barrier.h	67;"	d
__AXP_CONSOLE_H	console.h	3;"	d
__BARRIER_H	barrier.h	3;"	d
__CALL_PAL_R0	pal.h	18;"	d
__CALL_PAL_RW1	pal.h	53;"	d
__CALL_PAL_RW2	pal.h	66;"	d
__CALL_PAL_W1	pal.h	30;"	d
__CALL_PAL_W2	pal.h	41;"	d
__DIRTY_BITS	pgtable.h	89;"	d
__EXTERN_INLINE	core_apecs.h	359;"	d
__EXTERN_INLINE	core_apecs.h	512;"	d
__EXTERN_INLINE	core_cia.h	297;"	d
__EXTERN_INLINE	core_cia.h	495;"	d
__EXTERN_INLINE	core_irongate.h	183;"	d
__EXTERN_INLINE	core_irongate.h	227;"	d
__EXTERN_INLINE	core_lca.h	204;"	d
__EXTERN_INLINE	core_lca.h	356;"	d
__EXTERN_INLINE	core_marvel.h	320;"	d
__EXTERN_INLINE	core_marvel.h	372;"	d
__EXTERN_INLINE	core_mcpcia.h	202;"	d
__EXTERN_INLINE	core_mcpcia.h	376;"	d
__EXTERN_INLINE	core_polaris.h	105;"	d
__EXTERN_INLINE	core_polaris.h	53;"	d
__EXTERN_INLINE	core_t2.h	349;"	d
__EXTERN_INLINE	core_t2.h	609;"	d
__EXTERN_INLINE	core_titan.h	369;"	d
__EXTERN_INLINE	core_titan.h	404;"	d
__EXTERN_INLINE	core_tsunami.h	292;"	d
__EXTERN_INLINE	core_tsunami.h	329;"	d
__EXTERN_INLINE	core_wildfire.h	273;"	d
__EXTERN_INLINE	core_wildfire.h	313;"	d
__EXTERN_INLINE	jensen.h	341;"	d
__EXTERN_INLINE	jensen.h	76;"	d
__EXTERN_INLINE	mmu_context.h	116;"	d
__EXTERN_INLINE	mmu_context.h	259;"	d
__EXTERN_INLINE	tlbflush.h	11;"	d
__EXTERN_INLINE	tlbflush.h	77;"	d
__HAVE_ARCH_ALLOC_ZEROED_USER_HIGHPAGE	page.h	22;"	d
__HAVE_ARCH_MEMCHR	string.h	62;"	d
__HAVE_ARCH_MEMCPY	string.h	14;"	d
__HAVE_ARCH_MEMMOVE	string.h	16;"	d
__HAVE_ARCH_MEMSET	string.h	24;"	d
__HAVE_ARCH_MEMSET16	string.h	69;"	d
__HAVE_ARCH_MEMSETW_IO	io.h	530;"	d
__HAVE_ARCH_STRCAT	string.h	52;"	d
__HAVE_ARCH_STRCHR	string.h	56;"	d
__HAVE_ARCH_STRCPY	string.h	48;"	d
__HAVE_ARCH_STRLEN	string.h	60;"	d
__HAVE_ARCH_STRNCAT	string.h	54;"	d
__HAVE_ARCH_STRNCPY	string.h	50;"	d
__HAVE_ARCH_STRRCHR	string.h	58;"	d
__IO_EXTERN_INLINE	core_apecs.h	360;"	d
__IO_EXTERN_INLINE	core_apecs.h	513;"	d
__IO_EXTERN_INLINE	core_cia.h	298;"	d
__IO_EXTERN_INLINE	core_cia.h	496;"	d
__IO_EXTERN_INLINE	core_irongate.h	184;"	d
__IO_EXTERN_INLINE	core_irongate.h	228;"	d
__IO_EXTERN_INLINE	core_lca.h	205;"	d
__IO_EXTERN_INLINE	core_lca.h	357;"	d
__IO_EXTERN_INLINE	core_marvel.h	321;"	d
__IO_EXTERN_INLINE	core_marvel.h	373;"	d
__IO_EXTERN_INLINE	core_mcpcia.h	203;"	d
__IO_EXTERN_INLINE	core_mcpcia.h	377;"	d
__IO_EXTERN_INLINE	core_polaris.h	106;"	d
__IO_EXTERN_INLINE	core_polaris.h	54;"	d
__IO_EXTERN_INLINE	core_t2.h	350;"	d
__IO_EXTERN_INLINE	core_t2.h	610;"	d
__IO_EXTERN_INLINE	core_titan.h	370;"	d
__IO_EXTERN_INLINE	core_titan.h	405;"	d
__IO_EXTERN_INLINE	core_tsunami.h	293;"	d
__IO_EXTERN_INLINE	core_tsunami.h	330;"	d
__IO_EXTERN_INLINE	core_wildfire.h	274;"	d
__IO_EXTERN_INLINE	core_wildfire.h	314;"	d
__IO_EXTERN_INLINE	jensen.h	342;"	d
__IO_EXTERN_INLINE	jensen.h	77;"	d
__IO_PREFIX	core_apecs.h	502;"	d
__IO_PREFIX	core_apecs.h	503;"	d
__IO_PREFIX	core_cia.h	469;"	d
__IO_PREFIX	core_cia.h	470;"	d
__IO_PREFIX	core_cia.h	478;"	d
__IO_PREFIX	core_cia.h	479;"	d
__IO_PREFIX	core_cia.h	487;"	d
__IO_PREFIX	core_cia.h	489;"	d
__IO_PREFIX	core_cia.h	491;"	d
__IO_PREFIX	core_irongate.h	217;"	d
__IO_PREFIX	core_irongate.h	218;"	d
__IO_PREFIX	core_lca.h	346;"	d
__IO_PREFIX	core_lca.h	347;"	d
__IO_PREFIX	core_marvel.h	362;"	d
__IO_PREFIX	core_marvel.h	363;"	d
__IO_PREFIX	core_mcpcia.h	366;"	d
__IO_PREFIX	core_mcpcia.h	367;"	d
__IO_PREFIX	core_polaris.h	95;"	d
__IO_PREFIX	core_polaris.h	96;"	d
__IO_PREFIX	core_t2.h	599;"	d
__IO_PREFIX	core_t2.h	600;"	d
__IO_PREFIX	core_titan.h	394;"	d
__IO_PREFIX	core_titan.h	395;"	d
__IO_PREFIX	core_tsunami.h	319;"	d
__IO_PREFIX	core_tsunami.h	320;"	d
__IO_PREFIX	core_wildfire.h	303;"	d
__IO_PREFIX	core_wildfire.h	304;"	d
__IO_PREFIX	io.h	203;"	d
__IO_PREFIX	jensen.h	331;"	d
__IO_PREFIX	jensen.h	332;"	d
__MMU_EXTERN_INLINE	mmu_context.h	117;"	d
__MMU_EXTERN_INLINE	mmu_context.h	260;"	d
__MMU_EXTERN_INLINE	tlbflush.h	12;"	d
__MMU_EXTERN_INLINE	tlbflush.h	78;"	d
__P000	pgtable.h	120;"	d
__P001	pgtable.h	121;"	d
__P010	pgtable.h	122;"	d
__P011	pgtable.h	123;"	d
__P100	pgtable.h	124;"	d
__P101	pgtable.h	125;"	d
__P110	pgtable.h	126;"	d
__P111	pgtable.h	127;"	d
__S000	pgtable.h	129;"	d
__S001	pgtable.h	130;"	d
__S010	pgtable.h	131;"	d
__S011	pgtable.h	132;"	d
__S100	pgtable.h	133;"	d
__S101	pgtable.h	134;"	d
__S110	pgtable.h	135;"	d
__S111	pgtable.h	136;"	d
__SLOW_DOWN_IO	io.h	19;"	d
__WITH_KM_FENCE	kmap_types.h	13;"	d
__WITH_KM_FENCE	kmap_types.h	8;"	d
____cmpxchg	cmpxchg.h	10;"	d
____cmpxchg	cmpxchg.h	36;"	d
____cmpxchg	cmpxchg.h	38;"	d
____cmpxchg	cmpxchg.h	74;"	d
____cmpxchg	xchg.h	/^____cmpxchg(, volatile void *ptr, unsigned long old, unsigned long new,$/;"	f
____cmpxchg	xchg.h	/^____cmpxchg(_u16, volatile short *m, unsigned short old, unsigned short new)$/;"	f
____cmpxchg	xchg.h	/^____cmpxchg(_u32, volatile int *m, int old, int new)$/;"	f
____cmpxchg	xchg.h	/^____cmpxchg(_u64, volatile long *m, unsigned long old, unsigned long new)$/;"	f
____cmpxchg	xchg.h	/^____cmpxchg(_u8, volatile char *m, unsigned char old, unsigned char new)$/;"	f
____xchg	cmpxchg.h	35;"	d
____xchg	cmpxchg.h	37;"	d
____xchg	cmpxchg.h	9;"	d
____xchg	xchg.h	/^____xchg(, volatile void *ptr, unsigned long x, int size)$/;"	f
____xchg	xchg.h	/^____xchg(_u16, volatile short *m, unsigned long val)$/;"	f
____xchg	xchg.h	/^____xchg(_u32, volatile int *m, unsigned long val)$/;"	f
____xchg	xchg.h	/^____xchg(_u64, volatile long *m, unsigned long val)$/;"	f
____xchg	xchg.h	/^____xchg(_u8, volatile char *m, unsigned long val)$/;"	f
___down_read	rwsem.h	/^static inline int ___down_read(struct rw_semaphore *sem)$/;"	f
___down_write	rwsem.h	/^static inline long ___down_write(struct rw_semaphore *sem)$/;"	f
__access_ok	uaccess.h	35;"	d
__alloc_zeroed_user_highpage	page.h	20;"	d
__always_inline	compiler.h	15;"	d
__always_inline	compiler.h	16;"	d
__arch_hweight16	bitops.h	/^static inline unsigned int __arch_hweight16(unsigned int w)$/;"	f
__arch_hweight32	bitops.h	/^static inline unsigned int __arch_hweight32(unsigned int w)$/;"	f
__arch_hweight64	bitops.h	/^static inline unsigned long __arch_hweight64(unsigned long w)$/;"	f
__arch_hweight8	bitops.h	/^static inline unsigned int __arch_hweight8(unsigned int w)$/;"	f
__atomic_acquire_fence	atomic.h	24;"	d
__atomic_post_full_fence	atomic.h	25;"	d
__change_bit	bitops.h	/^__change_bit(unsigned long nr, volatile void * addr)$/;"	f
__clear_bit	bitops.h	/^__clear_bit(unsigned long nr, volatile void * addr)$/;"	f
__clear_bit_unlock	bitops.h	/^__clear_bit_unlock(unsigned long nr, volatile void * addr)$/;"	f
__down_read	rwsem.h	/^static inline void __down_read(struct rw_semaphore *sem)$/;"	f
__down_read_killable	rwsem.h	/^static inline int __down_read_killable(struct rw_semaphore *sem)$/;"	f
__down_read_trylock	rwsem.h	/^static inline int __down_read_trylock(struct rw_semaphore *sem)$/;"	f
__down_write	rwsem.h	/^static inline void __down_write(struct rw_semaphore *sem)$/;"	f
__down_write_killable	rwsem.h	/^static inline int __down_write_killable(struct rw_semaphore *sem)$/;"	f
__down_write_trylock	rwsem.h	/^static inline int __down_write_trylock(struct rw_semaphore *sem)$/;"	f
__downgrade_write	rwsem.h	/^static inline void __downgrade_write(struct rw_semaphore *sem)$/;"	f
__ffs	bitops.h	/^static inline unsigned long __ffs(unsigned long word)$/;"	f
__fls	bitops.h	/^static inline unsigned long __fls(unsigned long x)$/;"	f
__futex_atomic_op	futex.h	12;"	d
__gct6_node	gct.h	/^typedef struct __gct6_node {$/;"	s
__get_new_mm_context	mmu_context.h	/^__get_new_mm_context(struct mm_struct *mm, long cpu)$/;"	f
__get_user	uaccess.h	70;"	d
__get_user_16	uaccess.h	142;"	d
__get_user_16	uaccess.h	159;"	d
__get_user_32	uaccess.h	132;"	d
__get_user_64	uaccess.h	125;"	d
__get_user_8	uaccess.h	149;"	d
__get_user_8	uaccess.h	174;"	d
__get_user_check	uaccess.h	103;"	d
__get_user_nocheck	uaccess.h	87;"	d
__halt	pal.h	10;"	d
__hard_smp_processor_id	smp.h	/^__hard_smp_processor_id(void)$/;"	f
__inline	compiler.h	14;"	d
__inline__	compiler.h	13;"	d
__ioremap	io.h	/^static inline void __iomem *__ioremap(unsigned long port, unsigned long size,$/;"	f
__is_ioaddr	io.h	/^static inline int __is_ioaddr(unsigned long addr)$/;"	f
__is_ioaddr	io.h	315;"	d
__is_mem_vga	vga.h	60;"	d
__is_mem_vga	vga.h	76;"	d
__is_mmio	io.h	/^static inline int __is_mmio(const volatile void __iomem *addr)$/;"	f
__is_port_vga	vga.h	56;"	d
__is_port_vga	vga.h	75;"	d
__large_struct	uaccess.h	/^struct __large_struct { unsigned long buf[100]; };$/;"	s
__local_add	local.h	99;"	d
__local_dec	local.h	98;"	d
__local_inc	local.h	97;"	d
__local_sub	local.h	100;"	d
__m	uaccess.h	123;"	d
__mcpcia_is_mmio	core_mcpcia.h	/^extern inline int __mcpcia_is_mmio(unsigned long addr)$/;"	f
__memset	string.h	/^extern inline void *__memset(void *s, int c, size_t n)$/;"	f
__pa	page.h	84;"	d
__pad1	core_tsunami.h	/^	tsunami_64	__pad1;$/;"	m	struct:__anon33
__pad1	core_wildfire.h	/^	wildfire_256	__pad1;$/;"	m	struct:__anon20
__pad1	core_wildfire.h	/^	wildfire_2k	__pad1;$/;"	m	struct:__anon21
__pad1	core_wildfire.h	/^	wildfire_2k	__pad1;$/;"	m	struct:__anon25
__pad1	core_wildfire.h	/^	wildfire_64	__pad1;$/;"	m	struct:__anon22
__pad1	core_wildfire.h	/^	wildfire_64	__pad1;$/;"	m	struct:__anon26
__pad1	core_wildfire.h	/^	wildfire_64	__pad1[2];$/;"	m	struct:__anon30
__pad10	core_wildfire.h	/^	wildfire_64	__pad10[15];$/;"	m	struct:__anon22
__pad2	core_wildfire.h	/^	wildfire_2k	__pad2[3];$/;"	m	struct:__anon21
__pad2	core_wildfire.h	/^	wildfire_64	__pad2[11];$/;"	m	struct:__anon22
__pad2	core_wildfire.h	/^	wildfire_64	__pad2[52];$/;"	m	struct:__anon26
__pad2	core_wildfire.h	/^	wildfire_64	__pad2[54];$/;"	m	struct:__anon30
__pad3	core_wildfire.h	/^		wildfire_64	__pad3;$/;"	m	struct:__anon22::__anon23
__pad3	core_wildfire.h	/^	wildfire_2k	__pad3[11];$/;"	m	struct:__anon21
__pad3	core_wildfire.h	/^	wildfire_64	__pad3[56];$/;"	m	struct:__anon26
__pad4	core_wildfire.h	/^		wildfire_64	__pad4;$/;"	m	struct:__anon22::__anon24
__pad4	core_wildfire.h	/^	wildfire_2k	__pad4[26];$/;"	m	struct:__anon21
__pad5	core_wildfire.h	/^	wildfire_2k	__pad5[2];$/;"	m	struct:__anon21
__pad5	core_wildfire.h	/^	wildfire_64	__pad5[7];$/;"	m	struct:__anon22
__pad6	core_wildfire.h	/^	wildfire_64	__pad6;$/;"	m	struct:__anon22
__pad7	core_wildfire.h	/^	wildfire_64	__pad7;$/;"	m	struct:__anon22
__pad8	core_wildfire.h	/^	wildfire_64	__pad8[4];$/;"	m	struct:__anon22
__pad9	core_wildfire.h	/^	wildfire_64	__pad9[4];$/;"	m	struct:__anon22
__pgd	page.h	43;"	d
__pgd	page.h	61;"	d
__pgprot	page.h	44;"	d
__pgprot	page.h	62;"	d
__pmd	page.h	42;"	d
__pmd_free_tlb	tlb.h	14;"	d
__pte	page.h	41;"	d
__pte	page.h	60;"	d
__pte_free_tlb	tlb.h	13;"	d
__pte_to_swp_entry	pgtable.h	344;"	d
__put_user	uaccess.h	68;"	d
__put_user_16	uaccess.h	238;"	d
__put_user_16	uaccess.h	255;"	d
__put_user_32	uaccess.h	228;"	d
__put_user_64	uaccess.h	221;"	d
__put_user_8	uaccess.h	245;"	d
__put_user_8	uaccess.h	280;"	d
__put_user_check	uaccess.h	199;"	d
__put_user_nocheck	uaccess.h	185;"	d
__raw_readb	io.h	/^extern inline u8 __raw_readb(const volatile void __iomem *addr)$/;"	f
__raw_readl	io.h	/^extern inline u32 __raw_readl(const volatile void __iomem *addr)$/;"	f
__raw_readq	io.h	/^extern inline u64 __raw_readq(const volatile void __iomem *addr)$/;"	f
__raw_readw	io.h	/^extern inline u16 __raw_readw(const volatile void __iomem *addr)$/;"	f
__raw_writeb	io.h	/^extern inline void __raw_writeb(u8 b, volatile void __iomem *addr)$/;"	f
__raw_writel	io.h	/^extern inline void __raw_writel(u32 b, volatile void __iomem *addr)$/;"	f
__raw_writeq	io.h	/^extern inline void __raw_writeq(u64 b, volatile void __iomem *addr)$/;"	f
__raw_writew	io.h	/^extern inline void __raw_writew(u16 b, volatile void __iomem *addr)$/;"	f
__reload_thread	mmu_context.h	/^__reload_thread(struct pcb_struct *pcb)$/;"	f
__set_bit	bitops.h	/^__set_bit(unsigned long nr, volatile void * addr)$/;"	f
__set_hae	io.h	/^extern inline void __set_hae(unsigned long new_hae)$/;"	f
__swp_entry	pgtable.h	343;"	d
__swp_entry_to_pte	pgtable.h	345;"	d
__swp_offset	pgtable.h	342;"	d
__swp_type	pgtable.h	341;"	d
__tbi	pal.h	98;"	d
__test_and_change_bit	bitops.h	/^__test_and_change_bit(unsigned long nr, volatile void * addr)$/;"	f
__test_and_clear_bit	bitops.h	/^__test_and_clear_bit(unsigned long nr, volatile void * addr)$/;"	f
__test_and_set_bit	bitops.h	/^__test_and_set_bit(unsigned long nr, volatile void * addr)$/;"	f
__tlb_remove_tlb_entry	tlb.h	7;"	d
__up_read	rwsem.h	/^static inline void __up_read(struct rw_semaphore *sem)$/;"	f
__up_write	rwsem.h	/^static inline void __up_write(struct rw_semaphore *sem)$/;"	f
__va	page.h	85;"	d
_alpha_agp_info	agp_backend.h	/^typedef struct _alpha_agp_info {$/;"	s
_alpha_agp_mode	agp_backend.h	/^typedef	union _alpha_agp_mode {$/;"	u
a	core_titan.h	/^		} a;$/;"	m	union:__anon5::__anon6	typeref:struct:__anon5::__anon6::__anon8
a	local.h	/^	atomic_long_t a;$/;"	m	struct:__anon68
a_port	core_titan.h	/^	titan_pachip_port	a_port;$/;"	m	struct:__anon9
aar0	core_titan.h	/^	titan_64	aar0;$/;"	m	struct:__anon3
aar0	core_tsunami.h	/^	tsunami_64	aar0;$/;"	m	struct:__anon33
aar1	core_titan.h	/^	titan_64	aar1;$/;"	m	struct:__anon3
aar1	core_tsunami.h	/^	tsunami_64	aar1;$/;"	m	struct:__anon33
aar2	core_titan.h	/^	titan_64	aar2;$/;"	m	struct:__anon3
aar2	core_tsunami.h	/^	tsunami_64	aar2;$/;"	m	struct:__anon33
aar3	core_titan.h	/^	titan_64	aar3;$/;"	m	struct:__anon3
aar3	core_tsunami.h	/^	tsunami_64	aar3;$/;"	m	struct:__anon33
abox_ctl	core_apecs.h	/^	unsigned long abox_ctl;     \/* ABox Control Register. *\/$/;"	m	struct:el_apecs_procdata
abox_ctl	core_lca.h	/^	unsigned long		abox_ctl;	\/* address box control register *\/$/;"	m	struct:el_lca_mcheck_long
access_ok	uaccess.h	40;"	d
ack_bad_irq	hardirq.h	6;"	d
ack_irq	machvec.h	/^	void (*ack_irq)(unsigned long);$/;"	m	struct:alpha_machine_vector
activate_mm	mmu_context.h	221;"	d
activate_mm	mmu_context.h	225;"	d
activate_mm	mmu_context.h	228;"	d
active_user	gct.h	/^	gct6_handle active_user;$/;"	m	struct:__gct6_node
addr	core_marvel.h	/^		unsigned addr : 12;	\/* <31:20>		*\/$/;"	m	struct:IO7_POx_WBASE::__anon46
addr_limit	thread_info.h	/^	mm_segment_t		addr_limit;	\/* thread address space *\/$/;"	m	struct:thread_info
address	hwrpb.h	/^	unsigned long address;$/;"	m	struct:procdesc_struct
adlk	core_t2.h	/^  unsigned long adlk;    long fill_13[3]; \/* Address Lock (LDxL\/STxC) *\/$/;"	m	struct:sable_cpu_csr
affinity	gct.h	/^	gct6_handle affinity;$/;"	m	struct:__gct6_node
agp_info	machvec.h	/^	struct _alpha_agp_info *(*agp_info)(void);$/;"	m	struct:alpha_machine_vector	typeref:struct:alpha_machine_vector::agp_info
agpcap	core_irongate.h	/^	igcsr32 agpcap;			\/* 0xA0 - AGP Capability Identifier *\/$/;"	m	struct:__anon62
agpcmd	core_irongate.h	/^	igcsr32 agpcmd;			\/* 0xA8 - AGP control register *\/$/;"	m	struct:__anon62
agperr_l_whole	core_titan.h	/^	unsigned int agperr_l_whole[2];$/;"	m	union:TPAchipAGPERR
agperr_q_whole	core_titan.h	/^	unsigned long agperr_q_whole;$/;"	m	union:TPAchipAGPERR
agperr_r_bits	core_titan.h	/^	} agperr_r_bits;$/;"	m	union:TPAchipAGPERR	typeref:struct:TPAchipAGPERR::__anon14
agperr_v_addr	core_titan.h	/^		unsigned agperr_v_addr : 32;		\/* [46:15]	*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_cmd	core_titan.h	/^		unsigned agperr_v_cmd : 3;		\/* [52:50]	*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_dac	core_titan.h	/^		unsigned agperr_v_dac : 1;		\/* [48]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_fence	core_titan.h	/^		unsigned agperr_v_fence : 1;		\/* [59]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_ipte	core_titan.h	/^		unsigned agperr_v_ipte : 1;		\/* [4]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_length	core_titan.h	/^		unsigned agperr_v_length : 6;		\/* [58:53]	*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_lost	core_titan.h	/^		unsigned agperr_v_lost : 1;		\/* [0]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_lpqfull	core_titan.h	/^		unsigned agperr_v_lpqfull : 1;		\/* [1]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_mwin	core_titan.h	/^		unsigned agperr_v_mwin : 1;		\/* [49]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_nowindow	core_titan.h	/^		unsigned agperr_v_nowindow : 1;		\/* [6]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_ptp	core_titan.h	/^		unsigned agperr_v_ptp :	1;      	\/* [5]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_rescmd	core_titan.h	/^		unsigned agperr_v_rescmd : 1;		\/* [3]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_rsvd0	core_titan.h	/^		unsigned agperr_v_rsvd0 : 8;		\/* [14:7]	*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_rsvd1	core_titan.h	/^		unsigned agperr_v_rsvd1 : 1;		\/* [47]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperr_v_rsvd2	core_titan.h	/^		unsigned agperr_v_rsvd2 : 4;		\/* [63:60]	*\/$/;"	m	struct:TPAchipAGPERR::__anon14
agperren	core_titan.h	/^			titan_64	agperren;$/;"	m	struct:__anon5::__anon6::__anon8
agperror	core_titan.h	/^			titan_64	agperror;$/;"	m	struct:__anon5::__anon6::__anon8
agperrset	core_titan.h	/^			titan_64	agperrset;$/;"	m	struct:__anon5::__anon6::__anon8
agplastwr	core_titan.h	/^			titan_64	agplastwr;$/;"	m	struct:__anon5::__anon6::__anon8
agpmode	core_irongate.h	/^	igcsr32 agpmode;		\/* 0xB0 - AGP\/GART mode control *\/$/;"	m	struct:__anon62
agpstat	core_irongate.h	/^	igcsr32 agpstat;		\/* 0xA4 - AGP status register *\/$/;"	m	struct:__anon62
agpva	core_irongate.h	/^	igcsr32 agpva;			\/* 0xAC - AGP Virtual Address Space *\/$/;"	m	struct:__anon62
alloc_gatt_pages	agp.h	14;"	d
alpha_agp_info	agp_backend.h	/^} alpha_agp_info;$/;"	t	typeref:struct:_alpha_agp_info
alpha_agp_mode	agp_backend.h	/^} alpha_agp_mode;$/;"	t	typeref:union:_alpha_agp_mode
alpha_agp_ops	agp_backend.h	/^struct alpha_agp_ops {$/;"	s
alpha_fd_dma_setup	floppy.h	/^alpha_fd_dma_setup(char *addr, unsigned long size, int mode, int io)$/;"	f
alpha_machine_vector	machvec.h	/^struct alpha_machine_vector$/;"	s
alpha_pa_to_nid	mmzone.h	19;"	d
alpha_using_qemu	machvec.h	136;"	d
alpha_using_qemu	machvec.h	138;"	d
alpha_using_srm	machvec.h	131;"	d
alpha_using_srm	machvec.h	133;"	d
amask	special_insns.h	37;"	d
amask_enum	special_insns.h	/^enum amask_enum {$/;"	g
apctl_agp_hp_rd	core_titan.h	181;"	d
apctl_agp_lp_rd	core_titan.h	182;"	d
apctl_m_agp_en	core_titan.h	178;"	d
apctl_m_agp_present	core_titan.h	180;"	d
apctl_m_agp_rate	core_titan.h	176;"	d
apctl_m_agp_sba_en	core_titan.h	177;"	d
apctl_m_rsvd1	core_titan.h	175;"	d
apctl_m_rsvd2	core_titan.h	179;"	d
apctl_v_agp_en	core_titan.h	/^		unsigned apctl_v_agp_en : 1;		\/* A   [55]    *\/$/;"	m	struct:TPAchipPCTL::__anon11
apctl_v_agp_hp_rd	core_titan.h	/^		unsigned apctl_v_agp_hp_rd : 3;		\/* A   [60:58] *\/$/;"	m	struct:TPAchipPCTL::__anon11
apctl_v_agp_lp_rd	core_titan.h	/^		unsigned apctl_v_agp_lp_rd : 3;		\/* A   [63:61] *\/$/;"	m	struct:TPAchipPCTL::__anon11
apctl_v_agp_present	core_titan.h	/^		unsigned apctl_v_agp_present : 1;	\/* A   [57]    *\/$/;"	m	struct:TPAchipPCTL::__anon11
apctl_v_agp_rate	core_titan.h	/^		unsigned apctl_v_agp_rate : 2;		\/* A   [53:52] *\/$/;"	m	struct:TPAchipPCTL::__anon11
apctl_v_agp_sba_en	core_titan.h	/^		unsigned apctl_v_agp_sba_en : 1;	\/* A   [54]    *\/$/;"	m	struct:TPAchipPCTL::__anon11
apctl_v_rsvd1	core_titan.h	/^		unsigned apctl_v_rsvd1 : 17;		\/* A   [51:35] *\/$/;"	m	struct:TPAchipPCTL::__anon11
apctl_v_rsvd2	core_titan.h	/^		unsigned apctl_v_rsvd2 : 1;		\/* A   [56]    *\/$/;"	m	struct:TPAchipPCTL::__anon11
apecs_ioportmap	core_apecs.h	/^__EXTERN_INLINE void __iomem *apecs_ioportmap(unsigned long addr)$/;"	f
apecs_ioread16	core_apecs.h	/^__EXTERN_INLINE unsigned int apecs_ioread16(void __iomem *xaddr)$/;"	f
apecs_ioread32	core_apecs.h	/^__EXTERN_INLINE unsigned int apecs_ioread32(void __iomem *xaddr)$/;"	f
apecs_ioread8	core_apecs.h	/^__EXTERN_INLINE unsigned int apecs_ioread8(void __iomem *xaddr)$/;"	f
apecs_ioremap	core_apecs.h	/^__EXTERN_INLINE void __iomem *apecs_ioremap(unsigned long addr,$/;"	f
apecs_iowrite16	core_apecs.h	/^__EXTERN_INLINE void apecs_iowrite16(u16 b, void __iomem *xaddr)$/;"	f
apecs_iowrite32	core_apecs.h	/^__EXTERN_INLINE void apecs_iowrite32(u32 b, void __iomem *xaddr)$/;"	f
apecs_iowrite8	core_apecs.h	/^__EXTERN_INLINE void apecs_iowrite8(u8 b, void __iomem *xaddr)$/;"	f
apecs_is_ioaddr	core_apecs.h	/^__EXTERN_INLINE int apecs_is_ioaddr(unsigned long addr)$/;"	f
apecs_is_mmio	core_apecs.h	/^__EXTERN_INLINE int apecs_is_mmio(const volatile void __iomem *addr)$/;"	f
apecs_trivial_io_bw	core_apecs.h	504;"	d
apecs_trivial_io_lq	core_apecs.h	505;"	d
apecs_trivial_iounmap	core_apecs.h	508;"	d
apecs_trivial_rw_bw	core_apecs.h	506;"	d
apecs_trivial_rw_lq	core_apecs.h	507;"	d
aperren	core_titan.h	/^			titan_64	aperren;$/;"	m	struct:__anon5::__anon6::__anon8
aperror	core_titan.h	/^			titan_64	aperror;$/;"	m	struct:__anon5::__anon6::__anon8
aperrset	core_titan.h	/^			titan_64	aperrset;$/;"	m	struct:__anon5::__anon6::__anon8
aperture	agp_backend.h	/^	} aperture;$/;"	m	struct:_alpha_agp_info	typeref:struct:_alpha_agp_info::__anon51
apgerr_v_hpqfull	core_titan.h	/^		unsigned apgerr_v_hpqfull : 1;		\/* [2]		*\/$/;"	m	struct:TPAchipAGPERR::__anon14
arch_futex_atomic_op_inuser	futex.h	/^static inline int arch_futex_atomic_op_inuser(int op, int oparg, int *oval,$/;"	f
arch_has_single_step	ptrace.h	8;"	d
arch_irqs_disabled	irqflags.h	/^static inline bool arch_irqs_disabled(void)$/;"	f
arch_irqs_disabled_flags	irqflags.h	/^static inline bool arch_irqs_disabled_flags(unsigned long flags)$/;"	f
arch_local_irq_disable	irqflags.h	/^static inline void arch_local_irq_disable(void)$/;"	f
arch_local_irq_enable	irqflags.h	/^static inline void arch_local_irq_enable(void)$/;"	f
arch_local_irq_restore	irqflags.h	/^static inline void arch_local_irq_restore(unsigned long flags)$/;"	f
arch_local_irq_save	irqflags.h	/^static inline unsigned long arch_local_irq_save(void)$/;"	f
arch_local_save_flags	irqflags.h	/^static inline unsigned long arch_local_save_flags(void)$/;"	f
arch_read_lock	spinlock.h	/^static inline void arch_read_lock(arch_rwlock_t *lock)$/;"	f
arch_read_trylock	spinlock.h	/^static inline int arch_read_trylock(arch_rwlock_t * lock)$/;"	f
arch_read_unlock	spinlock.h	/^static inline void arch_read_unlock(arch_rwlock_t * lock)$/;"	f
arch_rwlock_t	spinlock_types.h	/^} arch_rwlock_t;$/;"	t	typeref:struct:__anon61
arch_spin_is_locked	spinlock.h	17;"	d
arch_spin_lock	spinlock.h	/^static inline void arch_spin_lock(arch_spinlock_t * lock)$/;"	f
arch_spin_trylock	spinlock.h	/^static inline int arch_spin_trylock(arch_spinlock_t *lock)$/;"	f
arch_spin_unlock	spinlock.h	/^static inline void arch_spin_unlock(arch_spinlock_t * lock)$/;"	f
arch_spin_value_unlocked	spinlock.h	/^static inline int arch_spin_value_unlocked(arch_spinlock_t lock)$/;"	f
arch_spinlock_t	spinlock_types.h	/^} arch_spinlock_t;$/;"	t	typeref:struct:__anon60
arch_write_lock	spinlock.h	/^static inline void arch_write_lock(arch_rwlock_t *lock)$/;"	f
arch_write_trylock	spinlock.h	/^static inline int arch_write_trylock(arch_rwlock_t * lock)$/;"	f
arch_write_unlock	spinlock.h	/^static inline void arch_write_unlock(arch_rwlock_t * lock)$/;"	f
as_int	err_common.h	/^	u64 as_int;$/;"	m	union:el_timestamp
as_long	core_marvel.h	/^	unsigned as_long[2];$/;"	m	union:IO7_POx_WBASE
as_long	core_marvel.h	/^	unsigned int as_long[2];$/;"	m	union:IO7_IID
as_quad	core_marvel.h	/^	unsigned as_quad;$/;"	m	union:IO7_POx_WBASE
as_quad	core_marvel.h	/^	unsigned long as_quad;$/;"	m	union:IO7_IID
as_quad	err_ev7.h	/^		u64 as_quad[1];				     \/* Raw u64    *\/$/;"	m	union:ev7_pal_subpacket::__anon48
asn	hwrpb.h	/^	unsigned int asn;$/;"	m	struct:pcb_struct
asn_lock	smp.h	/^	int asn_lock;$/;"	m	struct:cpuinfo_alpha
atlbia	core_titan.h	/^			titan_64	atlbia;$/;"	m	struct:__anon5::__anon6::__anon8
atlbiv	core_titan.h	/^			titan_64	atlbiv;$/;"	m	struct:__anon5::__anon6::__anon8
atomic64_add_return_relaxed	atomic.h	164;"	d
atomic64_andnot	atomic.h	170;"	d
atomic64_cmpxchg	atomic.h	202;"	d
atomic64_dec_if_positive	atomic.h	/^static inline long atomic64_dec_if_positive(atomic64_t *v)$/;"	f
atomic64_dec_if_positive	atomic.h	299;"	d
atomic64_fetch_add_relaxed	atomic.h	166;"	d
atomic64_fetch_add_unless	atomic.h	/^static __inline__ long atomic64_fetch_add_unless(atomic64_t *v, long a, long u)$/;"	f
atomic64_fetch_add_unless	atomic.h	270;"	d
atomic64_fetch_and_relaxed	atomic.h	189;"	d
atomic64_fetch_andnot_relaxed	atomic.h	190;"	d
atomic64_fetch_or_relaxed	atomic.h	191;"	d
atomic64_fetch_sub_relaxed	atomic.h	167;"	d
atomic64_fetch_xor_relaxed	atomic.h	192;"	d
atomic64_read	atomic.h	31;"	d
atomic64_set	atomic.h	34;"	d
atomic64_sub_return_relaxed	atomic.h	165;"	d
atomic64_xchg	atomic.h	203;"	d
atomic_add_return_relaxed	atomic.h	159;"	d
atomic_andnot	atomic.h	169;"	d
atomic_cmpxchg	atomic.h	205;"	d
atomic_fetch_add_relaxed	atomic.h	161;"	d
atomic_fetch_add_unless	atomic.h	/^static __inline__ int atomic_fetch_add_unless(atomic_t *v, int a, int u)$/;"	f
atomic_fetch_add_unless	atomic.h	238;"	d
atomic_fetch_and_relaxed	atomic.h	184;"	d
atomic_fetch_andnot_relaxed	atomic.h	185;"	d
atomic_fetch_or_relaxed	atomic.h	186;"	d
atomic_fetch_sub_relaxed	atomic.h	162;"	d
atomic_fetch_xor_relaxed	atomic.h	187;"	d
atomic_read	atomic.h	30;"	d
atomic_set	atomic.h	33;"	d
atomic_sub_return_relaxed	atomic.h	160;"	d
atomic_xchg	atomic.h	206;"	d
b	err_common.h	/^	} b;$/;"	m	union:el_timestamp	typeref:struct:el_timestamp::__anon52
bacsr10	core_irongate.h	/^	igcsr32 bacsr10;		\/* 0x40 - base address chip selects *\/$/;"	m	struct:__anon62
bacsr32	core_irongate.h	/^	igcsr32 bacsr32;		\/* 0x44 - base address chip selects *\/$/;"	m	struct:__anon62
bacsr54_eccms761	core_irongate.h	/^	igcsr32 bacsr54_eccms761;	\/* 0x48 - 751: base addr. chip selects$/;"	m	struct:__anon62
bar0	core_irongate.h	/^	igcsr32 bar0;			\/* 0x10 - BAR0 - AGP *\/$/;"	m	struct:__anon62
bar1	core_irongate.h	/^	igcsr32 bar1;			\/* 0x14 - BAR1 - GART *\/$/;"	m	struct:__anon62
bar2	core_irongate.h	/^	igcsr32 bar2;			\/* 0x18 - Power Management reg block *\/$/;"	m	struct:__anon62
bbox_ctl	err_ev7.h	/^	u64 bbox_ctl;$/;"	m	struct:ev7_pal_processor_subpacket
bbox_dat_rmp	err_ev7.h	/^	u64 bbox_dat_rmp;$/;"	m	struct:ev7_pal_processor_subpacket
bbox_err_idx	err_ev7.h	/^	u64 bbox_err_idx;$/;"	m	struct:ev7_pal_processor_subpacket
bbox_err_sts	err_ev7.h	/^	u64 bbox_err_sts;$/;"	m	struct:ev7_pal_processor_subpacket
bc_tag	core_apecs.h	/^	unsigned long bc_tag;       \/* Backup Cache Tag Probe Results.*\/$/;"	m	struct:el_apecs_procdata
bc_tag_addr	mce.h	/^        unsigned long   bc_tag_addr;      \/* Contents of EV5 BC_TAG_ADDR    *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
bcache_info	hwrpb.h	/^	unsigned long bcache_info;$/;"	m	struct:percpu_struct
bcc	core_t2.h	/^  unsigned long bcc;     long fill_00[3]; \/* Backup Cache Control *\/$/;"	m	struct:sable_cpu_csr
bcce	core_t2.h	/^  unsigned long bcce;    long fill_01[3]; \/* Backup Cache Correctable Error *\/$/;"	m	struct:sable_cpu_csr
bccea	core_t2.h	/^  unsigned long bccea;   long fill_02[3]; \/* B-Cache Corr Err Address Latch *\/$/;"	m	struct:sable_cpu_csr
bcue	core_t2.h	/^  unsigned long bcue;    long fill_03[3]; \/* B-Cache Uncorrectable Error *\/$/;"	m	struct:sable_cpu_csr
bcuea	core_t2.h	/^  unsigned long bcuea;   long fill_04[3]; \/* B-Cache Uncorr Err Addr Latch *\/$/;"	m	struct:sable_cpu_csr
bind	agp_backend.h	/^	int (*bind)(alpha_agp_info *, off_t, struct agp_memory *);$/;"	m	struct:alpha_agp_ops
bitmap_chksum	hwrpb.h	/^	unsigned long bitmap_chksum;$/;"	m	struct:memclust_struct
bitmap_pa	hwrpb.h	/^	unsigned long bitmap_pa;$/;"	m	struct:memclust_struct
bitmap_va	hwrpb.h	/^	unsigned long bitmap_va;$/;"	m	struct:memclust_struct
bits	agp_backend.h	/^	} bits;$/;"	m	union:_alpha_agp_mode	typeref:struct:_alpha_agp_mode::__anon50
bits	core_marvel.h	/^	} bits;$/;"	m	union:IO7_IID	typeref:struct:IO7_IID::__anon47
bits	core_marvel.h	/^	} bits;$/;"	m	union:IO7_POx_WBASE	typeref:struct:IO7_POx_WBASE::__anon46
bits	extable.h	/^		} bits;$/;"	m	union:exception_table_entry::exception_fixup	typeref:struct:exception_table_entry::exception_fixup::__anon1
biu0	core_irongate.h	/^	igcsr32 biu0;			\/* 0x60 - bus interface unit *\/$/;"	m	struct:__anon62
biu_addr	core_apecs.h	/^	unsigned long biu_addr;     \/* BUI Address. *\/$/;"	m	struct:el_apecs_procdata
biu_ctl	core_apecs.h	/^	unsigned long biu_ctl;      \/* BIU Control. *\/$/;"	m	struct:el_apecs_procdata
biu_stat	core_apecs.h	/^	unsigned long biu_stat;     \/* BIU Status. *\/$/;"	m	struct:el_apecs_procdata
biusip	core_irongate.h	/^	igcsr32 biusip;			\/* 0x64 - Serial initialisation pkt *\/$/;"	m	struct:__anon62
bpt_addr	thread_info.h	/^	unsigned long bpt_addr[2];		\/* breakpoint handling  *\/$/;"	m	struct:thread_info
bpt_insn	thread_info.h	/^	unsigned int bpt_insn[2];$/;"	m	struct:thread_info
bpt_nsaved	thread_info.h	/^	int bpt_nsaved;$/;"	m	struct:thread_info
buf	uaccess.h	/^struct __large_struct { unsigned long buf[100]; };$/;"	m	struct:__large_struct
bus	pci.h	/^        struct pci_bus *bus;$/;"	m	struct:pci_controller	typeref:struct:pci_controller::pci_bus
bus_base	agp_backend.h	/^		dma_addr_t bus_base;$/;"	m	struct:_alpha_agp_info::__anon51
bus_to_virt	io.h	/^static inline void * __deprecated bus_to_virt(unsigned long address)$/;"	f
busnos	core_irongate.h	/^	igcsr32 busnos;			\/* 0x18 - Primary, secondary bus nos *\/$/;"	m	struct:__anon63
by_type	err_common.h	/^	} by_type;$/;"	m	struct:el_subpacket	typeref:union:el_subpacket::__anon53
by_type	err_ev7.h	/^	} by_type;$/;"	m	struct:ev7_pal_subpacket	typeref:union:ev7_pal_subpacket::__anon48
c	core_lca.h	/^	struct el_common *		c;$/;"	m	union:el_lca	typeref:struct:el_lca::el_common
c_addr	err_ev7.h	/^	u64 c_addr;$/;"	m	struct:ev7_pal_processor_subpacket
c_dirx	core_titan.h	/^	u64 c_dirx;	\/* 0x08 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
c_dirx	core_titan.h	/^	u64 c_dirx;	\/* 0x08 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
c_misc	core_titan.h	/^	u64 c_misc;	\/* 0x10 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
c_stat	err_ev7.h	/^	u64 c_stat;$/;"	m	struct:ev7_pal_processor_subpacket
c_sts	err_ev7.h	/^	u64 c_sts;$/;"	m	struct:ev7_pal_processor_subpacket
c_syndrome_0	err_ev7.h	/^	u64 c_syndrome_0;$/;"	m	struct:ev7_pal_processor_subpacket
c_syndrome_1	err_ev7.h	/^	u64 c_syndrome_1;$/;"	m	struct:ev7_pal_processor_subpacket
cabinet	err_ev7.h	/^	u16 cabinet;$/;"	m	struct:ev7_pal_environmental_subpacket
callout	gct.h	/^	void (*callout)(gct6_node *);$/;"	m	struct:__anon69
capability	agp_backend.h	/^	alpha_agp_mode capability;$/;"	m	struct:_alpha_agp_info
capptr	core_irongate.h	/^	igcsr32 capptr;			\/* 0x34 - Capabilities pointer *\/$/;"	m	struct:__anon62
car	core_lca.h	/^	unsigned long		car;		\/* cache control register *\/$/;"	m	struct:el_lca_mcheck_long
cbctl	core_t2.h	/^  unsigned long cbctl;   long fill_06[3]; \/* CBus Control *\/$/;"	m	struct:sable_cpu_csr
cbe	core_t2.h	/^  unsigned long cbe;     long fill_07[3]; \/* CBus Error *\/$/;"	m	struct:sable_cpu_csr
cbeah	core_t2.h	/^  unsigned long cbeah;   long fill_09[3]; \/* CBus Error Addr Latch high *\/$/;"	m	struct:sable_cpu_csr
cbeal	core_t2.h	/^  unsigned long cbeal;   long fill_08[3]; \/* CBus Error Addr Latch low *\/$/;"	m	struct:sable_cpu_csr
cbox_acc_ctl	err_ev7.h	/^	u64 cbox_acc_ctl;$/;"	m	struct:ev7_pal_processor_subpacket
cbox_ctl	err_ev7.h	/^	u64 cbox_ctl;$/;"	m	struct:ev7_pal_processor_subpacket
cbox_ctl	err_ev7.h	/^	u64 cbox_ctl;$/;"	m	struct:ev7_pal_zbox_subpacket
cbox_ddp_err_sts	err_ev7.h	/^	u64 cbox_ddp_err_sts;$/;"	m	struct:ev7_pal_processor_subpacket
cbox_gbl_set	err_ev7.h	/^	u64 cbox_gbl_set;$/;"	m	struct:ev7_pal_processor_subpacket
cbox_lcl_set	err_ev7.h	/^	u64 cbox_lcl_set;$/;"	m	struct:ev7_pal_processor_subpacket
cbox_stp_ctl	err_ev7.h	/^	u64 cbox_stp_ctl;$/;"	m	struct:ev7_pal_processor_subpacket
cbox_stp_ctl	err_ev7.h	/^	u64 cbox_stp_ctl;$/;"	m	struct:ev7_pal_zbox_subpacket
cdb_offset	hwrpb.h	/^	unsigned long cdb_offset;	\/* configuration data block (or NULL) *\/$/;"	m	struct:hwrpb_struct
ce_sum	core_wildfire.h	/^	wildfire_256	ce_sum;$/;"	m	struct:__anon20
ce_sum	core_wildfire.h	/^	wildfire_64	ce_sum[4];$/;"	m	struct:__anon19
change_bit	bitops.h	/^change_bit(unsigned long nr, volatile void * addr)$/;"	f
change_counter	gct.h	/^	u16 change_counter;$/;"	m	struct:__gct6_node
check_bugs	bugs.h	/^static void check_bugs(void)$/;"	f
check_mmu_context	mmu_context.h	188;"	d
check_mmu_context	mmu_context.h	201;"	d
check_pgt_cache	pgalloc.h	90;"	d
checksum	gct.h	/^	u32 checksum;$/;"	m	struct:__gct6_node
child	gct.h	/^	gct6_handle child;$/;"	m	struct:__gct6_node
chksum	hwrpb.h	/^	unsigned long chksum;$/;"	m	struct:hwrpb_struct
chksum	hwrpb.h	/^	unsigned long chksum;$/;"	m	struct:memdesc_struct
cia	machvec.h	/^	    } cia;$/;"	m	union:alpha_machine_vector::__anon64	typeref:struct:alpha_machine_vector::__anon64::__anon65
cia_bwx_ioportmap	core_cia.h	/^__EXTERN_INLINE void __iomem *cia_bwx_ioportmap(unsigned long addr)$/;"	f
cia_bwx_ioremap	core_cia.h	/^__EXTERN_INLINE void __iomem *cia_bwx_ioremap(unsigned long addr,$/;"	f
cia_bwx_is_ioaddr	core_cia.h	/^__EXTERN_INLINE int cia_bwx_is_ioaddr(unsigned long addr)$/;"	f
cia_bwx_is_mmio	core_cia.h	/^__EXTERN_INLINE int cia_bwx_is_mmio(const volatile void __iomem *addr)$/;"	f
cia_bwx_trivial_io_bw	core_cia.h	482;"	d
cia_bwx_trivial_io_lq	core_cia.h	483;"	d
cia_bwx_trivial_iounmap	core_cia.h	484;"	d
cia_bwx_trivial_rw_bw	core_cia.h	480;"	d
cia_bwx_trivial_rw_lq	core_cia.h	481;"	d
cia_err	core_cia.h	/^	unsigned long	cia_err;$/;"	m	struct:el_CIA_sysdata_mcheck
cia_ioportmap	core_cia.h	/^__EXTERN_INLINE void __iomem *cia_ioportmap(unsigned long addr)$/;"	f
cia_ioread16	core_cia.h	/^__EXTERN_INLINE unsigned int cia_ioread16(void __iomem *xaddr)$/;"	f
cia_ioread32	core_cia.h	/^__EXTERN_INLINE unsigned int cia_ioread32(void __iomem *xaddr)$/;"	f
cia_ioread8	core_cia.h	/^__EXTERN_INLINE unsigned int cia_ioread8(void __iomem *xaddr)$/;"	f
cia_ioremap	core_cia.h	/^__EXTERN_INLINE void __iomem *cia_ioremap(unsigned long addr,$/;"	f
cia_iowrite16	core_cia.h	/^__EXTERN_INLINE void cia_iowrite16(u16 b, void __iomem *xaddr)$/;"	f
cia_iowrite32	core_cia.h	/^__EXTERN_INLINE void cia_iowrite32(u32 b, void __iomem *xaddr)$/;"	f
cia_iowrite8	core_cia.h	/^__EXTERN_INLINE void cia_iowrite8(u8 b, void __iomem *xaddr)$/;"	f
cia_is_ioaddr	core_cia.h	/^__EXTERN_INLINE int cia_is_ioaddr(unsigned long addr)$/;"	f
cia_is_mmio	core_cia.h	/^__EXTERN_INLINE int cia_is_mmio(const volatile void __iomem *addr)$/;"	f
cia_stat	core_cia.h	/^	unsigned long	cia_stat;$/;"	m	struct:el_CIA_sysdata_mcheck
cia_syn	core_cia.h	/^	unsigned long	cia_syn;$/;"	m	struct:el_CIA_sysdata_mcheck
cia_trivial_io_bw	core_cia.h	473;"	d
cia_trivial_io_lq	core_cia.h	474;"	d
cia_trivial_iounmap	core_cia.h	475;"	d
cia_trivial_rw_bw	core_cia.h	471;"	d
cia_trivial_rw_lq	core_cia.h	472;"	d
claim_dma_lock	dma.h	/^static __inline__ unsigned long claim_dma_lock(void)$/;"	f
cleanup	agp_backend.h	/^	void (*cleanup)(alpha_agp_info *);$/;"	m	struct:alpha_agp_ops
clear_bit	bitops.h	/^clear_bit(unsigned long nr, volatile void * addr)$/;"	f
clear_bit_unlock	bitops.h	/^clear_bit_unlock(unsigned long nr, volatile void * addr)$/;"	f
clear_dma_ff	dma.h	/^static __inline__ void clear_dma_ff(unsigned int dmanr)$/;"	f
clear_user	uaccess.h	/^clear_user(void __user *to, long len)$/;"	f
clear_user_page	page.h	18;"	d
cluster	hwrpb.h	/^	struct memclust_struct cluster[0];$/;"	m	struct:memdesc_struct	typeref:struct:memdesc_struct::memclust_struct
cmoncnt01	core_titan.h	/^	titan_64	cmoncnt01;$/;"	m	struct:__anon3
cmoncnt23	core_titan.h	/^	titan_64	cmoncnt23;$/;"	m	struct:__anon3
cmonctla	core_titan.h	/^	titan_64	cmonctla;$/;"	m	struct:__anon3
cmonctlb	core_titan.h	/^	titan_64	cmonctlb;$/;"	m	struct:__anon3
cmpxchg	cmpxchg.h	56;"	d
cmpxchg64	cmpxchg.h	68;"	d
cmpxchg64_local	cmpxchg.h	29;"	d
cmpxchg_local	cmpxchg.h	20;"	d
code	core_titan.h	/^	u64 code;	\/* 0x48 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
code	mce.h	/^	unsigned int	code;		\/* machine check code *\/$/;"	m	struct:el_common
coma_base0	core_apecs.h	/^	unsigned long coma_base0;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_base0	core_apecs.h	/^	unsigned long coma_base0;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_base1	core_apecs.h	/^	unsigned long coma_base1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_base1	core_apecs.h	/^	unsigned long coma_base1;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_base2	core_apecs.h	/^	unsigned long coma_base2;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_base2	core_apecs.h	/^	unsigned long coma_base2;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_base3	core_apecs.h	/^	unsigned long coma_base3;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_cnfg0	core_apecs.h	/^	unsigned long coma_cnfg0;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_cnfg0	core_apecs.h	/^	unsigned long coma_cnfg0;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_cnfg1	core_apecs.h	/^	unsigned long coma_cnfg1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_cnfg1	core_apecs.h	/^	unsigned long coma_cnfg1;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_cnfg2	core_apecs.h	/^	unsigned long coma_cnfg2;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_cnfg2	core_apecs.h	/^	unsigned long coma_cnfg2;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_cnfg3	core_apecs.h	/^	unsigned long coma_cnfg3;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_edsr	core_apecs.h	/^	unsigned long coma_edsr;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_edsr	core_apecs.h	/^	unsigned long coma_edsr;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_ehar	core_apecs.h	/^	unsigned long coma_ehar;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_ehar	core_apecs.h	/^	unsigned long coma_ehar;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_elar	core_apecs.h	/^	unsigned long coma_elar;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_elar	core_apecs.h	/^	unsigned long coma_elar;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_gcr	core_apecs.h	/^	unsigned long coma_gcr;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_gcr	core_apecs.h	/^	unsigned long coma_gcr;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_ldhr	core_apecs.h	/^	unsigned long coma_ldhr;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_ldhr	core_apecs.h	/^	unsigned long coma_ldhr;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_ldlr	core_apecs.h	/^	unsigned long coma_ldlr;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_ldlr	core_apecs.h	/^	unsigned long coma_ldlr;$/;"	m	struct:el_apecs_sysdata_mcheck
coma_ter	core_apecs.h	/^	unsigned long coma_ter;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
coma_ter	core_apecs.h	/^	unsigned long coma_ter;$/;"	m	struct:el_apecs_sysdata_mcheck
compatibility	hwrpb.h	/^	unsigned long compatibility;$/;"	m	struct:percpu_struct
cond_syscall	linkage.h	5;"	d
condition	err_ev7.h	/^	u8 condition;		\/* condition reported       *\/$/;"	m	struct:ev7_pal_environmental_subpacket
config_space_base	pci.h	/^	unsigned long config_space_base;$/;"	m	struct:pci_controller
configure	agp_backend.h	/^	int (*configure)(alpha_agp_info *);$/;"	m	struct:alpha_agp_ops
console_data_log_length	hwrpb.h	/^	unsigned long console_data_log_length;$/;"	m	struct:percpu_struct
console_data_log_pa	hwrpb.h	/^	unsigned long console_data_log_pa;$/;"	m	struct:percpu_struct
copy_from_user_page	cacheflush.h	75;"	d
copy_to_user_page	cacheflush.h	71;"	d
copy_user_page	page.h	25;"	d
count	hwrpb.h	/^	unsigned long count;$/;"	m	struct:vf_map_struct
cpen	core_titan.h	/^	titan_64	cpen;$/;"	m	struct:__anon3
cpu	thread_info.h	/^	unsigned		cpu;		\/* current CPU *\/$/;"	m	struct:thread_info
cpu_err0	core_cia.h	/^	unsigned long	cpu_err0;$/;"	m	struct:el_CIA_sysdata_mcheck
cpu_err1	core_cia.h	/^	unsigned long	cpu_err1;$/;"	m	struct:el_CIA_sysdata_mcheck
cpu_last_asn	mmu_context.h	93;"	d
cpu_last_asn	mmu_context.h	96;"	d
cpu_offset	err_common.h	/^			u32 cpu_offset;	$/;"	m	struct:el_subpacket::__anon53::__anon57
cpu_relax	processor.h	52;"	d
cpu_to_node	topology.h	/^static inline int cpu_to_node(int cpu)$/;"	f
cpuid	err_common.h	/^			u64 cpuid;$/;"	m	struct:el_subpacket::__anon53::__anon58
cpuid	hwrpb.h	/^	unsigned long cpuid;$/;"	m	struct:hwrpb_struct
cpuid_to_nid	machvec.h	/^	int (*cpuid_to_nid)(int);$/;"	m	struct:alpha_machine_vector
cpuinfo_alpha	smp.h	/^struct cpuinfo_alpha {$/;"	s
cpuir	core_titan.h	/^	u64 cpuir;	\/* 0x18 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
cpumask_of_node	topology.h	/^static const struct cpumask *cpumask_of_node(int node)$/;"	f
cpumask_of_pcibus	topology.h	46;"	d
crb_offset	hwrpb.h	/^	unsigned long crb_offset;	\/* console callback routine block *\/$/;"	m	struct:hwrpb_struct
crb_struct	hwrpb.h	/^struct crb_struct {$/;"	s
crd_ctl	err_ev7.h	/^	u64 crd_ctl;$/;"	m	struct:ev7_pal_io_subpacket
create_zero_mask	word-at-a-time.h	34;"	d
csc	core_titan.h	/^	titan_64	csc;$/;"	m	struct:__anon3
csc	core_tsunami.h	/^	tsunami_64	csc;$/;"	m	struct:__anon33
csr	core_apecs.h	/^	unsigned long csr;          \/* D-stream fault info. *\/$/;"	m	struct:el_apecs_procdata
csr	core_marvel.h	/^	volatile unsigned long csr __attribute__((aligned(16)));$/;"	m	struct:__anon40
csr	core_marvel.h	/^	volatile unsigned long csr __attribute__((aligned(64)));$/;"	m	struct:__anon42
csr	core_titan.h	/^	volatile unsigned long csr __attribute__((aligned(64)));$/;"	m	struct:__anon2
csr	core_tsunami.h	/^	volatile unsigned long csr __attribute__((aligned(64)));$/;"	m	struct:__anon32
csr	core_wildfire.h	/^	volatile unsigned long csr __attribute__((aligned(2048)));$/;"	m	struct:__anon18
csr	core_wildfire.h	/^	volatile unsigned long csr __attribute__((aligned(256)));$/;"	m	struct:__anon17
csr	core_wildfire.h	/^	volatile unsigned long csr __attribute__((aligned(64)));$/;"	m	struct:__anon16
csrs	core_marvel.h	/^	io7_ioport_csrs *csrs;$/;"	m	struct:io7_port
csrs	core_marvel.h	/^	io7_port7_csrs *csrs;$/;"	m	struct:io7
csum_fold	checksum.h	/^static inline __sum16 csum_fold(__wsum csum)$/;"	f
ctb_nr	hwrpb.h	/^	unsigned long ctb_nr;$/;"	m	struct:hwrpb_struct
ctb_size	hwrpb.h	/^	unsigned long ctb_size;		\/* console terminal block size *\/$/;"	m	struct:hwrpb_struct
ctbt_offset	hwrpb.h	/^	unsigned long ctbt_offset;	\/* console terminal block table offset *\/$/;"	m	struct:hwrpb_struct
current_pt_regs	ptrace.h	17;"	d
current_thread_info	thread_info.h	44;"	d
current_user_stack_pointer	ptrace.h	12;"	d
cycle_freq	hwrpb.h	/^	unsigned long cycle_freq;	\/* cycle counter frequency *\/$/;"	m	struct:hwrpb_struct
cycles_t	timex.h	/^typedef unsigned int cycles_t;$/;"	t
dac	core_marvel.h	/^		unsigned dac : 1;	\/* <2> -- window 3 only *\/$/;"	m	struct:IO7_POx_WBASE::__anon46
data_start	err_common.h	/^			u64 data_start[1];$/;"	m	struct:el_subpacket::__anon53::__anon58
data_start	err_common.h	/^			u64 data_start[1];$/;"	m	struct:el_subpacket::__anon53::__anon59
day	err_common.h	/^		u8 day;$/;"	m	struct:el_timestamp::__anon52
dc_addr	core_apecs.h	/^	unsigned long dc_addr;      \/* EV3 Phys Addr for ECC\/DPERR. *\/$/;"	m	struct:el_apecs_procdata
dc_addr	core_lca.h	/^	unsigned long		dc_addr;	\/* data cache addr register *\/$/;"	m	struct:el_lca_mcheck_long
dc_perr_stat	mce.h	/^        unsigned long   dc_perr_stat;     \/* D-CACHE error Reg. Bits set to 1:$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
dc_stat	core_apecs.h	/^	unsigned long dc_stat;      \/* D-cache status (ECC\/Parity Err). *\/$/;"	m	struct:el_apecs_procdata
dc_stat	core_lca.h	/^	unsigned long		dc_stat;	\/* data cache status *\/$/;"	m	struct:el_lca_mcheck_long
dc_stat	core_lca.h	/^	unsigned long		dc_stat;	\/* dcache status register *\/$/;"	m	struct:el_lca_mcheck_short
dc_stat	err_ev7.h	/^	u64 dc_stat;$/;"	m	struct:ev7_pal_processor_subpacket
deactivate_mm	mmu_context.h	217;"	d
dense_io_base	pci.h	/^	unsigned long dense_io_base;$/;"	m	struct:pci_controller
dense_mem_base	pci.h	/^	unsigned long dense_mem_base;$/;"	m	struct:pci_controller
destroy_context	mmu_context.h	/^destroy_context(struct mm_struct *mm)$/;"	f
dev_init	core_wildfire.h	/^	wildfire_256	dev_init;$/;"	m	struct:__anon20
dev_init	core_wildfire.h	/^	wildfire_64	dev_init[4];$/;"	m	struct:__anon19
dev_vendor	core_irongate.h	/^	igcsr32 dev_vendor;		\/* 0x00 - Device and Vendor IDs *\/$/;"	m	struct:__anon63
dev_vendor	core_irongate.h	/^	igcsr32 dev_vendor;		\/* 0x00 - device ID, vendor ID *\/$/;"	m	struct:__anon62
device_interrupt	machvec.h	/^	void (*device_interrupt)(unsigned long vector);$/;"	m	struct:alpha_machine_vector
dim0	core_titan.h	/^	titan_64	dim0;$/;"	m	struct:__anon3
dim0	core_tsunami.h	/^	tsunami_64	dim0;$/;"	m	struct:__anon33
dim1	core_titan.h	/^	titan_64	dim1;$/;"	m	struct:__anon3
dim1	core_tsunami.h	/^	tsunami_64	dim1;$/;"	m	struct:__anon33
dim2	core_titan.h	/^	titan_64	dim2;$/;"	m	struct:__anon3
dim2	core_tsunami.h	/^	tsunami_64	dim2;$/;"	m	struct:__anon33
dim3	core_titan.h	/^	titan_64	dim3;$/;"	m	struct:__anon3
dim3	core_tsunami.h	/^	tsunami_64	dim3;$/;"	m	struct:__anon33
dir0	core_titan.h	/^	titan_64	dir0;$/;"	m	struct:__anon3
dir0	core_tsunami.h	/^	tsunami_64	dir0;$/;"	m	struct:__anon33
dir1	core_titan.h	/^	titan_64	dir1;$/;"	m	struct:__anon3
dir1	core_tsunami.h	/^	tsunami_64	dir1;$/;"	m	struct:__anon33
dir2	core_titan.h	/^	titan_64	dir2;$/;"	m	struct:__anon3
dir2	core_tsunami.h	/^	tsunami_64	dir2;$/;"	m	struct:__anon33
dir3	core_titan.h	/^	titan_64	dir3;$/;"	m	struct:__anon3
dir3	core_tsunami.h	/^	tsunami_64	dir3;$/;"	m	struct:__anon33
disable_dma	dma.h	/^static __inline__ void disable_dma(unsigned int dmanr)$/;"	f
dispatch_pa	hwrpb.h	/^	struct procdesc_struct * dispatch_pa;$/;"	m	struct:crb_struct	typeref:struct:crb_struct::procdesc_struct
dispatch_va	hwrpb.h	/^	struct procdesc_struct * dispatch_va;$/;"	m	struct:crb_struct	typeref:struct:crb_struct::procdesc_struct
dma_inb	dma.h	26;"	d
dma_outb	dma.h	25;"	d
draina	pal.h	15;"	d
drammap	core_irongate.h	/^	igcsr32 drammap;		\/* 0x50 - address mapping control *\/$/;"	m	struct:__anon62
dramms	core_irongate.h	/^	igcsr32 dramms;			\/* 0x58 - DRAM mode\/status *\/$/;"	m	struct:__anon62
dramtm	core_irongate.h	/^	igcsr32 dramtm;			\/* 0x54 - timing, driver strength *\/$/;"	m	struct:__anon62
drawer	err_ev7.h	/^	u16 drawer;$/;"	m	struct:ev7_pal_environmental_subpacket
drev	core_titan.h	/^	titan_64	drev;$/;"	m	struct:__anon4
drev	core_tsunami.h	/^	tsunami_64	drev;$/;"	m	struct:__anon34
drir	core_titan.h	/^	titan_64	drir;$/;"	m	struct:__anon3
drir	core_tsunami.h	/^	tsunami_64	drir;$/;"	m	struct:__anon33
dsc	core_titan.h	/^	titan_64	dsc;$/;"	m	struct:__anon4
dsc	core_tsunami.h	/^	tsunami_64	dsc;$/;"	m	struct:__anon34
dsc2	core_titan.h	/^	titan_64	dsc2;$/;"	m	struct:__anon4
dsr_offset	hwrpb.h	/^	unsigned long dsr_offset;	\/* "Dynamic System Recognition Data Block Table" *\/$/;"	m	struct:hwrpb_struct
dsr_struct	hwrpb.h	/^struct dsr_struct {$/;"	s
dter	core_t2.h	/^  unsigned long dter;    long fill_05[3]; \/* Duplicate Tag Error *\/$/;"	m	struct:sable_cpu_csr
ear	core_lca.h	/^	unsigned long		ear;		\/* error address register *\/$/;"	m	struct:el_lca_mcheck_long
ear	core_lca.h	/^	unsigned long		ear;		\/* error-address register *\/$/;"	m	struct:el_lca_mcheck_short
ei_addr	mce.h	/^        unsigned long   ei_addr;          \/* Physical address of any transfer$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
ei_stat	mce.h	/^        unsigned long   ei_stat;          \/* Helps identify reason of any $/;"	m	struct:el_common_EV5_uncorrectable_mcheck
el_CIA_sysdata_mcheck	core_cia.h	/^struct el_CIA_sysdata_mcheck {$/;"	s
el_IRONGATE_sysdata_mcheck	core_irongate.h	/^struct el_IRONGATE_sysdata_mcheck {$/;"	s
el_MCPCIA_uncorrected_frame_mcheck	core_mcpcia.h	/^struct el_MCPCIA_uncorrected_frame_mcheck {$/;"	s
el_POLARIS_sysdata_mcheck	core_polaris.h	/^struct el_POLARIS_sysdata_mcheck {$/;"	s
el_PRIVATEER_envdata_mcheck	core_titan.h	/^struct el_PRIVATEER_envdata_mcheck {$/;"	s
el_TITAN_sysdata_mcheck	core_titan.h	/^struct el_TITAN_sysdata_mcheck {$/;"	s
el_TSUNAMI_sysdata_mcheck	core_tsunami.h	/^struct el_TSUNAMI_sysdata_mcheck {$/;"	s
el_apecs_mikasa_sysdata_mcheck	core_apecs.h	/^struct el_apecs_mikasa_sysdata_mcheck$/;"	s
el_apecs_procdata	core_apecs.h	/^struct el_apecs_procdata$/;"	s
el_apecs_sysdata_mcheck	core_apecs.h	/^struct el_apecs_sysdata_mcheck$/;"	s
el_common	mce.h	/^struct el_common {$/;"	s
el_common_EV5_uncorrectable_mcheck	mce.h	/^struct el_common_EV5_uncorrectable_mcheck {$/;"	s
el_common_EV6_mcheck	mce.h	/^struct el_common_EV6_mcheck {$/;"	s
el_lca	core_lca.h	/^union el_lca {$/;"	u
el_lca_mcheck_long	core_lca.h	/^struct el_lca_mcheck_long {$/;"	s
el_lca_mcheck_short	core_lca.h	/^struct el_lca_mcheck_short {$/;"	s
el_subpacket	err_common.h	/^struct el_subpacket {$/;"	s
el_t2_data_corrected	core_t2.h	/^struct el_t2_data_corrected {$/;"	s
el_t2_data_memory	core_t2.h	/^struct el_t2_data_memory {$/;"	s
el_t2_data_other_cpu	core_t2.h	/^struct el_t2_data_other_cpu {$/;"	s
el_t2_data_t2	core_t2.h	/^struct el_t2_data_t2{$/;"	s
el_t2_frame_corrected	core_t2.h	/^struct el_t2_frame_corrected {$/;"	s
el_t2_frame_header	core_t2.h	/^struct el_t2_frame_header {$/;"	s
el_t2_frame_mcheck	core_t2.h	/^struct el_t2_frame_mcheck {$/;"	s
el_t2_logout_header	core_t2.h	/^struct el_t2_logout_header {$/;"	s
el_t2_procdata_mcheck	core_t2.h	/^struct el_t2_procdata_mcheck {$/;"	s
el_t2_sysdata_mcheck	core_t2.h	/^struct el_t2_sysdata_mcheck {$/;"	s
el_timestamp	err_common.h	/^union el_timestamp {$/;"	u
elcf_fid	core_t2.h	/^	unsigned int	elcf_fid;	\/* Frame ID (from above) *\/$/;"	m	struct:el_t2_frame_header
elcf_size	core_t2.h	/^	unsigned int	elcf_size;	\/* Size of frame in bytes *\/$/;"	m	struct:el_t2_frame_header
elcm_filter	core_t2.h	/^	unsigned long elcm_filter;	\/* CSR9: CRD Filter Control. *\/$/;"	m	struct:el_t2_data_memory
elcm_hdr	core_t2.h	/^	struct	el_t2_frame_header elcm_hdr;	\/* ID$MEM-FERR = 0x08 *\/$/;"	m	struct:el_t2_data_memory	typeref:struct:el_t2_data_memory::el_t2_frame_header
elcm_mcmd1	core_t2.h	/^	unsigned long elcm_mcmd1;	\/* CSR1: Command Trap 1. *\/$/;"	m	struct:el_t2_data_memory
elcm_mcmd2	core_t2.h	/^	unsigned long elcm_mcmd2;	\/* CSR2: Command Trap 2. *\/$/;"	m	struct:el_t2_data_memory
elcm_mconf	core_t2.h	/^	unsigned long elcm_mconf;	\/* CSR3: Configuration. *\/$/;"	m	struct:el_t2_data_memory
elcm_medc1	core_t2.h	/^	unsigned long elcm_medc1;	\/* CSR4: EDC Status 1. *\/$/;"	m	struct:el_t2_data_memory
elcm_medc2	core_t2.h	/^	unsigned long elcm_medc2;	\/* CSR5: EDC Status 2. *\/$/;"	m	struct:el_t2_data_memory
elcm_medcc	core_t2.h	/^	unsigned long elcm_medcc;	\/* CSR6: EDC Control. *\/$/;"	m	struct:el_t2_data_memory
elcm_merr	core_t2.h	/^	unsigned long elcm_merr;	\/* CSR0: Error Reg 1. *\/$/;"	m	struct:el_t2_data_memory
elcm_module	core_t2.h	/^	unsigned int  elcm_module;	\/* Module id. *\/$/;"	m	struct:el_t2_data_memory
elcm_mref	core_t2.h	/^	unsigned long elcm_mref;	\/* CSR8: Refresh Control. *\/$/;"	m	struct:el_t2_data_memory
elcm_msctl	core_t2.h	/^	unsigned long elcm_msctl;	\/* CSR7: Stream Buffer Control. *\/$/;"	m	struct:el_t2_data_memory
elcm_res04	core_t2.h	/^	unsigned int  elcm_res04;	\/* Reserved. *\/$/;"	m	struct:el_t2_data_memory
elcmc_adlk	core_t2.h	/^	unsigned long    elcmc_adlk;	      \/* CSR 13 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_bcc	core_t2.h	/^	unsigned long    elcmc_bcc;	      \/* CSR 0 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_bcce	core_t2.h	/^	unsigned long    elcmc_bcce;	      \/* CSR 1 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_bccea	core_t2.h	/^	unsigned long    elcmc_bccea;      \/* CSR 2 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_bcue	core_t2.h	/^	unsigned long    elcmc_bcue;	      \/* CSR 3 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_bcuea	core_t2.h	/^	unsigned long    elcmc_bcuea;      \/* CSR 4 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_cbctl	core_t2.h	/^	unsigned long    elcmc_cbctl;      \/* CSR 6 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_cbe	core_t2.h	/^	unsigned long    elcmc_cbe;	      \/* CSR 7 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_cbeah	core_t2.h	/^	unsigned long    elcmc_cbeah;      \/* CSR 9 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_cbeal	core_t2.h	/^	unsigned long    elcmc_cbeal;      \/* CSR 8 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_crrev4	core_t2.h	/^	unsigned long    elcmc_crrev4;     \/* CSR 15 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_dter	core_t2.h	/^	unsigned long    elcmc_dter;	      \/* CSR 5 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_ipir	core_t2.h	/^	unsigned long    elcmc_ipir;	      \/* CSR 11 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_madrl	core_t2.h	/^	unsigned long    elcmc_madrl;      \/* CSR 14 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_pmbx	core_t2.h	/^	unsigned long    elcmc_pmbx;	      \/* CSR 10 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elcmc_sic	core_t2.h	/^	unsigned long    elcmc_sic;	      \/* CSR 12 *\/$/;"	m	struct:el_t2_sysdata_mcheck
elco_adlk	core_t2.h	/^	unsigned long elco_adlk;	\/* CSR 13 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_bcc	core_t2.h	/^	unsigned long elco_bcc;	\/* CSR 0 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_bcce	core_t2.h	/^	unsigned long elco_bcce;	\/* CSR 1 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_bccea	core_t2.h	/^	unsigned long elco_bccea;	\/* CSR 2 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_bcue	core_t2.h	/^	unsigned long elco_bcue;	\/* CSR 3 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_bcuea	core_t2.h	/^	unsigned long elco_bcuea;	\/* CSR 4 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_cbctl	core_t2.h	/^	unsigned long elco_cbctl;	\/* CSR 6 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_cbe	core_t2.h	/^	unsigned long elco_cbe;	\/* CSR 7 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_cbeah	core_t2.h	/^	unsigned long elco_cbeah;	\/* CSR 9 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_cbeal	core_t2.h	/^	unsigned long elco_cbeal;	\/* CSR 8 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_cpuid	core_t2.h	/^	short	      elco_cpuid;	\/* CPU ID *\/$/;"	m	struct:el_t2_data_other_cpu
elco_crrev4	core_t2.h	/^	unsigned long elco_crrev4;	\/* CSR 15 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_dter	core_t2.h	/^	unsigned long elco_dter;	\/* CSR 5 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_ipir	core_t2.h	/^	unsigned long elco_ipir;	\/* CSR 11 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_madrl	core_t2.h	/^	unsigned long elco_madrl;	\/* CSR 14 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_pmbx	core_t2.h	/^	unsigned long elco_pmbx;	\/* CSR 10 *\/$/;"	m	struct:el_t2_data_other_cpu
elco_res02	core_t2.h	/^	short	      elco_res02[3];$/;"	m	struct:el_t2_data_other_cpu
elco_sic	core_t2.h	/^	unsigned long elco_sic;	\/* CSR 12 *\/$/;"	m	struct:el_t2_data_other_cpu
elcpb_bc_tag	core_t2.h	/^	unsigned long elcpb_bc_tag;$/;"	m	struct:el_t2_data_corrected
elcpb_biu_addr	core_t2.h	/^	unsigned long elcpb_biu_addr;$/;"	m	struct:el_t2_data_corrected
elcpb_biu_ctl	core_t2.h	/^	unsigned long elcpb_biu_ctl;$/;"	m	struct:el_t2_data_corrected
elcpb_biu_stat	core_t2.h	/^	unsigned long elcpb_biu_stat;$/;"	m	struct:el_t2_data_corrected
elcpb_fill_addr	core_t2.h	/^	unsigned long elcpb_fill_addr;$/;"	m	struct:el_t2_data_corrected
elcpb_fill_syndrome	core_t2.h	/^	unsigned long elcpb_fill_syndrome;$/;"	m	struct:el_t2_data_corrected
elct_cerr1	core_t2.h	/^	unsigned long elct_cerr1;	\/* Cbus Error Register 1 *\/$/;"	m	struct:el_t2_data_t2
elct_cerr2	core_t2.h	/^	unsigned long elct_cerr2;	\/* Cbus Error Register 2 *\/$/;"	m	struct:el_t2_data_t2
elct_cerr3	core_t2.h	/^	unsigned long elct_cerr3;	\/* Cbus Error Register 3 *\/$/;"	m	struct:el_t2_data_t2
elct_hae0_1	core_t2.h	/^	unsigned long elct_hae0_1;	\/* High Address Extension Register 1 *\/$/;"	m	struct:el_t2_data_t2
elct_hae0_2	core_t2.h	/^	unsigned long elct_hae0_2;	\/* High Address Extension Register 2 *\/$/;"	m	struct:el_t2_data_t2
elct_hbase	core_t2.h	/^	unsigned long elct_hbase;	\/* High Base Register *\/$/;"	m	struct:el_t2_data_t2
elct_hdr	core_t2.h	/^	struct el_t2_frame_header elct_hdr;	\/* ID$T2-FRAME *\/$/;"	m	struct:el_t2_data_t2	typeref:struct:el_t2_data_t2::el_t2_frame_header
elct_iocsr	core_t2.h	/^	unsigned long elct_iocsr;	\/* IO Control and Status Register *\/$/;"	m	struct:el_t2_data_t2
elct_perr1	core_t2.h	/^	unsigned long elct_perr1;	\/* PCI Error Register 1 *\/$/;"	m	struct:el_t2_data_t2
elct_perr2	core_t2.h	/^	unsigned long elct_perr2;	\/* PCI Error Register 2 *\/$/;"	m	struct:el_t2_data_t2
elct_tbase1	core_t2.h	/^	unsigned long elct_tbase1;	\/* Translated Base Register 1 *\/$/;"	m	struct:el_t2_data_t2
elct_tbase2	core_t2.h	/^	unsigned long elct_tbase2;	\/* Translated Base Register 2 *\/$/;"	m	struct:el_t2_data_t2
elct_tdr0	core_t2.h	/^	unsigned long elct_tdr0;	\/* TLB Data Register 0 *\/$/;"	m	struct:el_t2_data_t2
elct_tdr1	core_t2.h	/^	unsigned long elct_tdr1;	\/* TLB Data Register 1 *\/$/;"	m	struct:el_t2_data_t2
elct_tdr2	core_t2.h	/^	unsigned long elct_tdr2;	\/* TLB Data Register 2 *\/$/;"	m	struct:el_t2_data_t2
elct_tdr3	core_t2.h	/^	unsigned long elct_tdr3;	\/* TLB Data Register 3 *\/$/;"	m	struct:el_t2_data_t2
elct_tdr4	core_t2.h	/^	unsigned long elct_tdr4;	\/* TLB Data Register 4 *\/$/;"	m	struct:el_t2_data_t2
elct_tdr5	core_t2.h	/^	unsigned long elct_tdr5;	\/* TLB Data Register 5 *\/$/;"	m	struct:el_t2_data_t2
elct_tdr6	core_t2.h	/^	unsigned long elct_tdr6;	\/* TLB Data Register 6 *\/$/;"	m	struct:el_t2_data_t2
elct_tdr7	core_t2.h	/^	unsigned long elct_tdr7;	\/* TLB Data Register 7 *\/$/;"	m	struct:el_t2_data_t2
elct_wbase1	core_t2.h	/^	unsigned long elct_wbase1;	\/* Window Base Register 1 *\/$/;"	m	struct:el_t2_data_t2
elct_wbase2	core_t2.h	/^	unsigned long elct_wbase2;	\/* Window Base Register 2 *\/$/;"	m	struct:el_t2_data_t2
elct_wmask1	core_t2.h	/^	unsigned long elct_wmask1;	\/* Window Mask Register 1 *\/$/;"	m	struct:el_t2_data_t2
elct_wmask2	core_t2.h	/^	unsigned long elct_wmask2;	\/* Window Mask Register 2 *\/$/;"	m	struct:el_t2_data_t2
elf_check_arch	elf.h	77;"	d
elf_fpreg_t	elf.h	/^typedef double elf_fpreg_t;$/;"	t
elf_fpregset_t	elf.h	/^typedef elf_fpreg_t elf_fpregset_t[ELF_NFPREG];$/;"	t
elf_greg_t	elf.h	/^typedef unsigned long elf_greg_t;$/;"	t
elf_gregset_t	elf.h	/^typedef elf_greg_t elf_gregset_t[ELF_NGREG];$/;"	t
elfcc_footer	core_t2.h	/^	struct el_t2_frame_header elfcc_footer;	\/* empty *\/$/;"	m	struct:el_t2_frame_corrected	typeref:struct:el_t2_frame_corrected::el_t2_frame_header
elfcc_hdr	core_t2.h	/^	struct el_t2_logout_header elfcc_hdr;$/;"	m	struct:el_t2_frame_corrected	typeref:struct:el_t2_frame_corrected::el_t2_logout_header
elfcc_header	core_t2.h	/^	struct el_t2_frame_header elfcc_header;	\/* ID$P-BC-COR *\/$/;"	m	struct:el_t2_frame_corrected	typeref:struct:el_t2_frame_corrected::el_t2_frame_header
elfcc_procdata	core_t2.h	/^	struct el_t2_data_corrected elfcc_procdata;$/;"	m	struct:el_t2_frame_corrected	typeref:struct:el_t2_frame_corrected::el_t2_data_corrected
elfl_error_type	core_t2.h	/^	unsigned int	elfl_error_type;	\/* PAL error type code. *\/$/;"	m	struct:el_t2_logout_header
elfl_frame_rev	core_t2.h	/^	unsigned int	elfl_frame_rev;		\/* PAL Frame revision. *\/$/;"	m	struct:el_t2_logout_header
elfl_procoffset	core_t2.h	/^	unsigned int	elfl_procoffset; \/* Processor-specific offset. *\/$/;"	m	struct:el_t2_logout_header
elfl_retry	core_t2.h	/^	unsigned int	elfl_retry:1;	\/* Retry flag. *\/$/;"	m	struct:el_t2_logout_header
elfl_sbz1	core_t2.h	/^	unsigned int	elfl_sbz1:31;	\/* Should be zero. *\/$/;"	m	struct:el_t2_logout_header
elfl_size	core_t2.h	/^	unsigned int	elfl_size;	\/* size in bytes of logout area. *\/$/;"	m	struct:el_t2_logout_header
elfl_sysoffset	core_t2.h	/^	unsigned int	elfl_sysoffset;	 \/* Offset of system-specific. *\/$/;"	m	struct:el_t2_logout_header
elfmc_abox_ctl	core_t2.h	/^	unsigned long	elfmc_abox_ctl;	\/* ABox Control Register. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_bc_tag	core_t2.h	/^	unsigned long	elfmc_bc_tag;	\/* Backup Cache Tag Probe Results. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_biu_addr	core_t2.h	/^	unsigned long	elfmc_biu_addr;	\/* BUI Address. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_biu_ctl	core_t2.h	/^	unsigned long	elfmc_biu_ctl;	\/* BIU Control. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_biu_stat	core_t2.h	/^	unsigned long	elfmc_biu_stat;	\/* BIU Status. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_dc_addr	core_t2.h	/^	unsigned long	elfmc_dc_addr;	\/* EV3 Phys Addr for ECC\/DPERR. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_dc_stat	core_t2.h	/^	unsigned long	elfmc_dc_stat;	\/* D-cache status (ECC\/Parity Err). *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_exc_addr	core_t2.h	/^	unsigned long	elfmc_exc_addr;	\/* Addr of excepting insn. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_exc_mask	core_t2.h	/^	unsigned long	elfmc_exc_mask;	\/* Exception mask (from exc_sum). *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_exc_sum	core_t2.h	/^	unsigned long	elfmc_exc_sum;	\/* Summary of arith traps. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_fill_addr	core_t2.h	/^	unsigned long	elfmc_fill_addr;\/* Cache block which was being read. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_fill_syndrome	core_t2.h	/^	unsigned long	elfmc_fill_syndrome; \/* For correcting ECC errors. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_footer	core_t2.h	/^	struct el_t2_frame_header elfmc_footer;	\/* empty *\/$/;"	m	struct:el_t2_frame_mcheck	typeref:struct:el_t2_frame_mcheck::el_t2_frame_header
elfmc_hdr	core_t2.h	/^	struct el_t2_logout_header elfmc_hdr;$/;"	m	struct:el_t2_frame_mcheck	typeref:struct:el_t2_frame_mcheck::el_t2_logout_header
elfmc_header	core_t2.h	/^	struct el_t2_frame_header elfmc_header;	\/* ID$P-FRAME_MCHECK *\/$/;"	m	struct:el_t2_frame_mcheck	typeref:struct:el_t2_frame_mcheck::el_t2_frame_header
elfmc_hier	core_t2.h	/^	unsigned long	elfmc_hier;	\/* Hardware Interrupt Enable. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_hirr	core_t2.h	/^	unsigned long	elfmc_hirr;	\/* Hardware Interrupt Request. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_iccsr	core_t2.h	/^	unsigned long	elfmc_iccsr;	\/* IBox hardware enables. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_memdata	core_t2.h	/^	struct el_t2_data_memory elfmc_memdata[4];$/;"	m	struct:el_t2_frame_mcheck	typeref:struct:el_t2_frame_mcheck::el_t2_data_memory
elfmc_mm_csr	core_t2.h	/^	unsigned long	elfmc_mm_csr;	\/* D-stream fault info. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_pal_base	core_t2.h	/^	unsigned long	elfmc_pal_base;	\/* Base address for PALcode. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_paltemp	core_t2.h	/^	unsigned long	elfmc_paltemp[32];	\/* PAL TEMP REGS. *\/$/;"	m	struct:el_t2_procdata_mcheck
elfmc_procdata	core_t2.h	/^	struct el_t2_procdata_mcheck elfmc_procdata;$/;"	m	struct:el_t2_frame_mcheck	typeref:struct:el_t2_frame_mcheck::el_t2_procdata_mcheck
elfmc_sysdata	core_t2.h	/^	struct el_t2_sysdata_mcheck elfmc_sysdata;$/;"	m	struct:el_t2_frame_mcheck	typeref:struct:el_t2_frame_mcheck::el_t2_sysdata_mcheck
elfmc_t2data	core_t2.h	/^	struct el_t2_data_t2 elfmc_t2data;$/;"	m	struct:el_t2_frame_mcheck	typeref:struct:el_t2_frame_mcheck::el_t2_data_t2
elfmc_va	core_t2.h	/^	unsigned long	elfmc_va;	\/* Effective VA of fault or miss. *\/$/;"	m	struct:el_t2_procdata_mcheck
ena	core_marvel.h	/^		unsigned ena : 1;	\/* <0>			*\/$/;"	m	struct:IO7_POx_WBASE::__anon46
enable	agp_backend.h	/^		u32 enable : 1;$/;"	m	struct:_alpha_agp_mode::__anon50
enable	core_wildfire.h	/^		wildfire_64	enable;$/;"	m	struct:__anon26::__anon27
enable_dma	dma.h	/^static __inline__ void enable_dma(unsigned int dmanr)$/;"	f
enabled	core_marvel.h	/^	int enabled;$/;"	m	struct:io7_port
enter_lazy_tlb	mmu_context.h	/^enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)$/;"	f
env	err_ev7.h	/^		struct ev7_pal_environmental_subpacket env;  \/* Type 10-16 *\/$/;"	m	union:ev7_pal_subpacket::__anon48	typeref:struct:ev7_pal_subpacket::__anon48::ev7_pal_environmental_subpacket
env	err_ev7.h	/^	struct ev7_pal_environmental_subpacket *env[7];	     \/* Type 10-16 *\/$/;"	m	struct:ev7_lf_subpackets	typeref:struct:ev7_lf_subpackets::ev7_pal_environmental_subpacket
epic_data0	core_apecs.h	/^	unsigned long epic_data0;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_data0	core_apecs.h	/^	unsigned long epic_data0;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_data1	core_apecs.h	/^	unsigned long epic_data1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_data1	core_apecs.h	/^	unsigned long epic_data1;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_data2	core_apecs.h	/^	unsigned long epic_data2;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_data2	core_apecs.h	/^	unsigned long epic_data2;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_data3	core_apecs.h	/^	unsigned long epic_data3;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_data3	core_apecs.h	/^	unsigned long epic_data3;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_data4	core_apecs.h	/^	unsigned long epic_data4;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_data4	core_apecs.h	/^	unsigned long epic_data4;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_data5	core_apecs.h	/^	unsigned long epic_data5;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_data5	core_apecs.h	/^	unsigned long epic_data5;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_data6	core_apecs.h	/^	unsigned long epic_data6;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_data6	core_apecs.h	/^	unsigned long epic_data6;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_data7	core_apecs.h	/^	unsigned long epic_data7;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_data7	core_apecs.h	/^	unsigned long epic_data7;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_dcsr	core_apecs.h	/^	unsigned long epic_dcsr;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_dcsr	core_apecs.h	/^	unsigned long epic_dcsr;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_harx1	core_apecs.h	/^	unsigned long epic_harx1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_harx1	core_apecs.h	/^	unsigned long epic_harx1;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_harx2	core_apecs.h	/^	unsigned long epic_harx2;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_harx2	core_apecs.h	/^	unsigned long epic_harx2;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_pbr1	core_apecs.h	/^	unsigned long epic_pbr1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_pbr1	core_apecs.h	/^	unsigned long epic_pbr1;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_pbr2	core_apecs.h	/^	unsigned long epic_pbr2;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_pbr2	core_apecs.h	/^	unsigned long epic_pbr2;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_pear	core_apecs.h	/^	unsigned long epic_pear;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_pear	core_apecs.h	/^	unsigned long epic_pear;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_pmlt	core_apecs.h	/^	unsigned long epic_pmlt;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_pmlt	core_apecs.h	/^	unsigned long epic_pmlt;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_pmr1	core_apecs.h	/^	unsigned long epic_pmr1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_pmr1	core_apecs.h	/^	unsigned long epic_pmr1;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_pmr2	core_apecs.h	/^	unsigned long epic_pmr2;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_pmr2	core_apecs.h	/^	unsigned long epic_pmr2;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_sear	core_apecs.h	/^	unsigned long epic_sear;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_sear	core_apecs.h	/^	unsigned long epic_sear;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tag0	core_apecs.h	/^	unsigned long epic_tag0;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tag0	core_apecs.h	/^	unsigned long epic_tag0;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tag1	core_apecs.h	/^	unsigned long epic_tag1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tag1	core_apecs.h	/^	unsigned long epic_tag1;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tag2	core_apecs.h	/^	unsigned long epic_tag2;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tag2	core_apecs.h	/^	unsigned long epic_tag2;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tag3	core_apecs.h	/^	unsigned long epic_tag3;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tag3	core_apecs.h	/^	unsigned long epic_tag3;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tag4	core_apecs.h	/^	unsigned long epic_tag4;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tag4	core_apecs.h	/^	unsigned long epic_tag4;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tag5	core_apecs.h	/^	unsigned long epic_tag5;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tag5	core_apecs.h	/^	unsigned long epic_tag5;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tag6	core_apecs.h	/^	unsigned long epic_tag6;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tag6	core_apecs.h	/^	unsigned long epic_tag6;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tag7	core_apecs.h	/^	unsigned long epic_tag7;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tag7	core_apecs.h	/^	unsigned long epic_tag7;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tbr1	core_apecs.h	/^	unsigned long epic_tbr1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tbr1	core_apecs.h	/^	unsigned long epic_tbr1;$/;"	m	struct:el_apecs_sysdata_mcheck
epic_tbr2	core_apecs.h	/^	unsigned long epic_tbr2;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
epic_tbr2	core_apecs.h	/^	unsigned long epic_tbr2;$/;"	m	struct:el_apecs_sysdata_mcheck
err2	mce.h	/^	unsigned int	err2	:  1;	\/* second error *\/$/;"	m	struct:el_common
err_halt	err_common.h	/^		} err_halt;$/;"	m	union:el_subpacket::__anon53	typeref:struct:el_subpacket::__anon53::__anon56
err_mask	core_cia.h	/^	unsigned long	err_mask;$/;"	m	struct:el_CIA_sysdata_mcheck
errreg	extable.h	/^			unsigned int errreg : 5;$/;"	m	struct:exception_table_entry::exception_fixup::__anon1
esc_elcr0	core_apecs.h	/^	unsigned long esc_elcr0;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
esc_elcr1	core_apecs.h	/^	unsigned long esc_elcr1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
esc_id	core_apecs.h	/^	unsigned long esc_id;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
esc_int0	core_apecs.h	/^	unsigned long esc_int0;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
esc_int1	core_apecs.h	/^	unsigned long esc_int1;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
esc_last_eisa	core_apecs.h	/^	unsigned long esc_last_eisa;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
esc_nmi_stat	core_apecs.h	/^	unsigned long esc_nmi_stat;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
esc_revision	core_apecs.h	/^	unsigned long esc_revision;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
esr	core_lca.h	/^	unsigned long		esr;		\/* error status register *\/$/;"	m	struct:el_lca_mcheck_long
esr	core_lca.h	/^	unsigned long		esr;		\/* error-status register *\/$/;"	m	struct:el_lca_mcheck_short
ev4_activate_mm	mmu_context.h	/^ev4_activate_mm(struct mm_struct *prev_mm, struct mm_struct *next_mm)$/;"	f
ev4_flush_tlb_current	tlbflush.h	/^ev4_flush_tlb_current(struct mm_struct *mm)$/;"	f
ev4_flush_tlb_current_page	tlbflush.h	/^ev4_flush_tlb_current_page(struct mm_struct * mm,$/;"	f
ev4_switch_mm	mmu_context.h	/^ev4_switch_mm(struct mm_struct *prev_mm, struct mm_struct *next_mm,$/;"	f
ev5_activate_mm	mmu_context.h	/^ev5_activate_mm(struct mm_struct *prev_mm, struct mm_struct *next_mm)$/;"	f
ev5_flush_tlb_current	tlbflush.h	/^ev5_flush_tlb_current(struct mm_struct *mm)$/;"	f
ev5_flush_tlb_current_page	tlbflush.h	/^ev5_flush_tlb_current_page(struct mm_struct * mm,$/;"	f
ev5_switch_mm	mmu_context.h	/^ev5_switch_mm(struct mm_struct *prev_mm, struct mm_struct *next_mm,$/;"	f
ev7	err_ev7.h	/^		struct ev7_pal_processor_subpacket ev7;	     \/* Type     4 *\/$/;"	m	union:ev7_pal_subpacket::__anon48	typeref:struct:ev7_pal_subpacket::__anon48::ev7_pal_processor_subpacket
ev7	err_ev7.h	/^	struct ev7_pal_processor_subpacket *ev7;		\/* Type  4 *\/$/;"	m	struct:ev7_lf_subpackets	typeref:struct:ev7_lf_subpackets::ev7_pal_processor_subpacket
ev7_csr	core_marvel.h	/^} ev7_csr;$/;"	t	typeref:struct:__anon40
ev7_csrs	core_marvel.h	/^} ev7_csrs;$/;"	t	typeref:struct:__anon41
ev7_lf_env_index	err_ev7.h	/^static inline int ev7_lf_env_index(int type)$/;"	f
ev7_lf_subpackets	err_ev7.h	/^struct ev7_lf_subpackets {$/;"	s
ev7_pal_environmental_subpacket	err_ev7.h	/^struct ev7_pal_environmental_subpacket {$/;"	s
ev7_pal_io_one_port	err_ev7.h	/^struct ev7_pal_io_one_port {$/;"	s
ev7_pal_io_subpacket	err_ev7.h	/^struct ev7_pal_io_subpacket {$/;"	s
ev7_pal_logout_subpacket	err_ev7.h	/^struct ev7_pal_logout_subpacket {$/;"	s
ev7_pal_processor_subpacket	err_ev7.h	/^struct ev7_pal_processor_subpacket {$/;"	s
ev7_pal_rbox_subpacket	err_ev7.h	/^struct ev7_pal_rbox_subpacket {$/;"	s
ev7_pal_subpacket	err_ev7.h	/^struct ev7_pal_subpacket {$/;"	s
ev7_pal_zbox_subpacket	err_ev7.h	/^struct ev7_pal_zbox_subpacket {$/;"	s
exc_addr	core_apecs.h	/^	unsigned long exc_addr;     \/* Address of excepting instruction. *\/$/;"	m	struct:el_apecs_procdata
exc_addr	core_lca.h	/^	unsigned long		exc_addr;	\/* exception address *\/$/;"	m	struct:el_lca_mcheck_long
exc_addr	err_ev7.h	/^	u64 exc_addr;$/;"	m	struct:ev7_pal_logout_subpacket
exc_addr	err_ev7.h	/^	u64 exc_addr;$/;"	m	struct:ev7_pal_processor_subpacket
exc_addr	mce.h	/^        unsigned long   exc_addr;         \/* Address of excepting instruction*\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
exc_mask	core_apecs.h	/^	unsigned long exc_mask;     \/* Exception mask (from exc_sum). *\/$/;"	m	struct:el_apecs_procdata
exc_mask	mce.h	/^        unsigned long   exc_mask;         \/* Exception mask (from exc_sum). *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
exc_sum	core_apecs.h	/^	unsigned long exc_sum;      \/* Summary of arithmetic traps. *\/$/;"	m	struct:el_apecs_procdata
exc_sum	mce.h	/^        unsigned long   exc_sum;          \/* Summary of arithmetic traps.   *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
exception_fixup	extable.h	/^	union exception_fixup {$/;"	u	struct:exception_table_entry
exception_table_entry	extable.h	/^struct exception_table_entry$/;"	s
fan_ctrl	core_titan.h	/^	u64 fan_ctrl;	\/* 0x40 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
fault	core_titan.h	/^	u64 fault;	\/* 0x28 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
fd_clear_dma_ff	floppy.h	21;"	d
fd_disable_dma	floppy.h	18;"	d
fd_disable_irq	floppy.h	26;"	d
fd_dma_setup	floppy.h	35;"	d
fd_enable_dma	floppy.h	17;"	d
fd_enable_irq	floppy.h	25;"	d
fd_free_dma	floppy.h	20;"	d
fd_free_irq	floppy.h	29;"	d
fd_inb	floppy.h	14;"	d
fd_outb	floppy.h	15;"	d
fd_request_dma	floppy.h	19;"	d
fd_request_irq	floppy.h	27;"	d
fd_set_dma_addr	floppy.h	23;"	d
fd_set_dma_count	floppy.h	24;"	d
fd_set_dma_mode	floppy.h	22;"	d
fe_what_am_i	core_wildfire.h	/^	wildfire_64	fe_what_am_i;$/;"	m	struct:__anon29
ffs	bitops.h	/^static inline int ffs(int word)$/;"	f
ffz	bitops.h	/^static inline unsigned long ffz(unsigned long word)$/;"	f
ffz_b	bitops.h	/^static inline unsigned long ffz_b(unsigned long x)$/;"	f
fill_00	core_t2.h	/^  unsigned long bcc;     long fill_00[3]; \/* Backup Cache Control *\/$/;"	m	struct:sable_cpu_csr
fill_01	core_t2.h	/^  unsigned long bcce;    long fill_01[3]; \/* Backup Cache Correctable Error *\/$/;"	m	struct:sable_cpu_csr
fill_02	core_t2.h	/^  unsigned long bccea;   long fill_02[3]; \/* B-Cache Corr Err Address Latch *\/$/;"	m	struct:sable_cpu_csr
fill_03	core_t2.h	/^  unsigned long bcue;    long fill_03[3]; \/* B-Cache Uncorrectable Error *\/$/;"	m	struct:sable_cpu_csr
fill_04	core_t2.h	/^  unsigned long bcuea;   long fill_04[3]; \/* B-Cache Uncorr Err Addr Latch *\/$/;"	m	struct:sable_cpu_csr
fill_05	core_t2.h	/^  unsigned long dter;    long fill_05[3]; \/* Duplicate Tag Error *\/$/;"	m	struct:sable_cpu_csr
fill_06	core_t2.h	/^  unsigned long cbctl;   long fill_06[3]; \/* CBus Control *\/$/;"	m	struct:sable_cpu_csr
fill_07	core_t2.h	/^  unsigned long cbe;     long fill_07[3]; \/* CBus Error *\/$/;"	m	struct:sable_cpu_csr
fill_08	core_t2.h	/^  unsigned long cbeal;   long fill_08[3]; \/* CBus Error Addr Latch low *\/$/;"	m	struct:sable_cpu_csr
fill_09	core_t2.h	/^  unsigned long cbeah;   long fill_09[3]; \/* CBus Error Addr Latch high *\/$/;"	m	struct:sable_cpu_csr
fill_10	core_t2.h	/^  unsigned long pmbx;    long fill_10[3]; \/* Processor Mailbox *\/$/;"	m	struct:sable_cpu_csr
fill_11	core_t2.h	/^  unsigned long ipir;    long fill_11[3]; \/* Inter-Processor Int Request *\/$/;"	m	struct:sable_cpu_csr
fill_12	core_t2.h	/^  unsigned long sic;     long fill_12[3]; \/* System Interrupt Clear *\/$/;"	m	struct:sable_cpu_csr
fill_13	core_t2.h	/^  unsigned long adlk;    long fill_13[3]; \/* Address Lock (LDxL\/STxC) *\/$/;"	m	struct:sable_cpu_csr
fill_14	core_t2.h	/^  unsigned long madrl;   long fill_14[3]; \/* CBus Miss Address *\/$/;"	m	struct:sable_cpu_csr
fill_15	core_t2.h	/^  unsigned long rev;     long fill_15[3]; \/* CMIC Revision *\/$/;"	m	struct:sable_cpu_csr
fill_addr	core_apecs.h	/^	unsigned long fill_addr;    \/* Cache block which was being read *\/$/;"	m	struct:el_apecs_procdata
fill_syndrome	core_apecs.h	/^	unsigned long fill_syndrome;\/* For correcting ECC errors. *\/$/;"	m	struct:el_apecs_procdata
fill_syndrome	mce.h	/^        unsigned long   fill_syndrome;    \/* For correcting ECC errors.     *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
find_zero	word-at-a-time.h	/^static inline unsigned long find_zero(unsigned long bits)$/;"	f
fixup	extable.h	/^	} fixup;$/;"	m	struct:exception_table_entry	typeref:union:exception_table_entry::exception_fixup
fixup_exception	extable.h	39;"	d
fixup_pa	hwrpb.h	/^	struct procdesc_struct * fixup_pa;$/;"	m	struct:crb_struct	typeref:struct:crb_struct::procdesc_struct
fixup_va	hwrpb.h	/^	struct procdesc_struct * fixup_va;$/;"	m	struct:crb_struct	typeref:struct:crb_struct::procdesc_struct
flags	gct.h	/^	u64 flags;$/;"	m	struct:__gct6_node
flags	hwrpb.h	/^	unsigned long flags;$/;"	m	struct:pcb_struct
flags	hwrpb.h	/^	unsigned long flags;$/;"	m	struct:percpu_struct
flags	thread_info.h	/^	unsigned int		flags;		\/* low level flags *\/$/;"	m	struct:thread_info
fls	bitops.h	/^static inline int fls(unsigned int x)$/;"	f
fls64	bitops.h	/^static inline int fls64(unsigned long word)$/;"	f
fls64	bitops.h	/^static inline int fls64(unsigned long x)$/;"	f
flush_agp_cache	agp.h	11;"	d
flush_cache_all	cacheflush.h	8;"	d
flush_cache_dup_mm	cacheflush.h	10;"	d
flush_cache_mm	cacheflush.h	9;"	d
flush_cache_page	cacheflush.h	12;"	d
flush_cache_range	cacheflush.h	11;"	d
flush_cache_vmap	cacheflush.h	17;"	d
flush_cache_vunmap	cacheflush.h	18;"	d
flush_dcache_mmap_lock	cacheflush.h	15;"	d
flush_dcache_mmap_unlock	cacheflush.h	16;"	d
flush_dcache_page	cacheflush.h	14;"	d
flush_icache_page	cacheflush.h	68;"	d
flush_icache_range	cacheflush.h	33;"	d
flush_icache_range	cacheflush.h	35;"	d
flush_icache_user_range	cacheflush.h	/^flush_icache_user_range(struct vm_area_struct *vma, struct page *page,$/;"	f
flush_tlb	tlbflush.h	/^flush_tlb(void)$/;"	f
flush_tlb_all	tlbflush.h	/^static inline void flush_tlb_all(void)$/;"	f
flush_tlb_current	tlbflush.h	64;"	d
flush_tlb_current	tlbflush.h	68;"	d
flush_tlb_current	tlbflush.h	71;"	d
flush_tlb_current_page	tlbflush.h	65;"	d
flush_tlb_current_page	tlbflush.h	69;"	d
flush_tlb_current_page	tlbflush.h	72;"	d
flush_tlb_kernel_range	tlbflush.h	/^static inline void flush_tlb_kernel_range(unsigned long start,$/;"	f
flush_tlb_mm	tlbflush.h	/^flush_tlb_mm(struct mm_struct *mm)$/;"	f
flush_tlb_other	tlbflush.h	/^flush_tlb_other(struct mm_struct *mm)$/;"	f
flush_tlb_page	tlbflush.h	/^flush_tlb_page(struct vm_area_struct *vma, unsigned long addr)$/;"	f
flush_tlb_range	tlbflush.h	/^flush_tlb_range(struct vm_area_struct *vma, unsigned long start,$/;"	f
force_successful_syscall_return	ptrace.h	21;"	d
fourgb	agp_backend.h	/^		u32 fourgb : 1;$/;"	m	struct:_alpha_agp_mode::__anon50
frame_flags	err_common.h	/^			u32 frame_flags;$/;"	m	struct:el_subpacket::__anon53::__anon57
frame_length	err_common.h	/^			u32 frame_length;$/;"	m	struct:el_subpacket::__anon53::__anon54
frame_length	err_common.h	/^			u32 frame_length;$/;"	m	struct:el_subpacket::__anon53::__anon55
frame_length	err_common.h	/^			u32 frame_length;$/;"	m	struct:el_subpacket::__anon53::__anon56
frame_length	err_common.h	/^			u32 frame_length;$/;"	m	struct:el_subpacket::__anon53::__anon57
frame_packet_count	err_common.h	/^			u32 frame_packet_count;			$/;"	m	struct:el_subpacket::__anon53::__anon54
frame_packet_count	err_common.h	/^			u32 frame_packet_count;			$/;"	m	struct:el_subpacket::__anon53::__anon55
frame_packet_count	err_common.h	/^			u32 frame_packet_count;$/;"	m	struct:el_subpacket::__anon53::__anon56
frame_rev	mce.h	/^	unsigned int	frame_rev;	\/* frame revision *\/$/;"	m	struct:el_common
free_gatt_pages	agp.h	16;"	d
fru_id	gct.h	/^	u64 fru_id;$/;"	m	struct:__gct6_node
frut_offset	hwrpb.h	/^	unsigned long frut_offset;	\/* FRU table (or NULL) *\/$/;"	m	struct:hwrpb_struct
futex_atomic_cmpxchg_inatomic	futex.h	/^futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,$/;"	f
fw	agp_backend.h	/^		u32 fw : 1;$/;"	m	struct:_alpha_agp_mode::__anon50
fw_flags	gct.h	/^	u64 fw_flags;$/;"	m	struct:__gct6_node
g	core_titan.h	/^		} g;$/;"	m	union:__anon5::__anon6	typeref:struct:__anon5::__anon6::__anon7
g_port	core_titan.h	/^	titan_pachip_port	g_port;$/;"	m	struct:__anon9
gamma_bias	machvec.h	/^		unsigned long gamma_bias;$/;"	m	struct:alpha_machine_vector::__anon64::__anon66
gct6_handle	gct.h	/^typedef u64 gct6_handle;$/;"	t
gct6_node	gct.h	/^} gct6_node;$/;"	t	typeref:struct:__gct6_node
gct6_search_struct	gct.h	/^} gct6_search_struct;$/;"	t	typeref:struct:__anon69
gct_id	gct.h	/^typedef u64 gct_id;$/;"	t
generic_ioportmap	io.h	/^extern inline void __iomem *generic_ioportmap(unsigned long a)$/;"	f
generic_ioremap	io.h	/^static inline void __iomem *generic_ioremap(unsigned long a, unsigned long s)$/;"	f
generic_iounmap	io.h	/^static inline void generic_iounmap(volatile void __iomem *a)$/;"	f
generic_is_ioaddr	io.h	/^static inline int generic_is_ioaddr(unsigned long a)$/;"	f
generic_is_mmio	io.h	/^static inline int generic_is_mmio(const volatile void __iomem *a)$/;"	f
generic_trivial_io_bw	io.h	206;"	d
generic_trivial_io_lq	io.h	207;"	d
generic_trivial_iounmap	io.h	208;"	d
generic_trivial_rw_bw	io.h	204;"	d
generic_trivial_rw_lq	io.h	205;"	d
get_arch_dma_ops	dma-mapping.h	/^static inline const struct dma_map_ops *get_arch_dma_ops(struct bus_type *bus)$/;"	f
get_cycles	timex.h	/^static inline cycles_t get_cycles (void)$/;"	f
get_dma_residue	dma.h	/^static __inline__ int get_dma_residue(unsigned int dmanr)$/;"	f
get_fs	uaccess.h	20;"	d
get_unaligned	unaligned.h	9;"	d
get_user	uaccess.h	60;"	d
getipl	irqflags.h	24;"	d
gotsecindex	module.h	/^	unsigned int gotsecindex;$/;"	m	struct:mod_arch_specific
gpa_config_0	core_wildfire.h	/^	wildfire_2k	gpa_config_0;$/;"	m	struct:__anon25
gpa_config_2	core_wildfire.h	/^	wildfire_2k	gpa_config_2;$/;"	m	struct:__anon25
gpa_diag	core_wildfire.h	/^	wildfire_2k	gpa_diag;$/;"	m	struct:__anon25
gpa_init_id	core_wildfire.h	/^	wildfire_2k	gpa_init_id;$/;"	m	struct:__anon25
gpa_mem_pop_map	core_wildfire.h	/^	wildfire_2k	gpa_mem_pop_map;$/;"	m	struct:__anon25
gpa_qbb_map	core_wildfire.h	/^	wildfire_2k	gpa_qbb_map[4];$/;"	m	struct:__anon25
gpa_scratch	core_wildfire.h	/^	wildfire_2k	gpa_scratch;$/;"	m	struct:__anon25
gpctl_m_rsvd	core_titan.h	183;"	d
gperren	core_titan.h	/^			titan_64	gperren;$/;"	m	struct:__anon5::__anon6::__anon7
gperror	core_titan.h	/^			titan_64	gperror;$/;"	m	struct:__anon5::__anon6::__anon7
gperrset	core_titan.h	/^			titan_64	gperrset;$/;"	m	struct:__anon5::__anon6::__anon7
gru_int_req_bits	machvec.h	/^		unsigned long gru_int_req_bits;$/;"	m	struct:alpha_machine_vector::__anon64::__anon65
gtlbia	core_titan.h	/^			titan_64	gtlbia;$/;"	m	struct:__anon5::__anon6::__anon7
gtlbiv	core_titan.h	/^			titan_64	gtlbiv;$/;"	m	struct:__anon5::__anon6::__anon7
h	core_lca.h	/^	struct el_common	h;		\/* common logout header *\/$/;"	m	struct:el_lca_mcheck_long	typeref:struct:el_lca_mcheck_long::el_common
h	core_lca.h	/^	struct el_common	h;		\/* common logout header *\/$/;"	m	struct:el_lca_mcheck_short	typeref:struct:el_lca_mcheck_short::el_common
hae_cache	machvec.h	/^	unsigned long hae_cache;$/;"	m	struct:alpha_machine_vector
hae_register	machvec.h	/^	unsigned long *hae_register;$/;"	m	struct:alpha_machine_vector
halt_PC	hwrpb.h	/^	unsigned long halt_PC;$/;"	m	struct:percpu_struct
halt_PCBB	hwrpb.h	/^	unsigned long halt_PCBB;$/;"	m	struct:percpu_struct
halt_PS	hwrpb.h	/^	unsigned long halt_PS;$/;"	m	struct:percpu_struct
halt_arg	hwrpb.h	/^	unsigned long halt_arg;$/;"	m	struct:percpu_struct
halt_code	err_common.h	/^			u16 halt_code;$/;"	m	struct:el_subpacket::__anon53::__anon56
halt_code	err_ev7.h	/^	u64 halt_code;$/;"	m	struct:ev7_pal_logout_subpacket
halt_pv	hwrpb.h	/^	unsigned long halt_pv;$/;"	m	struct:percpu_struct
halt_ra	hwrpb.h	/^	unsigned long halt_ra;$/;"	m	struct:percpu_struct
halt_reason	hwrpb.h	/^	unsigned long halt_reason;$/;"	m	struct:percpu_struct
hard_smp_processor_id	smp.h	43;"	d
hard_smp_processor_id	smp.h	53;"	d
has_zero	word-at-a-time.h	/^static inline unsigned long has_zero(unsigned long val, unsigned long *bits, const struct word_at_a_time *c)$/;"	f
hd_extension	gct.h	/^	u32 hd_extension;$/;"	m	struct:__gct6_node
header	core_mcpcia.h	/^	struct el_common header;$/;"	m	struct:el_MCPCIA_uncorrected_frame_mcheck	typeref:struct:el_MCPCIA_uncorrected_frame_mcheck::el_common
hei_ctl	err_ev7.h	/^	u64 hei_ctl;$/;"	m	struct:ev7_pal_io_subpacket
hier	core_apecs.h	/^	unsigned long hier;         \/* Hardware Interrupt Enable. *\/$/;"	m	struct:el_apecs_procdata
hier	core_lca.h	/^	unsigned long		hier;		\/* hw interrupt enable *\/$/;"	m	struct:el_lca_mcheck_long
hirr	core_apecs.h	/^	unsigned long hirr;         \/* Hardware Interrupt Request. *\/$/;"	m	struct:el_apecs_procdata
hirr	core_lca.h	/^	unsigned long		hirr;		\/* hw interrupt request *\/$/;"	m	struct:el_lca_mcheck_long
hose	agp_backend.h	/^	struct pci_controller *hose;$/;"	m	struct:_alpha_agp_info	typeref:struct:_alpha_agp_info::pci_controller
hose	core_marvel.h	/^	struct pci_controller *hose;$/;"	m	struct:io7_port	typeref:struct:io7_port::pci_controller
hour	err_common.h	/^		u8 hour;$/;"	m	struct:el_timestamp::__anon52
hpi_ctl	err_ev7.h	/^	u64 hpi_ctl;$/;"	m	struct:ev7_pal_io_subpacket
htype	core_irongate.h	/^	igcsr32 htype;			\/* 0x0C - header type (at 0x0E) *\/$/;"	m	struct:__anon63
hwpcb	hwrpb.h	/^	unsigned long hwpcb[16];$/;"	m	struct:percpu_struct
hwrpb_struct	hwrpb.h	/^struct hwrpb_struct {$/;"	s
hwrpb_update_checksum	hwrpb.h	/^hwrpb_update_checksum(struct hwrpb_struct *h)$/;"	f
i_ctl	err_ev7.h	/^	u64 i_ctl;$/;"	m	struct:ev7_pal_processor_subpacket
i_stat	err_ev7.h	/^	u64 i_stat;$/;"	m	struct:ev7_pal_processor_subpacket
iack_sc	machvec.h	/^	unsigned long iack_sc;$/;"	m	struct:alpha_machine_vector
ic_perr_stat	mce.h	/^        unsigned long   ic_perr_stat;     \/* I-CACHE Reg. <11> set Data parity$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
iccsr	core_apecs.h	/^	unsigned long iccsr;        \/* IBox hardware enables. *\/$/;"	m	struct:el_apecs_procdata
icsr	mce.h	/^        unsigned long   icsr;             \/* CURRENT SETUP OF EV5 IBOX      *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
id	gct.h	/^	gct_id id;$/;"	m	struct:__gct6_node
id	hwrpb.h	/^	unsigned long id;		\/* check: "HWRPB\\0\\0\\0" *\/$/;"	m	struct:hwrpb_struct
ieee_state	thread_info.h	/^	unsigned int		ieee_state;	\/* see fpu.h *\/$/;"	m	struct:thread_info
ier_cm	err_ev7.h	/^	u64 ier_cm;$/;"	m	struct:ev7_pal_processor_subpacket
igcsr32	core_irongate.h	/^typedef volatile __u32	igcsr32;$/;"	t
iic	core_tsunami.h	/^	tsunami_64	iic;	\/* a.k.a. iic0 *\/$/;"	m	struct:__anon33
iic0	core_titan.h	/^	titan_64	iic0;$/;"	m	struct:__anon3
iic1	core_titan.h	/^	titan_64	iic1;$/;"	m	struct:__anon3
iic2	core_titan.h	/^	titan_64	iic2;$/;"	m	struct:__anon3
iic2	core_tsunami.h	/^	tsunami_64	iic2;$/;"	m	struct:__anon33
iic3	core_titan.h	/^	titan_64	iic3;$/;"	m	struct:__anon3
iic3	core_tsunami.h	/^	tsunami_64	iic3;$/;"	m	struct:__anon33
imb	pal.h	12;"	d
implver	special_insns.h	12;"	d
implver	special_insns.h	19;"	d
implver	special_insns.h	22;"	d
implver	special_insns.h	25;"	d
implver_enum	special_insns.h	/^enum implver_enum {$/;"	g
inb	io.h	/^extern inline u8 inb(unsigned long port)$/;"	f
inb_p	io.h	501;"	d
index	pci.h	/^	unsigned int index;$/;"	m	struct:pci_controller
init	core_wildfire.h	/^		wildfire_64	init;$/;"	m	struct:__anon22::__anon23
init_arch	machvec.h	/^	void (*init_arch)(void);$/;"	m	struct:alpha_machine_vector
init_irq	machvec.h	/^	void (*init_irq)(void);$/;"	m	struct:alpha_machine_vector
init_new_context	mmu_context.h	/^init_new_context(struct task_struct *tsk, struct mm_struct *mm)$/;"	f
init_pci	machvec.h	/^	void (*init_pci)(void);$/;"	m	struct:alpha_machine_vector
init_rtc	machvec.h	/^	void (*init_rtc)(void);$/;"	m	struct:alpha_machine_vector
inl	io.h	/^extern inline u32 inl(unsigned long port)$/;"	f
inl_p	io.h	503;"	d
inline	compiler.h	12;"	d
insn	extable.h	/^	signed int insn;$/;"	m	struct:exception_table_entry
instruction_pointer	ptrace.h	10;"	d
int_num	core_marvel.h	/^		unsigned int_num : 9;		\/* <8:0>    	*\/$/;"	m	struct:IO7_IID::__anon47
interrupt	core_irongate.h	/^	igcsr32 interrupt;		\/* 0x3C - interrupt, PCI bridge ctrl *\/$/;"	m	struct:__anon63
intr_freq	hwrpb.h	/^	unsigned long intr_freq;	\/* interval clock frequency * 4096 *\/$/;"	m	struct:hwrpb_struct
inw	io.h	/^extern inline u16 inw(unsigned long port)$/;"	f
inw_p	io.h	502;"	d
io	err_ev7.h	/^		struct ev7_pal_io_subpacket io;		     \/* Type     7 *\/$/;"	m	union:ev7_pal_subpacket::__anon48	typeref:struct:ev7_pal_subpacket::__anon48::ev7_pal_io_subpacket
io	err_ev7.h	/^	struct ev7_pal_io_subpacket *io;			\/* Type  7 *\/$/;"	m	struct:ev7_lf_subpackets	typeref:struct:ev7_lf_subpackets::ev7_pal_io_subpacket
io7	core_marvel.h	/^	struct io7 *io7;$/;"	m	struct:io7_port	typeref:struct:io7_port::io7
io7	core_marvel.h	/^struct io7 {$/;"	s
io7_csr	core_marvel.h	/^} io7_csr;$/;"	t	typeref:struct:__anon42
io7_ioport_csrs	core_marvel.h	/^} io7_ioport_csrs;$/;"	t	typeref:struct:__anon43
io7_port	core_marvel.h	/^struct io7_port {$/;"	s
io7_port7_csrs	core_marvel.h	/^} io7_port7_csrs;$/;"	t	typeref:struct:__anon44
io7_uph	err_ev7.h	/^	u64 io7_uph;$/;"	m	struct:ev7_pal_io_subpacket
io_asic_rev	err_ev7.h	/^	u64 io_asic_rev;$/;"	m	struct:ev7_pal_io_subpacket
io_baselim	core_irongate.h	/^	igcsr32 io_baselim;		\/* 0x30 - IO base, IO limit *\/$/;"	m	struct:__anon63
io_baselim_regs	core_irongate.h	/^	igcsr32 io_baselim_regs;	\/* 0x1C - IO base, IO lim, AGP status *\/$/;"	m	struct:__anon63
io_pid	err_ev7.h	/^	unsigned int io_pid;$/;"	m	struct:ev7_lf_subpackets
io_space	pci.h	/^	struct resource *io_space;$/;"	m	struct:pci_controller	typeref:struct:pci_controller::resource
io_sys_rev	err_ev7.h	/^	u64 io_sys_rev;$/;"	m	struct:ev7_pal_io_subpacket
ioa_config	core_wildfire.h	/^	wildfire_64	ioa_config;$/;"	m	struct:__anon22
ioa_diag_force_err	core_wildfire.h	/^	wildfire_64	ioa_diag_force_err;$/;"	m	struct:__anon22
ioa_err_sum	core_wildfire.h	/^	wildfire_64	ioa_err_sum;$/;"	m	struct:__anon22
ioa_hose_0_ctrl	core_wildfire.h	/^	wildfire_64	ioa_hose_0_ctrl;$/;"	m	struct:__anon22
ioa_hose_1_ctrl	core_wildfire.h	/^	wildfire_64	ioa_hose_1_ctrl;$/;"	m	struct:__anon22
ioa_hose_2_ctrl	core_wildfire.h	/^	wildfire_64	ioa_hose_2_ctrl;$/;"	m	struct:__anon22
ioa_hose_3_ctrl	core_wildfire.h	/^	wildfire_64	ioa_hose_3_ctrl;$/;"	m	struct:__anon22
ioa_scratch	core_wildfire.h	/^	wildfire_64	ioa_scratch;$/;"	m	struct:__anon22
ioc_stat0	core_lca.h	/^	unsigned long		ioc_stat0;	\/* I\/O controller status register 0 *\/$/;"	m	struct:el_lca_mcheck_long
ioc_stat0	core_lca.h	/^	unsigned long		ioc_stat0;	\/* I\/O controller status register 0 *\/$/;"	m	struct:el_lca_mcheck_short
ioc_stat1	core_lca.h	/^	unsigned long		ioc_stat1;	\/* I\/O controller status register 1 *\/$/;"	m	struct:el_lca_mcheck_long
ioc_stat1	core_lca.h	/^	unsigned long		ioc_stat1;	\/* I\/O controller status register 1 *\/$/;"	m	struct:el_lca_mcheck_short
iod_config	core_wildfire.h	/^	wildfire_64	iod_config;$/;"	m	struct:__anon22
iod_diag_force_err	core_wildfire.h	/^	wildfire_64	iod_diag_force_err;$/;"	m	struct:__anon22
iod_err_sum	core_wildfire.h	/^	wildfire_64	iod_err_sum;$/;"	m	struct:__anon22
iod_hose_0_ctrl	core_wildfire.h	/^	wildfire_64	iod_hose_0_ctrl;$/;"	m	struct:__anon22
iod_hose_1_ctrl	core_wildfire.h	/^	wildfire_64	iod_hose_1_ctrl;$/;"	m	struct:__anon22
iod_hose_2_ctrl	core_wildfire.h	/^	wildfire_64	iod_hose_2_ctrl;$/;"	m	struct:__anon22
iod_hose_3_ctrl	core_wildfire.h	/^	wildfire_64	iod_hose_3_ctrl;$/;"	m	struct:__anon22
iod_scratch	core_wildfire.h	/^	wildfire_64	iod_scratch;$/;"	m	struct:__anon22
iop_dev_int	core_wildfire.h	/^	} iop_dev_int[4];$/;"	m	struct:__anon22	typeref:struct:__anon22::__anon24
iop_diag_send_err_int	core_wildfire.h	/^	wildfire_64	iop_diag_send_err_int;$/;"	m	struct:__anon22
iop_err_int_target	core_wildfire.h	/^	wildfire_64	iop_err_int_target;$/;"	m	struct:__anon22
iop_hose	core_wildfire.h	/^	} iop_hose[4];$/;"	m	struct:__anon22	typeref:struct:__anon22::__anon23
iop_hose_credits	core_wildfire.h	/^	wildfire_64	iop_hose_credits;$/;"	m	struct:__anon22
iop_qbb_err_sum	core_wildfire.h	/^	wildfire_64	iop_qbb_err_sum;$/;"	m	struct:__anon22
iop_qbb_se_sum	core_wildfire.h	/^	wildfire_64	iop_qbb_se_sum;$/;"	m	struct:__anon22
iop_switch_credits	core_wildfire.h	/^	wildfire_64	iop_switch_credits;$/;"	m	struct:__anon22
ioport_map	io.h	/^extern inline void __iomem *ioport_map(unsigned long port, unsigned int size)$/;"	f
ioport_unmap	io.h	/^extern inline void ioport_unmap(void __iomem *addr)$/;"	f
ioread16	io.h	/^extern inline unsigned int ioread16(void __iomem *addr)$/;"	f
ioread16be	io.h	496;"	d
ioread32	io.h	/^extern inline unsigned int ioread32(void __iomem *addr)$/;"	f
ioread32be	io.h	497;"	d
ioread8	io.h	/^extern inline unsigned int ioread8(void __iomem *addr)$/;"	f
ioremap	io.h	/^static inline void __iomem *ioremap(unsigned long port, unsigned long size)$/;"	f
ioremap_nocache	io.h	/^static inline void __iomem * ioremap_nocache(unsigned long offset,$/;"	f
ioremap_uc	io.h	304;"	d
ioremap_wc	io.h	303;"	d
iounmap	io.h	/^static inline void iounmap(volatile void __iomem *addr)$/;"	f
iowrite16	io.h	/^extern inline void iowrite16(u16 b, void __iomem *addr)$/;"	f
iowrite16be	io.h	498;"	d
iowrite32	io.h	/^extern inline void iowrite32(u32 b, void __iomem *addr)$/;"	f
iowrite32be	io.h	499;"	d
iowrite8	io.h	/^extern inline void iowrite8(u8 b, void __iomem *addr)$/;"	f
ip_int	core_wildfire.h	/^	wildfire_256	ip_int;$/;"	m	struct:__anon20
ip_int	core_wildfire.h	/^	wildfire_64	ip_int[4];$/;"	m	struct:__anon19
ipc_buffer	hwrpb.h	/^	unsigned long ipc_buffer[21];$/;"	m	struct:percpu_struct
ipe	core_marvel.h	/^		unsigned ipe : 10;		\/* <23:14>	*\/$/;"	m	struct:IO7_IID::__anon47
ipi_count	smp.h	/^	unsigned long ipi_count;$/;"	m	struct:cpuinfo_alpha
ipir	core_t2.h	/^  unsigned long ipir;    long fill_11[3]; \/* Inter-Processor Int Request *\/$/;"	m	struct:sable_cpu_csr
irongate_ioportmap	core_irongate.h	/^__EXTERN_INLINE void __iomem *irongate_ioportmap(unsigned long addr)$/;"	f
irongate_is_ioaddr	core_irongate.h	/^__EXTERN_INLINE int irongate_is_ioaddr(unsigned long addr)$/;"	f
irongate_is_mmio	core_irongate.h	/^__EXTERN_INLINE int irongate_is_mmio(const volatile void __iomem *xaddr)$/;"	f
irongate_trivial_io_bw	core_irongate.h	221;"	d
irongate_trivial_io_lq	core_irongate.h	222;"	d
irongate_trivial_iounmap	core_irongate.h	223;"	d
irongate_trivial_rw_bw	core_irongate.h	219;"	d
irongate_trivial_rw_lq	core_irongate.h	220;"	d
irq_canonicalize	irq.h	/^static __inline__ int irq_canonicalize(int irq)$/;"	f
irq_lock	core_marvel.h	/^	raw_spinlock_t irq_lock;$/;"	m	struct:io7
irq_probe_mask	machvec.h	/^	unsigned long irq_probe_mask;$/;"	m	struct:alpha_machine_vector
isa_bus_to_virt	io.h	134;"	d
isa_dma_bridge_buggy	dma.h	373;"	d
isa_page_to_bus	io.h	/^static inline dma_addr_t __deprecated isa_page_to_bus(struct page *page)$/;"	f
isa_virt_to_bus	io.h	121;"	d
isr	mce.h	/^        unsigned long   isr;              \/* Interrupt Status Reg.          *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
isum	err_ev7.h	/^	u64 isum;$/;"	m	struct:ev7_pal_processor_subpacket
it_int	core_wildfire.h	/^	wildfire_256	it_int;$/;"	m	struct:__anon20
it_int	core_wildfire.h	/^	wildfire_64	it_int[4];$/;"	m	struct:__anon19
jensen_bus_inb	jensen.h	/^static inline unsigned int jensen_bus_inb(unsigned long addr)$/;"	f
jensen_bus_outb	jensen.h	/^static inline void jensen_bus_outb(u8 b, unsigned long addr)$/;"	f
jensen_inb	jensen.h	/^__EXTERN_INLINE u8 jensen_inb(unsigned long addr)$/;"	f
jensen_inl	jensen.h	/^__EXTERN_INLINE u32 jensen_inl(unsigned long addr)$/;"	f
jensen_inw	jensen.h	/^__EXTERN_INLINE u16 jensen_inw(unsigned long addr)$/;"	f
jensen_ioportmap	jensen.h	/^__EXTERN_INLINE void __iomem *jensen_ioportmap(unsigned long addr)$/;"	f
jensen_ioremap	jensen.h	/^__EXTERN_INLINE void __iomem *jensen_ioremap(unsigned long addr,$/;"	f
jensen_is_ioaddr	jensen.h	/^__EXTERN_INLINE int jensen_is_ioaddr(unsigned long addr)$/;"	f
jensen_is_local	jensen.h	147;"	d
jensen_is_mmio	jensen.h	/^__EXTERN_INLINE int jensen_is_mmio(const volatile void __iomem *addr)$/;"	f
jensen_local_inb	jensen.h	/^static inline unsigned int jensen_local_inb(unsigned long addr)$/;"	f
jensen_local_outb	jensen.h	/^static inline void jensen_local_outb(u8 b, unsigned long addr)$/;"	f
jensen_outb	jensen.h	/^__EXTERN_INLINE void jensen_outb(u8 b, unsigned long addr)$/;"	f
jensen_outl	jensen.h	/^__EXTERN_INLINE void jensen_outl(u32 b, unsigned long addr)$/;"	f
jensen_outw	jensen.h	/^__EXTERN_INLINE void jensen_outw(u16 b, unsigned long addr)$/;"	f
jensen_readb	jensen.h	/^__EXTERN_INLINE u8 jensen_readb(const volatile void __iomem *xaddr)$/;"	f
jensen_readl	jensen.h	/^__EXTERN_INLINE u32 jensen_readl(const volatile void __iomem *xaddr)$/;"	f
jensen_readq	jensen.h	/^__EXTERN_INLINE u64 jensen_readq(const volatile void __iomem *xaddr)$/;"	f
jensen_readw	jensen.h	/^__EXTERN_INLINE u16 jensen_readw(const volatile void __iomem *xaddr)$/;"	f
jensen_set_hae	jensen.h	/^__EXTERN_INLINE void jensen_set_hae(unsigned long addr)$/;"	f
jensen_trivial_io_bw	jensen.h	335;"	d
jensen_trivial_io_lq	jensen.h	336;"	d
jensen_trivial_iounmap	jensen.h	337;"	d
jensen_trivial_rw_bw	jensen.h	333;"	d
jensen_trivial_rw_lq	jensen.h	334;"	d
jensen_writeb	jensen.h	/^__EXTERN_INLINE void jensen_writeb(u8 b, volatile void __iomem *xaddr)$/;"	f
jensen_writel	jensen.h	/^__EXTERN_INLINE void jensen_writel(u32 b, volatile void __iomem *xaddr)$/;"	f
jensen_writeq	jensen.h	/^__EXTERN_INLINE void jensen_writeq(u64 b, volatile void __iomem *xaddr)$/;"	f
jensen_writew	jensen.h	/^__EXTERN_INLINE void jensen_writew(u16 b, volatile void __iomem *xaddr)$/;"	f
kern_addr_valid	mmzone.h	71;"	d
kern_addr_valid	pgtable.h	348;"	d
kernel_termios_to_user_termio	termios.h	51;"	d
kernel_termios_to_user_termios	termios.h	78;"	d
kernel_termios_to_user_termios_1	termios.h	84;"	d
kill_arch	machvec.h	/^	void (*kill_arch)(int);$/;"	m	struct:alpha_machine_vector
ksp	hwrpb.h	/^	unsigned long ksp;$/;"	m	struct:pcb_struct
kvaddr_to_nid	mmzone.h	59;"	d
l	core_lca.h	/^	struct el_lca_mcheck_long *	l;$/;"	m	union:el_lca	typeref:struct:el_lca::el_lca_mcheck_long
last_asn	smp.h	/^	unsigned long last_asn;$/;"	m	struct:cpuinfo_alpha
latency	core_irongate.h	/^	igcsr32 latency;		\/* 0x0C - header type, PCI latency *\/$/;"	m	struct:__anon62
lca_ioportmap	core_lca.h	/^__EXTERN_INLINE void __iomem *lca_ioportmap(unsigned long addr)$/;"	f
lca_ioread16	core_lca.h	/^__EXTERN_INLINE unsigned int lca_ioread16(void __iomem *xaddr)$/;"	f
lca_ioread32	core_lca.h	/^__EXTERN_INLINE unsigned int lca_ioread32(void __iomem *xaddr)$/;"	f
lca_ioread8	core_lca.h	/^__EXTERN_INLINE unsigned int lca_ioread8(void __iomem *xaddr)$/;"	f
lca_ioremap	core_lca.h	/^__EXTERN_INLINE void __iomem *lca_ioremap(unsigned long addr,$/;"	f
lca_iowrite16	core_lca.h	/^__EXTERN_INLINE void lca_iowrite16(u16 b, void __iomem *xaddr)$/;"	f
lca_iowrite32	core_lca.h	/^__EXTERN_INLINE void lca_iowrite32(u32 b, void __iomem *xaddr)$/;"	f
lca_iowrite8	core_lca.h	/^__EXTERN_INLINE void lca_iowrite8(u8 b, void __iomem *xaddr)$/;"	f
lca_is_ioaddr	core_lca.h	/^__EXTERN_INLINE int lca_is_ioaddr(unsigned long addr)$/;"	f
lca_is_mmio	core_lca.h	/^__EXTERN_INLINE int lca_is_mmio(const volatile void __iomem *addr)$/;"	f
lca_trivial_io_bw	core_lca.h	350;"	d
lca_trivial_io_lq	core_lca.h	351;"	d
lca_trivial_iounmap	core_lca.h	352;"	d
lca_trivial_rw_bw	core_lca.h	348;"	d
lca_trivial_rw_lq	core_lca.h	349;"	d
ld_lock	mce.h	/^        unsigned long   ld_lock;          \/* Contents of EV5 LD_LOCK register*\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
length	err_common.h	/^	u16 length;		\/* length of header (in bytes)	*\/$/;"	m	struct:el_subpacket
local_add	local.h	18;"	d
local_add_negative	local.h	84;"	d
local_add_return	local.h	/^static __inline__ long local_add_return(long i, local_t * l)$/;"	f
local_add_unless	local.h	68;"	d
local_cmpxchg	local.h	55;"	d
local_dec	local.h	17;"	d
local_dec_and_test	local.h	94;"	d
local_dec_return	local.h	86;"	d
local_inc	local.h	16;"	d
local_inc_and_test	local.h	92;"	d
local_inc_not_zero	local.h	82;"	d
local_inc_return	local.h	88;"	d
local_read	local.h	14;"	d
local_set	local.h	15;"	d
local_sub	local.h	19;"	d
local_sub_and_test	local.h	90;"	d
local_sub_return	local.h	/^static __inline__ long local_sub_return(long i, local_t * l)$/;"	f
local_t	local.h	/^} local_t;$/;"	t	typeref:struct:__anon68
local_xchg	local.h	57;"	d
lock	spinlock_types.h	/^	volatile unsigned int lock;$/;"	m	struct:__anon60
lock	spinlock_types.h	/^	volatile unsigned int lock;$/;"	m	struct:__anon61
logout	err_ev7.h	/^		struct ev7_pal_logout_subpacket logout;	     \/* Type     1 *\/$/;"	m	union:ev7_pal_subpacket::__anon48	typeref:struct:ev7_pal_subpacket::__anon48::ev7_pal_logout_subpacket
logout	err_ev7.h	/^	struct ev7_pal_logout_subpacket *logout;		\/* Type  1 *\/$/;"	m	struct:ev7_lf_subpackets	typeref:struct:ev7_lf_subpackets::ev7_pal_logout_subpacket
logout_area_len	hwrpb.h	/^	unsigned long logout_area_len;$/;"	m	struct:percpu_struct
logout_area_pa	hwrpb.h	/^	unsigned long logout_area_pa;$/;"	m	struct:percpu_struct
logout_header	err_common.h	/^		} logout_header;$/;"	m	union:el_subpacket::__anon53	typeref:struct:el_subpacket::__anon53::__anon57
loops_per_jiffy	smp.h	/^	unsigned long loops_per_jiffy;$/;"	m	struct:cpuinfo_alpha
lurt_off	hwrpb.h	/^	unsigned long  lurt_off;	\/* offset to LURT table         *\/$/;"	m	struct:dsr_struct
lw	agp_backend.h	/^	u32 lw;$/;"	m	union:_alpha_agp_mode
machine_check	machvec.h	/^	void (*machine_check)(unsigned long vector, unsigned long la);$/;"	m	struct:alpha_machine_vector
madrl	core_t2.h	/^  unsigned long madrl;   long fill_14[3]; \/* CBus Miss Address *\/$/;"	m	struct:sable_cpu_csr
magic	gct.h	/^	u32 magic;	\/* 'GLXY' *\/$/;"	m	struct:__gct6_node
magic	user.h	/^	unsigned long	magic;			\/* identifies a core file *\/$/;"	m	struct:user
map	hwrpb.h	/^	struct vf_map_struct map[1];$/;"	m	struct:crb_struct	typeref:struct:crb_struct::vf_map_struct
map_entries	hwrpb.h	/^	unsigned long map_entries;$/;"	m	struct:crb_struct
map_page_into_agp	agp.h	9;"	d
map_pages	hwrpb.h	/^	unsigned long map_pages;$/;"	m	struct:crb_struct
marvel_ioread16	core_marvel.h	/^__EXTERN_INLINE unsigned int marvel_ioread16(void __iomem *addr)$/;"	f
marvel_iowrite16	core_marvel.h	/^__EXTERN_INLINE void marvel_iowrite16(u16 b, void __iomem *addr)$/;"	f
marvel_is_ioaddr	core_marvel.h	/^__EXTERN_INLINE int marvel_is_ioaddr(unsigned long addr)$/;"	f
marvel_trivial_io_bw	core_marvel.h	366;"	d
marvel_trivial_io_lq	core_marvel.h	367;"	d
marvel_trivial_iounmap	core_marvel.h	368;"	d
marvel_trivial_rw_bw	core_marvel.h	364;"	d
marvel_trivial_rw_lq	core_marvel.h	365;"	d
max_asn	hwrpb.h	/^	unsigned long max_asn;$/;"	m	struct:hwrpb_struct
max_asn	machvec.h	/^	unsigned int max_asn;$/;"	m	struct:alpha_machine_vector
max_child	gct.h	/^	u16 max_child;$/;"	m	struct:__gct6_node
max_isa_dma_address	machvec.h	/^	unsigned long max_isa_dma_address;$/;"	m	struct:alpha_machine_vector
mb	barrier.h	7;"	d
mcheck_expected	smp.h	/^	unsigned char mcheck_expected;$/;"	m	struct:cpuinfo_alpha
mcheck_extra	smp.h	/^	unsigned char mcheck_extra;$/;"	m	struct:cpuinfo_alpha
mcheck_taken	smp.h	/^	unsigned char mcheck_taken;$/;"	m	struct:cpuinfo_alpha
mchk_code	err_ev7.h	/^	u32 mchk_code;$/;"	m	struct:ev7_pal_logout_subpacket
mcpcia_ioportmap	core_mcpcia.h	/^__EXTERN_INLINE void __iomem *mcpcia_ioportmap(unsigned long addr)$/;"	f
mcpcia_ioread16	core_mcpcia.h	/^__EXTERN_INLINE unsigned int mcpcia_ioread16(void __iomem *xaddr)$/;"	f
mcpcia_ioread32	core_mcpcia.h	/^__EXTERN_INLINE unsigned int mcpcia_ioread32(void __iomem *xaddr)$/;"	f
mcpcia_ioread8	core_mcpcia.h	/^__EXTERN_INLINE unsigned int mcpcia_ioread8(void __iomem *xaddr)$/;"	f
mcpcia_ioremap	core_mcpcia.h	/^__EXTERN_INLINE void __iomem *mcpcia_ioremap(unsigned long addr,$/;"	f
mcpcia_iowrite16	core_mcpcia.h	/^__EXTERN_INLINE void mcpcia_iowrite16(u16 b, void __iomem *xaddr)$/;"	f
mcpcia_iowrite32	core_mcpcia.h	/^__EXTERN_INLINE void mcpcia_iowrite32(u32 b, void __iomem *xaddr)$/;"	f
mcpcia_iowrite8	core_mcpcia.h	/^__EXTERN_INLINE void mcpcia_iowrite8(u8 b, void __iomem *xaddr)$/;"	f
mcpcia_is_ioaddr	core_mcpcia.h	/^__EXTERN_INLINE int mcpcia_is_ioaddr(unsigned long addr)$/;"	f
mcpcia_is_mmio	core_mcpcia.h	/^__EXTERN_INLINE int mcpcia_is_mmio(const volatile void __iomem *xaddr)$/;"	f
mcpcia_trivial_io_bw	core_mcpcia.h	370;"	d
mcpcia_trivial_io_lq	core_mcpcia.h	371;"	d
mcpcia_trivial_iounmap	core_mcpcia.h	372;"	d
mcpcia_trivial_rw_bw	core_mcpcia.h	368;"	d
mcpcia_trivial_rw_lq	core_mcpcia.h	369;"	d
mctl	core_tsunami.h	/^	tsunami_64	mctl;$/;"	m	struct:__anon33
mddt_offset	hwrpb.h	/^	unsigned long mddt_offset;	\/* memory data descriptor table *\/$/;"	m	struct:hwrpb_struct
mem_baselim	core_irongate.h	/^	igcsr32	mem_baselim;		\/* 0x20 - memory base, memory lim *\/$/;"	m	struct:__anon63
mem_err0	core_cia.h	/^	unsigned long	mem_err0;$/;"	m	struct:el_CIA_sysdata_mcheck
mem_err1	core_cia.h	/^	unsigned long	mem_err1;$/;"	m	struct:el_CIA_sysdata_mcheck
mem_space	pci.h	/^	struct resource *mem_space;$/;"	m	struct:pci_controller	typeref:struct:pci_controller::resource
memclust_struct	hwrpb.h	/^struct memclust_struct {$/;"	s
memcpy	string.h	22;"	d
memdesc_struct	hwrpb.h	/^struct memdesc_struct {$/;"	s
memset	string.h	46;"	d
memset16	string.h	/^static inline void *memset16(uint16_t *p, uint16_t v, size_t n)$/;"	f
memset_io	io.h	/^static inline void memset_io(volatile void __iomem *addr, u8 c, long len)$/;"	f
memsetw_io	io.h	/^static inline void memsetw_io(volatile void __iomem *addr, u16 c, long len)$/;"	f
min_io_address	machvec.h	/^	unsigned long min_io_address;$/;"	m	struct:alpha_machine_vector
min_mem_address	machvec.h	/^	unsigned long min_mem_address;$/;"	m	struct:alpha_machine_vector
minute	err_common.h	/^		u8 minute;$/;"	m	struct:el_timestamp::__anon52
misc	core_titan.h	/^	titan_64	misc;$/;"	m	struct:__anon3
misc	core_tsunami.h	/^	tsunami_64	misc;$/;"	m	struct:__anon33
mk_pte	mmzone.h	79;"	d
mk_pte	pgtable.h	211;"	d
mk_swap_pte	pgtable.h	/^extern inline pte_t mk_swap_pte(unsigned long type, unsigned long offset)$/;"	f
mm_context_t	mmu.h	/^typedef unsigned long mm_context_t[NR_CPUS];$/;"	t
mm_csr	core_lca.h	/^	unsigned long		mm_csr;		\/* MMU control & status *\/$/;"	m	struct:el_lca_mcheck_long
mm_segment_t	processor.h	/^} mm_segment_t;$/;"	t	typeref:struct:__anon49
mm_stat	err_ev7.h	/^	u64 mm_stat;$/;"	m	struct:ev7_pal_processor_subpacket
mm_stat	mce.h	/^        unsigned long   mm_stat;          \/* Holds the reason for D-stream $/;"	m	struct:el_common_EV5_uncorrectable_mcheck
mmiowb	io.h	516;"	d
mod_arch_specific	module.h	/^struct mod_arch_specific$/;"	s
mode	agp_backend.h	/^	alpha_agp_mode mode;$/;"	m	struct:_alpha_agp_info
module_type	err_ev7.h	/^	u8 module_type;$/;"	m	struct:ev7_pal_environmental_subpacket
month	err_common.h	/^		u8 month;$/;"	m	struct:el_timestamp::__anon52
mpd	core_titan.h	/^	titan_64	mpd;$/;"	m	struct:__anon3
mpd	core_tsunami.h	/^	tsunami_64	mpd;$/;"	m	struct:__anon33
mpr0	core_titan.h	/^	titan_64	mpr0;$/;"	m	struct:__anon3
mpr0	core_tsunami.h	/^	tsunami_64	mpr0;$/;"	m	struct:__anon33
mpr1	core_titan.h	/^	titan_64	mpr1;$/;"	m	struct:__anon3
mpr1	core_tsunami.h	/^	tsunami_64	mpr1;$/;"	m	struct:__anon33
mpr2	core_titan.h	/^	titan_64	mpr2;$/;"	m	struct:__anon3
mpr2	core_tsunami.h	/^	tsunami_64	mpr2;$/;"	m	struct:__anon33
mpr3	core_titan.h	/^	titan_64	mpr3;$/;"	m	struct:__anon3
mpr3	core_tsunami.h	/^	tsunami_64	mpr3;$/;"	m	struct:__anon33
mro	core_irongate.h	/^	igcsr32 mro;			\/* 0x70 - memory request optimiser *\/$/;"	m	struct:__anon62
msi	core_marvel.h	/^		unsigned msi : 1;		\/* 13		*\/$/;"	m	struct:IO7_IID::__anon47
mtr	core_titan.h	/^	titan_64	mtr;$/;"	m	struct:__anon3
mtr	core_tsunami.h	/^	tsunami_64	mtr;$/;"	m	struct:__anon33
mv_activate_mm	machvec.h	/^	void (*mv_activate_mm)(struct mm_struct *, struct mm_struct *);$/;"	m	struct:alpha_machine_vector
mv_flush_tlb_current	machvec.h	/^	void (*mv_flush_tlb_current)(struct mm_struct *);$/;"	m	struct:alpha_machine_vector
mv_flush_tlb_current_page	machvec.h	/^	void (*mv_flush_tlb_current_page)(struct mm_struct * mm,$/;"	m	struct:alpha_machine_vector
mv_ioportmap	machvec.h	/^	void __iomem *(*mv_ioportmap)(unsigned long);$/;"	m	struct:alpha_machine_vector
mv_ioread16	machvec.h	/^	unsigned int (*mv_ioread16)(void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_ioread32	machvec.h	/^	unsigned int (*mv_ioread32)(void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_ioread8	machvec.h	/^	unsigned int (*mv_ioread8)(void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_ioremap	machvec.h	/^	void __iomem *(*mv_ioremap)(unsigned long, unsigned long);$/;"	m	struct:alpha_machine_vector
mv_iounmap	machvec.h	/^	void (*mv_iounmap)(volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_iowrite16	machvec.h	/^	void (*mv_iowrite16)(u16, void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_iowrite32	machvec.h	/^	void (*mv_iowrite32)(u32, void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_iowrite8	machvec.h	/^	void (*mv_iowrite8)(u8, void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_is_ioaddr	machvec.h	/^	int (*mv_is_ioaddr)(unsigned long);$/;"	m	struct:alpha_machine_vector
mv_is_mmio	machvec.h	/^	int (*mv_is_mmio)(const volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_pci_tbi	machvec.h	/^	void (*mv_pci_tbi)(struct pci_controller *hose,$/;"	m	struct:alpha_machine_vector
mv_readb	machvec.h	/^	u8 (*mv_readb)(const volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_readl	machvec.h	/^	u32 (*mv_readl)(const volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_readq	machvec.h	/^	u64 (*mv_readq)(const volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_readw	machvec.h	/^	u16 (*mv_readw)(const volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_switch_mm	machvec.h	/^	void (*mv_switch_mm)(struct mm_struct *, struct mm_struct *,$/;"	m	struct:alpha_machine_vector
mv_writeb	machvec.h	/^	void (*mv_writeb)(u8, volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_writel	machvec.h	/^	void (*mv_writel)(u32, volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_writeq	machvec.h	/^	void (*mv_writeq)(u64, volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
mv_writew	machvec.h	/^	void (*mv_writew)(u16, volatile void __iomem *);$/;"	m	struct:alpha_machine_vector
ndelay	delay.h	9;"	d
ne_what_am_i	core_wildfire.h	/^	wildfire_64	ne_what_am_i;$/;"	m	struct:__anon28
need_domain_info	pci.h	/^	unsigned int need_domain_info;$/;"	m	struct:pci_controller
need_new_asn	smp.h	/^	int need_new_asn;$/;"	m	struct:cpuinfo_alpha
next	core_marvel.h	/^	struct io7 *next;$/;"	m	struct:io7	typeref:struct:io7::io7
next	gct.h	/^	gct6_handle next;$/;"	m	struct:__gct6_node
next	pci.h	/^	struct pci_controller *next;$/;"	m	struct:pci_controller	typeref:struct:pci_controller::pci_controller
nextinsn	extable.h	/^			signed int nextinsn : 16;$/;"	m	struct:exception_table_entry::exception_fixup::__anon1
node_localnr	mmzone.h	35;"	d
node_mem_size	machvec.h	/^	unsigned long (*node_mem_size)(int);$/;"	m	struct:alpha_machine_vector
node_mem_size	mmzone.h	27;"	d
node_mem_start	machvec.h	/^	unsigned long (*node_mem_start)(int);$/;"	m	struct:alpha_machine_vector
node_mem_start	mmzone.h	23;"	d
nr_irqs	machvec.h	/^	int nr_irqs;$/;"	m	struct:alpha_machine_vector
nr_processors	hwrpb.h	/^	unsigned long nr_processors;$/;"	m	struct:hwrpb_struct
numclusters	hwrpb.h	/^	unsigned long numclusters;$/;"	m	struct:memdesc_struct
numpages	hwrpb.h	/^	unsigned long numpages;$/;"	m	struct:memclust_struct
numtested	hwrpb.h	/^	unsigned long numtested;$/;"	m	struct:memclust_struct
old_sigset_t	signal.h	/^typedef unsigned long old_sigset_t;		\/* at least 32 bits *\/$/;"	t
ops	agp_backend.h	/^	struct alpha_agp_ops *ops;$/;"	m	struct:_alpha_agp_info	typeref:struct:_alpha_agp_info::alpha_agp_ops
optional_pa	hwrpb.h	/^	unsigned long optional_pa;$/;"	m	struct:memdesc_struct
os_usage	gct.h	/^	u64 os_usage;$/;"	m	struct:__gct6_node
osf_sigaction	signal.h	/^struct osf_sigaction {$/;"	s
outb	io.h	/^extern inline void outb(u8 b, unsigned long port)$/;"	f
outb_p	io.h	504;"	d
outl	io.h	/^extern inline void outl(u32 b, unsigned long port)$/;"	f
outl_p	io.h	506;"	d
outw	io.h	/^extern inline void outw(u16 b, unsigned long port)$/;"	f
outw_p	io.h	505;"	d
owner	gct.h	/^	gct6_handle owner;$/;"	m	struct:__gct6_node
p0_agperror	core_titan.h	/^	u64 p0_agperror;\/* 0x30 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
p0_aperror	core_titan.h	/^	u64 p0_aperror; \/* 0x28 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
p0_gperror	core_titan.h	/^	u64 p0_gperror; \/* 0x20 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
p0_serror	core_titan.h	/^	u64 p0_serror;	\/* 0x18 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
p1_agperror	core_titan.h	/^	u64 p1_agperror;\/* 0x50 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
p1_aperror	core_titan.h	/^	u64 p1_aperror; \/* 0x48 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
p1_gperror	core_titan.h	/^	u64 p1_gperror; \/* 0x40 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
p1_serror	core_titan.h	/^	u64 p1_serror;	\/* 0x38 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
pa	hwrpb.h	/^	unsigned long pa;$/;"	m	struct:vf_map_struct
pa_bits	hwrpb.h	/^	unsigned long pa_bits;		\/* number of physical address bits *\/$/;"	m	struct:hwrpb_struct
pa_to_nid	machvec.h	/^	int (*pa_to_nid)(unsigned long);$/;"	m	struct:alpha_machine_vector
pa_to_nid	mmzone.h	32;"	d
pad1	core_lca.h	/^	unsigned long		pad1[3];$/;"	m	struct:el_lca_mcheck_long
page_to_pa	mmzone.h	101;"	d
page_to_pa	pgtable.h	207;"	d
page_to_phys	io.h	94;"	d
pagesize	hwrpb.h	/^	unsigned long pagesize;		\/* 8192, I hope *\/$/;"	m	struct:hwrpb_struct
pal_base	core_apecs.h	/^	unsigned long pal_base;     \/* Base address for PALcode. *\/$/;"	m	struct:el_apecs_procdata
pal_base	core_lca.h	/^	unsigned long		pal_base;	\/* PALcode base address *\/$/;"	m	struct:el_lca_mcheck_long
pal_base	err_ev7.h	/^	u64 pal_base;$/;"	m	struct:ev7_pal_processor_subpacket
pal_base	mce.h	/^        unsigned long   pal_base;         \/* Base address for PALcode.      *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
pal_mem_pa	hwrpb.h	/^	unsigned long pal_mem_pa;$/;"	m	struct:percpu_struct
pal_mem_size	hwrpb.h	/^	unsigned long pal_mem_size;$/;"	m	struct:percpu_struct
pal_revision	hwrpb.h	/^	unsigned long pal_revision;$/;"	m	struct:percpu_struct
pal_scratch_pa	hwrpb.h	/^	unsigned long pal_scratch_pa;$/;"	m	struct:percpu_struct
pal_scratch_size	hwrpb.h	/^	unsigned long pal_scratch_size;$/;"	m	struct:percpu_struct
palcode_avail	hwrpb.h	/^	unsigned long palcode_avail[16];$/;"	m	struct:percpu_struct
paltemp	core_apecs.h	/^	unsigned long paltemp[32];  \/* PAL TEMP REGS. *\/$/;"	m	struct:el_apecs_procdata
paltemp	mce.h	/^        unsigned long   paltemp[24];      \/* PAL TEMP REGS.                 *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
parent	gct.h	/^	gct6_handle parent;$/;"	m	struct:__gct6_node
parport_pc_find_nonpci_ports	parport.h	/^static int parport_pc_find_nonpci_ports (int autoirq, int autodma)$/;"	f
pca_alt_sent_int	core_wildfire.h	/^	wildfire_64	pca_alt_sent_int[32];$/;"	m	struct:__anon26
pca_diag_force_err	core_wildfire.h	/^	wildfire_64	pca_diag_force_err;$/;"	m	struct:__anon26
pca_diag_send_err_int	core_wildfire.h	/^	wildfire_64	pca_diag_send_err_int;$/;"	m	struct:__anon26
pca_err_sum	core_wildfire.h	/^	wildfire_64	pca_err_sum;$/;"	m	struct:__anon26
pca_hose_credits	core_wildfire.h	/^	wildfire_64	pca_hose_credits;$/;"	m	struct:__anon26
pca_int	core_wildfire.h	/^	} pca_int[4];$/;"	m	struct:__anon26	typeref:struct:__anon26::__anon27
pca_micro_addr	core_wildfire.h	/^	wildfire_64	pca_micro_addr;$/;"	m	struct:__anon26
pca_micro_data	core_wildfire.h	/^	wildfire_64	pca_micro_data;$/;"	m	struct:__anon26
pca_pend_int	core_wildfire.h	/^	wildfire_64	pca_pend_int;$/;"	m	struct:__anon26
pca_scratch	core_wildfire.h	/^	wildfire_64	pca_scratch;$/;"	m	struct:__anon26
pca_sent_int	core_wildfire.h	/^	wildfire_64	pca_sent_int;$/;"	m	struct:__anon26
pca_stdio_edge_level	core_wildfire.h	/^	wildfire_64	pca_stdio_edge_level;$/;"	m	struct:__anon26
pca_what_am_i	core_wildfire.h	/^	wildfire_64	pca_what_am_i;$/;"	m	struct:__anon26
pcb	thread_info.h	/^	struct pcb_struct	pcb;		\/* palcode state *\/$/;"	m	struct:thread_info	typeref:struct:thread_info::pcb_struct
pcb_struct	hwrpb.h	/^struct pcb_struct {$/;"	s
pcc	hwrpb.h	/^	unsigned int pcc;$/;"	m	struct:pcb_struct
pceb_arbcon	core_apecs.h	/^	unsigned long pceb_arbcon;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pceb_arbpri	core_apecs.h	/^	unsigned long pceb_arbpri;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pceb_command	core_apecs.h	/^	unsigned long pceb_command;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pceb_control	core_apecs.h	/^	unsigned long pceb_control;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pceb_did	core_apecs.h	/^	unsigned long pceb_did;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pceb_latency	core_apecs.h	/^	unsigned long pceb_latency;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pceb_revision	core_apecs.h	/^	unsigned long pceb_revision;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pceb_status	core_apecs.h	/^	unsigned long pceb_status;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pceb_vid	core_apecs.h	/^	unsigned long pceb_vid;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pci_controller	pci.h	/^struct pci_controller {$/;"	s
pci_ctrl	core_wildfire.h	/^	wildfire_64	pci_ctrl;$/;"	m	struct:__anon30
pci_dac_offset	machvec.h	/^	unsigned long pci_dac_offset;$/;"	m	struct:alpha_machine_vector
pci_domain_nr	pci.h	65;"	d
pci_err0	core_cia.h	/^	unsigned long	pci_err0;$/;"	m	struct:el_CIA_sysdata_mcheck
pci_err1	core_cia.h	/^	unsigned long	pci_err1;$/;"	m	struct:el_CIA_sysdata_mcheck
pci_err2	core_cia.h	/^	unsigned long	pci_err2;$/;"	m	struct:el_CIA_sysdata_mcheck
pci_err_addr	core_wildfire.h	/^	wildfire_64	pci_err_addr;$/;"	m	struct:__anon30
pci_err_sum	core_wildfire.h	/^	wildfire_64	pci_err_sum;$/;"	m	struct:__anon30
pci_flush_tlb	core_wildfire.h	/^	wildfire_64	pci_flush_tlb;$/;"	m	struct:__anon30
pci_get_legacy_ide_irq	pci.h	/^static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel)$/;"	f
pci_iack_special	core_wildfire.h	/^	wildfire_64	pci_iack_special;$/;"	m	struct:__anon30
pci_imr	core_apecs.h	/^	unsigned long pci_imr;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pci_io_addr_ext	core_wildfire.h	/^	wildfire_64	pci_io_addr_ext;$/;"	m	struct:__anon30
pci_ir	core_apecs.h	/^	unsigned long pci_ir;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
pci_map_irq	machvec.h	/^	int (*pci_map_irq)(const struct pci_dev *, u8, u8);$/;"	m	struct:alpha_machine_vector
pci_mem	core_irongate.h	/^	igcsr32 pci_mem;		\/* 0x9C - PCI top of memory,$/;"	m	struct:__anon62
pci_ops	machvec.h	/^	struct pci_ops *pci_ops;$/;"	m	struct:alpha_machine_vector	typeref:struct:alpha_machine_vector::pci_ops
pci_pend_int	core_wildfire.h	/^	wildfire_64	pci_pend_int;$/;"	m	struct:__anon30
pci_perf_mon	core_wildfire.h	/^	wildfire_64	pci_perf_mon;$/;"	m	struct:__anon30
pci_proc_domain	pci.h	/^static inline int pci_proc_domain(struct pci_bus *bus)$/;"	f
pci_sent_int	core_wildfire.h	/^	wildfire_64	pci_sent_int;$/;"	m	struct:__anon30
pci_stall_cnt	core_wildfire.h	/^	wildfire_64	pci_stall_cnt;$/;"	m	struct:__anon30
pci_swizzle	machvec.h	/^	u8 (*pci_swizzle)(struct pci_dev *, u8 *);$/;"	m	struct:alpha_machine_vector
pci_vga_hose	vga.h	74;"	d
pci_window	core_wildfire.h	/^	} pci_window[4];$/;"	m	struct:__anon30	typeref:struct:__anon30::__anon31
pciarb	core_irongate.h	/^	igcsr32 pciarb;			\/* 0x84 - PCI arbitration control *\/$/;"	m	struct:__anon62
pcibios_assign_all_busses	pci.h	52;"	d
pcicfg	core_irongate.h	/^	igcsr32 pcicfg;			\/* 0x88 - PCI config status *\/$/;"	m	struct:__anon62
pctl	core_titan.h	/^	titan_64	pctl;$/;"	m	struct:__anon5
pctl	core_tsunami.h	/^	tsunami_64	pctl;$/;"	m	struct:__anon35
pctl_l_whole	core_titan.h	/^	unsigned int pctl_l_whole [2];$/;"	m	union:TPAchipPCTL
pctl_m_apcen	core_titan.h	172;"	d
pctl_m_arbena	core_titan.h	165;"	d
pctl_m_arbena	core_tsunami.h	169;"	d
pctl_m_cdqmax	core_tsunami.h	175;"	d
pctl_m_chaindis	core_titan.h	161;"	d
pctl_m_chaindis	core_tsunami.h	165;"	d
pctl_m_cngstlt	core_titan.h	169;"	d
pctl_m_crqmax	core_tsunami.h	177;"	d
pctl_m_dcrtv	core_titan.h	173;"	d
pctl_m_dpcen	core_titan.h	171;"	d
pctl_m_eccen	core_tsunami.h	173;"	d
pctl_m_en_stepping	core_titan.h	174;"	d
pctl_m_fbtb	core_titan.h	159;"	d
pctl_m_fbtb	core_tsunami.h	163;"	d
pctl_m_fdsc	core_tsunami.h	162;"	d
pctl_m_fdsdis	core_tsunami.h	180;"	d
pctl_m_fdwdis	core_tsunami.h	181;"	d
pctl_m_hole	core_titan.h	163;"	d
pctl_m_hole	core_tsunami.h	167;"	d
pctl_m_mwin	core_titan.h	164;"	d
pctl_m_mwin	core_tsunami.h	168;"	d
pctl_m_padm	core_tsunami.h	174;"	d
pctl_m_pcispd66	core_titan.h	168;"	d
pctl_m_pclkx	core_tsunami.h	179;"	d
pctl_m_pid	core_tsunami.h	184;"	d
pctl_m_ppri	core_titan.h	167;"	d
pctl_m_ppri	core_tsunami.h	171;"	d
pctl_m_prigrp	core_titan.h	166;"	d
pctl_m_prigrp	core_tsunami.h	170;"	d
pctl_m_ptevrfy	core_tsunami.h	182;"	d
pctl_m_ptpdesten	core_titan.h	170;"	d
pctl_m_ptpmax	core_tsunami.h	178;"	d
pctl_m_rev	core_tsunami.h	176;"	d
pctl_m_rpp	core_tsunami.h	183;"	d
pctl_m_rsvd1	core_tsunami.h	172;"	d
pctl_m_rsvd2	core_tsunami.h	185;"	d
pctl_m_tgtlat	core_titan.h	162;"	d
pctl_m_tgtlat	core_tsunami.h	166;"	d
pctl_m_thdis	core_titan.h	160;"	d
pctl_m_thdis	core_tsunami.h	164;"	d
pctl_q_whole	core_titan.h	/^	unsigned long pctl_q_whole;$/;"	m	union:TPAchipPCTL
pctl_q_whole	core_tsunami.h	/^	int pctl_q_whole [2];$/;"	m	union:TPchipPCTL
pctl_r_bits	core_titan.h	/^	} pctl_r_bits;$/;"	m	union:TPAchipPCTL	typeref:struct:TPAchipPCTL::__anon11
pctl_r_bits	core_tsunami.h	/^	} pctl_r_bits;$/;"	m	union:TPchipPCTL	typeref:struct:TPchipPCTL::__anon38
pctl_v_apcen	core_titan.h	/^		unsigned pctl_v_apcen : 1;		\/* A\/G [31]    *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_arbena	core_titan.h	/^		unsigned pctl_v_arbena : 1;		\/* A\/G [7]     *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_arbena	core_tsunami.h	/^		unsigned pctl_v_arbena : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_cdqmax	core_tsunami.h	/^		unsigned pctl_v_cdqmax : 4;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_chaindis	core_titan.h	/^		unsigned pctl_v_chaindis : 1;		\/* A\/G [2]     *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_chaindis	core_tsunami.h	/^		unsigned pctl_v_chaindis : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_cngstlt	core_titan.h	/^		unsigned pctl_v_cngstlt : 4;		\/* A\/G [21:18] *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_crqmax	core_tsunami.h	/^		unsigned pctl_v_crqmax : 4;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_dcrtv	core_titan.h	/^		unsigned pctl_v_dcrtv : 2;		\/* A\/G [33:32] *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_dpcen	core_titan.h	/^		unsigned pctl_v_dpcen : 1;		\/* A\/G [30]    *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_eccen	core_tsunami.h	/^		unsigned pctl_v_eccen : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_en_stepping	core_titan.h	/^		unsigned pctl_v_en_stepping :1;		\/* A\/G [34]    *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_fbtb	core_titan.h	/^		unsigned pctl_v_fbtb : 1;		\/* A\/G [0]     *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_fbtb	core_tsunami.h	/^		unsigned pctl_v_fbtb : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_fdsc	core_tsunami.h	/^		unsigned pctl_v_fdsc : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_fdsdis	core_tsunami.h	/^		unsigned pctl_v_fdsdis : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_fdwdis	core_tsunami.h	/^		unsigned pctl_v_fdwdis : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_hole	core_titan.h	/^		unsigned pctl_v_hole : 1;		\/* A\/G [5]     *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_hole	core_tsunami.h	/^		unsigned pctl_v_hole : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_mwin	core_titan.h	/^		unsigned pctl_v_mwin : 1;		\/* A\/G [6]     *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_mwin	core_tsunami.h	/^		unsigned pctl_v_mwin : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_padm	core_tsunami.h	/^		unsigned pctl_v_padm : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_pcispd66	core_titan.h	/^		unsigned pctl_v_pcispd66 : 1;		\/* A\/G [17]    *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_pclkx	core_tsunami.h	/^		unsigned pctl_v_pclkx : 2;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_pid	core_tsunami.h	/^		unsigned pctl_v_pid : 2;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_ppri	core_titan.h	/^		unsigned pctl_v_ppri : 1;		\/* A\/G [16]    *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_ppri	core_tsunami.h	/^		unsigned pctl_v_ppri : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_prigrp	core_titan.h	/^		unsigned pctl_v_prigrp : 8;		\/* A\/G [15:8]  *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_prigrp	core_tsunami.h	/^		unsigned pctl_v_prigrp : 7;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_ptevrfy	core_tsunami.h	/^		unsigned pctl_v_ptevrfy : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_ptpdesten	core_titan.h	/^		unsigned pctl_v_ptpdesten : 8;		\/* A\/G [29:22] *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_ptpmax	core_tsunami.h	/^		unsigned pctl_v_ptpmax : 4;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_rev	core_tsunami.h	/^		unsigned pctl_v_rev : 8;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_rpp	core_tsunami.h	/^		unsigned pctl_v_rpp : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_rsvd1	core_tsunami.h	/^		unsigned pctl_v_rsvd1 : 2;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_rsvd2	core_tsunami.h	/^		unsigned pctl_v_rsvd2 : 16;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_tgtlat	core_titan.h	/^		unsigned pctl_v_tgtlat : 2;		\/* A\/G [4:3]   *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_tgtlat	core_tsunami.h	/^		unsigned pctl_v_tgtlat : 1;$/;"	m	struct:TPchipPCTL::__anon38
pctl_v_thdis	core_titan.h	/^		unsigned pctl_v_thdis : 1;		\/* A\/G [1]     *\/$/;"	m	struct:TPAchipPCTL::__anon11
pctl_v_thdis	core_tsunami.h	/^		unsigned pctl_v_thdis : 1;$/;"	m	struct:TPchipPCTL::__anon38
pe	core_marvel.h	/^	unsigned int pe;$/;"	m	struct:io7
percpu_struct	hwrpb.h	/^struct percpu_struct {$/;"	s
perr_l_whole	core_titan.h	/^	unsigned int perr_l_whole[2];$/;"	m	union:TPAchipPERR
perr_q_whole	core_titan.h	/^	unsigned long perr_q_whole;$/;"	m	union:TPAchipPERR
perr_r_bits	core_titan.h	/^	} perr_r_bits;$/;"	m	union:TPAchipPERR	typeref:struct:TPAchipPERR::__anon13
perr_v_addr	core_titan.h	/^		unsigned long perr_v_addr : 33;		\/* [46:14]	*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_ape	core_titan.h	/^		unsigned long perr_v_ape : 1;		\/* [5]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_cmd	core_titan.h	/^		unsigned long perr_v_cmd : 4;		\/* [55:52]	*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_dac	core_titan.h	/^		unsigned long perr_v_dac : 1;		\/* [47]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_dcrto	core_titan.h	/^		unsigned long perr_v_dcrto : 1;		\/* [3]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_dpe	core_titan.h	/^		unsigned long perr_v_dpe : 1;		\/* [7]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_iptpr	core_titan.h	/^		unsigned long perr_v_iptpr : 1;		\/* [9]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_iptpw	core_titan.h	/^		unsigned long perr_v_iptpw : 1;		\/* [10] 	*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_lost	core_titan.h	/^		unsigned long perr_v_lost : 1;	     	\/* [0]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_mwin	core_titan.h	/^		unsigned long perr_v_mwin : 1;		\/* [48]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_nds	core_titan.h	/^		unsigned long perr_v_nds : 1;		\/* [8]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_perr	core_titan.h	/^		unsigned long perr_v_perr : 1;		\/* [2]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_rsvd0	core_titan.h	/^		unsigned long perr_v_rsvd0 : 3;		\/* [13:11]	*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_rsvd1	core_titan.h	/^		unsigned long perr_v_rsvd1 : 3;		\/* [51:49]	*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_rsvd2	core_titan.h	/^		unsigned long perr_v_rsvd2 : 8;		\/* [63:56]	*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_serr	core_titan.h	/^		unsigned long perr_v_serr : 1;		\/* [1]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_sge	core_titan.h	/^		unsigned long perr_v_sge : 1;		\/* [4]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perr_v_ta	core_titan.h	/^		unsigned long perr_v_ta : 1;		\/* [6]		*\/$/;"	m	struct:TPAchipPERR::__anon13
perrmask	core_tsunami.h	/^	tsunami_64	perrmask;$/;"	m	struct:__anon35
perrmask_m_ape	core_tsunami.h	225;"	d
perrmask_m_cre	core_tsunami.h	231;"	d
perrmask_m_dcrto	core_tsunami.h	223;"	d
perrmask_m_lost	core_tsunami.h	220;"	d
perrmask_m_nds	core_tsunami.h	228;"	d
perrmask_m_perr	core_tsunami.h	222;"	d
perrmask_m_rdpe	core_tsunami.h	227;"	d
perrmask_m_rsvd	core_tsunami.h	232;"	d
perrmask_m_rto	core_tsunami.h	229;"	d
perrmask_m_serr	core_tsunami.h	221;"	d
perrmask_m_sge	core_tsunami.h	224;"	d
perrmask_m_ta	core_tsunami.h	226;"	d
perrmask_m_uecc	core_tsunami.h	230;"	d
perrmask_q_whole	core_tsunami.h	/^	int perrmask_q_whole [2];$/;"	m	union:TPchipPERRMASK
perrmask_r_bits	core_tsunami.h	/^	} perrmask_r_bits;$/;"	m	union:TPchipPERRMASK	typeref:struct:TPchipPERRMASK::__anon39
perrmask_v_ape	core_tsunami.h	/^		unsigned perrmask_v_ape : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_cre	core_tsunami.h	/^		unsigned perrmask_v_cre : 1;                 $/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_dcrto	core_tsunami.h	/^		unsigned perrmask_v_dcrto : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_lost	core_tsunami.h	/^		unsigned int perrmask_v_lost : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_nds	core_tsunami.h	/^		unsigned perrmask_v_nds : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_perr	core_tsunami.h	/^		unsigned perrmask_v_perr : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_rdpe	core_tsunami.h	/^		unsigned perrmask_v_rdpe : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_rsvd1	core_tsunami.h	/^		unsigned perrmask_v_rsvd1 : 20;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_rsvd2	core_tsunami.h	/^		unsigned perrmask_v_rsvd2 : 32;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_rto	core_tsunami.h	/^		unsigned perrmask_v_rto : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_serr	core_tsunami.h	/^		unsigned perrmask_v_serr : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_sge	core_tsunami.h	/^		unsigned perrmask_v_sge : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_ta	core_tsunami.h	/^		unsigned perrmask_v_ta : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perrmask_v_uecc	core_tsunami.h	/^		unsigned perrmask_v_uecc : 1;$/;"	m	struct:TPchipPERRMASK::__anon39
perror	core_tsunami.h	/^	tsunami_64	perror;$/;"	m	struct:__anon35
perror_m_addrh	core_tsunami.h	112;"	d
perror_m_addrl	core_tsunami.h	111;"	d
perror_m_ape	core_tsunami.h	104;"	d
perror_m_cmd	core_tsunami.h	113;"	d
perror_m_cre	core_tsunami.h	110;"	d
perror_m_dcrto	core_tsunami.h	102;"	d
perror_m_lost	core_tsunami.h	99;"	d
perror_m_nds	core_tsunami.h	107;"	d
perror_m_perr	core_tsunami.h	101;"	d
perror_m_rdpe	core_tsunami.h	106;"	d
perror_m_rto	core_tsunami.h	108;"	d
perror_m_serr	core_tsunami.h	100;"	d
perror_m_sge	core_tsunami.h	103;"	d
perror_m_syn	core_tsunami.h	114;"	d
perror_m_ta	core_tsunami.h	105;"	d
perror_m_uecc	core_tsunami.h	109;"	d
perror_q_whole	core_tsunami.h	/^	int perror_q_whole [2];$/;"	m	union:TPchipPERROR
perror_r_bits	core_tsunami.h	/^	} perror_r_bits;$/;"	m	union:TPchipPERROR	typeref:struct:TPchipPERROR::__anon36
perror_v_addrh	core_tsunami.h	/^		unsigned perror_v_addrh : 3;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_addrl	core_tsunami.h	/^		unsigned perror_v_addrl : 32;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_ape	core_tsunami.h	/^		unsigned perror_v_ape : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_cmd	core_tsunami.h	/^		unsigned perror_v_cmd : 4;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_cre	core_tsunami.h	/^		unsigned perror_v_cre : 1;                 $/;"	m	struct:TPchipPERROR::__anon36
perror_v_dcrto	core_tsunami.h	/^		unsigned perror_v_dcrto : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_lost	core_tsunami.h	/^		unsigned int perror_v_lost : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_nds	core_tsunami.h	/^		unsigned perror_v_nds : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_perr	core_tsunami.h	/^		unsigned perror_v_perr : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_rdpe	core_tsunami.h	/^		unsigned perror_v_rdpe : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_rsvd1	core_tsunami.h	/^		unsigned perror_v_rsvd1 : 4;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_rsvd2	core_tsunami.h	/^		unsigned perror_v_rsvd2 : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_rto	core_tsunami.h	/^		unsigned perror_v_rto : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_serr	core_tsunami.h	/^		unsigned perror_v_serr : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_sge	core_tsunami.h	/^		unsigned perror_v_sge : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_syn	core_tsunami.h	/^		unsigned perror_v_syn : 8;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_ta	core_tsunami.h	/^		unsigned perror_v_ta : 1;$/;"	m	struct:TPchipPERROR::__anon36
perror_v_uecc	core_tsunami.h	/^		unsigned perror_v_uecc : 1;$/;"	m	struct:TPchipPERROR::__anon36
perrset	core_tsunami.h	/^	tsunami_64	perrset;$/;"	m	struct:__anon35
pfmem_baselim	core_irongate.h	/^	igcsr32 pfmem_baselim;		\/* 0x24 - prefetchable base, lim *\/$/;"	m	struct:__anon63
pfn_pte	pgtable.h	/^extern inline pte_t pfn_pte(unsigned long physpfn, pgprot_t pgprot)$/;"	f
pfn_to_nid	mmzone.h	104;"	d
pfn_valid	mmzone.h	105;"	d
pfn_valid	page.h	89;"	d
pgd	page.h	/^typedef struct { unsigned long pgd; } pgd_t;$/;"	m	struct:__anon72
pgd_ERROR	pgtable.h	355;"	d
pgd_bad	pgtable.h	/^extern inline int pgd_bad(pgd_t pgd)		{ return (pgd_val(pgd) & ~_PFN_MASK) != _PAGE_TABLE; }$/;"	f
pgd_clear	pgtable.h	/^extern inline void pgd_clear(pgd_t * pgdp)	{ pgd_val(*pgdp) = 0; }$/;"	f
pgd_free	pgalloc.h	/^pgd_free(struct mm_struct *mm, pgd_t *pgd)$/;"	f
pgd_index	pgtable.h	287;"	d
pgd_none	pgtable.h	/^extern inline int pgd_none(pgd_t pgd)		{ return !pgd_val(pgd); }$/;"	f
pgd_offset	pgtable.h	288;"	d
pgd_offset_k	pgtable.h	284;"	d
pgd_page	mmzone.h	76;"	d
pgd_page	pgtable.h	241;"	d
pgd_page_vaddr	pgtable.h	/^extern inline unsigned long pgd_page_vaddr(pgd_t pgd)$/;"	f
pgd_populate	pgalloc.h	/^pgd_populate(struct mm_struct *mm, pgd_t *pgd, pmd_t *pmd)$/;"	f
pgd_present	pgtable.h	/^extern inline int pgd_present(pgd_t pgd)	{ return pgd_val(pgd) & _PAGE_VALID; }$/;"	f
pgd_set	pgtable.h	/^extern inline void pgd_set(pgd_t * pgdp, pmd_t * pmdp)$/;"	f
pgd_t	page.h	/^typedef struct { unsigned long pgd; } pgd_t;$/;"	t	typeref:struct:__anon72
pgd_t	page.h	/^typedef unsigned long pgd_t;$/;"	t
pgd_val	page.h	38;"	d
pgd_val	page.h	57;"	d
pgprot	page.h	/^typedef struct { unsigned long pgprot; } pgprot_t;$/;"	m	struct:__anon73
pgprot_noncached	pgtable.h	142;"	d
pgprot_t	page.h	/^typedef struct { unsigned long pgprot; } pgprot_t;$/;"	t	typeref:struct:__anon73
pgprot_t	page.h	/^typedef unsigned long pgprot_t;$/;"	t
pgprot_val	page.h	39;"	d
pgprot_val	page.h	58;"	d
pgtable_cache_init	pgtable.h	365;"	d
pgtable_t	page.h	/^typedef struct page *pgtable_t;$/;"	t	typeref:struct:page
phys_addr	hwrpb.h	/^	unsigned long phys_addr;	\/* check: physical address of the hwrpb *\/$/;"	m	struct:hwrpb_struct
phys_to_virt	io.h	/^static inline void * phys_to_virt(unsigned long address)$/;"	f
plat	core_titan.h	/^	titan_64	plat;$/;"	m	struct:__anon5
plat	core_tsunami.h	/^	tsunami_64	plat;$/;"	m	struct:__anon35
pmbx	core_t2.h	/^  unsigned long pmbx;    long fill_10[3]; \/* Processor Mailbox *\/$/;"	m	struct:sable_cpu_csr
pmd	page.h	/^typedef struct { unsigned long pmd; } pmd_t;$/;"	m	struct:__anon71
pmd_ERROR	pgtable.h	353;"	d
pmd_alloc_one	pgalloc.h	/^pmd_alloc_one(struct mm_struct *mm, unsigned long address)$/;"	f
pmd_bad	pgtable.h	/^extern inline int pmd_bad(pmd_t pmd)		{ return (pmd_val(pmd) & ~_PFN_MASK) != _PAGE_TABLE; }$/;"	f
pmd_clear	pgtable.h	/^extern inline void pmd_clear(pmd_t * pmdp)	{ pmd_val(*pmdp) = 0; }$/;"	f
pmd_free	pgalloc.h	/^pmd_free(struct mm_struct *mm, pmd_t *pmd)$/;"	f
pmd_none	pgtable.h	/^extern inline int pmd_none(pmd_t pmd)		{ return !pmd_val(pmd); }$/;"	f
pmd_offset	pgtable.h	/^extern inline pmd_t * pmd_offset(pgd_t * dir, unsigned long address)$/;"	f
pmd_page	mmzone.h	75;"	d
pmd_page	pgtable.h	240;"	d
pmd_page_vaddr	pgtable.h	/^pmd_page_vaddr(pmd_t pmd)$/;"	f
pmd_pgtable	pgalloc.h	19;"	d
pmd_populate	pgalloc.h	/^pmd_populate(struct mm_struct *mm, pmd_t *pmd, pgtable_t pte)$/;"	f
pmd_populate_kernel	pgalloc.h	/^pmd_populate_kernel(struct mm_struct *mm, pmd_t *pmd, pte_t *pte)$/;"	f
pmd_present	pgtable.h	/^extern inline int pmd_present(pmd_t pmd)	{ return pmd_val(pmd) & _PAGE_VALID; }$/;"	f
pmd_set	pgtable.h	/^extern inline void pmd_set(pmd_t * pmdp, pte_t * ptep)$/;"	f
pmd_t	page.h	/^typedef struct { unsigned long pmd; } pmd_t;$/;"	t	typeref:struct:__anon71
pmd_t	page.h	/^typedef unsigned long pmd_t;$/;"	t
pmd_val	page.h	37;"	d
pmd_val	page.h	56;"	d
pmoncnt	core_tsunami.h	/^	tsunami_64	pmoncnt;$/;"	m	struct:__anon35
pmonctl	core_tsunami.h	/^	tsunami_64	pmonctl;$/;"	m	struct:__anon35
po7_crrct_sym	err_ev7.h	/^	u64 po7_crrct_sym;$/;"	m	struct:ev7_pal_io_subpacket
po7_err_pkt0	err_ev7.h	/^	u64 po7_err_pkt0;$/;"	m	struct:ev7_pal_io_subpacket
po7_err_pkt1	err_ev7.h	/^	u64 po7_err_pkt1;$/;"	m	struct:ev7_pal_io_subpacket
po7_error_sum	err_ev7.h	/^	u64 po7_error_sum;$/;"	m	struct:ev7_pal_io_subpacket
po7_ugbge_sym	err_ev7.h	/^	u64 po7_ugbge_sym;$/;"	m	struct:ev7_pal_io_subpacket
po7_uncrr_sym	err_ev7.h	/^	u64 po7_uncrr_sym;$/;"	m	struct:ev7_pal_io_subpacket
polaris_ioportmap	core_polaris.h	/^__EXTERN_INLINE void __iomem *polaris_ioportmap(unsigned long addr)$/;"	f
polaris_ioremap	core_polaris.h	/^__EXTERN_INLINE void __iomem *polaris_ioremap(unsigned long addr,$/;"	f
polaris_is_ioaddr	core_polaris.h	/^__EXTERN_INLINE int polaris_is_ioaddr(unsigned long addr)$/;"	f
polaris_is_mmio	core_polaris.h	/^__EXTERN_INLINE int polaris_is_mmio(const volatile void __iomem *addr)$/;"	f
polaris_trivial_io_bw	core_polaris.h	99;"	d
polaris_trivial_io_lq	core_polaris.h	100;"	d
polaris_trivial_iounmap	core_polaris.h	101;"	d
polaris_trivial_rw_bw	core_polaris.h	97;"	d
polaris_trivial_rw_lq	core_polaris.h	98;"	d
port	core_marvel.h	/^	unsigned int port;$/;"	m	struct:io7_port
port_specific	core_titan.h	/^	} port_specific;$/;"	m	struct:__anon5	typeref:union:__anon5::__anon6
ports	core_marvel.h	/^	struct io7_port ports[IO7_NUM_PORTS];$/;"	m	struct:io7	typeref:struct:io7::io7_port
ports	err_ev7.h	/^	struct ev7_pal_io_one_port ports[4];$/;"	m	struct:ev7_pal_io_subpacket	typeref:struct:ev7_pal_io_subpacket::ev7_pal_io_one_port
pox_dm_ctrl	err_ev7.h	/^	u64 pox_dm_ctrl;$/;"	m	struct:ev7_pal_io_one_port
pox_dm_dest	err_ev7.h	/^	u64 pox_dm_dest;$/;"	m	struct:ev7_pal_io_one_port
pox_dm_size	err_ev7.h	/^	u64 pox_dm_size;$/;"	m	struct:ev7_pal_io_one_port
pox_dm_source	err_ev7.h	/^	u64 pox_dm_source;$/;"	m	struct:ev7_pal_io_one_port
pox_err_sum	err_ev7.h	/^	u64 pox_err_sum;$/;"	m	struct:ev7_pal_io_one_port
pox_first_err	err_ev7.h	/^	u64 pox_first_err;$/;"	m	struct:ev7_pal_io_one_port
pox_mult_err	err_ev7.h	/^	u64 pox_mult_err;$/;"	m	struct:ev7_pal_io_one_port
pox_spl_cmplt	err_ev7.h	/^	u64 pox_spl_cmplt;$/;"	m	struct:ev7_pal_io_one_port
pox_tlb_err	err_ev7.h	/^	u64 pox_tlb_err;$/;"	m	struct:ev7_pal_io_one_port
pox_trans_sum	err_ev7.h	/^	u64 pox_trans_sum;$/;"	m	struct:ev7_pal_io_one_port
prben	core_titan.h	/^	titan_64	prben;$/;"	m	struct:__anon3
prben	core_tsunami.h	/^	tsunami_64	prben;$/;"	m	struct:__anon33
preempt_count	thread_info.h	/^	int			preempt_count; \/* 0 => preemptable, <0 => BUG *\/$/;"	m	struct:thread_info
prefetch	processor.h	/^extern inline void prefetch(const void *ptr)  $/;"	f
prefetchw	processor.h	/^extern inline void prefetchw(const void *ptr)  $/;"	f
prep_zero_mask	word-at-a-time.h	/^static inline unsigned long prep_zero_mask(unsigned long val, unsigned long bits, const struct word_at_a_time *c)$/;"	f
prev	gct.h	/^	gct6_handle prev;$/;"	m	struct:__gct6_node
proc_offset	mce.h	/^	unsigned int	proc_offset;	\/* processor-specific offset *\/$/;"	m	struct:el_common
procdata	core_mcpcia.h	/^	struct el_common_EV5_uncorrectable_mcheck procdata;$/;"	m	struct:el_MCPCIA_uncorrected_frame_mcheck	typeref:struct:el_MCPCIA_uncorrected_frame_mcheck::el_common_EV5_uncorrectable_mcheck
procdesc_struct	hwrpb.h	/^struct procdesc_struct {$/;"	s
process_context	err_ev7.h	/^	u64 process_context;$/;"	m	struct:ev7_pal_processor_subpacket
processor_offset	hwrpb.h	/^	unsigned long processor_offset;$/;"	m	struct:hwrpb_struct
processor_size	hwrpb.h	/^	unsigned long processor_size;$/;"	m	struct:hwrpb_struct
prof_counter	smp.h	/^	unsigned long prof_counter;$/;"	m	struct:cpuinfo_alpha
prof_multiplier	smp.h	/^	unsigned long prof_multiplier;$/;"	m	struct:cpuinfo_alpha
profile_pc	ptrace.h	11;"	d
psc_pcictl0	core_polaris.h	/^    u_long	psc_pcictl0;$/;"	m	struct:el_POLARIS_sysdata_mcheck
psc_pcictl1	core_polaris.h	/^    u_long	psc_pcictl1;$/;"	m	struct:el_POLARIS_sysdata_mcheck
psc_pcictl2	core_polaris.h	/^    u_long	psc_pcictl2;$/;"	m	struct:el_POLARIS_sysdata_mcheck
psc_status	core_polaris.h	/^    u_long      psc_status;$/;"	m	struct:el_POLARIS_sysdata_mcheck
psir	core_titan.h	/^	u64 psir;	\/* 0x20 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
pt	core_lca.h	/^	unsigned long		pt[31];		\/* PAL temps *\/$/;"	m	struct:el_lca_mcheck_long
ptbr	hwrpb.h	/^	unsigned long ptbr;$/;"	m	struct:pcb_struct
pte	page.h	/^typedef struct { unsigned long pte; } pte_t;$/;"	m	struct:__anon70
pte_ERROR	pgtable.h	351;"	d
pte_alloc_one	pgalloc.h	/^pte_alloc_one(struct mm_struct *mm)$/;"	f
pte_alloc_one_kernel	pgalloc.h	/^pte_alloc_one_kernel(struct mm_struct *mm)$/;"	f
pte_clear	pgtable.h	/^extern inline void pte_clear(struct mm_struct *mm, unsigned long addr, pte_t *ptep)$/;"	f
pte_dirty	pgtable.h	/^extern inline int pte_dirty(pte_t pte)		{ return pte_val(pte) & _PAGE_DIRTY; }$/;"	f
pte_free	pgalloc.h	/^pte_free(struct mm_struct *mm, pgtable_t page)$/;"	f
pte_free_kernel	pgalloc.h	/^pte_free_kernel(struct mm_struct *mm, pte_t *pte)$/;"	f
pte_mkclean	pgtable.h	/^extern inline pte_t pte_mkclean(pte_t pte)	{ pte_val(pte) &= ~(__DIRTY_BITS); return pte; }$/;"	f
pte_mkdirty	pgtable.h	/^extern inline pte_t pte_mkdirty(pte_t pte)	{ pte_val(pte) |= __DIRTY_BITS; return pte; }$/;"	f
pte_mkold	pgtable.h	/^extern inline pte_t pte_mkold(pte_t pte)	{ pte_val(pte) &= ~(__ACCESS_BITS); return pte; }$/;"	f
pte_mkspecial	pgtable.h	/^extern inline pte_t pte_mkspecial(pte_t pte)	{ return pte; }$/;"	f
pte_mkwrite	pgtable.h	/^extern inline pte_t pte_mkwrite(pte_t pte)	{ pte_val(pte) &= ~_PAGE_FOW; return pte; }$/;"	f
pte_mkyoung	pgtable.h	/^extern inline pte_t pte_mkyoung(pte_t pte)	{ pte_val(pte) |= __ACCESS_BITS; return pte; }$/;"	f
pte_modify	pgtable.h	/^extern inline pte_t pte_modify(pte_t pte, pgprot_t newprot)$/;"	f
pte_none	pgtable.h	/^extern inline int pte_none(pte_t pte)		{ return !pte_val(pte); }$/;"	f
pte_offset_kernel	pgtable.h	/^extern inline pte_t * pte_offset_kernel(pmd_t * dir, unsigned long address)$/;"	f
pte_offset_map	pgtable.h	320;"	d
pte_page	mmzone.h	90;"	d
pte_page	pgtable.h	210;"	d
pte_pfn	mmzone.h	77;"	d
pte_pfn	pgtable.h	209;"	d
pte_present	pgtable.h	/^extern inline int pte_present(pte_t pte)	{ return pte_val(pte) & _PAGE_VALID; }$/;"	f
pte_special	pgtable.h	/^extern inline int pte_special(pte_t pte)	{ return 0; }$/;"	f
pte_t	page.h	/^typedef struct { unsigned long pte; } pte_t;$/;"	t	typeref:struct:__anon70
pte_t	page.h	/^typedef unsigned long pte_t;$/;"	t
pte_unmap	pgtable.h	321;"	d
pte_val	page.h	36;"	d
pte_val	page.h	55;"	d
pte_write	pgtable.h	/^extern inline int pte_write(pte_t pte)		{ return !(pte_val(pte) & _PAGE_FOW); }$/;"	f
pte_wrprotect	pgtable.h	/^extern inline pte_t pte_wrprotect(pte_t pte)	{ pte_val(pte) |= _PAGE_FOW; return pte; }$/;"	f
pte_young	pgtable.h	/^extern inline int pte_young(pte_t pte)		{ return pte_val(pte) & _PAGE_ACCESSED; }$/;"	f
put_unaligned	unaligned.h	10;"	d
put_user	uaccess.h	58;"	d
pwr	core_titan.h	/^	titan_64	pwr;$/;"	m	struct:__anon3
qemu_get_alarm	pal.h	/^qemu_get_alarm(void)$/;"	f
qemu_get_vmtime	pal.h	/^qemu_get_vmtime(void)$/;"	f
qemu_get_walltime	pal.h	/^qemu_get_walltime(void)$/;"	f
qemu_set_alarm_abs	pal.h	/^qemu_set_alarm_abs(unsigned long expire)$/;"	f
qemu_set_alarm_rel	pal.h	/^qemu_set_alarm_rel(unsigned long expire)$/;"	f
qsa_arr_addr	core_wildfire.h	/^	wildfire_2k	qsa_arr_addr[8];$/;"	m	struct:__anon21
qsa_arr_mask	core_wildfire.h	/^	wildfire_2k	qsa_arr_mask[8];$/;"	m	struct:__anon21
qsa_arr_valid	core_wildfire.h	/^	wildfire_2k	qsa_arr_valid;$/;"	m	struct:__anon21
qsa_busy_mask	core_wildfire.h	/^	wildfire_2k	qsa_busy_mask;$/;"	m	struct:__anon21
qsa_config	core_wildfire.h	/^	wildfire_2k	qsa_config[5];$/;"	m	struct:__anon21
qsa_cpu_err_sum	core_wildfire.h	/^	wildfire_2k	qsa_cpu_err_sum;$/;"	m	struct:__anon21
qsa_diag	core_wildfire.h	/^	wildfire_2k	qsa_diag;$/;"	m	struct:__anon21
qsa_diag_lock	core_wildfire.h	/^	wildfire_2k	qsa_diag_lock[4];$/;"	m	struct:__anon21
qsa_dtag_fc	core_wildfire.h	/^	wildfire_2k	qsa_dtag_fc;$/;"	m	struct:__anon21
qsa_err_ena	core_wildfire.h	/^	wildfire_2k	qsa_err_ena;$/;"	m	struct:__anon21
qsa_ill_cmd_err_sum	core_wildfire.h	/^	wildfire_2k	qsa_ill_cmd_err_sum;$/;"	m	struct:__anon21
qsa_misc_err_sum	core_wildfire.h	/^	wildfire_2k	qsa_misc_err_sum;$/;"	m	struct:__anon21
qsa_port_ena	core_wildfire.h	/^	wildfire_2k	qsa_port_ena;$/;"	m	struct:__anon21
qsa_port_map	core_wildfire.h	/^	wildfire_2k	qsa_port_map[4];$/;"	m	struct:__anon21
qsa_qbb_id	core_wildfire.h	/^	wildfire_2k	qsa_qbb_id;$/;"	m	struct:__anon21
qsa_qbb_pop	core_wildfire.h	/^	wildfire_2k	qsa_qbb_pop[2];$/;"	m	struct:__anon21
qsa_ref_int	core_wildfire.h	/^	wildfire_2k	qsa_ref_int;$/;"	m	struct:__anon21
qsa_scratch	core_wildfire.h	/^	wildfire_2k	qsa_scratch;$/;"	m	struct:__anon21
qsa_tmo_config	core_wildfire.h	/^	wildfire_2k	qsa_tmo_config;$/;"	m	struct:__anon21
qsa_tmo_err_sum	core_wildfire.h	/^	wildfire_2k	qsa_tmo_err_sum;$/;"	m	struct:__anon21
qsd_cpu_int_ena	core_wildfire.h	/^	wildfire_64	qsd_cpu_int_ena;$/;"	m	struct:__anon19
qsd_diag	core_wildfire.h	/^	wildfire_64	qsd_diag;$/;"	m	struct:__anon19
qsd_err_sum	core_wildfire.h	/^	wildfire_64	qsd_err_sum;$/;"	m	struct:__anon19
qsd_fault_ena	core_wildfire.h	/^	wildfire_64	qsd_fault_ena;$/;"	m	struct:__anon19
qsd_mem_config	core_wildfire.h	/^	wildfire_64	qsd_mem_config;$/;"	m	struct:__anon19
qsd_port_active	core_wildfire.h	/^	wildfire_64	qsd_port_active;$/;"	m	struct:__anon19
qsd_port_present	core_wildfire.h	/^	wildfire_64	qsd_port_present;$/;"	m	struct:__anon19
qsd_rev	core_wildfire.h	/^	wildfire_64	qsd_rev;$/;"	m	struct:__anon19
qsd_timer	core_wildfire.h	/^	wildfire_64	qsd_timer;$/;"	m	struct:__anon19
qsd_whami	core_wildfire.h	/^	wildfire_256	qsd_whami;$/;"	m	struct:__anon20
qsd_whami	core_wildfire.h	/^	wildfire_64	qsd_whami;$/;"	m	struct:__anon19
rate	agp_backend.h	/^		u32 rate : 3;$/;"	m	struct:_alpha_agp_mode::__anon50
raw	err_common.h	/^		} raw;$/;"	m	union:el_subpacket::__anon53	typeref:struct:el_subpacket::__anon53::__anon59
raw_copy_from_user	uaccess.h	/^raw_copy_from_user(void *to, const void __user *from, unsigned long len)$/;"	f
raw_copy_to_user	uaccess.h	/^raw_copy_to_user(void __user *to, const void *from, unsigned long len)$/;"	f
raw_smp_processor_id	smp.h	44;"	d
rbox	err_ev7.h	/^		struct ev7_pal_rbox_subpacket rbox;	     \/* Type     6 *\/$/;"	m	union:ev7_pal_subpacket::__anon48	typeref:struct:ev7_pal_subpacket::__anon48::ev7_pal_rbox_subpacket
rbox	err_ev7.h	/^	struct ev7_pal_rbox_subpacket *rbox;			\/* Type  6 *\/$/;"	m	struct:ev7_lf_subpackets	typeref:struct:ev7_lf_subpackets::ev7_pal_rbox_subpacket
rbox_cfg	err_ev7.h	/^	u64 rbox_cfg;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_e_cfg	err_ev7.h	/^	u64 rbox_e_cfg;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_e_err	err_ev7.h	/^	u64 rbox_e_err;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_imask	err_ev7.h	/^	u64 rbox_imask;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_int	err_ev7.h	/^	u64 rbox_int;$/;"	m	struct:ev7_pal_logout_subpacket
rbox_int	err_ev7.h	/^	u64 rbox_int;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_intq	err_ev7.h	/^	u64 rbox_intq;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_io_cfg	err_ev7.h	/^	u64 rbox_io_cfg;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_io_err	err_ev7.h	/^	u64 rbox_io_err;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_l_err	err_ev7.h	/^	u64 rbox_l_err;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_n_cfg	err_ev7.h	/^	u64 rbox_n_cfg;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_n_err	err_ev7.h	/^	u64 rbox_n_err;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_s_cfg	err_ev7.h	/^	u64 rbox_s_cfg;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_s_err	err_ev7.h	/^	u64 rbox_s_err;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_w_cfg	err_ev7.h	/^	u64 rbox_w_cfg;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_w_err	err_ev7.h	/^	u64 rbox_w_err;$/;"	m	struct:ev7_pal_rbox_subpacket
rbox_whami	err_ev7.h	/^	u64 rbox_whami;$/;"	m	struct:ev7_pal_logout_subpacket
rbox_whoami	err_ev7.h	/^	u64 rbox_whoami;$/;"	m	struct:ev7_pal_rbox_subpacket
rdfpcr	fpu.h	/^rdfpcr(void)$/;"	f
read_barrier_depends	barrier.h	62;"	d
readb	io.h	/^extern inline u8 readb(const volatile void __iomem *addr)$/;"	f
readb_relaxed	io.h	507;"	d
readl	io.h	/^extern inline u32 readl(const volatile void __iomem *addr)$/;"	f
readl_relaxed	io.h	509;"	d
readq	io.h	/^extern inline u64 readq(const volatile void __iomem *addr)$/;"	f
readq	io.h	573;"	d
readq_relaxed	io.h	510;"	d
readw	io.h	/^extern inline u16 readw(const volatile void __iomem *addr)$/;"	f
readw_relaxed	io.h	508;"	d
regatta_frame	err_common.h	/^		} regatta_frame;$/;"	m	union:el_subpacket::__anon53	typeref:struct:el_subpacket::__anon53::__anon58
regs	user.h	/^	unsigned long	regs[EF_SIZE\/8+32];	\/* integer and fp regs *\/$/;"	m	struct:user
regs_return_value	ptrace.h	/^static inline unsigned long regs_return_value(struct pt_regs *regs)$/;"	f
release_dma_lock	dma.h	/^static __inline__ void release_dma_lock(unsigned long flags)$/;"	f
res	hwrpb.h	/^	unsigned long res;$/;"	m	struct:percpu_struct
res1	hwrpb.h	/^	unsigned long res1, res2;$/;"	m	struct:pcb_struct
res1	hwrpb.h	/^	unsigned long res1;$/;"	m	struct:hwrpb_struct
res2	hwrpb.h	/^	unsigned long res1, res2;$/;"	m	struct:pcb_struct
res2	hwrpb.h	/^	unsigned long res2;$/;"	m	struct:hwrpb_struct
res3	hwrpb.h	/^	unsigned long res3;$/;"	m	struct:hwrpb_struct
reserved	core_titan.h	/^	titan_64	reserved[17];$/;"	m	struct:__anon3
reserved	core_titan.h	/^	u64 reserved;	\/* 0x50 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
reserved	core_tsunami.h	/^	tsunami_64	reserved;$/;"	m	struct:__anon35
reserved	err_common.h	/^			u16 reserved;$/;"	m	struct:el_subpacket::__anon53::__anon56
reserved	err_ev7.h	/^	u64 reserved;$/;"	m	struct:ev7_pal_io_one_port
reserved	err_ev7.h	/^	u64 reserved;$/;"	m	struct:ev7_pal_logout_subpacket
reserved	err_ev7.h	/^	u64 reserved[2];$/;"	m	struct:ev7_pal_io_subpacket
reserved	err_ev7.h	/^	u64 reserved[2];$/;"	m	struct:ev7_pal_processor_subpacket
reserved	err_ev7.h	/^	u64 reserved[2];$/;"	m	struct:ev7_pal_rbox_subpacket
reserved0	agp_backend.h	/^		u32 reserved0 : 1;$/;"	m	struct:_alpha_agp_mode::__anon50
reserved0	core_titan.h	/^			titan_64	reserved0;$/;"	m	struct:__anon5::__anon6::__anon7
reserved0	core_titan.h	/^			titan_64	reserved0;$/;"	m	struct:__anon5::__anon6::__anon8
reserved0	core_titan.h	/^	titan_64	reserved0[2];$/;"	m	struct:__anon5
reserved1	agp_backend.h	/^		u32 reserved1 : 2;$/;"	m	struct:_alpha_agp_mode::__anon50
reserved1	core_titan.h	/^			titan_64	reserved1;$/;"	m	struct:__anon5::__anon6::__anon7
reserved1	core_titan.h	/^			titan_64	reserved1[6];$/;"	m	struct:__anon5::__anon6::__anon8
reserved1	core_titan.h	/^	titan_64	reserved1[31];$/;"	m	struct:__anon5
reserved1	err_ev7.h	/^	u16 reserved1[2];$/;"	m	struct:ev7_pal_environmental_subpacket
reserved1	err_ev7.h	/^	u32 reserved1;$/;"	m	struct:ev7_pal_zbox_subpacket
reserved1	gct.h	/^	u16 reserved1;$/;"	m	struct:__gct6_node
reserved2	agp_backend.h	/^		u32 reserved2 : 14;$/;"	m	struct:_alpha_agp_mode::__anon50
reserved2	core_titan.h	/^			titan_64	reserved2[2];$/;"	m	struct:__anon5::__anon6::__anon7
reserved2	err_ev7.h	/^	u32 reserved2;$/;"	m	struct:ev7_pal_zbox_subpacket
reserved2	err_ev7.h	/^	u8 reserved2;$/;"	m	struct:ev7_pal_environmental_subpacket
reserved3	core_titan.h	/^			titan_64	reserved3[3];$/;"	m	struct:__anon5::__anon6::__anon7
reserved3	err_ev7.h	/^	u64 reserved3[2];$/;"	m	struct:ev7_pal_zbox_subpacket
restore_terminal	hwrpb.h	/^	void (*restore_terminal)(unsigned long);$/;"	m	struct:hwrpb_struct
restore_terminal_data	hwrpb.h	/^	unsigned long restore_terminal_data;$/;"	m	struct:hwrpb_struct
retry	mce.h	/^	unsigned int	retry	:  1;	\/* retry flag *\/$/;"	m	struct:el_common
rev	core_t2.h	/^  unsigned long rev;     long fill_15[3]; \/* CMIC Revision *\/$/;"	m	struct:sable_cpu_csr
rev	gct.h	/^	u16 rev;$/;"	m	struct:__gct6_node
revision	err_common.h	/^	u16 revision;		\/* header revision 		*\/$/;"	m	struct:el_subpacket
revision	hwrpb.h	/^	unsigned long revision;	$/;"	m	struct:hwrpb_struct
revision	hwrpb.h	/^	unsigned long revision;$/;"	m	struct:percpu_struct
rmb	barrier.h	8;"	d
route_tab	machvec.h	/^		unsigned int route_tab;$/;"	m	struct:alpha_machine_vector::__anon64::__anon67
rq	agp_backend.h	/^		u32 rq : 8;$/;"	m	struct:_alpha_agp_mode::__anon50
rsbv2	core_marvel.h	/^	io7_csr rsbv2[887];$/;"	m	struct:__anon44
rsrvd0	core_irongate.h	/^	igcsr32 rsrvd0[2];		\/* 0x10-0x17 reserved *\/$/;"	m	struct:__anon63
rsrvd0	core_irongate.h	/^	igcsr32 rsrvd0[6];		\/* 0x1C-0x33 reserved *\/$/;"	m	struct:__anon62
rsrvd1	core_irongate.h	/^	igcsr32 rsrvd1[2];		\/* 0x28-0x2F reserved *\/$/;"	m	struct:__anon63
rsrvd1	core_irongate.h	/^	igcsr32 rsrvd1[2];		\/* 0x38-0x3F reserved *\/$/;"	m	struct:__anon62
rsrvd2	core_irongate.h	/^	igcsr32 rsrvd2[1];		\/* 0x4C-0x4F reserved *\/$/;"	m	struct:__anon62
rsrvd2	core_irongate.h	/^	igcsr32 rsrvd2[2];		\/* 0x34-0x3B - reserved *\/$/;"	m	struct:__anon63
rsrvd3	core_irongate.h	/^	igcsr32 rsrvd3[1];		\/* 0x5C-0x5F reserved *\/$/;"	m	struct:__anon62
rsrvd4	core_irongate.h	/^	igcsr32 rsrvd4[2];		\/* 0x68-0x6F reserved *\/$/;"	m	struct:__anon62
rsrvd5	core_irongate.h	/^	igcsr32 rsrvd5[3];		\/* 0x74-0x7F reserved *\/$/;"	m	struct:__anon62
rsrvd6	core_irongate.h	/^	igcsr32 rsrvd6[4];		\/* 0x8C-0x9B reserved *\/$/;"	m	struct:__anon62
rsvd	core_marvel.h	/^		io7_csr rsvd[29];$/;"	m	struct:__anon44::__anon45
rsvd	core_marvel.h	/^		unsigned long rsvd : 40;		$/;"	m	struct:IO7_IID::__anon47
rsvd	core_titan.h	/^	titan_64	rsvd[2];$/;"	m	struct:__anon3
rsvd1	core_marvel.h	/^		unsigned rsvd1 : 17; $/;"	m	struct:IO7_POx_WBASE::__anon46
rsvd1	core_marvel.h	/^	io7_csr rsvd1[2];	\/* ?? spec doesn't show 0x180 *\/$/;"	m	struct:__anon43
rsvd1	core_marvel.h	/^	io7_csr rsvd1[97];$/;"	m	struct:__anon44
rsvd2	core_marvel.h	/^		unsigned rsvd2 : 32;$/;"	m	struct:IO7_POx_WBASE::__anon46
rsvd2	core_marvel.h	/^	io7_csr rsvd2[4];		\/* 0x0300 *\/$/;"	m	struct:__anon43
rsvd3	core_marvel.h	/^	io7_csr	rsvd3;$/;"	m	struct:__anon43
rsvd3	core_marvel.h	/^	io7_csr rsvd3[123];$/;"	m	struct:__anon44
rsvd4	core_marvel.h	/^	io7_csr rsvd4;			\/* 0x0700 *\/$/;"	m	struct:__anon43
rsvd4	core_marvel.h	/^	io7_csr rsvd4[240];$/;"	m	struct:__anon44
rsvd5	core_marvel.h	/^	io7_csr rsvd5[125];	    	\/* 0x31.a000 *\/$/;"	m	struct:__anon44
rsvd5	core_marvel.h	/^	io7_csr rsvd5[33];$/;"	m	struct:__anon43
rsvd6	core_marvel.h	/^	io7_csr rsvd6[31];$/;"	m	struct:__anon44
rsvd6	core_marvel.h	/^	io7_csr rsvd6[50];$/;"	m	struct:__anon43
rsvd7	core_marvel.h	/^	io7_csr rsvd7[16];$/;"	m	struct:__anon44
rsvd7	core_marvel.h	/^	io7_csr rsvd7[8];$/;"	m	struct:__anon43
rsvd8	core_marvel.h	/^	io7_csr rsvd8[7];$/;"	m	struct:__anon43
rsvd9	core_marvel.h	/^	io7_csr rsvd9[103];$/;"	m	struct:__anon43
rtc_boot_cpu_only	machvec.h	/^	int rtc_boot_cpu_only;$/;"	m	struct:alpha_machine_vector
rtc_port	machvec.h	/^	int rtc_port;$/;"	m	struct:alpha_machine_vector
rxrdy	hwrpb.h	/^	unsigned long rxrdy;$/;"	m	struct:hwrpb_struct
s	core_lca.h	/^	struct el_lca_mcheck_short *	s;$/;"	m	union:el_lca	typeref:struct:el_lca::el_lca_mcheck_short
sa_flags	signal.h	/^	int		sa_flags;$/;"	m	struct:osf_sigaction
sa_handler	signal.h	/^	__sighandler_t	sa_handler;$/;"	m	struct:osf_sigaction
sa_mask	signal.h	/^	old_sigset_t	sa_mask;$/;"	m	struct:osf_sigaction
sable_cpu_csr	core_t2.h	/^struct sable_cpu_csr {$/;"	s
save_terminal	hwrpb.h	/^	void (*save_terminal)(unsigned long);$/;"	m	struct:hwrpb_struct
save_terminal_data	hwrpb.h	/^	unsigned long save_terminal_data;$/;"	m	struct:hwrpb_struct
saved_owner	gct.h	/^	gct6_handle saved_owner;$/;"	m	struct:__gct6_node
saved_tbase	core_marvel.h	/^	unsigned long saved_tbase[4];$/;"	m	struct:io7_port
saved_wbase	core_marvel.h	/^	unsigned long saved_wbase[4];$/;"	m	struct:io7_port
saved_wmask	core_marvel.h	/^	unsigned long saved_wmask[4];$/;"	m	struct:io7_port
sba	agp_backend.h	/^		u32 sba : 1;$/;"	m	struct:_alpha_agp_mode::__anon50
sbz1	mce.h	/^	unsigned int	sbz1	: 30;	\/* should be zero *\/$/;"	m	struct:el_common
sc_addr	mce.h	/^        unsigned long   sc_addr;          \/* Address that was being accessed$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
sc_stat	mce.h	/^        unsigned long   sc_stat;          \/* Helps determine if the error was$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
sched_find_first_bit	bitops.h	/^sched_find_first_bit(const unsigned long b[2])$/;"	f
scr_memsetw	vga.h	/^static inline void scr_memsetw(u16 *s, u16 c, unsigned int count)$/;"	f
scr_readw	vga.h	/^static inline u16 scr_readw(volatile const u16 *addr)$/;"	f
scr_writew	vga.h	/^static inline void scr_writew(u16 val, volatile u16 *addr)$/;"	f
scratch	core_wildfire.h	/^	wildfire_64	scratch[4];$/;"	m	struct:__anon19
sctl	core_titan.h	/^			titan_64	sctl;$/;"	m	struct:__anon5::__anon6::__anon7
se_sum	core_wildfire.h	/^	wildfire_256	se_sum;$/;"	m	struct:__anon20
se_sum__non_dev_int	core_wildfire.h	/^	wildfire_64	se_sum__non_dev_int[4];$/;"	m	struct:__anon19
second	err_common.h	/^		u8 second;$/;"	m	struct:el_timestamp::__anon52
seg	processor.h	/^	unsigned long seg;$/;"	m	struct:__anon49
segment_eq	uaccess.h	23;"	d
serial_no	hwrpb.h	/^	unsigned long serial_no[2];$/;"	m	struct:percpu_struct
serr_l_whole	core_titan.h	/^	unsigned int serr_l_whole[2];$/;"	m	union:TPAchipSERR
serr_q_whole	core_titan.h	/^	unsigned long serr_q_whole;$/;"	m	union:TPAchipSERR
serr_r_bits	core_titan.h	/^	} serr_r_bits;$/;"	m	union:TPAchipSERR	typeref:struct:TPAchipSERR::__anon12
serr_v_addr	core_titan.h	/^		unsigned serr_v_addr : 32;		\/* [46:15]	*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_cmd	core_titan.h	/^		unsigned serr_v_cmd : 2;		\/* [55:54]	*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_cre	core_titan.h	/^		unsigned serr_v_cre : 1;		\/* [2]		*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_lost_cre	core_titan.h	/^		unsigned serr_v_lost_cre : 1;		\/* [4]		*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_lost_uecc	core_titan.h	/^		unsigned serr_v_lost_uecc : 1;		\/* [0]		*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_nxio	core_titan.h	/^		unsigned serr_v_nxio : 1;		\/* [3]		*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_rsvd0	core_titan.h	/^		unsigned serr_v_rsvd0 : 10;		\/* [14:5]	*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_rsvd1	core_titan.h	/^		unsigned serr_v_rsvd1 : 5;		\/* [51:47]	*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_source	core_titan.h	/^		unsigned serr_v_source : 2;		\/* [53:52]	*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_syn	core_titan.h	/^		unsigned serr_v_syn : 8;		\/* [63:56]	*\/$/;"	m	struct:TPAchipSERR::__anon12
serr_v_uecc	core_titan.h	/^		unsigned serr_v_uecc : 1;		\/* [1]  	*\/$/;"	m	struct:TPAchipSERR::__anon12
serren	core_titan.h	/^			titan_64	serren;$/;"	m	struct:__anon5::__anon6::__anon7
serror	core_titan.h	/^			titan_64	serror;$/;"	m	struct:__anon5::__anon6::__anon7
serrset	core_titan.h	/^			titan_64	serrset;$/;"	m	struct:__anon5::__anon6::__anon7
set_bit	bitops.h	/^set_bit(unsigned long nr, volatile void * addr)$/;"	f
set_dma_addr	dma.h	/^static __inline__ void set_dma_addr(unsigned int dmanr, unsigned int a)$/;"	f
set_dma_count	dma.h	/^static __inline__ void set_dma_count(unsigned int dmanr, unsigned int count)$/;"	f
set_dma_ext_mode	dma.h	/^static __inline__ void set_dma_ext_mode(unsigned int dmanr, char ext_mode)$/;"	f
set_dma_mode	dma.h	/^static __inline__ void set_dma_mode(unsigned int dmanr, char mode)$/;"	f
set_dma_page	dma.h	/^static __inline__ void set_dma_page(unsigned int dmanr, unsigned int pagenr)$/;"	f
set_fs	uaccess.h	21;"	d
set_hae	io.h	/^extern inline void set_hae(unsigned long new_hae)$/;"	f
set_pte	pgtable.h	28;"	d
set_pte_at	pgtable.h	29;"	d
setipl	irqflags.h	25;"	d
setup	agp_backend.h	/^	int (*setup)(alpha_agp_info *);$/;"	m	struct:alpha_agp_ops
sg	core_marvel.h	/^		unsigned sg : 1;	\/* <1>			*\/$/;"	m	struct:IO7_POx_WBASE::__anon46
sg_isa	pci.h	/^	struct pci_iommu_arena *sg_isa;$/;"	m	struct:pci_controller	typeref:struct:pci_controller::pci_iommu_arena
sg_pci	pci.h	/^	struct pci_iommu_arena *sg_pci;$/;"	m	struct:pci_controller	typeref:struct:pci_controller::pci_iommu_arena
shadow	mce.h	/^        unsigned long   shadow[8];        \/* Shadow reg. 8-14, 25           *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
sic	core_t2.h	/^  unsigned long sic;     long fill_12[3]; \/* System Interrupt Clear *\/$/;"	m	struct:sable_cpu_csr
sig	signal.h	/^	unsigned long sig[_NSIG_WORDS];$/;"	m	struct:__anon15
signal	user.h	/^	long int	signal;			\/* signal causing core dump *\/$/;"	m	struct:user
signal_pt_regs	ptrace.h	19;"	d
sigset_t	signal.h	/^} sigset_t;$/;"	t	typeref:struct:__anon15
sio	machvec.h	/^	    } sio;$/;"	m	union:alpha_machine_vector::__anon64	typeref:struct:alpha_machine_vector::__anon64::__anon67
size	agp_backend.h	/^		unsigned long size;$/;"	m	struct:_alpha_agp_info::__anon51
size	gct.h	/^	u16 size;$/;"	m	struct:__gct6_node
size	hwrpb.h	/^	unsigned long size;		\/* size of hwrpb *\/$/;"	m	struct:hwrpb_struct
size	mce.h	/^	unsigned int	size;		\/* size in bytes of logout area *\/$/;"	m	struct:el_common
smir	core_titan.h	/^	u64 smir;	\/* 0x10 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
smm	hwrpb.h	/^	long smm;			\/* SMM nubber used by LMF       *\/$/;"	m	struct:dsr_struct
smp_call_function_on_cpu	smp.h	54;"	d
smp_callin	machvec.h	/^	void (*smp_callin)(void);$/;"	m	struct:alpha_machine_vector
sparse_io_base	pci.h	/^	unsigned long sparse_io_base;$/;"	m	struct:pci_controller
sparse_mem_base	pci.h	/^	unsigned long sparse_mem_base;$/;"	m	struct:pci_controller
spin_lock_prefetch	processor.h	/^extern inline void spin_lock_prefetch(const void *ptr)  $/;"	f
spin_lock_prefetch	processor.h	60;"	d
sprst	core_titan.h	/^	titan_64	sprst;$/;"	m	struct:__anon5
ssn	hwrpb.h	/^	unsigned char ssn[16];		\/* system serial number: big bother is watching *\/$/;"	m	struct:hwrpb_struct
start_code	user.h	/^	unsigned long	start_code;		\/* text starting address *\/$/;"	m	struct:user
start_data	user.h	/^	unsigned long	start_data;		\/* data starting address *\/$/;"	m	struct:user
start_pfn	hwrpb.h	/^	unsigned long start_pfn;$/;"	m	struct:memclust_struct
start_stack	user.h	/^	unsigned long	start_stack;		\/* stack starting address *\/$/;"	m	struct:user
stat_cmd	core_irongate.h	/^	igcsr32 stat_cmd;		\/* 0x04 - Status and Command regs *\/$/;"	m	struct:__anon63
stat_cmd	core_irongate.h	/^	igcsr32 stat_cmd;		\/* 0x04 - status, command *\/$/;"	m	struct:__anon62
status	thread_info.h	/^	unsigned int		status;		\/* thread-synchronous flags *\/$/;"	m	struct:thread_info
str	core_titan.h	/^	titan_64	str;$/;"	m	struct:__anon4
str	core_tsunami.h	/^	tsunami_64	str;$/;"	m	struct:__anon34
subpacket_count	err_ev7.h	/^	u32 subpacket_count;$/;"	m	struct:ev7_pal_logout_subpacket
subtype	gct.h	/^	u8 subtype;$/;"	m	struct:__anon69
subtype	gct.h	/^	u8 subtype;$/;"	m	struct:__gct6_node
summary	core_titan.h	/^	u64 summary;	\/* 0x00 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
summary	core_titan.h	/^	u64 summary;	\/* 0x00 *\/$/;"	m	struct:el_TITAN_sysdata_mcheck
svr_mgr	core_apecs.h	/^	unsigned long svr_mgr;$/;"	m	struct:el_apecs_mikasa_sysdata_mcheck
swap_ex_entry_fixup	extable.h	50;"	d
swcr_update_status	fpu.h	/^swcr_update_status(unsigned long swcr, unsigned long fpcr)$/;"	f
switch_mm	mmu_context.h	220;"	d
switch_mm	mmu_context.h	224;"	d
switch_mm	mmu_context.h	227;"	d
switch_to	switch_to.h	9;"	d
sys	machvec.h	/^	} sys;$/;"	m	struct:alpha_machine_vector	typeref:union:alpha_machine_vector::__anon64
sys_doors	core_titan.h	/^	u64 sys_doors;	\/* 0x30 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
sys_err	err_common.h	/^		} sys_err;			$/;"	m	union:el_subpacket::__anon53	typeref:struct:el_subpacket::__anon53::__anon54
sys_event	err_common.h	/^		} sys_event;$/;"	m	union:el_subpacket::__anon53	typeref:struct:el_subpacket::__anon53::__anon55
sys_offset	mce.h	/^	unsigned int	sys_offset;	\/* system-specific offset *\/$/;"	m	struct:el_common
sys_revision	hwrpb.h	/^	unsigned long sys_revision;$/;"	m	struct:hwrpb_struct
sys_type	hwrpb.h	/^	unsigned long sys_type;$/;"	m	struct:hwrpb_struct
sys_variation	hwrpb.h	/^	unsigned long sys_variation;$/;"	m	struct:hwrpb_struct
syscall_get_arch	syscall.h	/^static inline int syscall_get_arch(void)$/;"	f
sysdata	agp_backend.h	/^		void *sysdata;$/;"	m	struct:_alpha_agp_info::__anon51
sysdata	pci.h	/^	void *sysdata;$/;"	m	struct:pci_controller
sysname_off	hwrpb.h	/^	unsigned long  sysname_off;	\/* offset to sysname char count *\/$/;"	m	struct:dsr_struct
system_offset	err_common.h	/^			u32 system_offset;$/;"	m	struct:el_subpacket::__anon53::__anon57
t2	machvec.h	/^	    } t2;$/;"	m	union:alpha_machine_vector::__anon64	typeref:struct:alpha_machine_vector::__anon64::__anon66
t2_inb	core_t2.h	/^extern inline u8 t2_inb(unsigned long addr)$/;"	f
t2_inl	core_t2.h	/^extern inline u32 t2_inl(unsigned long addr)$/;"	f
t2_inw	core_t2.h	/^extern inline u16 t2_inw(unsigned long addr)$/;"	f
t2_ioportmap	core_t2.h	/^__EXTERN_INLINE void __iomem *t2_ioportmap(unsigned long addr)$/;"	f
t2_ioremap	core_t2.h	/^__EXTERN_INLINE void __iomem *t2_ioremap(unsigned long addr, $/;"	f
t2_is_ioaddr	core_t2.h	/^__EXTERN_INLINE int t2_is_ioaddr(unsigned long addr)$/;"	f
t2_is_mmio	core_t2.h	/^__EXTERN_INLINE int t2_is_mmio(const volatile void __iomem *addr)$/;"	f
t2_outb	core_t2.h	/^extern inline void t2_outb(u8 b, unsigned long addr)$/;"	f
t2_outl	core_t2.h	/^extern inline void t2_outl(u32 b, unsigned long addr)$/;"	f
t2_outw	core_t2.h	/^extern inline void t2_outw(u16 b, unsigned long addr)$/;"	f
t2_readb	core_t2.h	/^__EXTERN_INLINE u8 t2_readb(const volatile void __iomem *xaddr)$/;"	f
t2_readl	core_t2.h	/^__EXTERN_INLINE u32 t2_readl(const volatile void __iomem *xaddr)$/;"	f
t2_readq	core_t2.h	/^__EXTERN_INLINE u64 t2_readq(const volatile void __iomem *xaddr)$/;"	f
t2_readw	core_t2.h	/^__EXTERN_INLINE u16 t2_readw(const volatile void __iomem *xaddr)$/;"	f
t2_set_hae	core_t2.h	438;"	d
t2_set_hae	core_t2.h	440;"	d
t2_trivial_io_bw	core_t2.h	603;"	d
t2_trivial_io_lq	core_t2.h	604;"	d
t2_trivial_iounmap	core_t2.h	605;"	d
t2_trivial_rw_bw	core_t2.h	601;"	d
t2_trivial_rw_lq	core_t2.h	602;"	d
t2_writeb	core_t2.h	/^__EXTERN_INLINE void t2_writeb(u8 b, volatile void __iomem *xaddr)$/;"	f
t2_writel	core_t2.h	/^__EXTERN_INLINE void t2_writel(u32 b, volatile void __iomem *xaddr)$/;"	f
t2_writeq	core_t2.h	/^__EXTERN_INLINE void t2_writeq(u64 b, volatile void __iomem *xaddr)$/;"	f
t2_writew	core_t2.h	/^__EXTERN_INLINE void t2_writew(u16 b, volatile void __iomem *xaddr)$/;"	f
target	core_wildfire.h	/^		wildfire_64	target;$/;"	m	struct:__anon22::__anon24
target	core_wildfire.h	/^		wildfire_64	target;$/;"	m	struct:__anon26::__anon27
task	thread_info.h	/^	struct task_struct	*task;		\/* main task structure *\/$/;"	m	struct:thread_info	typeref:struct:thread_info::task_struct
task_pt_regs	ptrace.h	14;"	d
tba	core_titan.h	/^	titan_64	tba[4];$/;"	m	struct:__anon5
tba	core_tsunami.h	/^	tsunami_64	tba[4];$/;"	m	struct:__anon35
tbase	core_wildfire.h	/^		wildfire_64	tbase;$/;"	m	struct:__anon30::__anon31
tbhb_offset	hwrpb.h	/^	unsigned long tbhb_offset;	\/* Translation Buffer Hint Block *\/$/;"	m	struct:hwrpb_struct
tbi	pal.h	109;"	d
tbia	pal.h	114;"	d
tbiap	pal.h	113;"	d
tbis	pal.h	112;"	d
tbisd	pal.h	111;"	d
tbisi	pal.h	110;"	d
tdr	core_titan.h	/^	titan_64	tdr;$/;"	m	struct:__anon3
tdr	core_tsunami.h	/^	tsunami_64	tdr;$/;"	m	struct:__anon33
temp_warn	core_titan.h	/^	u64 temp_warn;	\/* 0x38 *\/$/;"	m	struct:el_PRIVATEER_envdata_mcheck
test_and_change_bit	bitops.h	/^test_and_change_bit(unsigned long nr, volatile void * addr)$/;"	f
test_and_clear_bit	bitops.h	/^test_and_clear_bit(unsigned long nr, volatile void * addr)$/;"	f
test_and_set_bit	bitops.h	/^test_and_set_bit(unsigned long nr, volatile void *addr)$/;"	f
test_and_set_bit_lock	bitops.h	/^test_and_set_bit_lock(unsigned long nr, volatile void *addr)$/;"	f
test_bit	bitops.h	/^test_bit(int nr, const volatile void * addr)$/;"	f
thread_info	thread_info.h	/^struct thread_info {$/;"	s
thread_struct	processor.h	/^struct thread_struct { };$/;"	s
timestamp	err_common.h	/^			union el_timestamp timestamp;$/;"	m	struct:el_subpacket::__anon53::__anon55	typeref:union:el_subpacket::__anon53::__anon55::el_timestamp
timestamp	err_common.h	/^			union el_timestamp timestamp;$/;"	m	struct:el_subpacket::__anon53::__anon56	typeref:union:el_subpacket::__anon53::__anon56::el_timestamp
timestamp	err_ev7.h	/^	union el_timestamp timestamp;$/;"	m	struct:ev7_pal_logout_subpacket	typeref:union:ev7_pal_logout_subpacket::el_timestamp
titan_64	core_titan.h	/^} titan_64;$/;"	t	typeref:struct:__anon2
titan_cchip	core_titan.h	/^} titan_cchip;$/;"	t	typeref:struct:__anon3
titan_dchip	core_titan.h	/^} titan_dchip;$/;"	t	typeref:struct:__anon4
titan_is_ioaddr	core_titan.h	/^__EXTERN_INLINE int titan_is_ioaddr(unsigned long addr)$/;"	f
titan_pachip	core_titan.h	/^} titan_pachip;$/;"	t	typeref:struct:__anon9
titan_pachip_port	core_titan.h	/^} titan_pachip_port;$/;"	t	typeref:struct:__anon5
titan_trivial_io_bw	core_titan.h	398;"	d
titan_trivial_io_lq	core_titan.h	399;"	d
titan_trivial_iounmap	core_titan.h	400;"	d
titan_trivial_rw_bw	core_titan.h	396;"	d
titan_trivial_rw_lq	core_titan.h	397;"	d
tlb_end_vma	tlb.h	6;"	d
tlb_flush	tlb.h	9;"	d
tlb_start_vma	tlb.h	5;"	d
tlbia	core_tsunami.h	/^	tsunami_64	tlbia;$/;"	m	struct:__anon35
tlbiv	core_tsunami.h	/^	tsunami_64	tlbiv;$/;"	m	struct:__anon35
tpu_mask	core_marvel.h	/^		unsigned tpu_mask : 4;		\/* <12:9> rsvd	*\/$/;"	m	struct:IO7_IID::__anon47
translate	agp_backend.h	/^	unsigned long (*translate)(alpha_agp_info *, dma_addr_t);$/;"	m	struct:alpha_agp_ops
tsunami_64	core_tsunami.h	/^} tsunami_64;$/;"	t	typeref:struct:__anon32
tsunami_cchip	core_tsunami.h	/^} tsunami_cchip;$/;"	t	typeref:struct:__anon33
tsunami_dchip	core_tsunami.h	/^} tsunami_dchip;$/;"	t	typeref:struct:__anon34
tsunami_is_ioaddr	core_tsunami.h	/^__EXTERN_INLINE int tsunami_is_ioaddr(unsigned long addr)$/;"	f
tsunami_is_mmio	core_tsunami.h	/^__EXTERN_INLINE int tsunami_is_mmio(const volatile void __iomem *xaddr)$/;"	f
tsunami_pchip	core_tsunami.h	/^} tsunami_pchip;$/;"	t	typeref:struct:__anon35
tsunami_trivial_io_bw	core_tsunami.h	323;"	d
tsunami_trivial_io_lq	core_tsunami.h	324;"	d
tsunami_trivial_iounmap	core_tsunami.h	325;"	d
tsunami_trivial_rw_bw	core_tsunami.h	321;"	d
tsunami_trivial_rw_lq	core_tsunami.h	322;"	d
ttr	core_titan.h	/^	titan_64	ttr;$/;"	m	struct:__anon3
ttr	core_tsunami.h	/^	tsunami_64	ttr;$/;"	m	struct:__anon33
txrdy	hwrpb.h	/^	unsigned long txrdy;$/;"	m	struct:hwrpb_struct
type	err_common.h	/^	u16 type;		\/* ...determine content     	*\/$/;"	m	struct:el_subpacket
type	gct.h	/^	u8 type;	$/;"	m	struct:__anon69
type	gct.h	/^	u8 type;	$/;"	m	struct:__gct6_node
type	hwrpb.h	/^	unsigned long type;$/;"	m	struct:percpu_struct
u_ar0	user.h	/^	unsigned long	u_ar0;			\/* help gdb find registers *\/$/;"	m	struct:user
u_comm	user.h	/^	char		u_comm[32];		\/* user command name *\/$/;"	m	struct:user
u_dsize	user.h	/^	size_t		u_dsize;		\/* data size (pages) *\/$/;"	m	struct:user
u_ssize	user.h	/^	size_t		u_ssize;		\/* stack size (pages) *\/$/;"	m	struct:user
u_tsize	user.h	/^	size_t		u_tsize;		\/* text size (pages) *\/$/;"	m	struct:user
uc_flags	ucontext.h	/^	unsigned long	  uc_flags;$/;"	m	struct:ucontext
uc_link	ucontext.h	/^	struct ucontext  *uc_link;$/;"	m	struct:ucontext	typeref:struct:ucontext::ucontext
uc_mcontext	ucontext.h	/^	struct sigcontext uc_mcontext;$/;"	m	struct:ucontext	typeref:struct:ucontext::sigcontext
uc_osf_sigmask	ucontext.h	/^	old_sigset_t	  uc_osf_sigmask;$/;"	m	struct:ucontext
uc_sigmask	ucontext.h	/^	sigset_t	  uc_sigmask;	\/* mask last for extensibility *\/$/;"	m	struct:ucontext
uc_stack	ucontext.h	/^	stack_t		  uc_stack;$/;"	m	struct:ucontext
uce_sum	core_wildfire.h	/^	wildfire_256	uce_sum;$/;"	m	struct:__anon20
uce_sum	core_wildfire.h	/^	wildfire_64	uce_sum[4];$/;"	m	struct:__anon19
ucontext	ucontext.h	/^struct ucontext {$/;"	s
unbind	agp_backend.h	/^	int (*unbind)(alpha_agp_info *, off_t, struct agp_memory *);$/;"	m	struct:alpha_agp_ops
unique	hwrpb.h	/^	unsigned long unique;$/;"	m	struct:pcb_struct
unit	extable.h	/^		unsigned unit;$/;"	m	union:exception_table_entry::exception_fixup
unit_id	err_ev7.h	/^	u8 unit_id;		\/* unit reporting condition *\/$/;"	m	struct:ev7_pal_environmental_subpacket
unmap_page_from_agp	agp.h	10;"	d
unused	word-at-a-time.h	/^	const unsigned long unused;$/;"	m	struct:word_at_a_time
update_irq_hw	machvec.h	/^	void (*update_irq_hw)(unsigned long, unsigned long, int);$/;"	m	struct:alpha_machine_vector
update_mmu_cache	pgtable.h	/^extern inline void update_mmu_cache(struct vm_area_struct * vma,$/;"	f
usage	hwrpb.h	/^	unsigned long usage;$/;"	m	struct:memclust_struct
user	user.h	/^struct user {$/;"	s
user_addr_max	uaccess.h	327;"	d
user_mode	ptrace.h	9;"	d
user_termio_to_kernel_termios	termios.h	19;"	d
user_termios_to_kernel_termios	termios.h	75;"	d
user_termios_to_kernel_termios_1	termios.h	81;"	d
usp	hwrpb.h	/^	unsigned long usp;$/;"	m	struct:pcb_struct
va	core_apecs.h	/^	unsigned long va;           \/* Effective VA of fault or miss. *\/$/;"	m	struct:el_apecs_procdata
va	core_lca.h	/^	unsigned long		va;		\/* virtual address register *\/$/;"	m	struct:el_lca_mcheck_long
va	hwrpb.h	/^	unsigned long va;$/;"	m	struct:vf_map_struct
va	mce.h	/^        unsigned long   va;               \/* Effective VA of fault or miss. *\/$/;"	m	struct:el_common_EV5_uncorrectable_mcheck
valreg	extable.h	/^			unsigned int valreg : 5;$/;"	m	struct:exception_table_entry::exception_fixup::__anon1
variation	hwrpb.h	/^	unsigned long variation;$/;"	m	struct:percpu_struct
vector_name	machvec.h	/^	const char *vector_name;$/;"	m	struct:alpha_machine_vector
vf_map_struct	hwrpb.h	/^struct vf_map_struct {$/;"	s
vga_readb	vga.h	47;"	d
vga_writeb	vga.h	48;"	d
vip	core_apecs.h	374;"	d
vip	core_apecs.h	498;"	d
vip	core_cia.h	341;"	d
vip	core_cia.h	465;"	d
vip	core_lca.h	219;"	d
vip	core_lca.h	342;"	d
vip	core_mcpcia.h	249;"	d
vip	core_mcpcia.h	363;"	d
vip	core_t2.h	361;"	d
vip	core_t2.h	596;"	d
virt_addr_valid	mmzone.h	109;"	d
virt_addr_valid	page.h	90;"	d
virt_to_bus	io.h	/^static inline unsigned long __deprecated virt_to_bus(void *address)$/;"	f
virt_to_page	mmzone.h	73;"	d
virt_to_page	page.h	87;"	d
virt_to_phys	io.h	/^static inline unsigned long virt_to_phys(void *address)$/;"	f
virtual_dma_init	floppy.h	/^__inline__ void virtual_dma_init(void)$/;"	f
vptb	hwrpb.h	/^	unsigned long vptb;		\/* Virtual Page Table Base address *\/$/;"	m	struct:hwrpb_struct
vucp	core_marvel.h	332;"	d
vucp	core_marvel.h	359;"	d
vuip	core_apecs.h	375;"	d
vuip	core_apecs.h	499;"	d
vuip	core_cia.h	342;"	d
vuip	core_cia.h	466;"	d
vuip	core_lca.h	220;"	d
vuip	core_lca.h	343;"	d
vuip	core_mcpcia.h	250;"	d
vuip	core_mcpcia.h	364;"	d
vuip	core_t2.h	362;"	d
vuip	core_t2.h	597;"	d
vuip	jensen.h	100;"	d
vuip	jensen.h	329;"	d
vulp	core_apecs.h	376;"	d
vulp	core_apecs.h	500;"	d
vulp	core_cia.h	343;"	d
vulp	core_cia.h	467;"	d
vulp	core_lca.h	221;"	d
vulp	core_lca.h	344;"	d
vusp	core_marvel.h	333;"	d
vusp	core_marvel.h	360;"	d
wbase	core_wildfire.h	/^		wildfire_64	wbase;$/;"	m	struct:__anon30::__anon31
wbase_m_addr	core_marvel.h	208;"	d
wbase_m_dac	core_marvel.h	207;"	d
wbase_m_ena	core_marvel.h	205;"	d
wbase_m_sg	core_marvel.h	206;"	d
wdr	core_tsunami.h	/^	tsunami_64	wdr;	\/* a.k.a. iic1 *\/$/;"	m	struct:__anon33
weird_vms_stuff	hwrpb.h	/^	unsigned long weird_vms_stuff;$/;"	m	struct:procdesc_struct
whami	core_irongate.h	/^	igcsr32 whami;			\/* 0x80 - who am I *\/$/;"	m	struct:__anon62
whami	err_ev7.h	/^	u64 whami;$/;"	m	struct:ev7_pal_logout_subpacket
wildfire_256	core_wildfire.h	/^} wildfire_256;$/;"	t	typeref:struct:__anon17
wildfire_2k	core_wildfire.h	/^} wildfire_2k;$/;"	t	typeref:struct:__anon18
wildfire_64	core_wildfire.h	/^} wildfire_64;$/;"	t	typeref:struct:__anon16
wildfire_fast_qsd	core_wildfire.h	/^} wildfire_fast_qsd;$/;"	t	typeref:struct:__anon20
wildfire_fe	core_wildfire.h	/^} wildfire_fe;$/;"	t	typeref:struct:__anon29
wildfire_gp	core_wildfire.h	/^} wildfire_gp;$/;"	t	typeref:struct:__anon25
wildfire_iop	core_wildfire.h	/^} wildfire_iop;$/;"	t	typeref:struct:__anon22
wildfire_ioportmap	core_wildfire.h	/^__EXTERN_INLINE void __iomem *wildfire_ioportmap(unsigned long addr)$/;"	f
wildfire_ioremap	core_wildfire.h	/^__EXTERN_INLINE void __iomem *wildfire_ioremap(unsigned long addr, $/;"	f
wildfire_is_ioaddr	core_wildfire.h	/^__EXTERN_INLINE int wildfire_is_ioaddr(unsigned long addr)$/;"	f
wildfire_is_mmio	core_wildfire.h	/^__EXTERN_INLINE int wildfire_is_mmio(const volatile void __iomem *xaddr)$/;"	f
wildfire_ne	core_wildfire.h	/^} wildfire_ne;$/;"	t	typeref:struct:__anon28
wildfire_pca	core_wildfire.h	/^} wildfire_pca;$/;"	t	typeref:struct:__anon26
wildfire_pci	core_wildfire.h	/^} wildfire_pci;$/;"	t	typeref:struct:__anon30
wildfire_qsa	core_wildfire.h	/^} wildfire_qsa;$/;"	t	typeref:struct:__anon21
wildfire_qsd	core_wildfire.h	/^} wildfire_qsd;$/;"	t	typeref:struct:__anon19
wildfire_trivial_io_bw	core_wildfire.h	307;"	d
wildfire_trivial_io_lq	core_wildfire.h	308;"	d
wildfire_trivial_iounmap	core_wildfire.h	309;"	d
wildfire_trivial_rw_bw	core_wildfire.h	305;"	d
wildfire_trivial_rw_lq	core_wildfire.h	306;"	d
wmask	core_wildfire.h	/^		wildfire_64	wmask;$/;"	m	struct:__anon30::__anon31
wmask_k_sz1gb	core_titan.h	141;"	d
wmask_k_sz1gb	core_tsunami.h	146;"	d
wmb	barrier.h	9;"	d
word_at_a_time	word-at-a-time.h	/^struct word_at_a_time {$/;"	s
wrfpcr	fpu.h	/^wrfpcr(unsigned long val)$/;"	f
writeb	io.h	/^extern inline void writeb(u8 b, volatile void __iomem *addr)$/;"	f
writeb_relaxed	io.h	511;"	d
writel	io.h	/^extern inline void writel(u32 b, volatile void __iomem *addr)$/;"	f
writel_relaxed	io.h	513;"	d
writeq	io.h	/^extern inline void writeq(u64 b, volatile void __iomem *addr)$/;"	f
writeq	io.h	572;"	d
writeq_relaxed	io.h	514;"	d
writew	io.h	/^extern inline void writew(u16 b, volatile void __iomem *addr)$/;"	f
writew_relaxed	io.h	512;"	d
wsba	core_titan.h	/^	titan_64	wsba[4];$/;"	m	struct:__anon5
wsba	core_tsunami.h	/^	tsunami_64	wsba[4];$/;"	m	struct:__anon35
wsba_m_addr	core_titan.h	140;"	d
wsba_m_addr	core_tsunami.h	145;"	d
wsba_m_ena	core_titan.h	138;"	d
wsba_m_ena	core_tsunami.h	142;"	d
wsba_m_ptp	core_tsunami.h	144;"	d
wsba_m_sg	core_titan.h	139;"	d
wsba_m_sg	core_tsunami.h	143;"	d
wsba_q_whole	core_titan.h	/^	int wsba_q_whole [2];$/;"	m	union:TPAchipWSBA
wsba_q_whole	core_tsunami.h	/^	int wsba_q_whole [2];$/;"	m	union:TPchipWSBA
wsba_r_bits	core_titan.h	/^        } wsba_r_bits;$/;"	m	union:TPAchipWSBA	typeref:struct:TPAchipWSBA::__anon10
wsba_r_bits	core_tsunami.h	/^	} wsba_r_bits;$/;"	m	union:TPchipWSBA	typeref:struct:TPchipWSBA::__anon37
wsba_v_addr	core_titan.h	/^		unsigned wsba_v_addr : 12;$/;"	m	struct:TPAchipWSBA::__anon10
wsba_v_addr	core_tsunami.h	/^		unsigned wsba_v_addr : 12;$/;"	m	struct:TPchipWSBA::__anon37
wsba_v_ena	core_titan.h	/^		unsigned wsba_v_ena : 1;$/;"	m	struct:TPAchipWSBA::__anon10
wsba_v_ena	core_tsunami.h	/^		unsigned wsba_v_ena : 1;$/;"	m	struct:TPchipWSBA::__anon37
wsba_v_ptp	core_tsunami.h	/^		unsigned wsba_v_ptp : 1;$/;"	m	struct:TPchipWSBA::__anon37
wsba_v_rsvd1	core_titan.h	/^		unsigned wsba_v_rsvd1 : 18;$/;"	m	struct:TPAchipWSBA::__anon10
wsba_v_rsvd1	core_tsunami.h	/^		unsigned wsba_v_rsvd1 : 17;$/;"	m	struct:TPchipWSBA::__anon37
wsba_v_rsvd2	core_titan.h	/^		unsigned wsba_v_rsvd2 : 32;$/;"	m	struct:TPAchipWSBA::__anon10
wsba_v_rsvd2	core_tsunami.h	/^		unsigned wsba_v_rsvd2 : 32;$/;"	m	struct:TPchipWSBA::__anon37
wsba_v_sg	core_titan.h	/^		unsigned wsba_v_sg : 1;$/;"	m	struct:TPAchipWSBA::__anon10
wsba_v_sg	core_tsunami.h	/^		unsigned wsba_v_sg : 1;$/;"	m	struct:TPchipWSBA::__anon37
wsm	core_titan.h	/^	titan_64	wsm[4];$/;"	m	struct:__anon5
wsm	core_tsunami.h	/^	tsunami_64	wsm[4];$/;"	m	struct:__anon35
xchg	cmpxchg.h	45;"	d
xchg_local	cmpxchg.h	13;"	d
xlate_dev_kmem_ptr	io.h	584;"	d
xlate_dev_mem_ptr	io.h	579;"	d
xor_block_alpha	xor.h	/^static struct xor_block_template xor_block_alpha = {$/;"	v	typeref:struct:xor_block_template
xor_block_alpha_prefetch	xor.h	/^static struct xor_block_template xor_block_alpha_prefetch = {$/;"	v	typeref:struct:xor_block_template
year	err_common.h	/^		u8 year;$/;"	m	struct:el_timestamp::__anon52
zbox	err_ev7.h	/^		struct ev7_pal_zbox_subpacket zbox;	     \/* Type     5 *\/$/;"	m	union:ev7_pal_subpacket::__anon48	typeref:struct:ev7_pal_subpacket::__anon48::ev7_pal_zbox_subpacket
zbox	err_ev7.h	/^	struct ev7_pal_zbox_subpacket *zbox;			\/* Type  5 *\/$/;"	m	struct:ev7_lf_subpackets	typeref:struct:ev7_lf_subpackets::ev7_pal_zbox_subpacket
zbox0_dift_err_status	err_ev7.h	/^	u32 zbox0_dift_err_status;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_dift_timeout	err_ev7.h	/^	u32 zbox0_dift_timeout;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_dram_err_adr	err_ev7.h	/^	u32 zbox0_dram_err_adr;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_dram_err_ctl	err_ev7.h	/^	u32 zbox0_dram_err_ctl;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_dram_err_status_1	err_ev7.h	/^	u32 zbox0_dram_err_status_1;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_dram_err_status_2	err_ev7.h	/^	u32 zbox0_dram_err_status_2;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_dram_err_status_3	err_ev7.h	/^	u32 zbox0_dram_err_status_3;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_dram_mapper_ctl	err_ev7.h	/^	u32 zbox0_dram_mapper_ctl;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_error_pa	err_ev7.h	/^	u64 zbox0_error_pa;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_frc_err_adr	err_ev7.h	/^	u32 zbox0_frc_err_adr;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox0_ored_syndrome	err_ev7.h	/^	u64 zbox0_ored_syndrome;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_dift_err_status	err_ev7.h	/^	u32 zbox1_dift_err_status;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_dift_timeout	err_ev7.h	/^	u32 zbox1_dift_timeout;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_dram_err_adr	err_ev7.h	/^	u32 zbox1_dram_err_adr;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_dram_err_ctl	err_ev7.h	/^	u32 zbox1_dram_err_ctl;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_dram_err_status_1	err_ev7.h	/^	u32 zbox1_dram_err_status_1;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_dram_err_status_2	err_ev7.h	/^	u32 zbox1_dram_err_status_2;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_dram_err_status_3	err_ev7.h	/^	u32 zbox1_dram_err_status_3;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_dram_mapper_ctl	err_ev7.h	/^	u32 zbox1_dram_mapper_ctl;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_error_pa	err_ev7.h	/^	u64 zbox1_error_pa;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_frc_err_adr	err_ev7.h	/^	u32 zbox1_frc_err_adr;$/;"	m	struct:ev7_pal_zbox_subpacket
zbox1_ored_syndrome	err_ev7.h	/^	u64 zbox1_ored_syndrome;$/;"	m	struct:ev7_pal_zbox_subpacket
zero_bytemask	word-at-a-time.h	56;"	d
