#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Oct 23 19:03:09 2016
# Process ID: 3336
# Current directory: /home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/Karatsubas/Karatsubas.runs/synth_1
# Command line: vivado -log Sgf_Multiplication.vds -mode batch -messageDb vivado.pb -notrace -source Sgf_Multiplication.tcl
# Log file: /home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/Karatsubas/Karatsubas.runs/synth_1/Sgf_Multiplication.vds
# Journal file: /home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/Karatsubas/Karatsubas.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Sgf_Multiplication.tcl -notrace
Command: synth_design -top Sgf_Multiplication -part xc7a100tcsg324-1 -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3373 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1015.117 ; gain = 123.137 ; free physical = 148 ; free virtual = 5591
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Sgf_Multiplication' [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/Sgf_Multiplication.v:23]
	Parameter SW bound to: 24 - type: integer 
	Parameter half bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier' [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/multiplier.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier' (1#1) [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/multiplier.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/adder.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'multiplier__parameterized0' [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/multiplier.v:23]
	Parameter W bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier__parameterized0' (2#1) [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/multiplier.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor' [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/substractor.v:23]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor' (3#1) [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/adder.v:23]
	Parameter W bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (3#1) [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/adder.v:23]
WARNING: [Synth 8-689] width (38) of port connection 'Data_B_i' does not match port width (48) of module 'adder__parameterized0' [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/Sgf_Multiplication.v:131]
INFO: [Synth 8-256] done synthesizing module 'Sgf_Multiplication' (4#1) [/home/jorge/Documents/1Proyectos_TesisdeGraduacion_ASIC/my_sourcefiles/Source_Files/Multipliers/26bit/FrancisKOA/Sgf_Multiplication.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1055.555 ; gain = 163.574 ; free physical = 126 ; free virtual = 5558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1055.555 ; gain = 163.574 ; free physical = 126 ; free virtual = 5558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1063.559 ; gain = 171.578 ; free physical = 126 ; free virtual = 5558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1071.566 ; gain = 179.586 ; free physical = 117 ; free virtual = 5552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
Module substractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
Module adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1152.574 ; gain = 260.594 ; free physical = 116 ; free virtual = 5461
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP genblk1.left/pdt_int_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1.left/pdt_int_reg is absorbed into DSP genblk1.left/pdt_int_reg.
DSP Report: operator genblk1.left/pdt_int0 is absorbed into DSP genblk1.left/pdt_int_reg.
DSP Report: Generating DSP genblk1.Subtr_1/Data_S_o0, operation Mode is: C+((D+A)*B)'+1.
DSP Report: register genblk1.middle/pdt_int_reg is absorbed into DSP genblk1.Subtr_1/Data_S_o0.
DSP Report: operator genblk1.Subtr_1/Data_S_o0 is absorbed into DSP genblk1.Subtr_1/Data_S_o0.
DSP Report: operator genblk1.middle/pdt_int0 is absorbed into DSP genblk1.Subtr_1/Data_S_o0.
DSP Report: operator genblk1.A_operation/Data_S_o0 is absorbed into DSP genblk1.Subtr_1/Data_S_o0.
DSP Report: Generating DSP genblk1.right/pdt_int_reg, operation Mode is: (A*B)'.
DSP Report: register genblk1.right/pdt_int_reg is absorbed into DSP genblk1.right/pdt_int_reg.
DSP Report: operator genblk1.right/pdt_int0 is absorbed into DSP genblk1.right/pdt_int_reg.
DSP Report: Generating DSP genblk1.Subtr_2/Data_S_o0, operation Mode is: PCIN-A:B.
DSP Report: operator genblk1.Subtr_2/Data_S_o0 is absorbed into DSP genblk1.Subtr_2/Data_S_o0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.582 ; gain = 268.602 ; free physical = 121 ; free virtual = 5444
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1160.582 ; gain = 268.602 ; free physical = 120 ; free virtual = 5442

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 4, Available = 0. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier         | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|multiplier         | C+((D+A)*B)'+1 | 12     | 13     | 26     | 12     | 26     | 0    | 0    | 0    | 0    | 0     | 1    | 0    | 
|multiplier         | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Sgf_Multiplication | PCIN-A:B       | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1204.621 ; gain = 312.641 ; free physical = 176 ; free virtual = 5398
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1204.621 ; gain = 312.641 ; free physical = 176 ; free virtual = 5398

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1204.621 ; gain = 312.641 ; free physical = 176 ; free virtual = 5398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 164 ; free virtual = 5386
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 164 ; free virtual = 5386

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 164 ; free virtual = 5386
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 168 ; free virtual = 5388
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 168 ; free virtual = 5388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 166 ; free virtual = 5386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 166 ; free virtual = 5386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 166 ; free virtual = 5386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 166 ; free virtual = 5386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   107|
|3     |LUT1   |    39|
|4     |LUT2   |   265|
|5     |LUT3   |    37|
|6     |LUT4   |    85|
|7     |LUT5   |    35|
|8     |LUT6   |   286|
|9     |FDRE   |    74|
|10    |IBUF   |    49|
|11    |OBUF   |    48|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+---------------------------+------+
|      |Instance                |Module                     |Cells |
+------+------------------------+---------------------------+------+
|1     |top                     |                           |  1026|
|2     |  \genblk1.Final        |adder__parameterized0      |    26|
|3     |  \genblk1.Subtr_1      |substractor                |    30|
|4     |  \genblk1.Subtr_2      |substractor_1              |     7|
|5     |  \genblk1.A_operation  |adder                      |    16|
|6     |  \genblk1.B_operation  |adder_0                    |    16|
|7     |  \genblk1.left         |multiplier                 |   255|
|8     |  \genblk1.middle       |multiplier__parameterized0 |   303|
|9     |  \genblk1.right        |multiplier_2               |   275|
+------+------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1212.629 ; gain = 320.648 ; free physical = 166 ; free virtual = 5385
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1212.629 ; gain = 233.508 ; free physical = 166 ; free virtual = 5386
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1212.637 ; gain = 320.656 ; free physical = 166 ; free virtual = 5386
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1290.641 ; gain = 324.105 ; free physical = 139 ; free virtual = 5294
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:01 . Memory (MB): peak = 1322.656 ; gain = 0.000 ; free physical = 126 ; free virtual = 5292
INFO: [Common 17-206] Exiting Vivado at Sun Oct 23 19:04:14 2016...
