#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564f7d0fd080 .scope module, "tb_Multiplicador" "tb_Multiplicador" 2 3;
 .timescale -9 -12;
v0x564f7d1297b0_0 .var "Clock", 0 0;
v0x564f7d129980_0 .var "Multiplicador", 7 0;
v0x564f7d129a40_0 .var "Multiplicando", 7 0;
v0x564f7d129ae0_0 .net "Producto", 16 0, L_0x564f7d12afb0;  1 drivers
v0x564f7d129bf0_0 .net "Ready", 0 0, L_0x564f7d12a680;  1 drivers
v0x564f7d129d30_0 .var "Reset", 0 0;
v0x564f7d129dd0_0 .var "Start", 0 0;
E_0x564f7d0dd6e0 .event negedge, v0x564f7d1200a0_0;
S_0x564f7d101b30 .scope module, "DUT" "Multiplicador_KCA_MMP" 2 15, 3 4 0, S_0x564f7d0fd080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Start"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 8 "Multiplicando"
    .port_info 4 /INPUT 8 "Multiplicador"
    .port_info 5 /OUTPUT 17 "Producto"
    .port_info 6 /OUTPUT 1 "Ready"
v0x564f7d128a20_0 .net "Add_regs", 0 0, L_0x564f7d12a800;  1 drivers
v0x564f7d128ae0_0 .net "Clock", 0 0, v0x564f7d1297b0_0;  1 drivers
v0x564f7d128ba0_0 .net "Decr_P", 0 0, L_0x564f7d12a720;  1 drivers
v0x564f7d128c90_0 .net "Load_regs", 0 0, L_0x564f7d12a990;  1 drivers
v0x564f7d128d80_0 .net "Multiplicador", 7 0, v0x564f7d129980_0;  1 drivers
v0x564f7d128ec0_0 .net "Multiplicando", 7 0, v0x564f7d129a40_0;  1 drivers
v0x564f7d128fb0_0 .net "Producto", 16 0, L_0x564f7d12afb0;  alias, 1 drivers
v0x564f7d129070_0 .net "Q0", 0 0, L_0x564f7d12b0e0;  1 drivers
v0x564f7d129160_0 .net "Ready", 0 0, L_0x564f7d12a680;  alias, 1 drivers
v0x564f7d129290_0 .net "Reset", 0 0, v0x564f7d129d30_0;  1 drivers
v0x564f7d129330_0 .net "Shift_regs", 0 0, L_0x564f7d12a8a0;  1 drivers
v0x564f7d129420_0 .net "Start", 0 0, v0x564f7d129dd0_0;  1 drivers
v0x564f7d1294c0_0 .net "Zero", 0 0, v0x564f7d128760_0;  1 drivers
v0x564f7d1295b0_0 .net "salida5", 0 0, L_0x564f7d12a5e0;  1 drivers
v0x564f7d129650_0 .net "salida6", 0 0, L_0x564f7d12a4f0;  1 drivers
v0x564f7d1296f0_0 .net "salida7", 0 0, L_0x564f7d12a400;  1 drivers
S_0x564f7d100f50 .scope module, "TheController" "Controlador" 3 25, 4 60 0, S_0x564f7d101b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "Start"
    .port_info 3 /INPUT 1 "Q0"
    .port_info 4 /INPUT 1 "Zero"
    .port_info 5 /INPUT 1 "Condicion4"
    .port_info 6 /INPUT 1 "Condicion5"
    .port_info 7 /INPUT 1 "Condicion6"
    .port_info 8 /OUTPUT 1 "Load_regs"
    .port_info 9 /OUTPUT 1 "Shift_regs"
    .port_info 10 /OUTPUT 1 "Add_regs"
    .port_info 11 /OUTPUT 1 "Decr_P"
    .port_info 12 /OUTPUT 1 "ready"
    .port_info 13 /OUTPUT 1 "salida5"
    .port_info 14 /OUTPUT 1 "salida6"
    .port_info 15 /OUTPUT 1 "salida7"
P_0x564f7d0fee80 .param/l "ANCHO_CONTADOR" 0 4 79, +C4<00000000000000000000000000001000>;
P_0x564f7d0feec0 .param/l "ANCHO_MEMORIA" 0 4 81, +C4<00000000000000000000000000000010100>;
P_0x564f7d0fef00 .param/l "BITS_SELECCION_SALTO" 0 4 80, +C4<00000000000000000000000000000011>;
v0x564f7d120c80_0 .net "Add_regs", 0 0, L_0x564f7d12a800;  alias, 1 drivers
L_0x7f439e5790f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564f7d120d40_0 .net "Condicion4", 0 0, L_0x7f439e5790f0;  1 drivers
L_0x7f439e579138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564f7d120e00_0 .net "Condicion5", 0 0, L_0x7f439e579138;  1 drivers
L_0x7f439e579180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564f7d120ea0_0 .net "Condicion6", 0 0, L_0x7f439e579180;  1 drivers
v0x564f7d120f60_0 .net "Cuenta_Direccion_Memoria", 7 0, v0x564f7d120170_0;  1 drivers
v0x564f7d1210c0_0 .net "Decr_P", 0 0, L_0x564f7d12a720;  alias, 1 drivers
v0x564f7d121180_0 .net "Direccion_Salto", 7 0, L_0x564f7d12a2c0;  1 drivers
v0x564f7d121240_0 .net "Load_regs", 0 0, L_0x564f7d12a990;  alias, 1 drivers
v0x564f7d1212e0_0 .net "Q0", 0 0, L_0x564f7d12b0e0;  alias, 1 drivers
v0x564f7d1213a0_0 .net "Seleccion_De_Condicion_Salto", 2 0, L_0x564f7d12ab30;  1 drivers
v0x564f7d121460_0 .net "Senal_De_Carga_Contador", 0 0, v0x564f7d100700_0;  1 drivers
v0x564f7d121500_0 .net "Shift_regs", 0 0, L_0x564f7d12a8a0;  alias, 1 drivers
v0x564f7d1215a0_0 .net "Start", 0 0, v0x564f7d129dd0_0;  alias, 1 drivers
v0x564f7d121660_0 .net "Zero", 0 0, v0x564f7d128760_0;  alias, 1 drivers
L_0x7f439e579060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564f7d121720_0 .net/2u *"_s12", 0 0, L_0x7f439e579060;  1 drivers
L_0x7f439e5790a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564f7d121800_0 .net/2u *"_s14", 0 0, L_0x7f439e5790a8;  1 drivers
v0x564f7d1218e0_0 .net "clk", 0 0, v0x564f7d1297b0_0;  alias, 1 drivers
v0x564f7d121980_0 .net "ready", 0 0, L_0x564f7d12a680;  alias, 1 drivers
v0x564f7d121a20_0 .net "rst", 0 0, v0x564f7d129d30_0;  alias, 1 drivers
v0x564f7d121af0_0 .net "salida5", 0 0, L_0x564f7d12a5e0;  alias, 1 drivers
v0x564f7d121b90_0 .net "salida6", 0 0, L_0x564f7d12a4f0;  alias, 1 drivers
v0x564f7d121c50_0 .net "salida7", 0 0, L_0x564f7d12a400;  alias, 1 drivers
v0x564f7d121d10_0 .net "tmp0", 0 0, L_0x564f7d12aa30;  1 drivers
L_0x564f7d12a2c0 .part L_0x564f7d0ebbd0, 12, 8;
L_0x564f7d12a400 .part L_0x564f7d0ebbd0, 11, 1;
L_0x564f7d12a4f0 .part L_0x564f7d0ebbd0, 10, 1;
L_0x564f7d12a5e0 .part L_0x564f7d0ebbd0, 9, 1;
L_0x564f7d12a680 .part L_0x564f7d0ebbd0, 8, 1;
L_0x564f7d12a720 .part L_0x564f7d0ebbd0, 7, 1;
L_0x564f7d12a800 .part L_0x564f7d0ebbd0, 6, 1;
L_0x564f7d12a8a0 .part L_0x564f7d0ebbd0, 5, 1;
L_0x564f7d12a990 .part L_0x564f7d0ebbd0, 4, 1;
L_0x564f7d12aa30 .part L_0x564f7d0ebbd0, 3, 1;
L_0x564f7d12ab30 .part L_0x564f7d0ebbd0, 0, 3;
LS_0x564f7d12abd0_0_0 .concat [ 1 1 1 1], L_0x7f439e5790a8, v0x564f7d129dd0_0, L_0x564f7d12b0e0, v0x564f7d128760_0;
LS_0x564f7d12abd0_0_4 .concat [ 1 1 1 1], L_0x7f439e5790f0, L_0x7f439e579138, L_0x7f439e579180, L_0x7f439e579060;
L_0x564f7d12abd0 .concat [ 4 4 0 0], LS_0x564f7d12abd0_0_0, LS_0x564f7d12abd0_0_4;
S_0x564f7d101240 .scope module, "MUX" "MuxCondiciones" 4 116, 4 6 0, S_0x564f7d100f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "sel"
    .port_info 1 /INPUT 8 "in_bits"
    .port_info 2 /OUTPUT 1 "out"
P_0x564f7d0f0620 .param/l "SEL_BITS" 0 4 6, +C4<00000000000000000000000000000011>;
v0x564f7d0fc9b0_0 .net "in_bits", 7 0, L_0x564f7d12abd0;  1 drivers
v0x564f7d100700_0 .var "out", 0 0;
v0x564f7d0fe670_0 .net "sel", 2 0, L_0x564f7d12ab30;  alias, 1 drivers
E_0x564f7d0ddae0 .event edge, v0x564f7d0fe670_0, v0x564f7d0fc9b0_0;
S_0x564f7d11fbe0 .scope module, "Uconta" "CounterWithLoad" 4 91, 4 19 0, S_0x564f7d100f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "LD_C"
    .port_info 3 /INPUT 8 "CuentaEntrada"
    .port_info 4 /OUTPUT 8 "cuenta"
P_0x564f7d11fdb0 .param/l "ANCHO" 0 4 19, +C4<00000000000000000000000000001000>;
v0x564f7d0fadb0_0 .net "CuentaEntrada", 7 0, L_0x564f7d12a2c0;  alias, 1 drivers
v0x564f7d11ffb0_0 .net "LD_C", 0 0, v0x564f7d100700_0;  alias, 1 drivers
v0x564f7d1200a0_0 .net "clk", 0 0, v0x564f7d1297b0_0;  alias, 1 drivers
v0x564f7d120170_0 .var "cuenta", 7 0;
v0x564f7d120210_0 .net "rst", 0 0, v0x564f7d129d30_0;  alias, 1 drivers
E_0x564f7d0def30 .event posedge, v0x564f7d1200a0_0;
S_0x564f7d1203c0 .scope module, "Umem" "SimpleRom" 4 99, 4 40 0, S_0x564f7d100f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /OUTPUT 20 "Do"
P_0x564f7d0fd940 .param/l "ANCHO" 0 4 40, +C4<00000000000000000000000000000010100>;
P_0x564f7d0fd980 .param/l "ANCHO_DIR" 0 4 40, +C4<00000000000000000000000000001000>;
L_0x564f7d0ebbd0/d .functor BUFZ 20, L_0x564f7d129ec0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x564f7d0ebbd0 .delay 20 (5000,5000,5000) L_0x564f7d0ebbd0/d;
v0x564f7d1205e0_0 .net "A", 7 0, v0x564f7d120170_0;  alias, 1 drivers
v0x564f7d1207a0_0 .net "Do", 19 0, L_0x564f7d0ebbd0;  1 drivers
v0x564f7d120860 .array "MATRIX", 255 0, 19 0;
v0x564f7d120930_0 .net *"_s0", 19 0, L_0x564f7d129ec0;  1 drivers
v0x564f7d120a10_0 .net *"_s2", 9 0, L_0x564f7d129f80;  1 drivers
L_0x7f439e579018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564f7d120b40_0 .net *"_s5", 1 0, L_0x7f439e579018;  1 drivers
L_0x564f7d129ec0 .array/port v0x564f7d120860, L_0x564f7d129f80;
L_0x564f7d129f80 .concat [ 8 2 0 0], v0x564f7d120170_0, L_0x7f439e579018;
S_0x564f7d121fd0 .scope module, "TheDatapath" "Datapath" 3 45, 5 3 0, S_0x564f7d101b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Load_regs"
    .port_info 2 /INPUT 1 "Shift_regs"
    .port_info 3 /INPUT 1 "Add_regs"
    .port_info 4 /INPUT 1 "Decr_P"
    .port_info 5 /INPUT 8 "Multiplicando"
    .port_info 6 /INPUT 8 "Multiplicador"
    .port_info 7 /OUTPUT 17 "Producto"
    .port_info 8 /OUTPUT 1 "Zero"
    .port_info 9 /OUTPUT 1 "Q_Cero"
P_0x564f7d1221c0 .param/l "ANCHO" 0 5 3, +C4<00000000000000000000000000001000>;
v0x564f7d127a90_0 .net "Add_regs", 0 0, L_0x564f7d12a800;  alias, 1 drivers
v0x564f7d127b80_0 .net "Contador", 3 0, v0x564f7d125770_0;  1 drivers
v0x564f7d127c50_0 .var "Control", 3 0;
v0x564f7d127d20_0 .net "Decr_P", 0 0, L_0x564f7d12a720;  alias, 1 drivers
v0x564f7d127df0_0 .net "Load_regs", 0 0, L_0x564f7d12a990;  alias, 1 drivers
v0x564f7d127e90_0 .net "Multiplicador", 7 0, v0x564f7d129980_0;  alias, 1 drivers
v0x564f7d127f60_0 .net "Multiplicando", 7 0, v0x564f7d129a40_0;  alias, 1 drivers
v0x564f7d128030_0 .net "OUT_REGA_IN_SUMA", 7 0, v0x564f7d1231d0_0;  1 drivers
v0x564f7d128120_0 .net "OUT_REGB_IN_SUMA", 7 0, v0x564f7d1244c0_0;  1 drivers
v0x564f7d128250_0 .net "OUT_REGQ", 7 0, v0x564f7d126ab0_0;  1 drivers
v0x564f7d128340_0 .net "OUT_SUMADOR_IN_REGA", 7 0, v0x564f7d127820_0;  1 drivers
v0x564f7d128450_0 .net "Producto", 16 0, L_0x564f7d12afb0;  alias, 1 drivers
v0x564f7d128530_0 .net "Q_Cero", 0 0, L_0x564f7d12b0e0;  alias, 1 drivers
v0x564f7d1285d0_0 .net "Shift_regs", 0 0, L_0x564f7d12a8a0;  alias, 1 drivers
v0x564f7d128670_0 .net "Suma_MSB", 0 0, v0x564f7d127730_0;  1 drivers
v0x564f7d128760_0 .var "Zero", 0 0;
v0x564f7d128800_0 .net "clk", 0 0, v0x564f7d1297b0_0;  alias, 1 drivers
o0x7f439e5c2b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x564f7d1288a0_0 .net "rst", 0 0, o0x7f439e5c2b58;  0 drivers
E_0x564f7d104270 .event edge, v0x564f7d125770_0;
E_0x564f7d1223b0 .event edge, v0x564f7d120c80_0, v0x564f7d121500_0, v0x564f7d1210c0_0, v0x564f7d121240_0;
L_0x564f7d12af10 .part v0x564f7d1231d0_0, 0, 1;
L_0x564f7d12afb0 .concat [ 8 8 1 0], v0x564f7d126ab0_0, v0x564f7d1231d0_0, v0x564f7d127730_0;
L_0x564f7d12b0e0 .part v0x564f7d126ab0_0, 0, 1;
S_0x564f7d122420 .scope module, "REGISTRO_A" "RegistroUniversal" 5 34, 6 3 0, S_0x564f7d121fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x564f7d122610 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x564f7d122650 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x564f7d122690 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x564f7d1226d0 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x564f7d122710 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x564f7d122750 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x564f7d122e40_0 .net "Control", 3 0, v0x564f7d127c50_0;  1 drivers
L_0x7f439e579210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x564f7d122f40_0 .net "EntradaParalela", 7 0, L_0x7f439e579210;  1 drivers
v0x564f7d123020_0 .net "InHaciaDerecha", 0 0, v0x564f7d127730_0;  alias, 1 drivers
v0x564f7d1230f0_0 .net "ResultadoSuma", 7 0, v0x564f7d127820_0;  alias, 1 drivers
v0x564f7d1231d0_0 .var "Salida", 7 0;
v0x564f7d123300_0 .net "clk", 0 0, v0x564f7d1297b0_0;  alias, 1 drivers
v0x564f7d1233f0_0 .var "next_state", 7 0;
v0x564f7d1234d0_0 .net "rst", 0 0, o0x7f439e5c2b58;  alias, 0 drivers
v0x564f7d123590_0 .var "state", 7 0;
E_0x564f7d122b60 .event edge, v0x564f7d123590_0;
S_0x564f7d122bc0 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x564f7d122420;
 .timescale -9 -12;
E_0x564f7d122db0/0 .event edge, v0x564f7d122e40_0, v0x564f7d123590_0, v0x564f7d1230f0_0, v0x564f7d123020_0;
E_0x564f7d122db0/1 .event edge, v0x564f7d122f40_0;
E_0x564f7d122db0 .event/or E_0x564f7d122db0/0, E_0x564f7d122db0/1;
S_0x564f7d123790 .scope module, "REGISTRO_B" "RegistroUniversal" 5 54, 6 3 0, S_0x564f7d121fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x564f7d123930 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x564f7d123970 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x564f7d1239b0 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x564f7d1239f0 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x564f7d123a30 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x564f7d123a70 .param/l "Shift_regs" 0 6 13, C4<0100>;
L_0x7f439e579258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x564f7d124160_0 .net "Control", 3 0, L_0x7f439e579258;  1 drivers
v0x564f7d124260_0 .net "EntradaParalela", 7 0, v0x564f7d129a40_0;  alias, 1 drivers
L_0x7f439e5792a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564f7d124340_0 .net "InHaciaDerecha", 0 0, L_0x7f439e5792a0;  1 drivers
L_0x7f439e5792e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x564f7d1243e0_0 .net "ResultadoSuma", 7 0, L_0x7f439e5792e8;  1 drivers
v0x564f7d1244c0_0 .var "Salida", 7 0;
v0x564f7d1245f0_0 .net "clk", 0 0, v0x564f7d1297b0_0;  alias, 1 drivers
v0x564f7d124690_0 .var "next_state", 7 0;
v0x564f7d124770_0 .net "rst", 0 0, o0x7f439e5c2b58;  alias, 0 drivers
v0x564f7d124810_0 .var "state", 7 0;
E_0x564f7d123e80 .event edge, v0x564f7d124810_0;
S_0x564f7d123ee0 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x564f7d123790;
 .timescale -9 -12;
E_0x564f7d1240d0/0 .event edge, v0x564f7d124160_0, v0x564f7d124810_0, v0x564f7d1243e0_0, v0x564f7d124340_0;
E_0x564f7d1240d0/1 .event edge, v0x564f7d124260_0;
E_0x564f7d1240d0 .event/or E_0x564f7d1240d0/0, E_0x564f7d1240d0/1;
S_0x564f7d1249f0 .scope module, "REGISTRO_P" "RegistroUniversal" 5 64, 6 3 0, S_0x564f7d121fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 4 "ResultadoSuma"
    .port_info 5 /INPUT 4 "EntradaParalela"
    .port_info 6 /OUTPUT 4 "Salida"
P_0x564f7d124ba0 .param/l "ANCHO" 0 6 3, +C4<000000000000000000000000000000100>;
P_0x564f7d124be0 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x564f7d124c20 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x564f7d124c60 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x564f7d124ca0 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x564f7d124ce0 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x564f7d1253f0_0 .net "Control", 3 0, v0x564f7d127c50_0;  alias, 1 drivers
L_0x7f439e5793c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x564f7d125500_0 .net "EntradaParalela", 3 0, L_0x7f439e5793c0;  1 drivers
L_0x7f439e579330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564f7d1255c0_0 .net "InHaciaDerecha", 0 0, L_0x7f439e579330;  1 drivers
L_0x7f439e579378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x564f7d125690_0 .net "ResultadoSuma", 3 0, L_0x7f439e579378;  1 drivers
v0x564f7d125770_0 .var "Salida", 3 0;
v0x564f7d1258a0_0 .net "clk", 0 0, v0x564f7d1297b0_0;  alias, 1 drivers
v0x564f7d125940_0 .var "next_state", 3 0;
v0x564f7d125a20_0 .net "rst", 0 0, o0x7f439e5c2b58;  alias, 0 drivers
v0x564f7d125ac0_0 .var "state", 3 0;
E_0x564f7d125120 .event edge, v0x564f7d125ac0_0;
S_0x564f7d125180 .scope generate, "genblk2" "genblk2" 6 22, 6 22 0, S_0x564f7d1249f0;
 .timescale -9 -12;
E_0x564f7d125370 .event edge, v0x564f7d122e40_0, v0x564f7d125ac0_0, v0x564f7d125500_0;
S_0x564f7d125d50 .scope module, "REGISTRO_Q" "RegistroUniversal" 5 44, 6 3 0, S_0x564f7d121fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x564f7d125ed0 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x564f7d125f10 .param/l "Add_regs" 0 6 13, C4<1000>;
P_0x564f7d125f50 .param/l "Decr_P" 0 6 14, C4<0010>;
P_0x564f7d125f90 .param/l "Load_regs" 0 6 14, C4<0001>;
P_0x564f7d125fd0 .param/l "Memoria" 0 6 12, C4<0000>;
P_0x564f7d126010 .param/l "Shift_regs" 0 6 13, C4<0100>;
v0x564f7d126720_0 .net "Control", 3 0, v0x564f7d127c50_0;  alias, 1 drivers
v0x564f7d126850_0 .net "EntradaParalela", 7 0, v0x564f7d129980_0;  alias, 1 drivers
v0x564f7d126930_0 .net "InHaciaDerecha", 0 0, L_0x564f7d12af10;  1 drivers
v0x564f7d1269d0_0 .net "ResultadoSuma", 7 0, v0x564f7d126ab0_0;  alias, 1 drivers
v0x564f7d126ab0_0 .var "Salida", 7 0;
v0x564f7d126bc0_0 .net "clk", 0 0, v0x564f7d1297b0_0;  alias, 1 drivers
v0x564f7d126c60_0 .var "next_state", 7 0;
v0x564f7d126d20_0 .net "rst", 0 0, o0x7f439e5c2b58;  alias, 0 drivers
v0x564f7d126dc0_0 .var "state", 7 0;
E_0x564f7d126440 .event edge, v0x564f7d126dc0_0;
S_0x564f7d1264a0 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x564f7d125d50;
 .timescale -9 -12;
E_0x564f7d126690/0 .event edge, v0x564f7d122e40_0, v0x564f7d126dc0_0, v0x564f7d1269d0_0, v0x564f7d126930_0;
E_0x564f7d126690/1 .event edge, v0x564f7d126850_0;
E_0x564f7d126690 .event/or E_0x564f7d126690/0, E_0x564f7d126690/1;
S_0x564f7d126fc0 .scope module, "SUMA" "Sumador" 5 32, 7 3 0, S_0x564f7d121fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 4 "Control"
    .port_info 4 /OUTPUT 8 "sum"
    .port_info 5 /OUTPUT 1 "cout"
P_0x564f7d127190 .param/l "ANCHO" 0 7 3, +C4<00000000000000000000000000001000>;
v0x564f7d1273f0_0 .net "Control", 3 0, v0x564f7d127c50_0;  alias, 1 drivers
v0x564f7d1274d0_0 .net "a", 7 0, v0x564f7d1231d0_0;  alias, 1 drivers
v0x564f7d127590_0 .net "b", 7 0, v0x564f7d1244c0_0;  alias, 1 drivers
L_0x7f439e5791c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564f7d127690_0 .net "cin", 0 0, L_0x7f439e5791c8;  1 drivers
v0x564f7d127730_0 .var "cout", 0 0;
v0x564f7d127820_0 .var "sum", 7 0;
v0x564f7d1278f0_0 .var "sumita", 8 0;
E_0x564f7d127360 .event edge, v0x564f7d1231d0_0, v0x564f7d1244c0_0, v0x564f7d122e40_0, v0x564f7d1278f0_0;
    .scope S_0x564f7d11fbe0;
T_0 ;
    %wait E_0x564f7d0def30;
    %load/vec4 v0x564f7d120210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564f7d120170_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564f7d11ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x564f7d0fadb0_0;
    %assign/vec4 v0x564f7d120170_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x564f7d120170_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x564f7d120170_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564f7d1203c0;
T_1 ;
    %vpi_call 4 52 "$readmemh", "rom_content_t.mem", v0x564f7d120860 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x564f7d101240;
T_2 ;
    %wait E_0x564f7d0ddae0;
    %load/vec4 v0x564f7d0fc9b0_0;
    %load/vec4 v0x564f7d0fe670_0;
    %part/u 1;
    %store/vec4 v0x564f7d100700_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x564f7d126fc0;
T_3 ;
    %wait E_0x564f7d127360;
    %load/vec4 v0x564f7d1274d0_0;
    %pad/u 9;
    %load/vec4 v0x564f7d127590_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x564f7d1278f0_0, 0, 9;
    %load/vec4 v0x564f7d1273f0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x564f7d1278f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564f7d127820_0, 0, 8;
    %load/vec4 v0x564f7d1278f0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x564f7d127730_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x564f7d1273f0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564f7d127820_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f7d127730_0, 0, 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x564f7d122bc0;
T_4 ;
    %wait E_0x564f7d122db0;
    %load/vec4 v0x564f7d122e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %load/vec4 v0x564f7d123590_0;
    %store/vec4 v0x564f7d1233f0_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x564f7d123590_0;
    %store/vec4 v0x564f7d1233f0_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x564f7d1230f0_0;
    %store/vec4 v0x564f7d1233f0_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x564f7d123020_0;
    %load/vec4 v0x564f7d123590_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564f7d1233f0_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x564f7d123590_0;
    %store/vec4 v0x564f7d1233f0_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x564f7d122f40_0;
    %store/vec4 v0x564f7d1233f0_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x564f7d122420;
T_5 ;
    %wait E_0x564f7d0def30;
    %load/vec4 v0x564f7d1234d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564f7d123590_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x564f7d1233f0_0;
    %assign/vec4 v0x564f7d123590_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564f7d122420;
T_6 ;
    %wait E_0x564f7d122b60;
    %load/vec4 v0x564f7d123590_0;
    %store/vec4 v0x564f7d1231d0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x564f7d1264a0;
T_7 ;
    %wait E_0x564f7d126690;
    %load/vec4 v0x564f7d126720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v0x564f7d126dc0_0;
    %store/vec4 v0x564f7d126c60_0, 0, 8;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x564f7d126dc0_0;
    %store/vec4 v0x564f7d126c60_0, 0, 8;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x564f7d1269d0_0;
    %store/vec4 v0x564f7d126c60_0, 0, 8;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x564f7d126930_0;
    %load/vec4 v0x564f7d126dc0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564f7d126c60_0, 0, 8;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x564f7d126dc0_0;
    %store/vec4 v0x564f7d126c60_0, 0, 8;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x564f7d126850_0;
    %store/vec4 v0x564f7d126c60_0, 0, 8;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x564f7d125d50;
T_8 ;
    %wait E_0x564f7d0def30;
    %load/vec4 v0x564f7d126d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564f7d126dc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x564f7d126c60_0;
    %assign/vec4 v0x564f7d126dc0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564f7d125d50;
T_9 ;
    %wait E_0x564f7d126440;
    %load/vec4 v0x564f7d126dc0_0;
    %store/vec4 v0x564f7d126ab0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x564f7d123ee0;
T_10 ;
    %wait E_0x564f7d1240d0;
    %load/vec4 v0x564f7d124160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %load/vec4 v0x564f7d124810_0;
    %store/vec4 v0x564f7d124690_0, 0, 8;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x564f7d124810_0;
    %store/vec4 v0x564f7d124690_0, 0, 8;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x564f7d1243e0_0;
    %store/vec4 v0x564f7d124690_0, 0, 8;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x564f7d124340_0;
    %load/vec4 v0x564f7d124810_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564f7d124690_0, 0, 8;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x564f7d124810_0;
    %store/vec4 v0x564f7d124690_0, 0, 8;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x564f7d124260_0;
    %store/vec4 v0x564f7d124690_0, 0, 8;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x564f7d123790;
T_11 ;
    %wait E_0x564f7d0def30;
    %load/vec4 v0x564f7d124770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564f7d124810_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x564f7d124690_0;
    %assign/vec4 v0x564f7d124810_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x564f7d123790;
T_12 ;
    %wait E_0x564f7d123e80;
    %load/vec4 v0x564f7d124810_0;
    %store/vec4 v0x564f7d1244c0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x564f7d125180;
T_13 ;
    %wait E_0x564f7d125370;
    %load/vec4 v0x564f7d1253f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %load/vec4 v0x564f7d125ac0_0;
    %store/vec4 v0x564f7d125940_0, 0, 4;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x564f7d125ac0_0;
    %store/vec4 v0x564f7d125940_0, 0, 4;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x564f7d125ac0_0;
    %store/vec4 v0x564f7d125940_0, 0, 4;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x564f7d125ac0_0;
    %store/vec4 v0x564f7d125940_0, 0, 4;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x564f7d125ac0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x564f7d125940_0, 0, 4;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x564f7d125500_0;
    %store/vec4 v0x564f7d125940_0, 0, 4;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x564f7d1249f0;
T_14 ;
    %wait E_0x564f7d0def30;
    %load/vec4 v0x564f7d125a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564f7d125ac0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x564f7d125940_0;
    %assign/vec4 v0x564f7d125ac0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x564f7d1249f0;
T_15 ;
    %wait E_0x564f7d125120;
    %load/vec4 v0x564f7d125ac0_0;
    %store/vec4 v0x564f7d125770_0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x564f7d121fd0;
T_16 ;
    %wait E_0x564f7d1223b0;
    %load/vec4 v0x564f7d127a90_0;
    %load/vec4 v0x564f7d1285d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564f7d127d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564f7d127df0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564f7d127c50_0, 0, 4;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x564f7d121fd0;
T_17 ;
    %wait E_0x564f7d104270;
    %load/vec4 v0x564f7d127b80_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564f7d128760_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f7d128760_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x564f7d0fd080;
T_18 ;
    %vpi_call 2 23 "$dumpfile", "Multiplicador.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564f7d0fd080 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x564f7d0fd080;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f7d1297b0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x564f7d0fd080;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x564f7d1297b0_0;
    %inv;
    %store/vec4 v0x564f7d1297b0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x564f7d0fd080;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f7d129d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f7d129dd0_0, 0, 1;
    %pushi/vec4 215, 0, 8;
    %store/vec4 v0x564f7d129980_0, 0, 8;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x564f7d129a40_0, 0, 8;
    %wait E_0x564f7d0dd6e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564f7d129d30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564f7d129dd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f7d129dd0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x564f7d129980_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x564f7d129a40_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564f7d129dd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564f7d129dd0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_Multiplicador.v";
    "Multiplicador.v";
    "Controller.v";
    "Datapath.v";
    "RegistroUniversal.v";
    "Sumador.v";
