# Info: [9566]: Logging session transcript to file /tp-fmr/sle3_509/Catapult_3/main.v2/precision.log
//  Precision RTL Synthesis 2014a.1_64-bit (Production Release) Mon Feb 24 02:39:08 PST 2014
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2014, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux xph3sle509@ocaepc57 #1 SMP Debian 3.16.43-2+deb8u5 (2017-09-19) 3.16.0-4-amd64 x86_64
//  
//  Start time Tue Jan 23 10:04:50 2018
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /tp-fmr/sle3_509/Catapult_3/main.v2/precision.log
# COMMAND: dofile rtl.vhdl.psr run_state mapped gui_mode 1
# Info: -- Note: Precision Synthesis Started
# Info: [9574]: Input directory: /tp-fmr/sle3_509/Catapult_3/main.v2
# Info: [9569]: Moving session transcript to file /tp-fmr/sle3_509/Catapult_3/main.v2/precision.log
# Info: [9575]: The Results Directory has been set to: /tp-fmr/sle3_509/Catapult_3/main.v2/psr_vhdl_impl/
# Info: [9565]: Appending project transcript to file /tp-fmr/sle3_509/Catapult_3/main.v2/psr_vhdl_impl/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp-fmr/sle3_509/Catapult_3/main.v2/psr_vhdl_impl/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xck7.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - KINTEX-7.
# Info: [15323]: Setting Part to: "7K70TFBG676".
# Info: [15324]: Setting Process to: "3".
# Warning: [556]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xck7.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Error: [578]: set_clock_uncertainty: near 'clk'; 'Uncertainty of clock networks' should be of type float
# Info: [9550]: Activated implementation psr_vhdl_impl in project /tp-fmr/sle3_509/Catapult_3/main.v2/psr_vhdl.psp.
dofile rtl.vhdl.psr run_state mapped gui_mode 1
# COMMAND: exit -force
# Info: [9530]: Closed project: /tp-fmr/sle3_509/Catapult_3/main.v2/psr_vhdl.psp.
close_project -discard
exit -force
