// Seed: 1749807280
module module_0;
  generate
    wire \id_1 ;
  endgenerate
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    output supply0 id_5
);
  always_ff @(negedge id_0 or posedge id_2 & id_3) begin : LABEL_0
    if (-1) id_1 <= -1;
    else id_1 <= 1 + -1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  module_0 modCall_1 ();
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge -1 or posedge -1) begin : LABEL_0
    wait (id_14);
  end
endmodule
