X86_64 SB+mfence-mfence+po-rfi001
"MFencedWR MFencedRR Fre PodWW Rfi Fre"
Cycle=Rfi Fre MFencedWR MFencedRR Fre PodWW
Relax=Rfi
Safe=Fre PodWW MFencedWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:z=T,1:z=F,1:x=T
Com=Fr Fr
Orig=MFencedWR MFencedRR Fre PodWW Rfi Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 1:rax; uint64_t 0:rbx;

}
 P0            | P1            ;
 movq $2,(x)   | movq $1,(z)   ;
 mfence        | movq $1,(x)   ;
 movq (y),%rax | movq (x),%rax ;
 mfence        |               ;
 movq (z),%rbx |               ;
exists (x=2 /\ 0:rbx=0 /\ 1:rax=1)
