// Seed: 4115502495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge !(id_1)) force id_3 = id_6;
endmodule
module module_1 #(
    parameter id_12 = 32'd15,
    parameter id_7  = 32'd87
) (
    output wand id_0,
    output tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    output supply0 id_6,
    inout wand _id_7,
    input supply0 id_8,
    output wire id_9,
    input supply0 id_10,
    input wor id_11,
    input supply1 _id_12,
    output supply0 id_13
);
  assign id_1 = -1;
  wire [!  id_7 : id_12] id_15;
  always @(posedge 1'h0 - id_12) $signed(11);
  ;
  assign id_2 = -1;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
