{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441353387235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441353387235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 15:56:26 2015 " "Processing started: Fri Sep 04 15:56:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441353387235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441353387235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map FPGA_EP2C -c FPGA_EP2C_qsim --generate_functional_sim_netlist " "Command: quartus_map FPGA_EP2C -c FPGA_EP2C_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441353387235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1441353387677 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(79) " "Verilog HDL warning at FPGA2MCU.v(79): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FPGA2MCU.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1441353387757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353387762 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353387762 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FPGA2MCU.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353387762 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FPGA2MCU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353387762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353387762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353387766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353387766 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA2AR9331.v " "Can't analyze file -- file FPGA2AR9331.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1441353387773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/RAM_2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353387779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353387779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Found design unit 1: phase_acc-one" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/phase_addr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388596 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Found entity 1: phase_acc" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/phase_addr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353388596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fre_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrewSave_16-one " "Found design unit 1: FrewSave_16-one" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/Fre_buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388601 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrewSave_16 " "Found entity 1: FrewSave_16" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/Fre_buffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353388601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353388609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_adin.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_adin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ADIN " "Found entity 1: FIFO_ADIN" {  } { { "FIFO_ADIN.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FIFO_ADIN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353388614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cylon_1_ran.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cylon_1_ran.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cylon_1_ran-SYN " "Found design unit 1: cylon_1_ran-SYN" {  } { { "cylon_1_ran.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/cylon_1_ran.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388621 ""} { "Info" "ISGN_ENTITY_NAME" "1 cylon_1_ran " "Found entity 1: cylon_1_ran" {  } { { "cylon_1_ran.vhd" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/cylon_1_ran.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353388621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_wrrqe.v 1 1 " "Found 1 design units, including 1 entities, in source file state_wrrqe.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_OUT " "Found entity 1: SPI_OUT" {  } { { "state_wrrqe.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/state_wrrqe.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353388627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EP2C " "Elaborating entity \"FPGA_EP2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441353388689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_OUT SPI_OUT:inst " "Elaborating entity \"SPI_OUT\" for hierarchy \"SPI_OUT:inst\"" {  } { { "FPGA_EP2C.bdf" "inst" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/FPGA_EP2C.bdf" { { 128 304 488 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441353388704 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter state_wrrqe.v(40) " "Verilog HDL Always Construct warning at state_wrrqe.v(40): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state_wrrqe.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/state_wrrqe.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1441353388707 "|FPGA_EP2C|SPI_OUT:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter state_wrrqe.v(54) " "Verilog HDL Always Construct warning at state_wrrqe.v(54): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state_wrrqe.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/state_wrrqe.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1441353388708 "|FPGA_EP2C|SPI_OUT:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 state_wrrqe.v(77) " "Verilog HDL assignment warning at state_wrrqe.v(77): truncated value with size 32 to match size of target (5)" {  } { { "state_wrrqe.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/state_wrrqe.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441353388709 "|FPGA_EP2C|SPI_OUT:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 state_wrrqe.v(87) " "Verilog HDL assignment warning at state_wrrqe.v(87): truncated value with size 32 to match size of target (5)" {  } { { "state_wrrqe.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/state_wrrqe.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441353388709 "|FPGA_EP2C|SPI_OUT:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "SPI_OUT:inst\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SPI_OUT:inst\|Mux0\"" {  } { { "state_wrrqe.v" "Mux0" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/state_wrrqe.v" 81 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441353388792 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1441353388792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_OUT:inst\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"SPI_OUT:inst\|lpm_mux:Mux0\"" {  } { { "state_wrrqe.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/state_wrrqe.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441353388857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_OUT:inst\|lpm_mux:Mux0 " "Instantiated megafunction \"SPI_OUT:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441353388858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441353388858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441353388858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441353388858 ""}  } { { "state_wrrqe.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/state_wrrqe.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441353388858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/SPI_TEST_1/db/mux_cqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441353388969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441353388969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441353389105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 15:56:29 2015 " "Processing ended: Fri Sep 04 15:56:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441353389105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441353389105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441353389105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441353389105 ""}
