<stg><name>Filter2D</name>


<trans_list>

<trans id="992" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond450_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="6" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="19" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="20" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str132, i32 0, i32 0, [1 x i8]* @p_str133, [1 x i8]* @p_str134, [1 x i8]* @p_str135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str136, [1 x i8]* @p_str137)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [1 x i8]* @p_str140, [1 x i8]* @p_str141, [1 x i8]* @p_str142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str143, [1 x i8]* @p_str144)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str146, i32 0, i32 0, [1 x i8]* @p_str147, [1 x i8]* @p_str148, [1 x i8]* @p_str149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str150, [1 x i8]* @p_str151)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str174, i32 0, i32 0, [1 x i8]* @p_str175, [1 x i8]* @p_str176, [1 x i8]* @p_str177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str178, [1 x i8]* @p_str179)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str181, i32 0, i32 0, [1 x i8]* @p_str182, [1 x i8]* @p_str183, [1 x i8]* @p_str184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str185, [1 x i8]* @p_str186)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str188, i32 0, i32 0, [1 x i8]* @p_str189, [1 x i8]* @p_str190, [1 x i8]* @p_str191, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str192, [1 x i8]* @p_str193)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.i.preheader:6  %p_kernel_val_4_V_4_s = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_kernel_val_4_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_4_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:7  %p_kernel_val_4_V_3_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_4_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_3_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:8  %p_kernel_val_4_V_2_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_4_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_2_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:9  %p_kernel_val_4_V_1_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_4_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_1_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop1.i.preheader:10  %p_kernel_val_3_V_4_s = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %p_kernel_val_3_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_4_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop1.i.preheader:11  %p_kernel_val_3_V_2_s = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %p_kernel_val_3_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_2_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:12  %p_kernel_val_3_V_0_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_3_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_0_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:13  %p_kernel_val_2_V_4_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_2_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_4_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:14  %p_kernel_val_2_V_3_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_2_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_3_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:15  %p_kernel_val_2_V_1_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_2_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_1_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:16  %p_kernel_val_2_V_0_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_2_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_0_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop1.i.preheader:17  %p_kernel_val_1_V_4_s = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %p_kernel_val_1_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_4_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:18  %p_kernel_val_1_V_2_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_1_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_2_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:19  %p_kernel_val_1_V_0_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_1_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_0_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop1.i.preheader:20  %p_kernel_val_0_V_3_s = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %p_kernel_val_0_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_3_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.i.preheader:21  %p_kernel_val_0_V_2_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_kernel_val_0_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_2_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop1.i.preheader:22  %p_kernel_val_0_V_1_s = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %p_kernel_val_0_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_1_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.i.preheader:23  %p_kernel_val_0_V_0_s = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_kernel_val_0_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_0_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:24  %k_buf_0_val_0 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:25  %k_buf_0_val_1 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:26  %k_buf_0_val_2 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:27  %k_buf_0_val_3 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:28  %k_buf_1_val_0 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:29  %k_buf_1_val_1 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:30  %k_buf_1_val_2 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:31  %k_buf_1_val_3 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:32  %k_buf_2_val_0 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:33  %k_buf_2_val_1 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:34  %k_buf_2_val_2 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:35  %k_buf_2_val_3 = alloca [220 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:36  br label %arrayctor.loop1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:0  %tmp_2 = phi i2 [ %tmp_3, %arrayctor.loop1.i ], [ 0, %arrayctor.loop1.i.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:1  %tmp_3 = add i2 %tmp_2, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:4  %tmp_4 = icmp eq i2 %tmp_2, -2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i:6  br i1 %tmp_4, label %._crit_edge.i.i, label %arrayctor.loop1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:0  %col_buf_2_val_0_0_2 = alloca i8

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_0_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:1  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:2  %src_kernel_win_0_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:3  %src_kernel_win_0_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:4  %src_kernel_win_0_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:5  %src_kernel_win_0_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:6  %src_kernel_win_0_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:7  %src_kernel_win_0_va_6 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_6"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:8  %src_kernel_win_0_va_7 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_7"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:9  %src_kernel_win_0_va_8 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_8"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:10  %src_kernel_win_0_va_9 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_9"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:11  %src_kernel_win_0_va_10 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_10"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:12  %src_kernel_win_0_va_11 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_11"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:13  %src_kernel_win_0_va_12 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_12"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:14  %src_kernel_win_0_va_13 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_13"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:15  %src_kernel_win_0_va_14 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_14"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:16  %src_kernel_win_0_va_15 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_15"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:17  %src_kernel_win_0_va_16 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_16"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:18  %src_kernel_win_0_va_17 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_17"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:19  %src_kernel_win_0_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_18"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:20  %src_kernel_win_0_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_19"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:21  %src_kernel_win_1_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:22  %src_kernel_win_1_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:23  %src_kernel_win_1_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:24  %src_kernel_win_1_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_3"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:25  %src_kernel_win_1_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_4"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:26  %src_kernel_win_1_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_5"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:27  %src_kernel_win_1_va_6 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_6"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:28  %src_kernel_win_1_va_7 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_7"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:29  %src_kernel_win_1_va_8 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_8"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:30  %src_kernel_win_1_va_9 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_9"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:31  %src_kernel_win_1_va_10 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_10"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:32  %src_kernel_win_1_va_11 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_11"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:33  %src_kernel_win_1_va_12 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_12"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:34  %src_kernel_win_1_va_13 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_13"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:35  %src_kernel_win_1_va_14 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_14"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:36  %src_kernel_win_1_va_15 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_15"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:37  %src_kernel_win_1_va_16 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_16"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:38  %src_kernel_win_1_va_17 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_17"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:39  %src_kernel_win_1_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_18"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:40  %src_kernel_win_1_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_19"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:41  %src_kernel_win_2_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:42  %src_kernel_win_2_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:43  %src_kernel_win_2_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:44  %src_kernel_win_2_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:45  %src_kernel_win_2_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_4"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:46  %src_kernel_win_2_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_5"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:47  %src_kernel_win_2_va_6 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_6"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:48  %src_kernel_win_2_va_7 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_7"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:49  %src_kernel_win_2_va_8 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_8"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:50  %src_kernel_win_2_va_9 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_9"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:51  %src_kernel_win_2_va_10 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_10"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:52  %src_kernel_win_2_va_11 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_11"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:53  %src_kernel_win_2_va_12 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_12"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:54  %src_kernel_win_2_va_13 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_13"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:55  %src_kernel_win_2_va_14 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_14"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:56  %src_kernel_win_2_va_15 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_15"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:57  %src_kernel_win_2_va_16 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_16"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:58  %src_kernel_win_2_va_17 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_17"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:59  %src_kernel_win_2_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_18"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:60  %src_kernel_win_2_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_19"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:61  %src_kernel_win_0_va_20 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_20"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:62  %src_kernel_win_1_va_20 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_20"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:63  %src_kernel_win_2_va_20 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_20"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="6">
<![CDATA[
._crit_edge.i.i:64  %tmp_102_2_0_cast = sext i6 %p_kernel_val_0_V_0_s to i14

]]></Node>
<StgValue><ssdm name="tmp_102_2_0_cast"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="7">
<![CDATA[
._crit_edge.i.i:65  %tmp_102_2_0_1_cast = sext i7 %p_kernel_val_0_V_1_s to i15

]]></Node>
<StgValue><ssdm name="tmp_102_2_0_1_cast"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:66  %tmp_102_2_0_2 = sext i8 %p_kernel_val_0_V_2_s to i16

]]></Node>
<StgValue><ssdm name="tmp_102_2_0_2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="7">
<![CDATA[
._crit_edge.i.i:67  %tmp_102_2_0_3_cast = sext i7 %p_kernel_val_0_V_3_s to i15

]]></Node>
<StgValue><ssdm name="tmp_102_2_0_3_cast"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:68  %tmp_102_2_1 = sext i8 %p_kernel_val_1_V_0_s to i16

]]></Node>
<StgValue><ssdm name="tmp_102_2_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:69  %tmp_102_2_1_2 = zext i8 %p_kernel_val_1_V_2_s to i16

]]></Node>
<StgValue><ssdm name="tmp_102_2_1_2"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="7">
<![CDATA[
._crit_edge.i.i:70  %tmp_102_2_1_4_cast = sext i7 %p_kernel_val_1_V_4_s to i15

]]></Node>
<StgValue><ssdm name="tmp_102_2_1_4_cast"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:71  %tmp_102_2_2 = zext i8 %p_kernel_val_2_V_0_s to i16

]]></Node>
<StgValue><ssdm name="tmp_102_2_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:72  %tmp_102_2_2_1 = sext i8 %p_kernel_val_2_V_1_s to i16

]]></Node>
<StgValue><ssdm name="tmp_102_2_2_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:73  %tmp_102_2_2_3 = zext i8 %p_kernel_val_2_V_3_s to i16

]]></Node>
<StgValue><ssdm name="tmp_102_2_2_3"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:74  %tmp_102_2_2_4 = sext i8 %p_kernel_val_2_V_4_s to i16

]]></Node>
<StgValue><ssdm name="tmp_102_2_2_4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="7">
<![CDATA[
._crit_edge.i.i:75  %tmp_102_2_3_2_cast = sext i7 %p_kernel_val_3_V_2_s to i15

]]></Node>
<StgValue><ssdm name="tmp_102_2_3_2_cast"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="7">
<![CDATA[
._crit_edge.i.i:76  %tmp_102_2_3_4_cast = sext i7 %p_kernel_val_3_V_4_s to i15

]]></Node>
<StgValue><ssdm name="tmp_102_2_3_4_cast"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:77  %tmp_102_2_4_2 = zext i8 %p_kernel_val_4_V_2_s to i16

]]></Node>
<StgValue><ssdm name="tmp_102_2_4_2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:78  %tmp_102_2_4_3 = sext i8 %p_kernel_val_4_V_3_s to i16

]]></Node>
<StgValue><ssdm name="tmp_102_2_4_3"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="6">
<![CDATA[
._crit_edge.i.i:79  %tmp_102_2_4_4_cast = sext i6 %p_kernel_val_4_V_4_s to i14

]]></Node>
<StgValue><ssdm name="tmp_102_2_4_4_cast"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:80  %tmp_19 = zext i8 %p_kernel_val_3_V_0_s to i15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="8">
<![CDATA[
._crit_edge.i.i:81  %tmp_20 = zext i8 %p_kernel_val_4_V_1_s to i15

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:82  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i8 [ 0, %._crit_edge.i.i ], [ %i_V, %10 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond450_i = icmp eq i8 %t_V, -34

]]></Node>
<StgValue><ssdm name="exitcond450_i"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 222, i64 222, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_V = add i8 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond450_i, label %"filter<4096, 4096, ap_fixed<8, 4, 0, 3, 0>, ap_int<16>, 220, 220, 5, 5>.exit", label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond450_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond450_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond450_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_5 = icmp ult i8 %t_V, -36

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond450_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_6 = icmp eq i8 %t_V, 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond450_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %t_V, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond450_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %icmp = icmp eq i7 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond450_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond450_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0">
<![CDATA[
filter<4096, 4096, ap_fixed<8, 4, 0, 3, 0>, ap_int<16>, 220, 220, 5, 5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %t_V_2 = phi i8 [ 0, %1 ], [ %j_V, %.loopexit._crit_edge.i.2 ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond449_i = icmp eq i8 %t_V_2, -34

]]></Node>
<StgValue><ssdm name="exitcond449_i"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_8 = icmp ult i8 %t_V_2, -36

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond_i = and i1 %tmp_8, %tmp_5

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_9 = icmp eq i8 %t_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_31 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %t_V_2, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %icmp1 = icmp eq i7 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_cond451_i = or i1 %icmp, %icmp1

]]></Node>
<StgValue><ssdm name="or_cond451_i"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:2  %tmp_12 = zext i8 %t_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.0_ifconv:3  %k_buf_0_val_3_addr = getelementptr [220 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:4  %col_buf_0_val_0_4 = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_4"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.0_ifconv:5  %k_buf_0_val_2_addr = getelementptr [220 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_0_val_2_addr"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:6  %col_buf_0_val_0_3 = load i8* %k_buf_0_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_3"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.0_ifconv:7  %k_buf_0_val_1_addr = getelementptr [220 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_0_val_1_addr"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:8  %col_buf_0_val_0_2 = load i8* %k_buf_0_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_2"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.0_ifconv:9  %k_buf_0_val_0_addr = getelementptr [220 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_0_val_0_addr"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:10  %col_buf_0_val_0_1 = load i8* %k_buf_0_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_6, label %.preheader453.preheader.i.0, label %.preheader.preheader.i.i.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:23  %src_kernel_win_0_va_43 = load i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_43"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:24  %src_kernel_win_0_va_44 = load i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_44"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:26  %p_src_kernel_win_val_s = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_44

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_s"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:27  %p_src_kernel_win_val_1 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_43

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit455._crit_edge.i.0:46  br i1 %or_cond451_i, label %.loopexit._crit_edge.i.0, label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:0  %r_V_0_0_cast = zext i8 %p_src_kernel_win_val_s to i14

]]></Node>
<StgValue><ssdm name="r_V_0_0_cast"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:1  %r_V_2 = mul i14 %tmp_102_2_0_cast, %r_V_0_0_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.1_ifconv:2  %k_buf_1_val_3_addr = getelementptr [220 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_addr"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:3  %col_buf_1_val_0_4 = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_4"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.1_ifconv:4  %k_buf_1_val_2_addr = getelementptr [220 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_1_val_2_addr"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:5  %col_buf_1_val_0_3 = load i8* %k_buf_1_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_3"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.1_ifconv:6  %k_buf_1_val_1_addr = getelementptr [220 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_1_val_1_addr"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:7  %col_buf_1_val_0_2 = load i8* %k_buf_1_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_2"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.1_ifconv:8  %k_buf_1_val_0_addr = getelementptr [220 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_1_val_0_addr"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:9  %col_buf_1_val_0_1 = load i8* %k_buf_1_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_6, label %.preheader453.preheader.i.1, label %.preheader.preheader.i.i.i.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:23  %src_kernel_win_1_va_43 = load i8* %src_kernel_win_1_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_43"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:24  %src_kernel_win_1_va_44 = load i8* %src_kernel_win_1_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_44"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:26  %p_src_kernel_win_val_19 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_44

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_19"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:27  %p_src_kernel_win_val_20 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_43

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_20"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit455._crit_edge.i.1:46  br i1 %or_cond451_i, label %.loopexit._crit_edge.i.1, label %.preheader.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="14" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:0  %r_V_1_0_cast = zext i8 %p_src_kernel_win_val_19 to i14

]]></Node>
<StgValue><ssdm name="r_V_1_0_cast"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.1:1  %r_V_2_1 = mul i14 %tmp_102_2_0_cast, %r_V_1_0_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.2_ifconv:2  %k_buf_2_val_3_addr = getelementptr [220 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_addr"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:3  %col_buf_2_val_0_4 = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_4"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.2_ifconv:4  %k_buf_2_val_2_addr = getelementptr [220 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_2_val_2_addr"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:5  %col_buf_2_val_0_3 = load i8* %k_buf_2_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_3"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.2_ifconv:6  %k_buf_2_val_1_addr = getelementptr [220 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_2_val_1_addr"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:7  %col_buf_2_val_0_2 = load i8* %k_buf_2_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_2"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.2_ifconv:8  %k_buf_2_val_0_addr = getelementptr [220 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="k_buf_2_val_0_addr"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:9  %col_buf_2_val_0_1 = load i8* %k_buf_2_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_6, label %.preheader453.preheader.i.2, label %.preheader.preheader.i.i.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:23  %src_kernel_win_2_va_43 = load i8* %src_kernel_win_2_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_43"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:24  %src_kernel_win_2_va_44 = load i8* %src_kernel_win_2_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_44"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:26  %p_src_kernel_win_val_39 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_44

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_39"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:27  %p_src_kernel_win_val_40 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_43

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_40"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit455._crit_edge.i.2:46  br i1 %or_cond451_i, label %.loopexit._crit_edge.i.2, label %.preheader.preheader.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:0  %r_V_238_0_cast = zext i8 %p_src_kernel_win_val_39 to i14

]]></Node>
<StgValue><ssdm name="r_V_238_0_cast"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:1  %r_V_2_2 = mul i14 %tmp_102_2_0_cast, %r_V_238_0_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="218" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_32 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:4  %col_buf_0_val_0_4 = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_4"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:6  %col_buf_0_val_0_3 = load i8* %k_buf_0_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:8  %col_buf_0_val_0_2 = load i8* %k_buf_0_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:10  %col_buf_0_val_0_1 = load i8* %k_buf_0_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.0:0  store i8 0, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.0:1  store i8 0, i8* %k_buf_0_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.0:2  store i8 0, i8* %k_buf_0_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:7  %src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_27"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:12  %src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_32"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:21  %src_kernel_win_0_va_41 = load i8* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_41"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:22  %src_kernel_win_0_va_42 = load i8* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_42"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:28  %p_src_kernel_win_val_2 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_42

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_2"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:29  %p_src_kernel_win_val_3 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_41

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_3"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:38  %p_src_kernel_win_val_11 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_32

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_11"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:43  %p_src_kernel_win_val_16 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_27

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_16"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:1  %r_V_2 = mul i14 %tmp_102_2_0_cast, %r_V_0_0_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:3  %r_V_0_0_1_cast = zext i8 %p_src_kernel_win_val_1 to i15

]]></Node>
<StgValue><ssdm name="r_V_0_0_1_cast"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:4  %r_V_2_0_0_1 = mul i15 %tmp_102_2_0_1_cast, %r_V_0_0_1_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:8  %r_V_0_0_2 = zext i8 %p_src_kernel_win_val_2 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_0_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:9  %r_V_2_0_0_2 = mul i16 %tmp_102_2_0_2, %r_V_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_2"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:12  %r_V_0_0_3_cast = zext i8 %p_src_kernel_win_val_3 to i15

]]></Node>
<StgValue><ssdm name="r_V_0_0_3_cast"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:13  %r_V_2_0_0_3 = mul i15 %tmp_102_2_0_3_cast, %r_V_0_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_3"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:60  %tmp_16 = zext i8 %p_src_kernel_win_val_11 to i15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:61  %tmp_103_0_3_cast_cas = mul i15 %tmp_19, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_103_0_3_cast_cas"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:3  %col_buf_1_val_0_4 = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_4"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:5  %col_buf_1_val_0_3 = load i8* %k_buf_1_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_3"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:7  %col_buf_1_val_0_2 = load i8* %k_buf_1_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_2"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:9  %col_buf_1_val_0_1 = load i8* %k_buf_1_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.1:0  store i8 0, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.1:1  store i8 0, i8* %k_buf_1_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.1:2  store i8 0, i8* %k_buf_1_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:7  %src_kernel_win_1_va_27 = load i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_27"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:12  %src_kernel_win_1_va_32 = load i8* %src_kernel_win_1_va_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_32"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:22  %src_kernel_win_1_va_42 = load i8* %src_kernel_win_1_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_42"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:28  %p_src_kernel_win_val_21 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_42

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_21"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:38  %p_src_kernel_win_val_31 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_32

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_31"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:43  %p_src_kernel_win_val_36 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_27

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_36"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.1:1  %r_V_2_1 = mul i14 %tmp_102_2_0_cast, %r_V_1_0_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:3  %r_V_1_0_1_cast = zext i8 %p_src_kernel_win_val_20 to i15

]]></Node>
<StgValue><ssdm name="r_V_1_0_1_cast"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:4  %r_V_2_1_0_1 = mul i15 %tmp_102_2_0_1_cast, %r_V_1_0_1_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:8  %r_V_1_0_2 = zext i8 %p_src_kernel_win_val_21 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_0_2"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:9  %r_V_2_1_0_2 = mul i16 %tmp_102_2_0_2, %r_V_1_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:60  %tmp_22 = zext i8 %p_src_kernel_win_val_31 to i15

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:61  %tmp_103_1_3_cast_cas = mul i15 %tmp_19, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_103_1_3_cast_cas"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:3  %col_buf_2_val_0_4 = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_4"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:5  %col_buf_2_val_0_3 = load i8* %k_buf_2_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_3"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:7  %col_buf_2_val_0_2 = load i8* %k_buf_2_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_2"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:9  %col_buf_2_val_0_1 = load i8* %k_buf_2_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_1"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.2:0  store i8 0, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.2:1  store i8 0, i8* %k_buf_2_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.2:2  store i8 0, i8* %k_buf_2_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:22  %src_kernel_win_2_va_42 = load i8* %src_kernel_win_2_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_42"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:28  %p_src_kernel_win_val_41 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_42

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_41"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:1  %r_V_2_2 = mul i14 %tmp_102_2_0_cast, %r_V_238_0_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:3  %r_V_238_0_1_cast = zext i8 %p_src_kernel_win_val_40 to i15

]]></Node>
<StgValue><ssdm name="r_V_238_0_1_cast"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:4  %r_V_2_2_0_1 = mul i15 %tmp_102_2_0_1_cast, %r_V_238_0_1_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_1"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:8  %r_V_238_0_2 = zext i8 %p_src_kernel_win_val_41 to i16

]]></Node>
<StgValue><ssdm name="r_V_238_0_2"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:9  %r_V_2_2_0_2 = mul i16 %tmp_102_2_0_2, %r_V_238_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_2"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:1  store i8 %p_src_kernel_win_val_40, i8* %src_kernel_win_2_va_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:2  store i8 %p_src_kernel_win_val_41, i8* %src_kernel_win_2_va_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:21  store i8 %p_src_kernel_win_val_20, i8* %src_kernel_win_1_va_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:22  store i8 %p_src_kernel_win_val_21, i8* %src_kernel_win_1_va_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:41  store i8 %p_src_kernel_win_val_1, i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:42  store i8 %p_src_kernel_win_val_2, i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:43  store i8 %p_src_kernel_win_val_3, i8* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
:1  %col_buf_2_val_0_0_3 = load i8* %col_buf_2_val_0_0_2

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_0_3"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 222, i64 222, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %j_V = add i8 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond449_i, label %10, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %or_cond_i, label %4, label %._crit_edge.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.i.0_ifconv:0  %col_buf_0_val_0_0 = phi i8 [ %tmp_32, %4 ], [ %col_buf_2_val_0_0_3, %3 ]

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:1  %src_kernel_win_0_va_46 = load i8* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_46"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:11  %col_buf_val_0_0_4_1 = select i1 %tmp_8, i8 %col_buf_0_val_0_4, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_0_0_4_1"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:12  %col_buf_val_0_0_3_1 = select i1 %tmp_8, i8 %col_buf_0_val_0_3, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_0_0_3_1"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:13  %col_buf_val_0_0_2_1 = select i1 %tmp_8, i8 %col_buf_0_val_0_2, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_0_0_2_1"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:14  %col_buf_val_0_0_1_1 = select i1 %tmp_8, i8 %col_buf_0_val_0_1, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_0_0_1_1"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv:15  %col_buf_val_0_0_0_3 = select i1 %tmp_8, i8 %src_kernel_win_0_va_46, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_0_0_0_3"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.0_ifconv:16  br i1 %tmp_8, label %5, label %._crit_edge.i.0_ifconv..loopexit455._crit_edge.i.0_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.0_ifconv..loopexit455._crit_edge.i.0_crit_edge:0  store i8 %col_buf_val_0_0_0_3, i8* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.0_ifconv..loopexit455._crit_edge.i.0_crit_edge:1  br label %.loopexit455._crit_edge.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.0:0  %col_buf_0_val_0_0_1 = select i1 %tmp_5, i8 %col_buf_0_val_0_0, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0_1"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.0:1  store i8 %col_buf_0_val_0_3, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.0:2  store i8 %col_buf_0_val_0_2, i8* %k_buf_0_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.0:3  store i8 %col_buf_0_val_0_1, i8* %k_buf_0_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.0:5  store i8 %col_buf_0_val_0_0_1, i8* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.i.0:6  br label %.loopexit455._crit_edge.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.0:3  store i8 %col_buf_0_val_0_0, i8* %k_buf_0_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.0:4  store i8 %col_buf_0_val_0_0, i8* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.preheader453.preheader.i.0:5  br label %.loopexit455._crit_edge.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:5  %src_kernel_win_0_va_25 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_25"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:13  %src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_33"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:20  %src_kernel_win_0_va_40 = load i8* %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_40"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:30  %p_src_kernel_win_val_4 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_40

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_4"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:37  %p_src_kernel_win_val_10 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_33

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_10"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:45  %p_src_kernel_win_val_18 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_25

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_18"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:1  %r_V_2 = mul i14 %tmp_102_2_0_cast, %r_V_0_0_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:2  %r_V_2_0_0_cast = sext i14 %r_V_2 to i16

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_cast"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:5  %r_V_2_0_0_1_cast = sext i15 %r_V_2_0_0_1 to i16

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_1_cast"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:6  %sum_V_0_0_1 = add i16 %r_V_2_0_0_cast, %r_V_2_0_0_1_cast

]]></Node>
<StgValue><ssdm name="sum_V_0_0_1"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:9  %r_V_2_0_0_2 = mul i16 %tmp_102_2_0_2, %r_V_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_2"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:13  %r_V_2_0_0_3 = mul i15 %tmp_102_2_0_3_cast, %r_V_0_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_3"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:19  %r_V_0_1 = zext i8 %p_src_kernel_win_val_4 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_1"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:20  %r_V_2_0_1 = mul i16 %tmp_102_2_1, %r_V_0_1

]]></Node>
<StgValue><ssdm name="r_V_2_0_1"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:55  %r_V_0_2_3 = zext i8 %p_src_kernel_win_val_10 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_2_3"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:56  %r_V_2_0_2_3 = mul i16 %tmp_102_2_2_3, %r_V_0_2_3

]]></Node>
<StgValue><ssdm name="r_V_2_0_2_3"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:61  %tmp_103_0_3_cast_cas = mul i15 %tmp_19, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_103_0_3_cast_cas"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:77  %tmp_18 = zext i8 %p_src_kernel_win_val_16 to i15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:78  %tmp_103_0_4_1_cast_c = mul i15 %tmp_20, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_103_0_4_1_cast_c"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_38 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:1  %src_kernel_win_1_va_46 = load i8* %src_kernel_win_1_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_46"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:10  %col_buf_val_1_0_4_1 = select i1 %tmp_8, i8 %col_buf_1_val_0_4, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_1_0_4_1"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:11  %col_buf_val_1_0_3_1 = select i1 %tmp_8, i8 %col_buf_1_val_0_3, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_1_0_3_1"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:12  %col_buf_val_1_0_2_1 = select i1 %tmp_8, i8 %col_buf_1_val_0_2, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_1_0_2_1"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:13  %col_buf_val_1_0_1_1 = select i1 %tmp_8, i8 %col_buf_1_val_0_1, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_1_0_1_1"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv:14  %col_buf_val_1_0_0_3 = select i1 %tmp_8, i8 %src_kernel_win_1_va_46, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_1_0_0_3"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.1_ifconv:15  br i1 %tmp_8, label %7, label %._crit_edge.i.1_ifconv..loopexit455._crit_edge.i.1_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.1_ifconv..loopexit455._crit_edge.i.1_crit_edge:0  store i8 %col_buf_val_1_0_0_3, i8* %src_kernel_win_1_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.1:1  store i8 %col_buf_1_val_0_3, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.1:2  store i8 %col_buf_1_val_0_2, i8* %k_buf_1_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.1:3  store i8 %col_buf_1_val_0_1, i8* %k_buf_1_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:5  %src_kernel_win_1_va_25 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_25"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:13  %src_kernel_win_1_va_33 = load i8* %src_kernel_win_1_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_33"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:20  %src_kernel_win_1_va_40 = load i8* %src_kernel_win_1_va_15

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_40"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:21  %src_kernel_win_1_va_41 = load i8* %src_kernel_win_1_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_41"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:29  %p_src_kernel_win_val_22 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_41

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_22"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:30  %p_src_kernel_win_val_23 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_40

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_23"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:37  %p_src_kernel_win_val_30 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_33

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_30"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:45  %p_src_kernel_win_val_38 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_25

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_38"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.1:1  %r_V_2_1 = mul i14 %tmp_102_2_0_cast, %r_V_1_0_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="14">
<![CDATA[
.preheader.preheader.1:2  %r_V_2_1_0_cast = sext i14 %r_V_2_1 to i16

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_cast"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:5  %r_V_2_1_0_1_cast = sext i15 %r_V_2_1_0_1 to i16

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_1_cast"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:6  %sum_V_1_0_1 = add i16 %r_V_2_1_0_cast, %r_V_2_1_0_1_cast

]]></Node>
<StgValue><ssdm name="sum_V_1_0_1"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:9  %r_V_2_1_0_2 = mul i16 %tmp_102_2_0_2, %r_V_1_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_2"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:12  %r_V_1_0_3_cast = zext i8 %p_src_kernel_win_val_22 to i15

]]></Node>
<StgValue><ssdm name="r_V_1_0_3_cast"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:13  %r_V_2_1_0_3 = mul i15 %tmp_102_2_0_3_cast, %r_V_1_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_3"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:19  %r_V_1_1 = zext i8 %p_src_kernel_win_val_23 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_1"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:20  %r_V_2_1_1 = mul i16 %tmp_102_2_1, %r_V_1_1

]]></Node>
<StgValue><ssdm name="r_V_2_1_1"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:55  %r_V_1_2_3 = zext i8 %p_src_kernel_win_val_30 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_2_3"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:56  %r_V_2_1_2_3 = mul i16 %tmp_102_2_2_3, %r_V_1_2_3

]]></Node>
<StgValue><ssdm name="r_V_2_1_2_3"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:61  %tmp_103_1_3_cast_cas = mul i15 %tmp_19, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_103_1_3_cast_cas"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:77  %tmp_23 = zext i8 %p_src_kernel_win_val_36 to i15

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:78  %tmp_103_1_4_1_cast_c = mul i15 %tmp_20, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_103_1_4_1_cast_c"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:1  %src_kernel_win_2_va_46 = load i8* %src_kernel_win_2_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_46"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:10  %col_buf_val_2_0_4_1 = select i1 %tmp_8, i8 %col_buf_2_val_0_4, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_2_0_4_1"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:11  %col_buf_val_2_0_3_1 = select i1 %tmp_8, i8 %col_buf_2_val_0_3, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_2_0_3_1"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:12  %col_buf_val_2_0_2_1 = select i1 %tmp_8, i8 %col_buf_2_val_0_2, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_2_0_2_1"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:13  %col_buf_val_2_0_1_1 = select i1 %tmp_8, i8 %col_buf_2_val_0_1, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_2_0_1_1"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv:14  %col_buf_val_2_0_0_3 = select i1 %tmp_8, i8 %src_kernel_win_2_va_46, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_val_2_0_0_3"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.2_ifconv:15  br i1 %tmp_8, label %9, label %._crit_edge.i.2_ifconv..loopexit455._crit_edge.i.2_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.2_ifconv..loopexit455._crit_edge.i.2_crit_edge:0  store i8 %col_buf_val_2_0_0_3, i8* %src_kernel_win_2_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.2:1  store i8 %col_buf_2_val_0_3, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.2:2  store i8 %col_buf_2_val_0_2, i8* %k_buf_2_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.2:3  store i8 %col_buf_2_val_0_1, i8* %k_buf_2_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:7  %src_kernel_win_2_va_27 = load i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_27"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:12  %src_kernel_win_2_va_32 = load i8* %src_kernel_win_2_va_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_32"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:20  %src_kernel_win_2_va_40 = load i8* %src_kernel_win_2_va_15

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_40"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:30  %p_src_kernel_win_val_43 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_40

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_43"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:38  %p_src_kernel_win_val_51 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_32

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_51"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:43  %p_src_kernel_win_val_56 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_27

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_56"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:1  %r_V_2_2 = mul i14 %tmp_102_2_0_cast, %r_V_238_0_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:2  %r_V_2_2_0_cast = sext i14 %r_V_2_2 to i16

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_cast"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:5  %r_V_2_2_0_1_cast = sext i15 %r_V_2_2_0_1 to i16

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_1_cast"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:6  %sum_V_2_0_1 = add i16 %r_V_2_2_0_cast, %r_V_2_2_0_1_cast

]]></Node>
<StgValue><ssdm name="sum_V_2_0_1"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:9  %r_V_2_2_0_2 = mul i16 %tmp_102_2_0_2, %r_V_238_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_2"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:19  %r_V_238_1 = zext i8 %p_src_kernel_win_val_43 to i16

]]></Node>
<StgValue><ssdm name="r_V_238_1"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:20  %r_V_2_2_1 = mul i16 %tmp_102_2_1, %r_V_238_1

]]></Node>
<StgValue><ssdm name="r_V_2_2_1"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:60  %tmp_25 = zext i8 %p_src_kernel_win_val_51 to i15

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:61  %tmp_103_2_3_cast_cas = mul i15 %tmp_19, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_103_2_3_cast_cas"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:23  store i8 %p_src_kernel_win_val_22, i8* %src_kernel_win_1_va_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="393" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.0:4  store i8 %col_buf_0_val_0_0_1, i8* %k_buf_0_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:0  %src_kernel_win_0_va_21 = phi i8 [ 0, %.preheader453.preheader.i.0 ], [ %col_buf_val_0_0_4_1, %.preheader.preheader.i.i.i.0 ], [ %col_buf_val_0_0_4_1, %._crit_edge.i.0_ifconv..loopexit455._crit_edge.i.0_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_21"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:1  %src_kernel_win_0_va_22 = phi i8 [ 0, %.preheader453.preheader.i.0 ], [ %col_buf_val_0_0_3_1, %.preheader.preheader.i.i.i.0 ], [ %col_buf_val_0_0_3_1, %._crit_edge.i.0_ifconv..loopexit455._crit_edge.i.0_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_22"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:2  %src_kernel_win_0_va_23 = phi i8 [ 0, %.preheader453.preheader.i.0 ], [ %col_buf_val_0_0_2_1, %.preheader.preheader.i.i.i.0 ], [ %col_buf_val_0_0_2_1, %._crit_edge.i.0_ifconv..loopexit455._crit_edge.i.0_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_23"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:3  %src_kernel_win_0_va_24 = phi i8 [ 0, %.preheader453.preheader.i.0 ], [ %col_buf_val_0_0_1_1, %.preheader.preheader.i.i.i.0 ], [ %col_buf_val_0_0_1_1, %._crit_edge.i.0_ifconv..loopexit455._crit_edge.i.0_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_24"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:4  %p_0_6_i = phi i8 [ %col_buf_0_val_0_0, %.preheader453.preheader.i.0 ], [ %col_buf_0_val_0_0_1, %.preheader.preheader.i.i.i.0 ], [ %col_buf_0_val_0_0, %._crit_edge.i.0_ifconv..loopexit455._crit_edge.i.0_crit_edge ]

]]></Node>
<StgValue><ssdm name="p_0_6_i"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:6  %src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_26"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:9  %src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_29"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:11  %src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_31"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:16  %src_kernel_win_0_va_36 = load i8* %src_kernel_win_0_va_11

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_36"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:25  %src_kernel_win_0_va_45 = load i8* %src_kernel_win_0_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_45"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:34  %p_src_kernel_win_val_8 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_36

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_8"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:39  %p_src_kernel_win_val_12 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_31

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_12"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:41  %p_src_kernel_win_val_14 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_29

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_14"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:44  %p_src_kernel_win_val_17 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_26

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_17"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:7  %sum_V_0_0_1_cast = sext i16 %sum_V_0_0_1 to i17

]]></Node>
<StgValue><ssdm name="sum_V_0_0_1_cast"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:9  %r_V_2_0_0_2 = mul i16 %tmp_102_2_0_2, %r_V_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_2"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:10  %tmp_103_0_0_2_cast = sext i16 %r_V_2_0_0_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_0_0_2_cast"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:11  %sum_V_0_0_2 = add i17 %tmp_103_0_0_2_cast, %sum_V_0_0_1_cast

]]></Node>
<StgValue><ssdm name="sum_V_0_0_2"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:13  %r_V_2_0_0_3 = mul i15 %tmp_102_2_0_3_cast, %r_V_0_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_3"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:14  %tmp_103_0_0_3_cast_c = sext i15 %r_V_2_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_0_0_3_cast_c"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:15  %p_shl1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %src_kernel_win_0_va_21, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="12">
<![CDATA[
.preheader.preheader.0:16  %p_shl1_cast = zext i12 %p_shl1 to i13

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader.0:17  %r_V_2_0_0_4 = sub i13 0, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_0_4"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="13">
<![CDATA[
.preheader.preheader.0:18  %tmp_103_0_0_4_cast_c = sext i13 %r_V_2_0_0_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_0_0_4_cast_c"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:20  %r_V_2_0_1 = mul i16 %tmp_102_2_1, %r_V_0_1

]]></Node>
<StgValue><ssdm name="r_V_2_0_1"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:24  %tmp11 = add i16 %tmp_103_0_0_4_cast_c, %tmp_103_0_0_3_cast_c

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:39  %r_V_0_1_4_cast = zext i8 %src_kernel_win_0_va_22 to i15

]]></Node>
<StgValue><ssdm name="r_V_0_1_4_cast"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:40  %r_V_2_0_1_4 = mul i15 %tmp_102_2_1_4_cast, %r_V_0_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_1_4"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:56  %r_V_2_0_2_3 = mul i16 %tmp_102_2_2_3, %r_V_0_2_3

]]></Node>
<StgValue><ssdm name="r_V_2_0_2_3"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:57  %r_V_0_2_4 = zext i8 %src_kernel_win_0_va_23 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_2_4"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:58  %r_V_2_0_2_4 = mul i16 %tmp_102_2_2_4, %r_V_0_2_4

]]></Node>
<StgValue><ssdm name="r_V_2_0_2_4"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:61  %tmp_103_0_3_cast_cas = mul i15 %tmp_19, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_103_0_3_cast_cas"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:73  %r_V_0_3_4_cast = zext i8 %src_kernel_win_0_va_24 to i15

]]></Node>
<StgValue><ssdm name="r_V_0_3_4_cast"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:74  %r_V_2_0_3_4 = mul i15 %tmp_102_2_3_4_cast, %r_V_0_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_3_4"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:86  %tmp24 = add i15 %tmp_103_0_4_1_cast_c, %tmp_103_0_3_cast_cas

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:100  %r_V_0_4_3 = zext i8 %p_src_kernel_win_val_18 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_4_3"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:101  %r_V_2_0_4_3 = mul i16 %tmp_102_2_4_3, %r_V_0_4_3

]]></Node>
<StgValue><ssdm name="r_V_2_0_4_3"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:102  %r_V_0_4_4_cast = zext i8 %src_kernel_win_0_va_45 to i14

]]></Node>
<StgValue><ssdm name="r_V_0_4_4_cast"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:103  %r_V_2_0_4_4 = mul i14 %tmp_102_2_4_4_cast, %r_V_0_4_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_4_4"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.i.0:0  br i1 %or_cond_i, label %6, label %._crit_edge.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.i.1_ifconv:0  %col_buf_1_val_0_0 = phi i8 [ %tmp_38, %6 ], [ %p_0_6_i, %.loopexit._crit_edge.i.0 ]

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.1_ifconv..loopexit455._crit_edge.i.1_crit_edge:1  br label %.loopexit455._crit_edge.i.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.1:0  %col_buf_1_val_0_0_1 = select i1 %tmp_5, i8 %col_buf_1_val_0_0, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_0_1"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.1:5  store i8 %col_buf_1_val_0_0_1, i8* %src_kernel_win_1_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.i.1:6  br label %.loopexit455._crit_edge.i.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.1:3  store i8 %col_buf_1_val_0_0, i8* %k_buf_1_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.1:4  store i8 %col_buf_1_val_0_0, i8* %src_kernel_win_1_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
.preheader453.preheader.i.1:5  br label %.loopexit455._crit_edge.i.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:6  %src_kernel_win_1_va_26 = load i8* %src_kernel_win_1_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_26"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:11  %src_kernel_win_1_va_31 = load i8* %src_kernel_win_1_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_31"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:39  %p_src_kernel_win_val_32 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_31

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_32"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:44  %p_src_kernel_win_val_37 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_26

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_37"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:7  %sum_V_1_0_1_cast = sext i16 %sum_V_1_0_1 to i17

]]></Node>
<StgValue><ssdm name="sum_V_1_0_1_cast"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:9  %r_V_2_1_0_2 = mul i16 %tmp_102_2_0_2, %r_V_1_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_2"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:10  %tmp_103_1_0_2_cast = sext i16 %r_V_2_1_0_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_1_0_2_cast"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:11  %sum_V_1_0_2 = add i17 %tmp_103_1_0_2_cast, %sum_V_1_0_1_cast

]]></Node>
<StgValue><ssdm name="sum_V_1_0_2"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:13  %r_V_2_1_0_3 = mul i15 %tmp_102_2_0_3_cast, %r_V_1_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_3"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:20  %r_V_2_1_1 = mul i16 %tmp_102_2_1, %r_V_1_1

]]></Node>
<StgValue><ssdm name="r_V_2_1_1"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:56  %r_V_2_1_2_3 = mul i16 %tmp_102_2_2_3, %r_V_1_2_3

]]></Node>
<StgValue><ssdm name="r_V_2_1_2_3"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:61  %tmp_103_1_3_cast_cas = mul i15 %tmp_19, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_103_1_3_cast_cas"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:86  %tmp42 = add i15 %tmp_103_1_4_1_cast_c, %tmp_103_1_3_cast_cas

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:100  %r_V_1_4_3 = zext i8 %p_src_kernel_win_val_38 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_4_3"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:101  %r_V_2_1_4_3 = mul i16 %tmp_102_2_4_3, %r_V_1_4_3

]]></Node>
<StgValue><ssdm name="r_V_2_1_4_3"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_54 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:13  %src_kernel_win_2_va_33 = load i8* %src_kernel_win_2_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_33"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:21  %src_kernel_win_2_va_41 = load i8* %src_kernel_win_2_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_41"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:29  %p_src_kernel_win_val_42 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_41

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_42"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:37  %p_src_kernel_win_val_50 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_33

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_50"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:7  %sum_V_2_0_1_cast = sext i16 %sum_V_2_0_1 to i17

]]></Node>
<StgValue><ssdm name="sum_V_2_0_1_cast"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:9  %r_V_2_2_0_2 = mul i16 %tmp_102_2_0_2, %r_V_238_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_2"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:10  %tmp_103_2_0_2_cast = sext i16 %r_V_2_2_0_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_2_0_2_cast"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:11  %sum_V_2_0_2 = add i17 %tmp_103_2_0_2_cast, %sum_V_2_0_1_cast

]]></Node>
<StgValue><ssdm name="sum_V_2_0_2"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:12  %r_V_238_0_3_cast = zext i8 %p_src_kernel_win_val_42 to i15

]]></Node>
<StgValue><ssdm name="r_V_238_0_3_cast"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:13  %r_V_2_2_0_3 = mul i15 %tmp_102_2_0_3_cast, %r_V_238_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_3"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:20  %r_V_2_2_1 = mul i16 %tmp_102_2_1, %r_V_238_1

]]></Node>
<StgValue><ssdm name="r_V_2_2_1"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:55  %r_V_238_2_3 = zext i8 %p_src_kernel_win_val_50 to i16

]]></Node>
<StgValue><ssdm name="r_V_238_2_3"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:56  %r_V_2_2_2_3 = mul i16 %tmp_102_2_2_3, %r_V_238_2_3

]]></Node>
<StgValue><ssdm name="r_V_2_2_2_3"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:61  %tmp_103_2_3_cast_cas = mul i15 %tmp_19, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_103_2_3_cast_cas"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:77  %tmp_26 = zext i8 %p_src_kernel_win_val_56 to i15

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:78  %tmp_103_2_4_1_cast_c = mul i15 %tmp_20, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_103_2_4_1_cast_c"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:3  store i8 %p_src_kernel_win_val_42, i8* %src_kernel_win_2_va_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:33  store i8 %p_src_kernel_win_val_32, i8* %src_kernel_win_1_va_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:38  store i8 %p_src_kernel_win_val_37, i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:39  store i8 %p_src_kernel_win_val_38, i8* %src_kernel_win_1_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:44  store i8 %src_kernel_win_0_va_21, i8* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:52  store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:53  store i8 %p_src_kernel_win_val_12, i8* %src_kernel_win_0_va_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:56  store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:58  store i8 %p_src_kernel_win_val_17, i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:59  store i8 %p_src_kernel_win_val_18, i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:60  store i8 %src_kernel_win_0_va_45, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:8  %src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_28"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:10  %src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_30"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:14  %src_kernel_win_0_va_34 = load i8* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_34"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:15  %src_kernel_win_0_va_35 = load i8* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_35"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:17  %src_kernel_win_0_va_37 = load i8* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_37"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:18  %src_kernel_win_0_va_38 = load i8* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_38"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:19  %src_kernel_win_0_va_39 = load i8* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_39"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:31  %p_src_kernel_win_val_5 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_39

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_5"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:32  %p_src_kernel_win_val_6 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_38

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_6"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:33  %p_src_kernel_win_val_7 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_37

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_7"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:35  %p_src_kernel_win_val_9 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_35

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_9"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:36  %p_src_kernel_win_val_59 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_34

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_59"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:40  %p_src_kernel_win_val_13 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_30

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_13"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.0:42  %p_src_kernel_win_val_15 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_0_va_28

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_15"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:20  %r_V_2_0_1 = mul i16 %tmp_102_2_1, %r_V_0_1

]]></Node>
<StgValue><ssdm name="r_V_2_0_1"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:21  %tmp_103_0_1_cast_cas = sext i16 %r_V_2_0_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_0_1_cast_cas"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:22  %tmp10 = add i17 %tmp_103_0_1_cast_cas, %sum_V_0_0_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:32  %r_V_0_1_2 = zext i8 %p_src_kernel_win_val_6 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_1_2"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:33  %r_V_2_0_1_2 = mul i16 %tmp_102_2_1_2, %r_V_0_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_1_2"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:40  %r_V_2_0_1_4 = mul i15 %tmp_102_2_1_4_cast, %r_V_0_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_1_4"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:42  %r_V_0_2 = zext i8 %p_src_kernel_win_val_8 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_2"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:43  %r_V_2_0_2 = mul i16 %tmp_102_2_2, %r_V_0_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_2"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:56  %r_V_2_0_2_3 = mul i16 %tmp_102_2_2_3, %r_V_0_2_3

]]></Node>
<StgValue><ssdm name="r_V_2_0_2_3"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:58  %r_V_2_0_2_4 = mul i16 %tmp_102_2_2_4, %r_V_0_2_4

]]></Node>
<StgValue><ssdm name="r_V_2_0_2_4"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.0:62  %p_shl4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_12, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:63  %p_shl4_cast = zext i15 %p_shl4 to i16

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:64  %r_V_2_0_3_1 = sub i16 0, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_3_1"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:65  %tmp_103_0_3_1_cast_c = sext i16 %r_V_2_0_3_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_0_3_1_cast_c"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:66  %r_V_0_3_2_cast = zext i8 %p_src_kernel_win_val_13 to i15

]]></Node>
<StgValue><ssdm name="r_V_0_3_2_cast"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:67  %r_V_2_0_3_2 = mul i15 %tmp_102_2_3_2_cast, %r_V_0_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_3_2"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.0:69  %p_shl = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_14, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:70  %p_shl_cast = zext i15 %p_shl to i16

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:71  %r_V_2_0_3_3 = sub i16 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_3_3"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:72  %tmp_103_0_3_3_cast_c = sext i16 %r_V_2_0_3_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_0_3_3_cast_c"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:74  %r_V_2_0_3_4 = mul i15 %tmp_102_2_3_4_cast, %r_V_0_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_3_4"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:80  %tmp21 = add i17 %tmp_103_0_3_3_cast_c, %tmp_103_0_3_1_cast_c

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:87  %tmp65_cast = zext i15 %tmp24 to i16

]]></Node>
<StgValue><ssdm name="tmp65_cast"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:88  %tmp25 = add i16 %r_V_2_0_2_3, %tmp65_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:103  %r_V_2_0_4_4 = mul i14 %tmp_102_2_4_4_cast, %r_V_0_4_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_4_4"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.1:4  store i8 %col_buf_1_val_0_0_1, i8* %k_buf_1_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:0  %src_kernel_win_1_va_21 = phi i8 [ 0, %.preheader453.preheader.i.1 ], [ %col_buf_val_1_0_4_1, %.preheader.preheader.i.i.i.1 ], [ %col_buf_val_1_0_4_1, %._crit_edge.i.1_ifconv..loopexit455._crit_edge.i.1_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_21"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:1  %src_kernel_win_1_va_22 = phi i8 [ 0, %.preheader453.preheader.i.1 ], [ %col_buf_val_1_0_3_1, %.preheader.preheader.i.i.i.1 ], [ %col_buf_val_1_0_3_1, %._crit_edge.i.1_ifconv..loopexit455._crit_edge.i.1_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_22"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:2  %src_kernel_win_1_va_23 = phi i8 [ 0, %.preheader453.preheader.i.1 ], [ %col_buf_val_1_0_2_1, %.preheader.preheader.i.i.i.1 ], [ %col_buf_val_1_0_2_1, %._crit_edge.i.1_ifconv..loopexit455._crit_edge.i.1_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_23"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:3  %src_kernel_win_1_va_24 = phi i8 [ 0, %.preheader453.preheader.i.1 ], [ %col_buf_val_1_0_1_1, %.preheader.preheader.i.i.i.1 ], [ %col_buf_val_1_0_1_1, %._crit_edge.i.1_ifconv..loopexit455._crit_edge.i.1_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_24"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:4  %p_0_6_i_1 = phi i8 [ %col_buf_1_val_0_0, %.preheader453.preheader.i.1 ], [ %col_buf_1_val_0_0_1, %.preheader.preheader.i.i.i.1 ], [ %col_buf_1_val_0_0, %._crit_edge.i.1_ifconv..loopexit455._crit_edge.i.1_crit_edge ]

]]></Node>
<StgValue><ssdm name="p_0_6_i_1"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:9  %src_kernel_win_1_va_29 = load i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_29"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:16  %src_kernel_win_1_va_36 = load i8* %src_kernel_win_1_va_11

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_36"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:19  %src_kernel_win_1_va_39 = load i8* %src_kernel_win_1_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_39"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:25  %src_kernel_win_1_va_45 = load i8* %src_kernel_win_1_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_45"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:31  %p_src_kernel_win_val_24 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_39

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_24"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:34  %p_src_kernel_win_val_27 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_36

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_27"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:41  %p_src_kernel_win_val_34 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_29

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_34"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:13  %r_V_2_1_0_3 = mul i15 %tmp_102_2_0_3_cast, %r_V_1_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_3"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:14  %tmp_103_1_0_3_cast_c = sext i15 %r_V_2_1_0_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_1_0_3_cast_c"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader.1:15  %p_shl5 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %src_kernel_win_1_va_21, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="13" op_0_bw="12">
<![CDATA[
.preheader.preheader.1:16  %p_shl5_cast = zext i12 %p_shl5 to i13

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader.1:17  %r_V_2_1_0_4 = sub i13 0, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_0_4"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="13">
<![CDATA[
.preheader.preheader.1:18  %tmp_103_1_0_4_cast_c = sext i13 %r_V_2_1_0_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_1_0_4_cast_c"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:20  %r_V_2_1_1 = mul i16 %tmp_102_2_1, %r_V_1_1

]]></Node>
<StgValue><ssdm name="r_V_2_1_1"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:21  %tmp_103_1_1_cast_cas = sext i16 %r_V_2_1_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_1_1_cast_cas"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:22  %tmp32 = add i17 %tmp_103_1_1_cast_cas, %sum_V_1_0_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:24  %tmp33 = add i16 %tmp_103_1_0_4_cast_c, %tmp_103_1_0_3_cast_c

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:39  %r_V_1_1_4_cast = zext i8 %src_kernel_win_1_va_22 to i15

]]></Node>
<StgValue><ssdm name="r_V_1_1_4_cast"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:40  %r_V_2_1_1_4 = mul i15 %tmp_102_2_1_4_cast, %r_V_1_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_1_4"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:56  %r_V_2_1_2_3 = mul i16 %tmp_102_2_2_3, %r_V_1_2_3

]]></Node>
<StgValue><ssdm name="r_V_2_1_2_3"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:57  %r_V_1_2_4 = zext i8 %src_kernel_win_1_va_23 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_2_4"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:58  %r_V_2_1_2_4 = mul i16 %tmp_102_2_2_4, %r_V_1_2_4

]]></Node>
<StgValue><ssdm name="r_V_2_1_2_4"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:73  %r_V_1_3_4_cast = zext i8 %src_kernel_win_1_va_24 to i15

]]></Node>
<StgValue><ssdm name="r_V_1_3_4_cast"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:74  %r_V_2_1_3_4 = mul i15 %tmp_102_2_3_4_cast, %r_V_1_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_3_4"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:87  %tmp83_cast = zext i15 %tmp42 to i16

]]></Node>
<StgValue><ssdm name="tmp83_cast"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:88  %tmp43 = add i16 %r_V_2_1_2_3, %tmp83_cast

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="14" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:102  %r_V_1_4_4_cast = zext i8 %src_kernel_win_1_va_45 to i14

]]></Node>
<StgValue><ssdm name="r_V_1_4_4_cast"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.1:103  %r_V_2_1_4_4 = mul i14 %tmp_102_2_4_4_cast, %r_V_1_4_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_4_4"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge.i.1:0  br i1 %or_cond_i, label %8, label %._crit_edge.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.i.2_ifconv:0  %col_buf_2_val_0_0 = phi i8 [ %tmp_54, %8 ], [ %p_0_6_i_1, %.loopexit._crit_edge.i.1 ]

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.2_ifconv..loopexit455._crit_edge.i.2_crit_edge:1  br label %.loopexit455._crit_edge.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.2:0  %col_buf_2_val_0_0_1 = select i1 %tmp_5, i8 %col_buf_2_val_0_0, i8 0

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_0_1"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.2:5  store i8 %col_buf_2_val_0_0_1, i8* %src_kernel_win_2_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.i.2:6  br label %.loopexit455._crit_edge.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.2:3  store i8 %col_buf_2_val_0_0, i8* %k_buf_2_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader453.preheader.i.2:4  store i8 %col_buf_2_val_0_0, i8* %src_kernel_win_2_va_20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
.preheader453.preheader.i.2:5  br label %.loopexit455._crit_edge.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:4  %p_0_6_i_2 = phi i8 [ %col_buf_2_val_0_0, %.preheader453.preheader.i.2 ], [ %col_buf_2_val_0_0_1, %.preheader.preheader.i.i.i.2 ], [ %col_buf_2_val_0_0, %._crit_edge.i.2_ifconv..loopexit455._crit_edge.i.2_crit_edge ]

]]></Node>
<StgValue><ssdm name="p_0_6_i_2"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:6  %src_kernel_win_2_va_26 = load i8* %src_kernel_win_2_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_26"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:11  %src_kernel_win_2_va_31 = load i8* %src_kernel_win_2_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_31"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:16  %src_kernel_win_2_va_36 = load i8* %src_kernel_win_2_va_11

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_36"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:19  %src_kernel_win_2_va_39 = load i8* %src_kernel_win_2_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_39"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:31  %p_src_kernel_win_val_44 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_39

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_44"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:34  %p_src_kernel_win_val_47 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_36

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_47"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:39  %p_src_kernel_win_val_52 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_31

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_52"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:44  %p_src_kernel_win_val_57 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_26

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_57"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:13  %r_V_2_2_0_3 = mul i15 %tmp_102_2_0_3_cast, %r_V_238_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_3"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:20  %r_V_2_2_1 = mul i16 %tmp_102_2_1, %r_V_238_1

]]></Node>
<StgValue><ssdm name="r_V_2_2_1"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:21  %tmp_103_2_1_cast_cas = sext i16 %r_V_2_2_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_2_1_cast_cas"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:22  %tmp50 = add i17 %tmp_103_2_1_cast_cas, %sum_V_2_0_2

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:56  %r_V_2_2_2_3 = mul i16 %tmp_102_2_2_3, %r_V_238_2_3

]]></Node>
<StgValue><ssdm name="r_V_2_2_2_3"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:61  %tmp_103_2_3_cast_cas = mul i15 %tmp_19, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_103_2_3_cast_cas"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:86  %tmp60 = add i15 %tmp_103_2_4_1_cast_c, %tmp_103_2_3_cast_cas

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:5  store i8 %p_src_kernel_win_val_44, i8* %src_kernel_win_2_va_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:13  store i8 %p_src_kernel_win_val_52, i8* %src_kernel_win_2_va_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:18  store i8 %p_src_kernel_win_val_57, i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:24  store i8 %src_kernel_win_1_va_21, i8* %src_kernel_win_1_va_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:25  store i8 %p_src_kernel_win_val_24, i8* %src_kernel_win_1_va_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:32  store i8 %src_kernel_win_1_va_23, i8* %src_kernel_win_1_va_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:36  store i8 %src_kernel_win_1_va_24, i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:40  store i8 %src_kernel_win_1_va_45, i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:45  store i8 %p_src_kernel_win_val_5, i8* %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:46  store i8 %p_src_kernel_win_val_6, i8* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:47  store i8 %p_src_kernel_win_val_7, i8* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:48  store i8 %src_kernel_win_0_va_22, i8* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:49  store i8 %p_src_kernel_win_val_9, i8* %src_kernel_win_0_va_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:50  store i8 %p_src_kernel_win_val_59, i8* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:51  store i8 %p_src_kernel_win_val_10, i8* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:54  store i8 %p_src_kernel_win_val_13, i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:55  store i8 %p_src_kernel_win_val_14, i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:57  store i8 %p_src_kernel_win_val_16, i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:61  store i8 %p_0_6_i_2, i8* %col_buf_2_val_0_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.0:23  %tmp53_cast = sext i17 %tmp10 to i18

]]></Node>
<StgValue><ssdm name="tmp53_cast"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:25  %tmp54_cast = sext i16 %tmp11 to i18

]]></Node>
<StgValue><ssdm name="tmp54_cast"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:26  %sum_V_0_1 = add i18 %tmp53_cast, %tmp54_cast

]]></Node>
<StgValue><ssdm name="sum_V_0_1"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:33  %r_V_2_0_1_2 = mul i16 %tmp_102_2_1_2, %r_V_0_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_1_2"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:40  %r_V_2_0_1_4 = mul i15 %tmp_102_2_1_4_cast, %r_V_0_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_1_4"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:41  %tmp_103_0_1_4_cast_c = sext i15 %r_V_2_0_1_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_0_1_4_cast_c"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:47  %tmp14 = add i16 %tmp_103_0_1_4_cast_c, %r_V_2_0_2

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:58  %r_V_2_0_2_4 = mul i16 %tmp_102_2_2_4, %r_V_0_2_4

]]></Node>
<StgValue><ssdm name="r_V_2_0_2_4"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:59  %tmp_103_0_2_4_cast_c = sext i16 %r_V_2_0_2_4 to i18

]]></Node>
<StgValue><ssdm name="tmp_103_0_2_4_cast_c"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:67  %r_V_2_0_3_2 = mul i15 %tmp_102_2_3_2_cast, %r_V_0_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_3_2"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:74  %r_V_2_0_3_4 = mul i15 %tmp_102_2_3_4_cast, %r_V_0_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_3_4"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader.0:75  %r_V_2_0_4 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %p_src_kernel_win_val_15, i4 0)

]]></Node>
<StgValue><ssdm name="r_V_2_0_4"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="12">
<![CDATA[
.preheader.preheader.0:76  %tmp_103_0_4_cast_ca = zext i12 %r_V_2_0_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_103_0_4_cast_ca"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.0:81  %tmp62_cast = sext i17 %tmp21 to i18

]]></Node>
<StgValue><ssdm name="tmp62_cast"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:82  %tmp22 = add i18 %tmp_103_0_2_4_cast_c, %tmp62_cast

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:90  %tmp26 = add i15 %tmp_103_0_4_cast_ca, %r_V_2_0_3_4

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.0:103  %r_V_2_0_4_4 = mul i14 %tmp_102_2_4_4_cast, %r_V_0_4_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_4_4"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="14">
<![CDATA[
.preheader.preheader.0:104  %tmp_103_0_4_4_cast = sext i14 %r_V_2_0_4_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_0_4_4_cast"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:106  %tmp30 = add i16 %tmp_103_0_4_4_cast, %r_V_2_0_4_3

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:8  %src_kernel_win_1_va_28 = load i8* %src_kernel_win_1_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_28"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:10  %src_kernel_win_1_va_30 = load i8* %src_kernel_win_1_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_30"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:14  %src_kernel_win_1_va_34 = load i8* %src_kernel_win_1_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_34"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:15  %src_kernel_win_1_va_35 = load i8* %src_kernel_win_1_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_35"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:17  %src_kernel_win_1_va_37 = load i8* %src_kernel_win_1_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_37"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:18  %src_kernel_win_1_va_38 = load i8* %src_kernel_win_1_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_38"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:32  %p_src_kernel_win_val_25 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_38

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_25"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:33  %p_src_kernel_win_val_26 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_37

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_26"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:35  %p_src_kernel_win_val_28 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_35

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_28"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:36  %p_src_kernel_win_val_29 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_34

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_29"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:40  %p_src_kernel_win_val_33 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_30

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_33"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.1:42  %p_src_kernel_win_val_35 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_1_va_28

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_35"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.1:23  %tmp71_cast = sext i17 %tmp32 to i18

]]></Node>
<StgValue><ssdm name="tmp71_cast"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:25  %tmp72_cast = sext i16 %tmp33 to i18

]]></Node>
<StgValue><ssdm name="tmp72_cast"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:26  %sum_V_1_1 = add i18 %tmp71_cast, %tmp72_cast

]]></Node>
<StgValue><ssdm name="sum_V_1_1"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:32  %r_V_1_1_2 = zext i8 %p_src_kernel_win_val_25 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_1_2"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:33  %r_V_2_1_1_2 = mul i16 %tmp_102_2_1_2, %r_V_1_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_1_2"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:40  %r_V_2_1_1_4 = mul i15 %tmp_102_2_1_4_cast, %r_V_1_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_1_4"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:42  %r_V_1_2 = zext i8 %p_src_kernel_win_val_27 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_2"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:43  %r_V_2_1_2 = mul i16 %tmp_102_2_2, %r_V_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_2"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:58  %r_V_2_1_2_4 = mul i16 %tmp_102_2_2_4, %r_V_1_2_4

]]></Node>
<StgValue><ssdm name="r_V_2_1_2_4"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.1:62  %p_shl8 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_32, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:63  %p_shl8_cast = zext i15 %p_shl8 to i16

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:64  %r_V_2_1_3_1 = sub i16 0, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_3_1"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:65  %tmp_103_1_3_1_cast_c = sext i16 %r_V_2_1_3_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_1_3_1_cast_c"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:66  %r_V_1_3_2_cast = zext i8 %p_src_kernel_win_val_33 to i15

]]></Node>
<StgValue><ssdm name="r_V_1_3_2_cast"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:67  %r_V_2_1_3_2 = mul i15 %tmp_102_2_3_2_cast, %r_V_1_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_3_2"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.1:69  %p_shl9 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_34, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:70  %p_shl9_cast = zext i15 %p_shl9 to i16

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:71  %r_V_2_1_3_3 = sub i16 0, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_3_3"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:72  %tmp_103_1_3_3_cast_c = sext i16 %r_V_2_1_3_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_1_3_3_cast_c"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:74  %r_V_2_1_3_4 = mul i15 %tmp_102_2_3_4_cast, %r_V_1_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_3_4"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:80  %tmp39 = add i17 %tmp_103_1_3_3_cast_c, %tmp_103_1_3_1_cast_c

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.1:103  %r_V_2_1_4_4 = mul i14 %tmp_102_2_4_4_cast, %r_V_1_4_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_4_4"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i.i.2:4  store i8 %col_buf_2_val_0_0_1, i8* %k_buf_2_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:0  %src_kernel_win_2_va_21 = phi i8 [ 0, %.preheader453.preheader.i.2 ], [ %col_buf_val_2_0_4_1, %.preheader.preheader.i.i.i.2 ], [ %col_buf_val_2_0_4_1, %._crit_edge.i.2_ifconv..loopexit455._crit_edge.i.2_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_21"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:1  %src_kernel_win_2_va_22 = phi i8 [ 0, %.preheader453.preheader.i.2 ], [ %col_buf_val_2_0_3_1, %.preheader.preheader.i.i.i.2 ], [ %col_buf_val_2_0_3_1, %._crit_edge.i.2_ifconv..loopexit455._crit_edge.i.2_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_22"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:2  %src_kernel_win_2_va_23 = phi i8 [ 0, %.preheader453.preheader.i.2 ], [ %col_buf_val_2_0_2_1, %.preheader.preheader.i.i.i.2 ], [ %col_buf_val_2_0_2_1, %._crit_edge.i.2_ifconv..loopexit455._crit_edge.i.2_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_23"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:3  %src_kernel_win_2_va_24 = phi i8 [ 0, %.preheader453.preheader.i.2 ], [ %col_buf_val_2_0_1_1, %.preheader.preheader.i.i.i.2 ], [ %col_buf_val_2_0_1_1, %._crit_edge.i.2_ifconv..loopexit455._crit_edge.i.2_crit_edge ]

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_24"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:5  %src_kernel_win_2_va_25 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_25"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:9  %src_kernel_win_2_va_29 = load i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_29"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:25  %src_kernel_win_2_va_45 = load i8* %src_kernel_win_2_va_20

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_45"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:41  %p_src_kernel_win_val_54 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_29

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_54"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:45  %p_src_kernel_win_val_58 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_25

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_58"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:13  %r_V_2_2_0_3 = mul i15 %tmp_102_2_0_3_cast, %r_V_238_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_3"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:14  %tmp_103_2_0_3_cast_c = sext i15 %r_V_2_2_0_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_2_0_3_cast_c"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader.2:15  %p_shl10 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %src_kernel_win_2_va_21, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="13" op_0_bw="12">
<![CDATA[
.preheader.preheader.2:16  %p_shl10_cast = zext i12 %p_shl10 to i13

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader.2:17  %r_V_2_2_0_4 = sub i13 0, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_0_4"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="13">
<![CDATA[
.preheader.preheader.2:18  %tmp_103_2_0_4_cast_c = sext i13 %r_V_2_2_0_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_2_0_4_cast_c"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:24  %tmp51 = add i16 %tmp_103_2_0_4_cast_c, %tmp_103_2_0_3_cast_c

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:39  %r_V_238_1_4_cast = zext i8 %src_kernel_win_2_va_22 to i15

]]></Node>
<StgValue><ssdm name="r_V_238_1_4_cast"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:40  %r_V_2_2_1_4 = mul i15 %tmp_102_2_1_4_cast, %r_V_238_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_1_4"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:42  %r_V_238_2 = zext i8 %p_src_kernel_win_val_47 to i16

]]></Node>
<StgValue><ssdm name="r_V_238_2"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:43  %r_V_2_2_2 = mul i16 %tmp_102_2_2, %r_V_238_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_2"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:56  %r_V_2_2_2_3 = mul i16 %tmp_102_2_2_3, %r_V_238_2_3

]]></Node>
<StgValue><ssdm name="r_V_2_2_2_3"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:57  %r_V_238_2_4 = zext i8 %src_kernel_win_2_va_23 to i16

]]></Node>
<StgValue><ssdm name="r_V_238_2_4"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:58  %r_V_2_2_2_4 = mul i16 %tmp_102_2_2_4, %r_V_238_2_4

]]></Node>
<StgValue><ssdm name="r_V_2_2_2_4"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:73  %r_V_238_3_4_cast = zext i8 %src_kernel_win_2_va_24 to i15

]]></Node>
<StgValue><ssdm name="r_V_238_3_4_cast"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:74  %r_V_2_2_3_4 = mul i15 %tmp_102_2_3_4_cast, %r_V_238_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_3_4"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:87  %tmp101_cast = zext i15 %tmp60 to i16

]]></Node>
<StgValue><ssdm name="tmp101_cast"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:88  %tmp61 = add i16 %r_V_2_2_2_3, %tmp101_cast

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="14" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:102  %r_V_238_4_4_cast = zext i8 %src_kernel_win_2_va_45 to i14

]]></Node>
<StgValue><ssdm name="r_V_238_4_4_cast"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:103  %r_V_2_2_4_4 = mul i14 %tmp_102_2_4_4_cast, %r_V_238_4_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_4_4"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:4  store i8 %src_kernel_win_2_va_21, i8* %src_kernel_win_2_va_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:12  store i8 %src_kernel_win_2_va_23, i8* %src_kernel_win_2_va_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:16  store i8 %src_kernel_win_2_va_24, i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:19  store i8 %p_src_kernel_win_val_58, i8* %src_kernel_win_2_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:20  store i8 %src_kernel_win_2_va_45, i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:26  store i8 %p_src_kernel_win_val_25, i8* %src_kernel_win_1_va_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:27  store i8 %p_src_kernel_win_val_26, i8* %src_kernel_win_1_va_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:28  store i8 %src_kernel_win_1_va_22, i8* %src_kernel_win_1_va_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:29  store i8 %p_src_kernel_win_val_28, i8* %src_kernel_win_1_va_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:30  store i8 %p_src_kernel_win_val_29, i8* %src_kernel_win_1_va_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:31  store i8 %p_src_kernel_win_val_30, i8* %src_kernel_win_1_va_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:34  store i8 %p_src_kernel_win_val_33, i8* %src_kernel_win_1_va_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:35  store i8 %p_src_kernel_win_val_34, i8* %src_kernel_win_1_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:37  store i8 %p_src_kernel_win_val_36, i8* %src_kernel_win_1_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="700" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.0:28  %p_shl2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_5, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:29  %p_shl2_cast = zext i15 %p_shl2 to i16

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:30  %r_V_2_0_1_1 = sub i16 0, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_1_1"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:31  %tmp_103_0_1_1_cast_c = sext i16 %r_V_2_0_1_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_0_1_1_cast_c"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:33  %r_V_2_0_1_2 = mul i16 %tmp_102_2_1_2, %r_V_0_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_1_2"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:34  %tmp_103_0_1_2_cast_c = zext i16 %r_V_2_0_1_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_0_1_2_cast_c"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.0:35  %p_shl3 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_7, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:36  %p_shl3_cast = zext i15 %p_shl3 to i16

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:37  %r_V_2_0_1_3 = sub i16 0, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_1_3"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:38  %tmp_103_0_1_3_cast_c = sext i16 %r_V_2_0_1_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_0_1_3_cast_c"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:44  %tmp12 = add i17 %tmp_103_0_1_3_cast_c, %tmp_103_0_1_1_cast_c

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:48  %tmp58_cast = sext i16 %tmp14 to i17

]]></Node>
<StgValue><ssdm name="tmp58_cast"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:49  %tmp15 = add i17 %tmp_103_0_1_2_cast_c, %tmp58_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:52  %r_V_0_2_1 = zext i8 %p_src_kernel_win_val_9 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_2_1"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:53  %r_V_2_0_2_1 = mul i16 %tmp_102_2_2_1, %r_V_0_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_0_2_1"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.0:67  %r_V_2_0_3_2 = mul i15 %tmp_102_2_3_2_cast, %r_V_0_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_0_3_2"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:68  %tmp_103_0_3_2_cast_c = sext i15 %r_V_2_0_3_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_0_3_2_cast_c"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.0:91  %tmp67_cast = sext i15 %tmp26 to i16

]]></Node>
<StgValue><ssdm name="tmp67_cast"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:92  %tmp27 = add i16 %tmp_103_0_3_2_cast_c, %tmp67_cast

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:33  %r_V_2_1_1_2 = mul i16 %tmp_102_2_1_2, %r_V_1_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_1_2"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:40  %r_V_2_1_1_4 = mul i15 %tmp_102_2_1_4_cast, %r_V_1_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_1_4"/></StgValue>
</operation>

<operation id="721" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:41  %tmp_103_1_1_4_cast_c = sext i15 %r_V_2_1_1_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_1_1_4_cast_c"/></StgValue>
</operation>

<operation id="722" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:47  %tmp36 = add i16 %tmp_103_1_1_4_cast_c, %r_V_2_1_2

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="723" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:58  %r_V_2_1_2_4 = mul i16 %tmp_102_2_2_4, %r_V_1_2_4

]]></Node>
<StgValue><ssdm name="r_V_2_1_2_4"/></StgValue>
</operation>

<operation id="724" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:59  %tmp_103_1_2_4_cast_c = sext i16 %r_V_2_1_2_4 to i18

]]></Node>
<StgValue><ssdm name="tmp_103_1_2_4_cast_c"/></StgValue>
</operation>

<operation id="725" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:67  %r_V_2_1_3_2 = mul i15 %tmp_102_2_3_2_cast, %r_V_1_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_3_2"/></StgValue>
</operation>

<operation id="726" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:74  %r_V_2_1_3_4 = mul i15 %tmp_102_2_3_4_cast, %r_V_1_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_3_4"/></StgValue>
</operation>

<operation id="727" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader.1:75  %r_V_2_1_4 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %p_src_kernel_win_val_35, i4 0)

]]></Node>
<StgValue><ssdm name="r_V_2_1_4"/></StgValue>
</operation>

<operation id="728" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="15" op_0_bw="12">
<![CDATA[
.preheader.preheader.1:76  %tmp_103_1_4_cast_ca = zext i12 %r_V_2_1_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_103_1_4_cast_ca"/></StgValue>
</operation>

<operation id="729" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.1:81  %tmp80_cast = sext i17 %tmp39 to i18

]]></Node>
<StgValue><ssdm name="tmp80_cast"/></StgValue>
</operation>

<operation id="730" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:82  %tmp40 = add i18 %tmp_103_1_2_4_cast_c, %tmp80_cast

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="731" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:90  %tmp44 = add i15 %tmp_103_1_4_cast_ca, %r_V_2_1_3_4

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="732" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.1:103  %r_V_2_1_4_4 = mul i14 %tmp_102_2_4_4_cast, %r_V_1_4_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_4_4"/></StgValue>
</operation>

<operation id="733" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="14">
<![CDATA[
.preheader.preheader.1:104  %tmp_103_1_4_4_cast = sext i14 %r_V_2_1_4_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_1_4_4_cast"/></StgValue>
</operation>

<operation id="734" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:106  %tmp48 = add i16 %tmp_103_1_4_4_cast, %r_V_2_1_4_3

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="735" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:8  %src_kernel_win_2_va_28 = load i8* %src_kernel_win_2_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_28"/></StgValue>
</operation>

<operation id="736" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:10  %src_kernel_win_2_va_30 = load i8* %src_kernel_win_2_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_30"/></StgValue>
</operation>

<operation id="737" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:14  %src_kernel_win_2_va_34 = load i8* %src_kernel_win_2_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_34"/></StgValue>
</operation>

<operation id="738" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:15  %src_kernel_win_2_va_35 = load i8* %src_kernel_win_2_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_35"/></StgValue>
</operation>

<operation id="739" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:17  %src_kernel_win_2_va_37 = load i8* %src_kernel_win_2_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_37"/></StgValue>
</operation>

<operation id="740" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:18  %src_kernel_win_2_va_38 = load i8* %src_kernel_win_2_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_38"/></StgValue>
</operation>

<operation id="741" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:32  %p_src_kernel_win_val_45 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_38

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_45"/></StgValue>
</operation>

<operation id="742" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:33  %p_src_kernel_win_val_46 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_37

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_46"/></StgValue>
</operation>

<operation id="743" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:35  %p_src_kernel_win_val_48 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_35

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_48"/></StgValue>
</operation>

<operation id="744" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:36  %p_src_kernel_win_val_49 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_34

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_49"/></StgValue>
</operation>

<operation id="745" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:40  %p_src_kernel_win_val_53 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_30

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_53"/></StgValue>
</operation>

<operation id="746" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit455._crit_edge.i.2:42  %p_src_kernel_win_val_55 = select i1 %tmp_9, i8 0, i8 %src_kernel_win_2_va_28

]]></Node>
<StgValue><ssdm name="p_src_kernel_win_val_55"/></StgValue>
</operation>

<operation id="747" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.2:23  %tmp89_cast = sext i17 %tmp50 to i18

]]></Node>
<StgValue><ssdm name="tmp89_cast"/></StgValue>
</operation>

<operation id="748" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:25  %tmp90_cast = sext i16 %tmp51 to i18

]]></Node>
<StgValue><ssdm name="tmp90_cast"/></StgValue>
</operation>

<operation id="749" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:26  %sum_V_2_1 = add i18 %tmp89_cast, %tmp90_cast

]]></Node>
<StgValue><ssdm name="sum_V_2_1"/></StgValue>
</operation>

<operation id="750" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:32  %r_V_238_1_2 = zext i8 %p_src_kernel_win_val_45 to i16

]]></Node>
<StgValue><ssdm name="r_V_238_1_2"/></StgValue>
</operation>

<operation id="751" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:33  %r_V_2_2_1_2 = mul i16 %tmp_102_2_1_2, %r_V_238_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_1_2"/></StgValue>
</operation>

<operation id="752" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:40  %r_V_2_2_1_4 = mul i15 %tmp_102_2_1_4_cast, %r_V_238_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_1_4"/></StgValue>
</operation>

<operation id="753" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:58  %r_V_2_2_2_4 = mul i16 %tmp_102_2_2_4, %r_V_238_2_4

]]></Node>
<StgValue><ssdm name="r_V_2_2_2_4"/></StgValue>
</operation>

<operation id="754" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.2:62  %p_shl13 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_52, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="755" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:63  %p_shl13_cast = zext i15 %p_shl13 to i16

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="756" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:64  %r_V_2_2_3_1 = sub i16 0, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_3_1"/></StgValue>
</operation>

<operation id="757" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:65  %tmp_103_2_3_1_cast_c = sext i16 %r_V_2_2_3_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_2_3_1_cast_c"/></StgValue>
</operation>

<operation id="758" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="15" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:66  %r_V_238_3_2_cast = zext i8 %p_src_kernel_win_val_53 to i15

]]></Node>
<StgValue><ssdm name="r_V_238_3_2_cast"/></StgValue>
</operation>

<operation id="759" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:67  %r_V_2_2_3_2 = mul i15 %tmp_102_2_3_2_cast, %r_V_238_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_3_2"/></StgValue>
</operation>

<operation id="760" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.2:69  %p_shl14 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_54, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="761" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:70  %p_shl14_cast = zext i15 %p_shl14 to i16

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="762" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:71  %r_V_2_2_3_3 = sub i16 0, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_3_3"/></StgValue>
</operation>

<operation id="763" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:72  %tmp_103_2_3_3_cast_c = sext i16 %r_V_2_2_3_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_2_3_3_cast_c"/></StgValue>
</operation>

<operation id="764" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:74  %r_V_2_2_3_4 = mul i15 %tmp_102_2_3_4_cast, %r_V_238_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_3_4"/></StgValue>
</operation>

<operation id="765" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:80  %tmp57 = add i17 %tmp_103_2_3_3_cast_c, %tmp_103_2_3_1_cast_c

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="766" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:100  %r_V_238_4_3 = zext i8 %p_src_kernel_win_val_58 to i16

]]></Node>
<StgValue><ssdm name="r_V_238_4_3"/></StgValue>
</operation>

<operation id="767" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:101  %r_V_2_2_4_3 = mul i16 %tmp_102_2_4_3, %r_V_238_4_3

]]></Node>
<StgValue><ssdm name="r_V_2_2_4_3"/></StgValue>
</operation>

<operation id="768" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:103  %r_V_2_2_4_4 = mul i14 %tmp_102_2_4_4_cast, %r_V_238_4_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_4_4"/></StgValue>
</operation>

<operation id="769" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit._crit_edge.i.2:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str22, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="770" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:6  store i8 %p_src_kernel_win_val_45, i8* %src_kernel_win_2_va_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:7  store i8 %p_src_kernel_win_val_46, i8* %src_kernel_win_2_va_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:8  store i8 %src_kernel_win_2_va_22, i8* %src_kernel_win_2_va_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:9  store i8 %p_src_kernel_win_val_48, i8* %src_kernel_win_2_va_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:10  store i8 %p_src_kernel_win_val_49, i8* %src_kernel_win_2_va_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:11  store i8 %p_src_kernel_win_val_50, i8* %src_kernel_win_2_va_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:14  store i8 %p_src_kernel_win_val_53, i8* %src_kernel_win_2_va_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:15  store i8 %p_src_kernel_win_val_54, i8* %src_kernel_win_2_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit._crit_edge.i.2:17  store i8 %p_src_kernel_win_val_56, i8* %src_kernel_win_2_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond449_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.i.2:62  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="780" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:27  %sum_V_0_1_cast = sext i18 %sum_V_0_1 to i19

]]></Node>
<StgValue><ssdm name="sum_V_0_1_cast"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="19" op_0_bw="17">
<![CDATA[
.preheader.preheader.0:45  %tmp56_cast = sext i17 %tmp12 to i19

]]></Node>
<StgValue><ssdm name="tmp56_cast"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:46  %tmp13 = add i19 %sum_V_0_1_cast, %tmp56_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="19" op_0_bw="17">
<![CDATA[
.preheader.preheader.0:50  %tmp57_cast = sext i17 %tmp15 to i19

]]></Node>
<StgValue><ssdm name="tmp57_cast"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:51  %sum_V_0_2 = add i19 %tmp13, %tmp57_cast

]]></Node>
<StgValue><ssdm name="sum_V_0_2"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:53  %r_V_2_0_2_1 = mul i16 %tmp_102_2_2_1, %r_V_0_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_0_2_1"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:89  %tmp64_cast = zext i16 %tmp25 to i17

]]></Node>
<StgValue><ssdm name="tmp64_cast"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:93  %tmp66_cast = sext i16 %tmp27 to i17

]]></Node>
<StgValue><ssdm name="tmp66_cast"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:94  %tmp28 = add i17 %tmp64_cast, %tmp66_cast

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.1:28  %p_shl6 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_24, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:29  %p_shl6_cast = zext i15 %p_shl6 to i16

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:30  %r_V_2_1_1_1 = sub i16 0, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_1_1"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:31  %tmp_103_1_1_1_cast_c = sext i16 %r_V_2_1_1_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_1_1_1_cast_c"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:33  %r_V_2_1_1_2 = mul i16 %tmp_102_2_1_2, %r_V_1_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_1_2"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:34  %tmp_103_1_1_2_cast_c = zext i16 %r_V_2_1_1_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_1_1_2_cast_c"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.1:35  %p_shl7 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_26, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:36  %p_shl7_cast = zext i15 %p_shl7 to i16

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:37  %r_V_2_1_1_3 = sub i16 0, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_1_3"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:38  %tmp_103_1_1_3_cast_c = sext i16 %r_V_2_1_1_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_1_1_3_cast_c"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:44  %tmp34 = add i17 %tmp_103_1_1_3_cast_c, %tmp_103_1_1_1_cast_c

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:48  %tmp76_cast = sext i16 %tmp36 to i17

]]></Node>
<StgValue><ssdm name="tmp76_cast"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:49  %tmp37 = add i17 %tmp_103_1_1_2_cast_c, %tmp76_cast

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:52  %r_V_1_2_1 = zext i8 %p_src_kernel_win_val_28 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_2_1"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:53  %r_V_2_1_2_1 = mul i16 %tmp_102_2_2_1, %r_V_1_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_1_2_1"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.1:67  %r_V_2_1_3_2 = mul i15 %tmp_102_2_3_2_cast, %r_V_1_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1_3_2"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:68  %tmp_103_1_3_2_cast_c = sext i15 %r_V_2_1_3_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_1_3_2_cast_c"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.1:91  %tmp85_cast = sext i15 %tmp44 to i16

]]></Node>
<StgValue><ssdm name="tmp85_cast"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:92  %tmp45 = add i16 %tmp_103_1_3_2_cast_c, %tmp85_cast

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:33  %r_V_2_2_1_2 = mul i16 %tmp_102_2_1_2, %r_V_238_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_1_2"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:40  %r_V_2_2_1_4 = mul i15 %tmp_102_2_1_4_cast, %r_V_238_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_1_4"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:41  %tmp_103_2_1_4_cast_c = sext i15 %r_V_2_2_1_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_2_1_4_cast_c"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:47  %tmp54 = add i16 %tmp_103_2_1_4_cast_c, %r_V_2_2_2

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:58  %r_V_2_2_2_4 = mul i16 %tmp_102_2_2_4, %r_V_238_2_4

]]></Node>
<StgValue><ssdm name="r_V_2_2_2_4"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:59  %tmp_103_2_2_4_cast_c = sext i16 %r_V_2_2_2_4 to i18

]]></Node>
<StgValue><ssdm name="tmp_103_2_2_4_cast_c"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:67  %r_V_2_2_3_2 = mul i15 %tmp_102_2_3_2_cast, %r_V_238_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_3_2"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:74  %r_V_2_2_3_4 = mul i15 %tmp_102_2_3_4_cast, %r_V_238_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_3_4"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader.2:75  %r_V_2_2_4 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %p_src_kernel_win_val_55, i4 0)

]]></Node>
<StgValue><ssdm name="r_V_2_2_4"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="15" op_0_bw="12">
<![CDATA[
.preheader.preheader.2:76  %tmp_103_2_4_cast_ca = zext i12 %r_V_2_2_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_103_2_4_cast_ca"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.2:81  %tmp98_cast = sext i17 %tmp57 to i18

]]></Node>
<StgValue><ssdm name="tmp98_cast"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:82  %tmp58 = add i18 %tmp_103_2_2_4_cast_c, %tmp98_cast

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:90  %tmp62 = add i15 %tmp_103_2_4_cast_ca, %r_V_2_2_3_4

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader.2:103  %r_V_2_2_4_4 = mul i14 %tmp_102_2_4_4_cast, %r_V_238_4_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_4_4"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="14">
<![CDATA[
.preheader.preheader.2:104  %tmp_103_2_4_4_cast = sext i14 %r_V_2_2_4_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_2_4_4_cast"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:106  %tmp66 = add i16 %tmp_103_2_4_4_cast, %r_V_2_2_4_3

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="824" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:53  %r_V_2_0_2_1 = mul i16 %tmp_102_2_2_1, %r_V_0_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_0_2_1"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="19" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:54  %tmp_103_0_2_1_cast_c = sext i16 %r_V_2_0_2_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_103_0_2_1_cast_c"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:79  %tmp20 = add i19 %tmp_103_0_2_1_cast_c, %sum_V_0_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.1:27  %sum_V_1_1_cast = sext i18 %sum_V_1_1 to i19

]]></Node>
<StgValue><ssdm name="sum_V_1_1_cast"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="19" op_0_bw="17">
<![CDATA[
.preheader.preheader.1:45  %tmp74_cast = sext i17 %tmp34 to i19

]]></Node>
<StgValue><ssdm name="tmp74_cast"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:46  %tmp35 = add i19 %sum_V_1_1_cast, %tmp74_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="19" op_0_bw="17">
<![CDATA[
.preheader.preheader.1:50  %tmp75_cast = sext i17 %tmp37 to i19

]]></Node>
<StgValue><ssdm name="tmp75_cast"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:51  %sum_V_1_2 = add i19 %tmp35, %tmp75_cast

]]></Node>
<StgValue><ssdm name="sum_V_1_2"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:53  %r_V_2_1_2_1 = mul i16 %tmp_102_2_2_1, %r_V_1_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_1_2_1"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:89  %tmp82_cast = zext i16 %tmp43 to i17

]]></Node>
<StgValue><ssdm name="tmp82_cast"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:93  %tmp84_cast = sext i16 %tmp45 to i17

]]></Node>
<StgValue><ssdm name="tmp84_cast"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:94  %tmp46 = add i17 %tmp82_cast, %tmp84_cast

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.2:28  %p_shl11 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_44, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:29  %p_shl11_cast = zext i15 %p_shl11 to i16

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:30  %r_V_2_2_1_1 = sub i16 0, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_1_1"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:31  %tmp_103_2_1_1_cast_c = sext i16 %r_V_2_2_1_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_2_1_1_cast_c"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:33  %r_V_2_2_1_2 = mul i16 %tmp_102_2_1_2, %r_V_238_1_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_1_2"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:34  %tmp_103_2_1_2_cast_c = zext i16 %r_V_2_2_1_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_2_1_2_cast_c"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader.preheader.2:35  %p_shl12 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %p_src_kernel_win_val_46, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:36  %p_shl12_cast = zext i15 %p_shl12 to i16

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:37  %r_V_2_2_1_3 = sub i16 0, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_1_3"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:38  %tmp_103_2_1_3_cast_c = sext i16 %r_V_2_2_1_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_103_2_1_3_cast_c"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:44  %tmp52 = add i17 %tmp_103_2_1_3_cast_c, %tmp_103_2_1_1_cast_c

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:48  %tmp94_cast = sext i16 %tmp54 to i17

]]></Node>
<StgValue><ssdm name="tmp94_cast"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:49  %tmp55 = add i17 %tmp_103_2_1_2_cast_c, %tmp94_cast

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:52  %r_V_238_2_1 = zext i8 %p_src_kernel_win_val_48 to i16

]]></Node>
<StgValue><ssdm name="r_V_238_2_1"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:53  %r_V_2_2_2_1 = mul i16 %tmp_102_2_2_1, %r_V_238_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_2_2_1"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader.2:67  %r_V_2_2_3_2 = mul i15 %tmp_102_2_3_2_cast, %r_V_238_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2_3_2"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:68  %tmp_103_2_3_2_cast_c = sext i15 %r_V_2_2_3_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_103_2_3_2_cast_c"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader.2:91  %tmp103_cast = sext i15 %tmp62 to i16

]]></Node>
<StgValue><ssdm name="tmp103_cast"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:92  %tmp63 = add i16 %tmp_103_2_3_2_cast_c, %tmp103_cast

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="855" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:83  %tmp61_cast = sext i18 %tmp22 to i19

]]></Node>
<StgValue><ssdm name="tmp61_cast"/></StgValue>
</operation>

<operation id="856" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:84  %tmp23 = add i19 %tmp20, %tmp61_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="857" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.0:85  %tmp59_cast = sext i19 %tmp23 to i20

]]></Node>
<StgValue><ssdm name="tmp59_cast"/></StgValue>
</operation>

<operation id="858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="20" op_0_bw="17">
<![CDATA[
.preheader.preheader.0:95  %tmp63_cast = sext i17 %tmp28 to i20

]]></Node>
<StgValue><ssdm name="tmp63_cast"/></StgValue>
</operation>

<operation id="859" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:96  %sum_V_0_4_1 = add i20 %tmp59_cast, %tmp63_cast

]]></Node>
<StgValue><ssdm name="sum_V_0_4_1"/></StgValue>
</operation>

<operation id="860" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:97  %r_V_0_4_2 = zext i8 %p_src_kernel_win_val_17 to i16

]]></Node>
<StgValue><ssdm name="r_V_0_4_2"/></StgValue>
</operation>

<operation id="861" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:98  %r_V_2_0_4_2 = mul i16 %tmp_102_2_4_2, %r_V_0_4_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_4_2"/></StgValue>
</operation>

<operation id="862" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:53  %r_V_2_1_2_1 = mul i16 %tmp_102_2_2_1, %r_V_1_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_1_2_1"/></StgValue>
</operation>

<operation id="863" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="19" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:54  %tmp_103_1_2_1_cast_c = sext i16 %r_V_2_1_2_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_103_1_2_1_cast_c"/></StgValue>
</operation>

<operation id="864" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:79  %tmp38 = add i19 %tmp_103_1_2_1_cast_c, %sum_V_1_2

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="865" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:97  %r_V_1_4_2 = zext i8 %p_src_kernel_win_val_37 to i16

]]></Node>
<StgValue><ssdm name="r_V_1_4_2"/></StgValue>
</operation>

<operation id="866" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:98  %r_V_2_1_4_2 = mul i16 %tmp_102_2_4_2, %r_V_1_4_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_4_2"/></StgValue>
</operation>

<operation id="867" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.2:27  %sum_V_2_1_cast = sext i18 %sum_V_2_1 to i19

]]></Node>
<StgValue><ssdm name="sum_V_2_1_cast"/></StgValue>
</operation>

<operation id="868" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="19" op_0_bw="17">
<![CDATA[
.preheader.preheader.2:45  %tmp92_cast = sext i17 %tmp52 to i19

]]></Node>
<StgValue><ssdm name="tmp92_cast"/></StgValue>
</operation>

<operation id="869" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:46  %tmp53 = add i19 %sum_V_2_1_cast, %tmp92_cast

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="870" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="19" op_0_bw="17">
<![CDATA[
.preheader.preheader.2:50  %tmp93_cast = sext i17 %tmp55 to i19

]]></Node>
<StgValue><ssdm name="tmp93_cast"/></StgValue>
</operation>

<operation id="871" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:51  %sum_V_2_2 = add i19 %tmp53, %tmp93_cast

]]></Node>
<StgValue><ssdm name="sum_V_2_2"/></StgValue>
</operation>

<operation id="872" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:53  %r_V_2_2_2_1 = mul i16 %tmp_102_2_2_1, %r_V_238_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_2_2_1"/></StgValue>
</operation>

<operation id="873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:89  %tmp100_cast = zext i16 %tmp61 to i17

]]></Node>
<StgValue><ssdm name="tmp100_cast"/></StgValue>
</operation>

<operation id="874" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:93  %tmp102_cast = sext i16 %tmp63 to i17

]]></Node>
<StgValue><ssdm name="tmp102_cast"/></StgValue>
</operation>

<operation id="875" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:94  %tmp64 = add i17 %tmp100_cast, %tmp102_cast

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="876" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:98  %r_V_2_0_4_2 = mul i16 %tmp_102_2_4_2, %r_V_0_4_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_4_2"/></StgValue>
</operation>

<operation id="877" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.1:83  %tmp79_cast = sext i18 %tmp40 to i19

]]></Node>
<StgValue><ssdm name="tmp79_cast"/></StgValue>
</operation>

<operation id="878" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:84  %tmp41 = add i19 %tmp38, %tmp79_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="879" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.1:85  %tmp77_cast = sext i19 %tmp41 to i20

]]></Node>
<StgValue><ssdm name="tmp77_cast"/></StgValue>
</operation>

<operation id="880" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="20" op_0_bw="17">
<![CDATA[
.preheader.preheader.1:95  %tmp81_cast = sext i17 %tmp46 to i20

]]></Node>
<StgValue><ssdm name="tmp81_cast"/></StgValue>
</operation>

<operation id="881" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:96  %sum_V_1_4_1 = add i20 %tmp77_cast, %tmp81_cast

]]></Node>
<StgValue><ssdm name="sum_V_1_4_1"/></StgValue>
</operation>

<operation id="882" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:98  %r_V_2_1_4_2 = mul i16 %tmp_102_2_4_2, %r_V_1_4_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_4_2"/></StgValue>
</operation>

<operation id="883" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:53  %r_V_2_2_2_1 = mul i16 %tmp_102_2_2_1, %r_V_238_2_1

]]></Node>
<StgValue><ssdm name="r_V_2_2_2_1"/></StgValue>
</operation>

<operation id="884" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="19" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:54  %tmp_103_2_2_1_cast_c = sext i16 %r_V_2_2_2_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_103_2_2_1_cast_c"/></StgValue>
</operation>

<operation id="885" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:79  %tmp56 = add i19 %tmp_103_2_2_1_cast_c, %sum_V_2_2

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="886" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:97  %r_V_238_4_2 = zext i8 %p_src_kernel_win_val_57 to i16

]]></Node>
<StgValue><ssdm name="r_V_238_4_2"/></StgValue>
</operation>

<operation id="887" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:98  %r_V_2_2_4_2 = mul i16 %tmp_102_2_4_2, %r_V_238_4_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_4_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="888" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:98  %r_V_2_0_4_2 = mul i16 %tmp_102_2_4_2, %r_V_0_4_2

]]></Node>
<StgValue><ssdm name="r_V_2_0_4_2"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="20" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:99  %tmp_103_0_4_2_cast = zext i16 %r_V_2_0_4_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_103_0_4_2_cast"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:105  %tmp29 = add i20 %tmp_103_0_4_2_cast, %sum_V_0_4_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:98  %r_V_2_1_4_2 = mul i16 %tmp_102_2_4_2, %r_V_1_4_2

]]></Node>
<StgValue><ssdm name="r_V_2_1_4_2"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="20" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:99  %tmp_103_1_4_2_cast = zext i16 %r_V_2_1_4_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_103_1_4_2_cast"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:105  %tmp47 = add i20 %tmp_103_1_4_2_cast, %sum_V_1_4_1

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.2:83  %tmp97_cast = sext i18 %tmp58 to i19

]]></Node>
<StgValue><ssdm name="tmp97_cast"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:84  %tmp59 = add i19 %tmp56, %tmp97_cast

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.2:85  %tmp95_cast = sext i19 %tmp59 to i20

]]></Node>
<StgValue><ssdm name="tmp95_cast"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="20" op_0_bw="17">
<![CDATA[
.preheader.preheader.2:95  %tmp99_cast = sext i17 %tmp64 to i20

]]></Node>
<StgValue><ssdm name="tmp99_cast"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:96  %sum_V_2_4_1 = add i20 %tmp95_cast, %tmp99_cast

]]></Node>
<StgValue><ssdm name="sum_V_2_4_1"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:98  %r_V_2_2_4_2 = mul i16 %tmp_102_2_4_2, %r_V_238_4_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_4_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="900" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="20" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:107  %tmp70_cast = sext i16 %tmp30 to i20

]]></Node>
<StgValue><ssdm name="tmp70_cast"/></StgValue>
</operation>

<operation id="901" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:108  %p_Val2_s = add i20 %tmp29, %tmp70_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="902" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:109  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_s, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="903" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:110  %p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_s, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="904" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:111  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_s, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="905" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:112  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_s, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="906" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:113  %tmp_2_i_cast_i = zext i1 %tmp_35 to i8

]]></Node>
<StgValue><ssdm name="tmp_2_i_cast_i"/></StgValue>
</operation>

<operation id="907" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:114  %p_Val2_2 = add i8 %tmp_2_i_cast_i, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="908" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:115  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="909" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:116  %rev = xor i1 %tmp_36, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="910" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:117  %carry_1 = and i1 %p_Result_1, %rev

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="911" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:118  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_s, i32 12, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="912" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:119  %Range1_all_ones = icmp eq i8 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="913" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:120  %Range1_all_zeros = icmp eq i8 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="914" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="20" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:107  %tmp88_cast = sext i16 %tmp48 to i20

]]></Node>
<StgValue><ssdm name="tmp88_cast"/></StgValue>
</operation>

<operation id="915" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:108  %p_Val2_4 = add i20 %tmp47, %tmp88_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="916" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.preheader.1:109  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_4, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="917" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.1:110  %p_Val2_5 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_4, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="918" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.preheader.1:111  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_4, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="919" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.preheader.1:112  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="920" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader.1:113  %tmp_2_i_cast_i7 = zext i1 %tmp_51 to i8

]]></Node>
<StgValue><ssdm name="tmp_2_i_cast_i7"/></StgValue>
</operation>

<operation id="921" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.1:114  %p_Val2_6 = add i8 %tmp_2_i_cast_i7, %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="922" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader.1:115  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="923" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:116  %rev1 = xor i1 %tmp_52, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="924" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:117  %carry_3 = and i1 %p_Result_3, %rev1

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="925" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.1:118  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_4, i32 12, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="926" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.1:119  %Range1_all_ones_1 = icmp eq i8 %tmp_24, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="927" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.1:120  %Range1_all_zeros_1 = icmp eq i8 %tmp_24, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="928" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:98  %r_V_2_2_4_2 = mul i16 %tmp_102_2_4_2, %r_V_238_4_2

]]></Node>
<StgValue><ssdm name="r_V_2_2_4_2"/></StgValue>
</operation>

<operation id="929" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="20" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:99  %tmp_103_2_4_2_cast = zext i16 %r_V_2_2_4_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_103_2_4_2_cast"/></StgValue>
</operation>

<operation id="930" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:105  %tmp65 = add i20 %tmp_103_2_4_2_cast, %sum_V_2_4_1

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="931" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:121  %deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="932" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:122  %phitmp_demorgan_i_i = and i1 %carry_1, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="phitmp_demorgan_i_i"/></StgValue>
</operation>

<operation id="933" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:123  %phitmp_i_i = xor i1 %phitmp_demorgan_i_i, true

]]></Node>
<StgValue><ssdm name="phitmp_i_i"/></StgValue>
</operation>

<operation id="934" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:124  %neg_src_5 = and i1 %p_Result_s, %phitmp_i_i

]]></Node>
<StgValue><ssdm name="neg_src_5"/></StgValue>
</operation>

<operation id="935" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:125  %p_110_demorgan_i_i = or i1 %deleted_zeros, %p_Result_s

]]></Node>
<StgValue><ssdm name="p_110_demorgan_i_i"/></StgValue>
</operation>

<operation id="936" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:126  %overflow = xor i1 %p_110_demorgan_i_i, true

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="937" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:127  %p_Result_not_i = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="p_Result_not_i"/></StgValue>
</operation>

<operation id="938" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:128  %p_not_i_i = or i1 %phitmp_demorgan_i_i, %p_Result_not_i

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="939" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:129  %brmerge_not_i_i = and i1 %p_110_demorgan_i_i, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_not_i_i"/></StgValue>
</operation>

<operation id="940" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:130  %brmerge_i_i = or i1 %p_not_i_i, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="941" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:131  %p_mux_i_i = select i1 %brmerge_not_i_i, i8 %p_Val2_2, i8 -1

]]></Node>
<StgValue><ssdm name="p_mux_i_i"/></StgValue>
</operation>

<operation id="942" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:132  %p_i_i = select i1 %neg_src_5, i8 0, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="943" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:133  %p_Val2_12 = select i1 %brmerge_i_i, i8 %p_mux_i_i, i8 %p_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="944" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.1:121  %deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="945" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:122  %phitmp_demorgan_i_i_1 = and i1 %carry_3, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="phitmp_demorgan_i_i_1"/></StgValue>
</operation>

<operation id="946" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:123  %phitmp_i_i1 = xor i1 %phitmp_demorgan_i_i_1, true

]]></Node>
<StgValue><ssdm name="phitmp_i_i1"/></StgValue>
</operation>

<operation id="947" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:124  %neg_src_6 = and i1 %p_Result_2, %phitmp_i_i1

]]></Node>
<StgValue><ssdm name="neg_src_6"/></StgValue>
</operation>

<operation id="948" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:125  %p_110_demorgan_i_i1 = or i1 %deleted_zeros_1, %p_Result_2

]]></Node>
<StgValue><ssdm name="p_110_demorgan_i_i1"/></StgValue>
</operation>

<operation id="949" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:126  %overflow_1 = xor i1 %p_110_demorgan_i_i1, true

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="950" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:127  %p_Result_not_i1 = xor i1 %p_Result_2, true

]]></Node>
<StgValue><ssdm name="p_Result_not_i1"/></StgValue>
</operation>

<operation id="951" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:128  %p_not_i_i1 = or i1 %phitmp_demorgan_i_i_1, %p_Result_not_i1

]]></Node>
<StgValue><ssdm name="p_not_i_i1"/></StgValue>
</operation>

<operation id="952" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:129  %brmerge_not_i_i1 = and i1 %p_110_demorgan_i_i1, %p_not_i_i1

]]></Node>
<StgValue><ssdm name="brmerge_not_i_i1"/></StgValue>
</operation>

<operation id="953" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:130  %brmerge_i_i1 = or i1 %p_not_i_i1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i1"/></StgValue>
</operation>

<operation id="954" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.1:131  %p_mux_i_i1 = select i1 %brmerge_not_i_i1, i8 %p_Val2_6, i8 -1

]]></Node>
<StgValue><ssdm name="p_mux_i_i1"/></StgValue>
</operation>

<operation id="955" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.1:132  %p_i_i1 = select i1 %neg_src_6, i8 0, i8 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_i_i1"/></StgValue>
</operation>

<operation id="956" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.1:133  %p_Val2_13 = select i1 %brmerge_i_i1, i8 %p_mux_i_i1, i8 %p_i_i1

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="957" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="20" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:107  %tmp106_cast = sext i16 %tmp66 to i20

]]></Node>
<StgValue><ssdm name="tmp106_cast"/></StgValue>
</operation>

<operation id="958" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:108  %p_Val2_8 = add i20 %tmp65, %tmp106_cast

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="959" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.preheader.2:109  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_8, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="960" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.2:110  %p_Val2_9 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_8, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="961" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.preheader.2:111  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="962" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
.preheader.preheader.2:112  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_8, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="963" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader.2:113  %tmp_2_i_cast_i1 = zext i1 %tmp_69 to i8

]]></Node>
<StgValue><ssdm name="tmp_2_i_cast_i1"/></StgValue>
</operation>

<operation id="964" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.2:114  %p_Val2_10 = add i8 %tmp_2_i_cast_i1, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="965" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader.2:115  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="966" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:116  %rev2 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="967" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:117  %carry_5 = and i1 %p_Result_5, %rev2

]]></Node>
<StgValue><ssdm name="carry_5"/></StgValue>
</operation>

<operation id="968" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.2:118  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %p_Val2_8, i32 12, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="969" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.2:119  %Range1_all_ones_2 = icmp eq i8 %tmp_27, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="970" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.2:120  %Range1_all_zeros_2 = icmp eq i8 %tmp_27, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="971" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:134  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:135  br label %.loopexit._crit_edge.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.1:134  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.1:135  br label %.loopexit._crit_edge.i.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader.2:121  %deleted_zeros_2 = select i1 %carry_5, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="976" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:122  %phitmp_demorgan_i_i_2 = and i1 %carry_5, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="phitmp_demorgan_i_i_2"/></StgValue>
</operation>

<operation id="977" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:123  %phitmp_i_i2 = xor i1 %phitmp_demorgan_i_i_2, true

]]></Node>
<StgValue><ssdm name="phitmp_i_i2"/></StgValue>
</operation>

<operation id="978" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:124  %neg_src = and i1 %p_Result_4, %phitmp_i_i2

]]></Node>
<StgValue><ssdm name="neg_src"/></StgValue>
</operation>

<operation id="979" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:125  %p_110_demorgan_i_i2 = or i1 %deleted_zeros_2, %p_Result_4

]]></Node>
<StgValue><ssdm name="p_110_demorgan_i_i2"/></StgValue>
</operation>

<operation id="980" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:126  %overflow_2 = xor i1 %p_110_demorgan_i_i2, true

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="981" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:127  %p_Result_not_i2 = xor i1 %p_Result_4, true

]]></Node>
<StgValue><ssdm name="p_Result_not_i2"/></StgValue>
</operation>

<operation id="982" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:128  %p_not_i_i2 = or i1 %phitmp_demorgan_i_i_2, %p_Result_not_i2

]]></Node>
<StgValue><ssdm name="p_not_i_i2"/></StgValue>
</operation>

<operation id="983" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:129  %brmerge_not_i_i2 = and i1 %p_110_demorgan_i_i2, %p_not_i_i2

]]></Node>
<StgValue><ssdm name="brmerge_not_i_i2"/></StgValue>
</operation>

<operation id="984" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:130  %brmerge_i_i2 = or i1 %p_not_i_i2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="985" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.2:131  %p_mux_i_i2 = select i1 %brmerge_not_i_i2, i8 %p_Val2_10, i8 -1

]]></Node>
<StgValue><ssdm name="p_mux_i_i2"/></StgValue>
</operation>

<operation id="986" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.2:132  %p_i_i2 = select i1 %neg_src, i8 0, i8 %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_i_i2"/></StgValue>
</operation>

<operation id="987" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.2:133  %p_Val2_14 = select i1 %brmerge_i_i2, i8 %p_mux_i_i2, i8 %p_i_i2

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="988" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.2:134  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond451_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.2:135  br label %.loopexit._crit_edge.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="990" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="991" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
