ARM GAS  /tmp/ccuGzsxB.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB134:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /tmp/ccuGzsxB.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * the root directory of this software component.
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
ARM GAS  /tmp/ccuGzsxB.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
ARM GAS  /tmp/ccuGzsxB.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/ccuGzsxB.s 			page 5


  29              		.loc 1 201 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  34              		.loc 1 202 3 view .LVU1
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  35              		.loc 1 203 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE134:
  41              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  42              		.align	1
  43              		.weak	HAL_RCC_OscConfig
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu fpv4-sp-d16
  49              	HAL_RCC_OscConfig:
  50              	.LVL0:
  51              	.LFB135:
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  52              		.loc 1 220 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 8
  55              		@ frame_needed = 0, uses_anonymous_args = 0
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  56              		.loc 1 221 3 view .LVU4
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
  57              		.loc 1 224 3 view .LVU5
  58              		.loc 1 224 5 is_stmt 0 view .LVU6
  59 0000 0028     		cmp	r0, #0
  60 0002 00F0E081 		beq	.L52
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  61              		.loc 1 220 1 view .LVU7
  62 0006 70B5     		push	{r4, r5, r6, lr}
  63              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccuGzsxB.s 			page 6


  64              		.cfi_offset 4, -16
  65              		.cfi_offset 5, -12
  66              		.cfi_offset 6, -8
  67              		.cfi_offset 14, -4
  68 0008 82B0     		sub	sp, sp, #8
  69              		.cfi_def_cfa_offset 24
  70 000a 0446     		mov	r4, r0
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  71              		.loc 1 230 3 is_stmt 1 view .LVU8
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  72              		.loc 1 232 3 view .LVU9
  73              		.loc 1 232 25 is_stmt 0 view .LVU10
  74 000c 0368     		ldr	r3, [r0]
  75              		.loc 1 232 5 view .LVU11
  76 000e 13F0010F 		tst	r3, #1
  77 0012 3BD0     		beq	.L4
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  78              		.loc 1 235 5 is_stmt 1 view .LVU12
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
  79              		.loc 1 237 5 view .LVU13
  80              		.loc 1 237 9 is_stmt 0 view .LVU14
  81 0014 9F4B     		ldr	r3, .L93
  82 0016 9B68     		ldr	r3, [r3, #8]
  83 0018 03F00C03 		and	r3, r3, #12
  84              		.loc 1 237 7 view .LVU15
  85 001c 042B     		cmp	r3, #4
  86 001e 2CD0     		beq	.L5
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
  87              		.loc 1 238 9 discriminator 1 view .LVU16
  88 0020 9C4B     		ldr	r3, .L93
  89 0022 9B68     		ldr	r3, [r3, #8]
  90 0024 03F00C03 		and	r3, r3, #12
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
  91              		.loc 1 237 60 discriminator 1 view .LVU17
  92 0028 082B     		cmp	r3, #8
  93 002a 21D0     		beq	.L79
  94              	.L6:
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  95              		.loc 1 248 7 is_stmt 1 view .LVU18
ARM GAS  /tmp/ccuGzsxB.s 			page 7


  96              		.loc 1 248 7 view .LVU19
  97 002c 6368     		ldr	r3, [r4, #4]
  98 002e B3F5803F 		cmp	r3, #65536
  99 0032 4FD0     		beq	.L80
 100              		.loc 1 248 7 discriminator 2 view .LVU20
 101 0034 B3F5A02F 		cmp	r3, #327680
 102 0038 52D0     		beq	.L81
 103              		.loc 1 248 7 discriminator 5 view .LVU21
 104 003a 964B     		ldr	r3, .L93
 105 003c 1A68     		ldr	r2, [r3]
 106 003e 22F48032 		bic	r2, r2, #65536
 107 0042 1A60     		str	r2, [r3]
 108              		.loc 1 248 7 discriminator 5 view .LVU22
 109 0044 1A68     		ldr	r2, [r3]
 110 0046 22F48022 		bic	r2, r2, #262144
 111 004a 1A60     		str	r2, [r3]
 112              	.L8:
 113              		.loc 1 248 7 discriminator 7 view .LVU23
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 114              		.loc 1 251 7 discriminator 7 view .LVU24
 115              		.loc 1 251 28 is_stmt 0 discriminator 7 view .LVU25
 116 004c 6368     		ldr	r3, [r4, #4]
 117              		.loc 1 251 9 discriminator 7 view .LVU26
 118 004e 002B     		cmp	r3, #0
 119 0050 50D0     		beq	.L10
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 120              		.loc 1 254 9 is_stmt 1 view .LVU27
 121              		.loc 1 254 21 is_stmt 0 view .LVU28
 122 0052 FFF7FEFF 		bl	HAL_GetTick
 123              	.LVL1:
 124              		.loc 1 254 21 view .LVU29
 125 0056 0546     		mov	r5, r0
 126              	.LVL2:
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 127              		.loc 1 257 9 is_stmt 1 view .LVU30
 128              	.L11:
 129              		.loc 1 257 14 view .LVU31
 130              		.loc 1 257 15 is_stmt 0 view .LVU32
 131 0058 8E4B     		ldr	r3, .L93
 132 005a 1B68     		ldr	r3, [r3]
 133              		.loc 1 257 14 view .LVU33
 134 005c 13F4003F 		tst	r3, #131072
 135 0060 14D1     		bne	.L4
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 136              		.loc 1 259 11 is_stmt 1 view .LVU34
 137              		.loc 1 259 15 is_stmt 0 view .LVU35
 138 0062 FFF7FEFF 		bl	HAL_GetTick
 139              	.LVL3:
 140              		.loc 1 259 29 view .LVU36
 141 0066 401B     		subs	r0, r0, r5
ARM GAS  /tmp/ccuGzsxB.s 			page 8


 142              		.loc 1 259 13 view .LVU37
 143 0068 6428     		cmp	r0, #100
 144 006a F5D9     		bls	.L11
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 145              		.loc 1 261 20 view .LVU38
 146 006c 0320     		movs	r0, #3
 147 006e B1E1     		b	.L3
 148              	.LVL4:
 149              	.L79:
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 150              		.loc 1 238 68 view .LVU39
 151 0070 884B     		ldr	r3, .L93
 152 0072 5B68     		ldr	r3, [r3, #4]
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 153              		.loc 1 238 60 view .LVU40
 154 0074 13F4800F 		tst	r3, #4194304
 155 0078 D8D0     		beq	.L6
 156              	.L5:
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 157              		.loc 1 240 7 is_stmt 1 view .LVU41
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 158              		.loc 1 240 11 is_stmt 0 view .LVU42
 159 007a 864B     		ldr	r3, .L93
 160 007c 1B68     		ldr	r3, [r3]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 161              		.loc 1 240 9 view .LVU43
 162 007e 13F4003F 		tst	r3, #131072
 163 0082 03D0     		beq	.L4
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 164              		.loc 1 240 78 discriminator 1 view .LVU44
 165 0084 6368     		ldr	r3, [r4, #4]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 166              		.loc 1 240 57 discriminator 1 view .LVU45
 167 0086 002B     		cmp	r3, #0
 168 0088 00F09F81 		beq	.L82
 169              	.LVL5:
 170              	.L4:
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccuGzsxB.s 			page 9


 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 171              		.loc 1 282 3 is_stmt 1 view .LVU46
 172              		.loc 1 282 25 is_stmt 0 view .LVU47
 173 008c 2368     		ldr	r3, [r4]
 174              		.loc 1 282 5 view .LVU48
 175 008e 13F0020F 		tst	r3, #2
 176 0092 54D0     		beq	.L15
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 177              		.loc 1 285 5 is_stmt 1 view .LVU49
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 178              		.loc 1 286 5 view .LVU50
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 179              		.loc 1 289 5 view .LVU51
 180              		.loc 1 289 9 is_stmt 0 view .LVU52
 181 0094 7F4B     		ldr	r3, .L93
 182 0096 9B68     		ldr	r3, [r3, #8]
 183              		.loc 1 289 7 view .LVU53
 184 0098 13F00C0F 		tst	r3, #12
 185 009c 3ED0     		beq	.L16
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 186              		.loc 1 290 9 discriminator 1 view .LVU54
 187 009e 7D4B     		ldr	r3, .L93
 188 00a0 9B68     		ldr	r3, [r3, #8]
 189 00a2 03F00C03 		and	r3, r3, #12
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 190              		.loc 1 289 60 discriminator 1 view .LVU55
 191 00a6 082B     		cmp	r3, #8
 192 00a8 33D0     		beq	.L83
 193              	.L17:
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 194              		.loc 1 307 7 is_stmt 1 view .LVU56
 195              		.loc 1 307 28 is_stmt 0 view .LVU57
 196 00aa E368     		ldr	r3, [r4, #12]
 197              		.loc 1 307 9 view .LVU58
 198 00ac 002B     		cmp	r3, #0
 199 00ae 68D0     		beq	.L19
ARM GAS  /tmp/ccuGzsxB.s 			page 10


 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 200              		.loc 1 310 9 is_stmt 1 view .LVU59
 201 00b0 794B     		ldr	r3, .L93+4
 202 00b2 0122     		movs	r2, #1
 203 00b4 1A60     		str	r2, [r3]
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 204              		.loc 1 313 9 view .LVU60
 205              		.loc 1 313 21 is_stmt 0 view .LVU61
 206 00b6 FFF7FEFF 		bl	HAL_GetTick
 207              	.LVL6:
 208 00ba 0546     		mov	r5, r0
 209              	.LVL7:
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 210              		.loc 1 316 9 is_stmt 1 view .LVU62
 211              	.L20:
 212              		.loc 1 316 14 view .LVU63
 213              		.loc 1 316 15 is_stmt 0 view .LVU64
 214 00bc 754B     		ldr	r3, .L93
 215 00be 1B68     		ldr	r3, [r3]
 216              		.loc 1 316 14 view .LVU65
 217 00c0 13F0020F 		tst	r3, #2
 218 00c4 54D1     		bne	.L84
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 219              		.loc 1 318 11 is_stmt 1 view .LVU66
 220              		.loc 1 318 15 is_stmt 0 view .LVU67
 221 00c6 FFF7FEFF 		bl	HAL_GetTick
 222              	.LVL8:
 223              		.loc 1 318 29 view .LVU68
 224 00ca 401B     		subs	r0, r0, r5
 225              		.loc 1 318 13 view .LVU69
 226 00cc 0228     		cmp	r0, #2
 227 00ce F5D9     		bls	.L20
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 228              		.loc 1 320 20 view .LVU70
 229 00d0 0320     		movs	r0, #3
 230 00d2 7FE1     		b	.L3
 231              	.LVL9:
 232              	.L80:
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 233              		.loc 1 248 7 is_stmt 1 discriminator 1 view .LVU71
 234 00d4 6F4A     		ldr	r2, .L93
 235 00d6 1368     		ldr	r3, [r2]
 236 00d8 43F48033 		orr	r3, r3, #65536
 237 00dc 1360     		str	r3, [r2]
 238 00de B5E7     		b	.L8
 239              	.L81:
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 240              		.loc 1 248 7 discriminator 4 view .LVU72
 241 00e0 6C4B     		ldr	r3, .L93
ARM GAS  /tmp/ccuGzsxB.s 			page 11


 242 00e2 1A68     		ldr	r2, [r3]
 243 00e4 42F48022 		orr	r2, r2, #262144
 244 00e8 1A60     		str	r2, [r3]
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 245              		.loc 1 248 7 discriminator 4 view .LVU73
 246 00ea 1A68     		ldr	r2, [r3]
 247 00ec 42F48032 		orr	r2, r2, #65536
 248 00f0 1A60     		str	r2, [r3]
 249 00f2 ABE7     		b	.L8
 250              	.L10:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 251              		.loc 1 268 9 view .LVU74
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 252              		.loc 1 268 21 is_stmt 0 view .LVU75
 253 00f4 FFF7FEFF 		bl	HAL_GetTick
 254              	.LVL10:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 255              		.loc 1 268 21 view .LVU76
 256 00f8 0546     		mov	r5, r0
 257              	.LVL11:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 258              		.loc 1 271 9 is_stmt 1 view .LVU77
 259              	.L13:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 260              		.loc 1 271 14 view .LVU78
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 261              		.loc 1 271 15 is_stmt 0 view .LVU79
 262 00fa 664B     		ldr	r3, .L93
 263 00fc 1B68     		ldr	r3, [r3]
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 264              		.loc 1 271 14 view .LVU80
 265 00fe 13F4003F 		tst	r3, #131072
 266 0102 C3D0     		beq	.L4
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 267              		.loc 1 273 11 is_stmt 1 view .LVU81
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 268              		.loc 1 273 15 is_stmt 0 view .LVU82
 269 0104 FFF7FEFF 		bl	HAL_GetTick
 270              	.LVL12:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 271              		.loc 1 273 29 view .LVU83
 272 0108 401B     		subs	r0, r0, r5
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 273              		.loc 1 273 13 view .LVU84
 274 010a 6428     		cmp	r0, #100
 275 010c F5D9     		bls	.L13
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 276              		.loc 1 275 20 view .LVU85
 277 010e 0320     		movs	r0, #3
 278 0110 60E1     		b	.L3
 279              	.LVL13:
 280              	.L83:
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 281              		.loc 1 290 68 view .LVU86
 282 0112 604B     		ldr	r3, .L93
 283 0114 5B68     		ldr	r3, [r3, #4]
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccuGzsxB.s 			page 12


 284              		.loc 1 290 60 view .LVU87
 285 0116 13F4800F 		tst	r3, #4194304
 286 011a C6D1     		bne	.L17
 287              	.L16:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 288              		.loc 1 293 7 is_stmt 1 view .LVU88
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 289              		.loc 1 293 11 is_stmt 0 view .LVU89
 290 011c 5D4B     		ldr	r3, .L93
 291 011e 1B68     		ldr	r3, [r3]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 292              		.loc 1 293 9 view .LVU90
 293 0120 13F0020F 		tst	r3, #2
 294 0124 03D0     		beq	.L18
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 295              		.loc 1 293 78 discriminator 1 view .LVU91
 296 0126 E368     		ldr	r3, [r4, #12]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 297              		.loc 1 293 57 discriminator 1 view .LVU92
 298 0128 012B     		cmp	r3, #1
 299 012a 40F05081 		bne	.L56
 300              	.L18:
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 301              		.loc 1 301 9 is_stmt 1 view .LVU93
 302 012e 594A     		ldr	r2, .L93
 303 0130 1368     		ldr	r3, [r2]
 304 0132 23F0F803 		bic	r3, r3, #248
 305 0136 2169     		ldr	r1, [r4, #16]
 306 0138 43EAC103 		orr	r3, r3, r1, lsl #3
 307 013c 1360     		str	r3, [r2]
 308              	.L15:
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
ARM GAS  /tmp/ccuGzsxB.s 			page 13


 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 309              		.loc 1 347 3 view .LVU94
 310              		.loc 1 347 25 is_stmt 0 view .LVU95
 311 013e 2368     		ldr	r3, [r4]
 312              		.loc 1 347 5 view .LVU96
 313 0140 13F0080F 		tst	r3, #8
 314 0144 42D0     		beq	.L24
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 315              		.loc 1 350 5 is_stmt 1 view .LVU97
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 316              		.loc 1 353 5 view .LVU98
 317              		.loc 1 353 26 is_stmt 0 view .LVU99
 318 0146 6369     		ldr	r3, [r4, #20]
 319              		.loc 1 353 7 view .LVU100
 320 0148 6BB3     		cbz	r3, .L25
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 321              		.loc 1 356 7 is_stmt 1 view .LVU101
 322 014a 534B     		ldr	r3, .L93+4
 323 014c 0122     		movs	r2, #1
 324 014e C3F8802E 		str	r2, [r3, #3712]
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 325              		.loc 1 359 7 view .LVU102
 326              		.loc 1 359 19 is_stmt 0 view .LVU103
 327 0152 FFF7FEFF 		bl	HAL_GetTick
 328              	.LVL14:
 329 0156 0546     		mov	r5, r0
 330              	.LVL15:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 331              		.loc 1 362 7 is_stmt 1 view .LVU104
 332              	.L26:
 333              		.loc 1 362 12 view .LVU105
 334              		.loc 1 362 13 is_stmt 0 view .LVU106
 335 0158 4E4B     		ldr	r3, .L93
 336 015a 5B6F     		ldr	r3, [r3, #116]
 337              		.loc 1 362 12 view .LVU107
 338 015c 13F0020F 		tst	r3, #2
 339 0160 34D1     		bne	.L24
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 340              		.loc 1 364 9 is_stmt 1 view .LVU108
 341              		.loc 1 364 13 is_stmt 0 view .LVU109
 342 0162 FFF7FEFF 		bl	HAL_GetTick
 343              	.LVL16:
 344              		.loc 1 364 27 view .LVU110
 345 0166 401B     		subs	r0, r0, r5
 346              		.loc 1 364 11 view .LVU111
 347 0168 0228     		cmp	r0, #2
ARM GAS  /tmp/ccuGzsxB.s 			page 14


 348 016a F5D9     		bls	.L26
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 349              		.loc 1 366 18 view .LVU112
 350 016c 0320     		movs	r0, #3
 351 016e 31E1     		b	.L3
 352              	.L84:
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 353              		.loc 1 325 9 is_stmt 1 view .LVU113
 354 0170 484A     		ldr	r2, .L93
 355 0172 1368     		ldr	r3, [r2]
 356 0174 23F0F803 		bic	r3, r3, #248
 357 0178 2169     		ldr	r1, [r4, #16]
 358 017a 43EAC103 		orr	r3, r3, r1, lsl #3
 359 017e 1360     		str	r3, [r2]
 360 0180 DDE7     		b	.L15
 361              	.LVL17:
 362              	.L19:
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 363              		.loc 1 330 9 view .LVU114
 364 0182 454B     		ldr	r3, .L93+4
 365 0184 0022     		movs	r2, #0
 366 0186 1A60     		str	r2, [r3]
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 367              		.loc 1 333 9 view .LVU115
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 368              		.loc 1 333 21 is_stmt 0 view .LVU116
 369 0188 FFF7FEFF 		bl	HAL_GetTick
 370              	.LVL18:
 371 018c 0546     		mov	r5, r0
 372              	.LVL19:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 373              		.loc 1 336 9 is_stmt 1 view .LVU117
 374              	.L22:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 375              		.loc 1 336 14 view .LVU118
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 376              		.loc 1 336 15 is_stmt 0 view .LVU119
 377 018e 414B     		ldr	r3, .L93
 378 0190 1B68     		ldr	r3, [r3]
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 379              		.loc 1 336 14 view .LVU120
 380 0192 13F0020F 		tst	r3, #2
 381 0196 D2D0     		beq	.L15
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 382              		.loc 1 338 11 is_stmt 1 view .LVU121
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 383              		.loc 1 338 15 is_stmt 0 view .LVU122
 384 0198 FFF7FEFF 		bl	HAL_GetTick
 385              	.LVL20:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 386              		.loc 1 338 29 view .LVU123
 387 019c 401B     		subs	r0, r0, r5
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 388              		.loc 1 338 13 view .LVU124
 389 019e 0228     		cmp	r0, #2
 390 01a0 F5D9     		bls	.L22
ARM GAS  /tmp/ccuGzsxB.s 			page 15


 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 391              		.loc 1 340 20 view .LVU125
 392 01a2 0320     		movs	r0, #3
 393 01a4 16E1     		b	.L3
 394              	.LVL21:
 395              	.L25:
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 396              		.loc 1 373 7 is_stmt 1 view .LVU126
 397 01a6 3C4B     		ldr	r3, .L93+4
 398 01a8 0022     		movs	r2, #0
 399 01aa C3F8802E 		str	r2, [r3, #3712]
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 400              		.loc 1 376 7 view .LVU127
 401              		.loc 1 376 19 is_stmt 0 view .LVU128
 402 01ae FFF7FEFF 		bl	HAL_GetTick
 403              	.LVL22:
 404 01b2 0546     		mov	r5, r0
 405              	.LVL23:
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 406              		.loc 1 379 7 is_stmt 1 view .LVU129
 407              	.L28:
 408              		.loc 1 379 12 view .LVU130
 409              		.loc 1 379 13 is_stmt 0 view .LVU131
 410 01b4 374B     		ldr	r3, .L93
 411 01b6 5B6F     		ldr	r3, [r3, #116]
 412              		.loc 1 379 12 view .LVU132
 413 01b8 13F0020F 		tst	r3, #2
 414 01bc 06D0     		beq	.L24
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 415              		.loc 1 381 9 is_stmt 1 view .LVU133
 416              		.loc 1 381 13 is_stmt 0 view .LVU134
 417 01be FFF7FEFF 		bl	HAL_GetTick
 418              	.LVL24:
 419              		.loc 1 381 27 view .LVU135
 420 01c2 401B     		subs	r0, r0, r5
 421              		.loc 1 381 11 view .LVU136
 422 01c4 0228     		cmp	r0, #2
 423 01c6 F5D9     		bls	.L28
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 424              		.loc 1 383 18 view .LVU137
 425 01c8 0320     		movs	r0, #3
 426 01ca 03E1     		b	.L3
 427              	.LVL25:
 428              	.L24:
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccuGzsxB.s 			page 16


 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 429              		.loc 1 389 3 is_stmt 1 view .LVU138
 430              		.loc 1 389 25 is_stmt 0 view .LVU139
 431 01cc 2368     		ldr	r3, [r4]
 432              		.loc 1 389 5 view .LVU140
 433 01ce 13F0040F 		tst	r3, #4
 434 01d2 77D0     		beq	.L30
 435              	.LBB2:
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 436              		.loc 1 391 5 is_stmt 1 view .LVU141
 437              	.LVL26:
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 438              		.loc 1 394 5 view .LVU142
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 439              		.loc 1 398 5 view .LVU143
 440              		.loc 1 398 8 is_stmt 0 view .LVU144
 441 01d4 2F4B     		ldr	r3, .L93
 442 01d6 1B6C     		ldr	r3, [r3, #64]
 443              		.loc 1 398 7 view .LVU145
 444 01d8 13F0805F 		tst	r3, #268435456
 445 01dc 33D1     		bne	.L61
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 446              		.loc 1 400 7 is_stmt 1 view .LVU146
 447              	.LBB3:
 448              		.loc 1 400 7 view .LVU147
 449 01de 0023     		movs	r3, #0
 450 01e0 0193     		str	r3, [sp, #4]
 451              		.loc 1 400 7 view .LVU148
 452 01e2 2C4B     		ldr	r3, .L93
 453 01e4 1A6C     		ldr	r2, [r3, #64]
 454 01e6 42F08052 		orr	r2, r2, #268435456
 455 01ea 1A64     		str	r2, [r3, #64]
 456              		.loc 1 400 7 view .LVU149
 457 01ec 1B6C     		ldr	r3, [r3, #64]
 458 01ee 03F08053 		and	r3, r3, #268435456
 459 01f2 0193     		str	r3, [sp, #4]
 460              		.loc 1 400 7 view .LVU150
 461 01f4 019B     		ldr	r3, [sp, #4]
 462              	.LBE3:
 463              		.loc 1 400 7 view .LVU151
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 464              		.loc 1 401 7 view .LVU152
 465              	.LVL27:
 466              		.loc 1 401 21 is_stmt 0 view .LVU153
 467 01f6 0125     		movs	r5, #1
 468              	.LVL28:
ARM GAS  /tmp/ccuGzsxB.s 			page 17


 469              	.L31:
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 470              		.loc 1 404 5 is_stmt 1 view .LVU154
 471              		.loc 1 404 8 is_stmt 0 view .LVU155
 472 01f8 284B     		ldr	r3, .L93+8
 473 01fa 1B68     		ldr	r3, [r3]
 474              		.loc 1 404 7 view .LVU156
 475 01fc 13F4807F 		tst	r3, #256
 476 0200 23D0     		beq	.L85
 477              	.L32:
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 478              		.loc 1 422 5 is_stmt 1 view .LVU157
 479              		.loc 1 422 5 view .LVU158
 480 0202 A368     		ldr	r3, [r4, #8]
 481 0204 012B     		cmp	r3, #1
 482 0206 34D0     		beq	.L86
 483              		.loc 1 422 5 discriminator 2 view .LVU159
 484 0208 052B     		cmp	r3, #5
 485 020a 38D0     		beq	.L87
 486              		.loc 1 422 5 discriminator 5 view .LVU160
 487 020c 214B     		ldr	r3, .L93
 488 020e 1A6F     		ldr	r2, [r3, #112]
 489 0210 22F00102 		bic	r2, r2, #1
 490 0214 1A67     		str	r2, [r3, #112]
 491              		.loc 1 422 5 discriminator 5 view .LVU161
 492 0216 1A6F     		ldr	r2, [r3, #112]
 493 0218 22F00402 		bic	r2, r2, #4
 494 021c 1A67     		str	r2, [r3, #112]
 495              	.L36:
 496              		.loc 1 422 5 discriminator 7 view .LVU162
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 497              		.loc 1 424 5 discriminator 7 view .LVU163
 498              		.loc 1 424 26 is_stmt 0 discriminator 7 view .LVU164
 499 021e A368     		ldr	r3, [r4, #8]
 500              		.loc 1 424 7 discriminator 7 view .LVU165
 501 0220 002B     		cmp	r3, #0
 502 0222 3DD0     		beq	.L38
ARM GAS  /tmp/ccuGzsxB.s 			page 18


 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 503              		.loc 1 427 7 is_stmt 1 view .LVU166
 504              		.loc 1 427 19 is_stmt 0 view .LVU167
 505 0224 FFF7FEFF 		bl	HAL_GetTick
 506              	.LVL29:
 507 0228 0646     		mov	r6, r0
 508              	.LVL30:
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 509              		.loc 1 430 7 is_stmt 1 view .LVU168
 510              	.L39:
 511              		.loc 1 430 12 view .LVU169
 512              		.loc 1 430 13 is_stmt 0 view .LVU170
 513 022a 1A4B     		ldr	r3, .L93
 514 022c 1B6F     		ldr	r3, [r3, #112]
 515              		.loc 1 430 12 view .LVU171
 516 022e 13F0020F 		tst	r3, #2
 517 0232 46D1     		bne	.L41
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 518              		.loc 1 432 9 is_stmt 1 view .LVU172
 519              		.loc 1 432 13 is_stmt 0 view .LVU173
 520 0234 FFF7FEFF 		bl	HAL_GetTick
 521              	.LVL31:
 522              		.loc 1 432 27 view .LVU174
 523 0238 801B     		subs	r0, r0, r6
 524              		.loc 1 432 11 view .LVU175
 525 023a 41F28833 		movw	r3, #5000
 526 023e 9842     		cmp	r0, r3
 527 0240 F3D9     		bls	.L39
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 528              		.loc 1 434 18 view .LVU176
 529 0242 0320     		movs	r0, #3
 530 0244 C6E0     		b	.L3
 531              	.LVL32:
 532              	.L61:
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 533              		.loc 1 391 22 view .LVU177
 534 0246 0025     		movs	r5, #0
 535 0248 D6E7     		b	.L31
 536              	.LVL33:
 537              	.L85:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 538              		.loc 1 407 7 is_stmt 1 view .LVU178
 539 024a 144A     		ldr	r2, .L93+8
 540 024c 1368     		ldr	r3, [r2]
 541 024e 43F48073 		orr	r3, r3, #256
 542 0252 1360     		str	r3, [r2]
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 543              		.loc 1 410 7 view .LVU179
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 544              		.loc 1 410 19 is_stmt 0 view .LVU180
 545 0254 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccuGzsxB.s 			page 19


 546              	.LVL34:
 547 0258 0646     		mov	r6, r0
 548              	.LVL35:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 549              		.loc 1 412 7 is_stmt 1 view .LVU181
 550              	.L33:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 551              		.loc 1 412 12 view .LVU182
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 552              		.loc 1 412 13 is_stmt 0 view .LVU183
 553 025a 104B     		ldr	r3, .L93+8
 554 025c 1B68     		ldr	r3, [r3]
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 555              		.loc 1 412 12 view .LVU184
 556 025e 13F4807F 		tst	r3, #256
 557 0262 CED1     		bne	.L32
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 558              		.loc 1 414 9 is_stmt 1 view .LVU185
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 559              		.loc 1 414 13 is_stmt 0 view .LVU186
 560 0264 FFF7FEFF 		bl	HAL_GetTick
 561              	.LVL36:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 562              		.loc 1 414 27 view .LVU187
 563 0268 801B     		subs	r0, r0, r6
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 564              		.loc 1 414 11 view .LVU188
 565 026a 0228     		cmp	r0, #2
 566 026c F5D9     		bls	.L33
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 567              		.loc 1 416 18 view .LVU189
 568 026e 0320     		movs	r0, #3
 569 0270 B0E0     		b	.L3
 570              	.LVL37:
 571              	.L86:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 572              		.loc 1 422 5 is_stmt 1 discriminator 1 view .LVU190
 573 0272 084A     		ldr	r2, .L93
 574 0274 136F     		ldr	r3, [r2, #112]
 575 0276 43F00103 		orr	r3, r3, #1
 576 027a 1367     		str	r3, [r2, #112]
 577 027c CFE7     		b	.L36
 578              	.L87:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 579              		.loc 1 422 5 discriminator 4 view .LVU191
 580 027e 054B     		ldr	r3, .L93
 581 0280 1A6F     		ldr	r2, [r3, #112]
 582 0282 42F00402 		orr	r2, r2, #4
 583 0286 1A67     		str	r2, [r3, #112]
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 584              		.loc 1 422 5 discriminator 4 view .LVU192
 585 0288 1A6F     		ldr	r2, [r3, #112]
 586 028a 42F00102 		orr	r2, r2, #1
 587 028e 1A67     		str	r2, [r3, #112]
 588 0290 C5E7     		b	.L36
 589              	.L94:
 590 0292 00BF     		.align	2
ARM GAS  /tmp/ccuGzsxB.s 			page 20


 591              	.L93:
 592 0294 00380240 		.word	1073887232
 593 0298 00004742 		.word	1111949312
 594 029c 00700040 		.word	1073770496
 595              	.L38:
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 596              		.loc 1 441 7 view .LVU193
 597              		.loc 1 441 19 is_stmt 0 view .LVU194
 598 02a0 FFF7FEFF 		bl	HAL_GetTick
 599              	.LVL38:
 600 02a4 0646     		mov	r6, r0
 601              	.LVL39:
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 602              		.loc 1 444 7 is_stmt 1 view .LVU195
 603              	.L42:
 604              		.loc 1 444 12 view .LVU196
 605              		.loc 1 444 13 is_stmt 0 view .LVU197
 606 02a6 524B     		ldr	r3, .L95
 607 02a8 1B6F     		ldr	r3, [r3, #112]
 608              		.loc 1 444 12 view .LVU198
 609 02aa 13F0020F 		tst	r3, #2
 610 02ae 08D0     		beq	.L41
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 611              		.loc 1 446 9 is_stmt 1 view .LVU199
 612              		.loc 1 446 13 is_stmt 0 view .LVU200
 613 02b0 FFF7FEFF 		bl	HAL_GetTick
 614              	.LVL40:
 615              		.loc 1 446 27 view .LVU201
 616 02b4 801B     		subs	r0, r0, r6
 617              		.loc 1 446 11 view .LVU202
 618 02b6 41F28833 		movw	r3, #5000
 619 02ba 9842     		cmp	r0, r3
 620 02bc F3D9     		bls	.L42
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 621              		.loc 1 448 18 view .LVU203
 622 02be 0320     		movs	r0, #3
 623 02c0 88E0     		b	.L3
 624              	.L41:
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 625              		.loc 1 454 5 is_stmt 1 view .LVU204
 626              		.loc 1 454 7 is_stmt 0 view .LVU205
 627 02c2 EDB9     		cbnz	r5, .L88
ARM GAS  /tmp/ccuGzsxB.s 			page 21


 628              	.LVL41:
 629              	.L30:
 630              		.loc 1 454 7 view .LVU206
 631              	.LBE2:
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 632              		.loc 1 461 3 is_stmt 1 view .LVU207
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 633              		.loc 1 462 3 view .LVU208
 634              		.loc 1 462 30 is_stmt 0 view .LVU209
 635 02c4 A369     		ldr	r3, [r4, #24]
 636              		.loc 1 462 6 view .LVU210
 637 02c6 002B     		cmp	r3, #0
 638 02c8 00F08380 		beq	.L65
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 639              		.loc 1 465 5 is_stmt 1 view .LVU211
 640              		.loc 1 465 8 is_stmt 0 view .LVU212
 641 02cc 484A     		ldr	r2, .L95
 642 02ce 9268     		ldr	r2, [r2, #8]
 643 02d0 02F00C02 		and	r2, r2, #12
 644              		.loc 1 465 7 view .LVU213
 645 02d4 082A     		cmp	r2, #8
 646 02d6 51D0     		beq	.L44
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 647              		.loc 1 467 7 is_stmt 1 view .LVU214
 648              		.loc 1 467 9 is_stmt 0 view .LVU215
 649 02d8 022B     		cmp	r3, #2
 650 02da 17D0     		beq	.L89
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
ARM GAS  /tmp/ccuGzsxB.s 			page 22


 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 651              		.loc 1 515 9 is_stmt 1 view .LVU216
 652 02dc 454B     		ldr	r3, .L95+4
 653 02de 0022     		movs	r2, #0
 654 02e0 1A66     		str	r2, [r3, #96]
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 655              		.loc 1 518 9 view .LVU217
 656              		.loc 1 518 21 is_stmt 0 view .LVU218
 657 02e2 FFF7FEFF 		bl	HAL_GetTick
 658              	.LVL42:
 659 02e6 0446     		mov	r4, r0
 660              	.LVL43:
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 661              		.loc 1 521 9 is_stmt 1 view .LVU219
 662              	.L50:
 663              		.loc 1 521 14 view .LVU220
 664              		.loc 1 521 15 is_stmt 0 view .LVU221
 665 02e8 414B     		ldr	r3, .L95
 666 02ea 1B68     		ldr	r3, [r3]
 667              		.loc 1 521 14 view .LVU222
 668 02ec 13F0007F 		tst	r3, #33554432
 669 02f0 42D0     		beq	.L90
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 670              		.loc 1 523 11 is_stmt 1 view .LVU223
 671              		.loc 1 523 15 is_stmt 0 view .LVU224
 672 02f2 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccuGzsxB.s 			page 23


 673              	.LVL44:
 674              		.loc 1 523 29 view .LVU225
 675 02f6 001B     		subs	r0, r0, r4
 676              		.loc 1 523 13 view .LVU226
 677 02f8 0228     		cmp	r0, #2
 678 02fa F5D9     		bls	.L50
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 679              		.loc 1 525 20 view .LVU227
 680 02fc 0320     		movs	r0, #3
 681 02fe 69E0     		b	.L3
 682              	.LVL45:
 683              	.L88:
 684              	.LBB4:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 685              		.loc 1 456 7 is_stmt 1 view .LVU228
 686 0300 3B4A     		ldr	r2, .L95
 687 0302 136C     		ldr	r3, [r2, #64]
 688 0304 23F08053 		bic	r3, r3, #268435456
 689 0308 1364     		str	r3, [r2, #64]
 690 030a DBE7     		b	.L30
 691              	.LVL46:
 692              	.L89:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 693              		.loc 1 456 7 is_stmt 0 view .LVU229
 694              	.LBE4:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 695              		.loc 1 470 9 is_stmt 1 view .LVU230
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 696              		.loc 1 471 9 view .LVU231
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 697              		.loc 1 472 9 view .LVU232
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 698              		.loc 1 473 9 view .LVU233
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 699              		.loc 1 474 9 view .LVU234
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 700              		.loc 1 477 9 view .LVU235
 701 030c 394B     		ldr	r3, .L95+4
 702 030e 0022     		movs	r2, #0
 703 0310 1A66     		str	r2, [r3, #96]
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704              		.loc 1 480 9 view .LVU236
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 705              		.loc 1 480 21 is_stmt 0 view .LVU237
 706 0312 FFF7FEFF 		bl	HAL_GetTick
 707              	.LVL47:
 708 0316 0546     		mov	r5, r0
 709              	.LVL48:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 710              		.loc 1 483 9 is_stmt 1 view .LVU238
 711              	.L46:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 712              		.loc 1 483 14 view .LVU239
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 713              		.loc 1 483 15 is_stmt 0 view .LVU240
 714 0318 354B     		ldr	r3, .L95
ARM GAS  /tmp/ccuGzsxB.s 			page 24


 715 031a 1B68     		ldr	r3, [r3]
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 716              		.loc 1 483 14 view .LVU241
 717 031c 13F0007F 		tst	r3, #33554432
 718 0320 06D0     		beq	.L91
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 719              		.loc 1 485 11 is_stmt 1 view .LVU242
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 720              		.loc 1 485 15 is_stmt 0 view .LVU243
 721 0322 FFF7FEFF 		bl	HAL_GetTick
 722              	.LVL49:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 723              		.loc 1 485 29 view .LVU244
 724 0326 401B     		subs	r0, r0, r5
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 725              		.loc 1 485 13 view .LVU245
 726 0328 0228     		cmp	r0, #2
 727 032a F5D9     		bls	.L46
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 728              		.loc 1 487 20 view .LVU246
 729 032c 0320     		movs	r0, #3
 730 032e 51E0     		b	.L3
 731              	.L91:
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 732              		.loc 1 492 9 is_stmt 1 view .LVU247
 733 0330 E369     		ldr	r3, [r4, #28]
 734 0332 226A     		ldr	r2, [r4, #32]
 735 0334 1343     		orrs	r3, r3, r2
 736 0336 626A     		ldr	r2, [r4, #36]
 737 0338 43EA8213 		orr	r3, r3, r2, lsl #6
 738 033c A26A     		ldr	r2, [r4, #40]
 739 033e 5208     		lsrs	r2, r2, #1
 740 0340 013A     		subs	r2, r2, #1
 741 0342 43EA0243 		orr	r3, r3, r2, lsl #16
 742 0346 E26A     		ldr	r2, [r4, #44]
 743 0348 43EA0263 		orr	r3, r3, r2, lsl #24
 744 034c 284A     		ldr	r2, .L95
 745 034e 5360     		str	r3, [r2, #4]
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 746              		.loc 1 498 9 view .LVU248
 747 0350 284B     		ldr	r3, .L95+4
 748 0352 0122     		movs	r2, #1
 749 0354 1A66     		str	r2, [r3, #96]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 750              		.loc 1 501 9 view .LVU249
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 751              		.loc 1 501 21 is_stmt 0 view .LVU250
 752 0356 FFF7FEFF 		bl	HAL_GetTick
 753              	.LVL50:
 754 035a 0446     		mov	r4, r0
 755              	.LVL51:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 756              		.loc 1 504 9 is_stmt 1 view .LVU251
 757              	.L48:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 758              		.loc 1 504 14 view .LVU252
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccuGzsxB.s 			page 25


 759              		.loc 1 504 15 is_stmt 0 view .LVU253
 760 035c 244B     		ldr	r3, .L95
 761 035e 1B68     		ldr	r3, [r3]
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 762              		.loc 1 504 14 view .LVU254
 763 0360 13F0007F 		tst	r3, #33554432
 764 0364 06D1     		bne	.L92
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 765              		.loc 1 506 11 is_stmt 1 view .LVU255
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 766              		.loc 1 506 15 is_stmt 0 view .LVU256
 767 0366 FFF7FEFF 		bl	HAL_GetTick
 768              	.LVL52:
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 769              		.loc 1 506 29 view .LVU257
 770 036a 001B     		subs	r0, r0, r4
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 771              		.loc 1 506 13 view .LVU258
 772 036c 0228     		cmp	r0, #2
 773 036e F5D9     		bls	.L48
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 774              		.loc 1 508 20 view .LVU259
 775 0370 0320     		movs	r0, #3
 776 0372 2FE0     		b	.L3
 777              	.L92:
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccuGzsxB.s 			page 26


 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 778              		.loc 1 563 10 view .LVU260
 779 0374 0020     		movs	r0, #0
 780 0376 2DE0     		b	.L3
 781              	.L90:
 782              		.loc 1 563 10 view .LVU261
 783 0378 0020     		movs	r0, #0
 784 037a 2BE0     		b	.L3
 785              	.LVL53:
 786              	.L44:
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 787              		.loc 1 533 7 is_stmt 1 view .LVU262
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 788              		.loc 1 533 9 is_stmt 0 view .LVU263
 789 037c 012B     		cmp	r3, #1
 790 037e 2BD0     		beq	.L69
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 791              		.loc 1 540 9 is_stmt 1 view .LVU264
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 792              		.loc 1 540 20 is_stmt 0 view .LVU265
 793 0380 1B4B     		ldr	r3, .L95
 794 0382 5B68     		ldr	r3, [r3, #4]
 795              	.LVL54:
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 796              		.loc 1 550 9 is_stmt 1 view .LVU266
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 797              		.loc 1 551 14 is_stmt 0 view .LVU267
 798 0384 03F48001 		and	r1, r3, #4194304
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 799              		.loc 1 551 80 view .LVU268
 800 0388 E269     		ldr	r2, [r4, #28]
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801              		.loc 1 550 64 view .LVU269
 802 038a 9142     		cmp	r1, r2
 803 038c 26D1     		bne	.L70
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 804              		.loc 1 552 14 view .LVU270
 805 038e 03F03F02 		and	r2, r3, #63
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 806              		.loc 1 552 86 view .LVU271
 807 0392 216A     		ldr	r1, [r4, #32]
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 808              		.loc 1 551 92 view .LVU272
 809 0394 8A42     		cmp	r2, r1
 810 0396 23D1     		bne	.L71
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 811              		.loc 1 553 79 view .LVU273
 812 0398 616A     		ldr	r1, [r4, #36]
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 813              		.loc 1 552 111 view .LVU274
 814 039a 47F6C072 		movw	r2, #32704
 815 039e 1A40     		ands	r2, r2, r3
ARM GAS  /tmp/ccuGzsxB.s 			page 27


 816 03a0 B2EB811F 		cmp	r2, r1, lsl #6
 817 03a4 1ED1     		bne	.L72
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 818              		.loc 1 554 14 view .LVU275
 819 03a6 03F44031 		and	r1, r3, #196608
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 820              		.loc 1 554 81 view .LVU276
 821 03aa A26A     		ldr	r2, [r4, #40]
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 822              		.loc 1 554 87 view .LVU277
 823 03ac 5208     		lsrs	r2, r2, #1
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 824              		.loc 1 554 94 view .LVU278
 825 03ae 013A     		subs	r2, r2, #1
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 826              		.loc 1 553 111 view .LVU279
 827 03b0 B1EB024F 		cmp	r1, r2, lsl #16
 828 03b4 18D1     		bne	.L73
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 829              		.loc 1 555 14 view .LVU280
 830 03b6 03F07063 		and	r3, r3, #251658240
 831              	.LVL55:
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 832              		.loc 1 555 79 view .LVU281
 833 03ba E26A     		ldr	r2, [r4, #44]
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 834              		.loc 1 554 126 view .LVU282
 835 03bc B3EB026F 		cmp	r3, r2, lsl #24
 836 03c0 14D1     		bne	.L74
 837              		.loc 1 563 10 view .LVU283
 838 03c2 0020     		movs	r0, #0
 839 03c4 06E0     		b	.L3
 840              	.LVL56:
 841              	.L52:
 842              		.cfi_def_cfa_offset 0
 843              		.cfi_restore 4
 844              		.cfi_restore 5
 845              		.cfi_restore 6
 846              		.cfi_restore 14
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 847              		.loc 1 226 12 view .LVU284
 848 03c6 0120     		movs	r0, #1
 849              	.LVL57:
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 850              		.loc 1 564 1 view .LVU285
 851 03c8 7047     		bx	lr
 852              	.LVL58:
 853              	.L82:
 854              		.cfi_def_cfa_offset 24
 855              		.cfi_offset 4, -16
 856              		.cfi_offset 5, -12
 857              		.cfi_offset 6, -8
 858              		.cfi_offset 14, -4
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 859              		.loc 1 242 16 view .LVU286
 860 03ca 0120     		movs	r0, #1
 861              	.LVL59:
ARM GAS  /tmp/ccuGzsxB.s 			page 28


 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 862              		.loc 1 242 16 view .LVU287
 863 03cc 02E0     		b	.L3
 864              	.L56:
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 865              		.loc 1 295 16 view .LVU288
 866 03ce 0120     		movs	r0, #1
 867 03d0 00E0     		b	.L3
 868              	.L65:
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 869              		.loc 1 563 10 view .LVU289
 870 03d2 0020     		movs	r0, #0
 871              	.LVL60:
 872              	.L3:
 873              		.loc 1 564 1 view .LVU290
 874 03d4 02B0     		add	sp, sp, #8
 875              		.cfi_remember_state
 876              		.cfi_def_cfa_offset 16
 877              		@ sp needed
 878 03d6 70BD     		pop	{r4, r5, r6, pc}
 879              	.LVL61:
 880              	.L69:
 881              		.cfi_restore_state
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 882              		.loc 1 535 16 view .LVU291
 883 03d8 0120     		movs	r0, #1
 884 03da FBE7     		b	.L3
 885              	.LVL62:
 886              	.L70:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 887              		.loc 1 558 18 view .LVU292
 888 03dc 0120     		movs	r0, #1
 889 03de F9E7     		b	.L3
 890              	.L71:
 891 03e0 0120     		movs	r0, #1
 892 03e2 F7E7     		b	.L3
 893              	.L72:
 894 03e4 0120     		movs	r0, #1
 895 03e6 F5E7     		b	.L3
 896              	.L73:
 897 03e8 0120     		movs	r0, #1
 898 03ea F3E7     		b	.L3
 899              	.LVL63:
 900              	.L74:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 901              		.loc 1 558 18 view .LVU293
 902 03ec 0120     		movs	r0, #1
 903 03ee F1E7     		b	.L3
 904              	.L96:
 905              		.align	2
 906              	.L95:
 907 03f0 00380240 		.word	1073887232
 908 03f4 00004742 		.word	1111949312
 909              		.cfi_endproc
 910              	.LFE135:
 912              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 913              		.align	1
ARM GAS  /tmp/ccuGzsxB.s 			page 29


 914              		.global	HAL_RCC_MCOConfig
 915              		.syntax unified
 916              		.thumb
 917              		.thumb_func
 918              		.fpu fpv4-sp-d16
 920              	HAL_RCC_MCOConfig:
 921              	.LVL64:
 922              	.LFB137:
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
ARM GAS  /tmp/ccuGzsxB.s 			page 30


 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
ARM GAS  /tmp/ccuGzsxB.s 			page 31


 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
ARM GAS  /tmp/ccuGzsxB.s 			page 32


 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 923              		.loc 1 776 1 is_stmt 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 32
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		.loc 1 776 1 is_stmt 0 view .LVU295
 928 0000 70B5     		push	{r4, r5, r6, lr}
 929              		.cfi_def_cfa_offset 16
 930              		.cfi_offset 4, -16
ARM GAS  /tmp/ccuGzsxB.s 			page 33


 931              		.cfi_offset 5, -12
 932              		.cfi_offset 6, -8
 933              		.cfi_offset 14, -4
 934 0002 88B0     		sub	sp, sp, #32
 935              		.cfi_def_cfa_offset 48
 936 0004 0C46     		mov	r4, r1
 937 0006 1546     		mov	r5, r2
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 938              		.loc 1 777 3 is_stmt 1 view .LVU296
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 939              		.loc 1 779 3 view .LVU297
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 940              		.loc 1 780 3 view .LVU298
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 941              		.loc 1 782 3 view .LVU299
 942              		.loc 1 782 5 is_stmt 0 view .LVU300
 943 0008 00BB     		cbnz	r0, .L98
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 944              		.loc 1 784 5 is_stmt 1 view .LVU301
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 945              		.loc 1 787 5 view .LVU302
 946              	.LBB5:
 947              		.loc 1 787 5 view .LVU303
 948 000a 0023     		movs	r3, #0
 949 000c 0193     		str	r3, [sp, #4]
 950              		.loc 1 787 5 view .LVU304
 951 000e 204E     		ldr	r6, .L101
 952 0010 326B     		ldr	r2, [r6, #48]
 953              	.LVL65:
 954              		.loc 1 787 5 is_stmt 0 view .LVU305
 955 0012 42F00102 		orr	r2, r2, #1
 956 0016 3263     		str	r2, [r6, #48]
 957              		.loc 1 787 5 is_stmt 1 view .LVU306
 958 0018 326B     		ldr	r2, [r6, #48]
 959 001a 02F00102 		and	r2, r2, #1
 960 001e 0192     		str	r2, [sp, #4]
 961              		.loc 1 787 5 view .LVU307
 962 0020 019A     		ldr	r2, [sp, #4]
 963              	.LBE5:
 964              		.loc 1 787 5 view .LVU308
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 965              		.loc 1 790 5 view .LVU309
 966              		.loc 1 790 25 is_stmt 0 view .LVU310
 967 0022 4FF48072 		mov	r2, #256
 968 0026 0392     		str	r2, [sp, #12]
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 969              		.loc 1 791 5 is_stmt 1 view .LVU311
 970              		.loc 1 791 26 is_stmt 0 view .LVU312
 971 0028 0222     		movs	r2, #2
 972 002a 0492     		str	r2, [sp, #16]
ARM GAS  /tmp/ccuGzsxB.s 			page 34


 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 973              		.loc 1 792 5 is_stmt 1 view .LVU313
 974              		.loc 1 792 27 is_stmt 0 view .LVU314
 975 002c 0322     		movs	r2, #3
 976 002e 0692     		str	r2, [sp, #24]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 977              		.loc 1 793 5 is_stmt 1 view .LVU315
 978              		.loc 1 793 26 is_stmt 0 view .LVU316
 979 0030 0593     		str	r3, [sp, #20]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 980              		.loc 1 794 5 is_stmt 1 view .LVU317
 981              		.loc 1 794 31 is_stmt 0 view .LVU318
 982 0032 0793     		str	r3, [sp, #28]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 983              		.loc 1 795 5 is_stmt 1 view .LVU319
 984 0034 03A9     		add	r1, sp, #12
 985              	.LVL66:
 986              		.loc 1 795 5 is_stmt 0 view .LVU320
 987 0036 1748     		ldr	r0, .L101+4
 988              	.LVL67:
 989              		.loc 1 795 5 view .LVU321
 990 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 991              	.LVL68:
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 992              		.loc 1 798 5 is_stmt 1 view .LVU322
 993 003c B368     		ldr	r3, [r6, #8]
 994 003e 23F0EC63 		bic	r3, r3, #123731968
 995 0042 2543     		orrs	r5, r5, r4
 996              	.LVL69:
 997              		.loc 1 798 5 is_stmt 0 view .LVU323
 998 0044 1D43     		orrs	r5, r5, r3
 999 0046 B560     		str	r5, [r6, #8]
 1000              	.LVL70:
 1001              	.L97:
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
ARM GAS  /tmp/ccuGzsxB.s 			page 35


 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1002              		.loc 1 830 1 view .LVU324
 1003 0048 08B0     		add	sp, sp, #32
 1004              		.cfi_remember_state
 1005              		.cfi_def_cfa_offset 16
 1006              		@ sp needed
 1007 004a 70BD     		pop	{r4, r5, r6, pc}
 1008              	.LVL71:
 1009              	.L98:
 1010              		.cfi_restore_state
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1011              		.loc 1 808 5 is_stmt 1 view .LVU325
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1012              		.loc 1 811 5 view .LVU326
 1013              	.LBB6:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1014              		.loc 1 811 5 view .LVU327
 1015 004c 0023     		movs	r3, #0
 1016 004e 0293     		str	r3, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1017              		.loc 1 811 5 view .LVU328
 1018 0050 0F4E     		ldr	r6, .L101
 1019 0052 326B     		ldr	r2, [r6, #48]
 1020              	.LVL72:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1021              		.loc 1 811 5 is_stmt 0 view .LVU329
 1022 0054 42F00402 		orr	r2, r2, #4
 1023 0058 3263     		str	r2, [r6, #48]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1024              		.loc 1 811 5 is_stmt 1 view .LVU330
 1025 005a 326B     		ldr	r2, [r6, #48]
 1026 005c 02F00402 		and	r2, r2, #4
 1027 0060 0292     		str	r2, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1028              		.loc 1 811 5 view .LVU331
 1029 0062 029A     		ldr	r2, [sp, #8]
 1030              	.LBE6:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1031              		.loc 1 811 5 view .LVU332
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1032              		.loc 1 814 5 view .LVU333
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1033              		.loc 1 814 25 is_stmt 0 view .LVU334
 1034 0064 4FF40072 		mov	r2, #512
 1035 0068 0392     		str	r2, [sp, #12]
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1036              		.loc 1 815 5 is_stmt 1 view .LVU335
ARM GAS  /tmp/ccuGzsxB.s 			page 36


 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1037              		.loc 1 815 26 is_stmt 0 view .LVU336
 1038 006a 0222     		movs	r2, #2
 1039 006c 0492     		str	r2, [sp, #16]
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1040              		.loc 1 816 5 is_stmt 1 view .LVU337
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1041              		.loc 1 816 27 is_stmt 0 view .LVU338
 1042 006e 0322     		movs	r2, #3
 1043 0070 0692     		str	r2, [sp, #24]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1044              		.loc 1 817 5 is_stmt 1 view .LVU339
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1045              		.loc 1 817 26 is_stmt 0 view .LVU340
 1046 0072 0593     		str	r3, [sp, #20]
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1047              		.loc 1 818 5 is_stmt 1 view .LVU341
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1048              		.loc 1 818 31 is_stmt 0 view .LVU342
 1049 0074 0793     		str	r3, [sp, #28]
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1050              		.loc 1 819 5 is_stmt 1 view .LVU343
 1051 0076 03A9     		add	r1, sp, #12
 1052              	.LVL73:
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1053              		.loc 1 819 5 is_stmt 0 view .LVU344
 1054 0078 0748     		ldr	r0, .L101+8
 1055              	.LVL74:
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1056              		.loc 1 819 5 view .LVU345
 1057 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1058              	.LVL75:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1059              		.loc 1 822 5 is_stmt 1 view .LVU346
 1060 007e B368     		ldr	r3, [r6, #8]
 1061 0080 23F07843 		bic	r3, r3, #-134217728
 1062 0084 44EAC504 		orr	r4, r4, r5, lsl #3
 1063              	.LVL76:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1064              		.loc 1 822 5 is_stmt 0 view .LVU347
 1065 0088 1C43     		orrs	r4, r4, r3
 1066 008a B460     		str	r4, [r6, #8]
 1067              		.loc 1 830 1 view .LVU348
 1068 008c DCE7     		b	.L97
 1069              	.L102:
 1070 008e 00BF     		.align	2
 1071              	.L101:
 1072 0090 00380240 		.word	1073887232
 1073 0094 00000240 		.word	1073872896
 1074 0098 00080240 		.word	1073874944
 1075              		.cfi_endproc
 1076              	.LFE137:
 1078              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1079              		.align	1
 1080              		.global	HAL_RCC_EnableCSS
 1081              		.syntax unified
 1082              		.thumb
ARM GAS  /tmp/ccuGzsxB.s 			page 37


 1083              		.thumb_func
 1084              		.fpu fpv4-sp-d16
 1086              	HAL_RCC_EnableCSS:
 1087              	.LFB138:
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1088              		.loc 1 842 1 is_stmt 1 view -0
 1089              		.cfi_startproc
 1090              		@ args = 0, pretend = 0, frame = 0
 1091              		@ frame_needed = 0, uses_anonymous_args = 0
 1092              		@ link register save eliminated.
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1093              		.loc 1 843 3 view .LVU350
 1094              		.loc 1 843 38 is_stmt 0 view .LVU351
 1095 0000 014B     		ldr	r3, .L104
 1096 0002 0122     		movs	r2, #1
 1097 0004 DA64     		str	r2, [r3, #76]
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1098              		.loc 1 844 1 view .LVU352
 1099 0006 7047     		bx	lr
 1100              	.L105:
 1101              		.align	2
 1102              	.L104:
 1103 0008 00004742 		.word	1111949312
 1104              		.cfi_endproc
 1105              	.LFE138:
 1107              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1108              		.align	1
 1109              		.global	HAL_RCC_DisableCSS
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1113              		.fpu fpv4-sp-d16
 1115              	HAL_RCC_DisableCSS:
 1116              	.LFB139:
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1117              		.loc 1 851 1 is_stmt 1 view -0
 1118              		.cfi_startproc
 1119              		@ args = 0, pretend = 0, frame = 0
 1120              		@ frame_needed = 0, uses_anonymous_args = 0
 1121              		@ link register save eliminated.
ARM GAS  /tmp/ccuGzsxB.s 			page 38


 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1122              		.loc 1 852 3 view .LVU354
 1123              		.loc 1 852 38 is_stmt 0 view .LVU355
 1124 0000 014B     		ldr	r3, .L107
 1125 0002 0022     		movs	r2, #0
 1126 0004 DA64     		str	r2, [r3, #76]
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1127              		.loc 1 853 1 view .LVU356
 1128 0006 7047     		bx	lr
 1129              	.L108:
 1130              		.align	2
 1131              	.L107:
 1132 0008 00004742 		.word	1111949312
 1133              		.cfi_endproc
 1134              	.LFE139:
 1136              		.global	__aeabi_uldivmod
 1137              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1138              		.align	1
 1139              		.weak	HAL_RCC_GetSysClockFreq
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1143              		.fpu fpv4-sp-d16
 1145              	HAL_RCC_GetSysClockFreq:
 1146              	.LFB140:
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
ARM GAS  /tmp/ccuGzsxB.s 			page 39


 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1147              		.loc 1 886 1 is_stmt 1 view -0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151 0000 08B5     		push	{r3, lr}
 1152              		.cfi_def_cfa_offset 8
 1153              		.cfi_offset 3, -8
 1154              		.cfi_offset 14, -4
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1155              		.loc 1 887 3 view .LVU358
 1156              	.LVL77:
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1157              		.loc 1 888 3 view .LVU359
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1158              		.loc 1 891 3 view .LVU360
 1159              		.loc 1 891 14 is_stmt 0 view .LVU361
 1160 0002 254B     		ldr	r3, .L116
 1161 0004 9B68     		ldr	r3, [r3, #8]
 1162              		.loc 1 891 21 view .LVU362
 1163 0006 03F00C03 		and	r3, r3, #12
 1164              		.loc 1 891 3 view .LVU363
 1165 000a 042B     		cmp	r3, #4
 1166 000c 3FD0     		beq	.L113
 1167 000e 082B     		cmp	r3, #8
 1168 0010 3FD1     		bne	.L114
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        break;
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1169              		.loc 1 907 7 is_stmt 1 view .LVU364
 1170              		.loc 1 907 17 is_stmt 0 view .LVU365
 1171 0012 214B     		ldr	r3, .L116
 1172 0014 5A68     		ldr	r2, [r3, #4]
 1173              		.loc 1 907 12 view .LVU366
 1174 0016 02F03F02 		and	r2, r2, #63
 1175              	.LVL78:
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1176              		.loc 1 908 7 is_stmt 1 view .LVU367
 1177              		.loc 1 908 10 is_stmt 0 view .LVU368
 1178 001a 5B68     		ldr	r3, [r3, #4]
 1179              		.loc 1 908 9 view .LVU369
 1180 001c 13F4800F 		tst	r3, #4194304
ARM GAS  /tmp/ccuGzsxB.s 			page 40


 1181 0020 12D0     		beq	.L111
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1182              		.loc 1 911 9 is_stmt 1 view .LVU370
 1183              		.loc 1 911 72 is_stmt 0 view .LVU371
 1184 0022 1D4B     		ldr	r3, .L116
 1185 0024 5968     		ldr	r1, [r3, #4]
 1186              		.loc 1 911 56 view .LVU372
 1187 0026 C1F38811 		ubfx	r1, r1, #6, #9
 1188              		.loc 1 911 53 view .LVU373
 1189 002a 1C48     		ldr	r0, .L116+4
 1190              		.loc 1 911 130 view .LVU374
 1191 002c 0023     		movs	r3, #0
 1192 002e A1FB0001 		umull	r0, r1, r1, r0
 1193 0032 FFF7FEFF 		bl	__aeabi_uldivmod
 1194              	.LVL79:
 1195              	.L112:
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1196              		.loc 1 918 7 is_stmt 1 view .LVU375
 1197              		.loc 1 918 21 is_stmt 0 view .LVU376
 1198 0036 184B     		ldr	r3, .L116
 1199 0038 5B68     		ldr	r3, [r3, #4]
 1200              		.loc 1 918 51 view .LVU377
 1201 003a C3F30143 		ubfx	r3, r3, #16, #2
 1202              		.loc 1 918 76 view .LVU378
 1203 003e 0133     		adds	r3, r3, #1
 1204              		.loc 1 918 12 view .LVU379
 1205 0040 5B00     		lsls	r3, r3, #1
 1206              	.LVL80:
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1207              		.loc 1 920 7 is_stmt 1 view .LVU380
 1208              		.loc 1 920 20 is_stmt 0 view .LVU381
 1209 0042 B0FBF3F0 		udiv	r0, r0, r3
 1210              	.LVL81:
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1211              		.loc 1 921 7 is_stmt 1 view .LVU382
 1212 0046 25E0     		b	.L109
 1213              	.LVL82:
 1214              	.L111:
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1215              		.loc 1 916 9 view .LVU383
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1216              		.loc 1 916 72 is_stmt 0 view .LVU384
 1217 0048 134B     		ldr	r3, .L116
 1218 004a 5968     		ldr	r1, [r3, #4]
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1219              		.loc 1 916 56 view .LVU385
 1220 004c C1F3881C 		ubfx	ip, r1, #6, #9
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccuGzsxB.s 			page 41


 1221              		.loc 1 916 53 view .LVU386
 1222 0050 4FEA4C11 		lsl	r1, ip, #5
 1223 0054 B1EB0C00 		subs	r0, r1, ip
 1224 0058 6EEB0E0E 		sbc	lr, lr, lr
 1225 005c 4FEA8E13 		lsl	r3, lr, #6
 1226 0060 43EA9063 		orr	r3, r3, r0, lsr #26
 1227 0064 8101     		lsls	r1, r0, #6
 1228 0066 091A     		subs	r1, r1, r0
 1229 0068 63EB0E03 		sbc	r3, r3, lr
 1230 006c DB00     		lsls	r3, r3, #3
 1231 006e 43EA5173 		orr	r3, r3, r1, lsr #29
 1232 0072 C900     		lsls	r1, r1, #3
 1233 0074 11EB0C0C 		adds	ip, r1, ip
 1234 0078 43F10003 		adc	r3, r3, #0
 1235 007c 9902     		lsls	r1, r3, #10
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1236              		.loc 1 916 130 view .LVU387
 1237 007e 0023     		movs	r3, #0
 1238 0080 4FEA8C20 		lsl	r0, ip, #10
 1239 0084 41EA9C51 		orr	r1, r1, ip, lsr #22
 1240 0088 FFF7FEFF 		bl	__aeabi_uldivmod
 1241              	.LVL83:
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1242              		.loc 1 916 130 view .LVU388
 1243 008c D3E7     		b	.L112
 1244              	.LVL84:
 1245              	.L113:
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1246              		.loc 1 900 20 view .LVU389
 1247 008e 0348     		ldr	r0, .L116+4
 1248 0090 00E0     		b	.L109
 1249              	.L114:
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1250              		.loc 1 891 3 view .LVU390
 1251 0092 0348     		ldr	r0, .L116+8
 1252              	.LVL85:
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1253              		.loc 1 929 3 is_stmt 1 view .LVU391
 1254              	.L109:
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1255              		.loc 1 930 1 is_stmt 0 view .LVU392
 1256 0094 08BD     		pop	{r3, pc}
 1257              	.L117:
 1258 0096 00BF     		.align	2
 1259              	.L116:
 1260 0098 00380240 		.word	1073887232
 1261 009c 40787D01 		.word	25000000
 1262 00a0 0024F400 		.word	16000000
 1263              		.cfi_endproc
 1264              	.LFE140:
ARM GAS  /tmp/ccuGzsxB.s 			page 42


 1266              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1267              		.align	1
 1268              		.global	HAL_RCC_ClockConfig
 1269              		.syntax unified
 1270              		.thumb
 1271              		.thumb_func
 1272              		.fpu fpv4-sp-d16
 1274              	HAL_RCC_ClockConfig:
 1275              	.LVL86:
 1276              	.LFB136:
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1277              		.loc 1 592 1 is_stmt 1 view -0
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 0
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1281              		.loc 1 593 3 view .LVU394
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1282              		.loc 1 596 3 view .LVU395
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1283              		.loc 1 596 5 is_stmt 0 view .LVU396
 1284 0000 0028     		cmp	r0, #0
 1285 0002 00F09B80 		beq	.L133
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1286              		.loc 1 592 1 view .LVU397
 1287 0006 70B5     		push	{r4, r5, r6, lr}
 1288              		.cfi_def_cfa_offset 16
 1289              		.cfi_offset 4, -16
 1290              		.cfi_offset 5, -12
 1291              		.cfi_offset 6, -8
 1292              		.cfi_offset 14, -4
 1293 0008 0D46     		mov	r5, r1
 1294 000a 0446     		mov	r4, r0
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1295              		.loc 1 602 3 is_stmt 1 view .LVU398
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1296              		.loc 1 603 3 view .LVU399
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1297              		.loc 1 610 3 view .LVU400
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1298              		.loc 1 610 17 is_stmt 0 view .LVU401
 1299 000c 4F4B     		ldr	r3, .L146
 1300 000e 1B68     		ldr	r3, [r3]
 1301 0010 03F00703 		and	r3, r3, #7
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1302              		.loc 1 610 5 view .LVU402
 1303 0014 8B42     		cmp	r3, r1
 1304 0016 08D2     		bcs	.L120
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1305              		.loc 1 613 5 is_stmt 1 view .LVU403
 1306 0018 CBB2     		uxtb	r3, r1
 1307 001a 4C4A     		ldr	r2, .L146
 1308 001c 1370     		strb	r3, [r2]
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1309              		.loc 1 617 5 view .LVU404
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1310              		.loc 1 617 8 is_stmt 0 view .LVU405
ARM GAS  /tmp/ccuGzsxB.s 			page 43


 1311 001e 1368     		ldr	r3, [r2]
 1312 0020 03F00703 		and	r3, r3, #7
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1313              		.loc 1 617 7 view .LVU406
 1314 0024 8B42     		cmp	r3, r1
 1315 0026 40F08B80 		bne	.L134
 1316              	.L120:
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1317              		.loc 1 624 3 is_stmt 1 view .LVU407
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1318              		.loc 1 624 25 is_stmt 0 view .LVU408
 1319 002a 2368     		ldr	r3, [r4]
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1320              		.loc 1 624 5 view .LVU409
 1321 002c 13F0020F 		tst	r3, #2
 1322 0030 17D0     		beq	.L121
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1323              		.loc 1 628 5 is_stmt 1 view .LVU410
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1324              		.loc 1 628 7 is_stmt 0 view .LVU411
 1325 0032 13F0040F 		tst	r3, #4
 1326 0036 04D0     		beq	.L122
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1327              		.loc 1 630 7 is_stmt 1 view .LVU412
 1328 0038 454A     		ldr	r2, .L146+4
 1329 003a 9368     		ldr	r3, [r2, #8]
 1330 003c 43F4E053 		orr	r3, r3, #7168
 1331 0040 9360     		str	r3, [r2, #8]
 1332              	.L122:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1333              		.loc 1 633 5 view .LVU413
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1334              		.loc 1 633 27 is_stmt 0 view .LVU414
 1335 0042 2368     		ldr	r3, [r4]
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1336              		.loc 1 633 7 view .LVU415
 1337 0044 13F0080F 		tst	r3, #8
 1338 0048 04D0     		beq	.L123
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1339              		.loc 1 635 7 is_stmt 1 view .LVU416
 1340 004a 414A     		ldr	r2, .L146+4
 1341 004c 9368     		ldr	r3, [r2, #8]
 1342 004e 43F46043 		orr	r3, r3, #57344
 1343 0052 9360     		str	r3, [r2, #8]
 1344              	.L123:
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1345              		.loc 1 638 5 view .LVU417
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1346              		.loc 1 639 5 view .LVU418
 1347 0054 3E4A     		ldr	r2, .L146+4
 1348 0056 9368     		ldr	r3, [r2, #8]
 1349 0058 23F0F003 		bic	r3, r3, #240
 1350 005c A168     		ldr	r1, [r4, #8]
 1351              	.LVL87:
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1352              		.loc 1 639 5 is_stmt 0 view .LVU419
 1353 005e 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/ccuGzsxB.s 			page 44


 1354 0060 9360     		str	r3, [r2, #8]
 1355              	.L121:
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1356              		.loc 1 643 3 is_stmt 1 view .LVU420
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1357              		.loc 1 643 25 is_stmt 0 view .LVU421
 1358 0062 2368     		ldr	r3, [r4]
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1359              		.loc 1 643 5 view .LVU422
 1360 0064 13F0010F 		tst	r3, #1
 1361 0068 32D0     		beq	.L124
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1362              		.loc 1 645 5 is_stmt 1 view .LVU423
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1363              		.loc 1 648 5 view .LVU424
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1364              		.loc 1 648 25 is_stmt 0 view .LVU425
 1365 006a 6368     		ldr	r3, [r4, #4]
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1366              		.loc 1 648 7 view .LVU426
 1367 006c 012B     		cmp	r3, #1
 1368 006e 21D0     		beq	.L144
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1369              		.loc 1 657 10 is_stmt 1 view .LVU427
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1370              		.loc 1 657 76 is_stmt 0 view .LVU428
 1371 0070 9A1E     		subs	r2, r3, #2
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1372              		.loc 1 657 12 view .LVU429
 1373 0072 012A     		cmp	r2, #1
 1374 0074 25D9     		bls	.L145
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1375              		.loc 1 670 7 is_stmt 1 view .LVU430
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1376              		.loc 1 670 10 is_stmt 0 view .LVU431
 1377 0076 364A     		ldr	r2, .L146+4
 1378 0078 1268     		ldr	r2, [r2]
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1379              		.loc 1 670 9 view .LVU432
 1380 007a 12F0020F 		tst	r2, #2
 1381 007e 61D0     		beq	.L137
 1382              	.L126:
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1383              		.loc 1 676 5 is_stmt 1 view .LVU433
 1384 0080 3349     		ldr	r1, .L146+4
 1385 0082 8A68     		ldr	r2, [r1, #8]
 1386 0084 22F00302 		bic	r2, r2, #3
 1387 0088 1343     		orrs	r3, r3, r2
 1388 008a 8B60     		str	r3, [r1, #8]
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1389              		.loc 1 679 5 view .LVU434
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1390              		.loc 1 679 17 is_stmt 0 view .LVU435
 1391 008c FFF7FEFF 		bl	HAL_GetTick
 1392              	.LVL88:
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1393              		.loc 1 679 17 view .LVU436
ARM GAS  /tmp/ccuGzsxB.s 			page 45


 1394 0090 0646     		mov	r6, r0
 1395              	.LVL89:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1396              		.loc 1 681 5 is_stmt 1 view .LVU437
 1397              	.L128:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1398              		.loc 1 681 11 view .LVU438
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1399              		.loc 1 681 12 is_stmt 0 view .LVU439
 1400 0092 2F4B     		ldr	r3, .L146+4
 1401 0094 9B68     		ldr	r3, [r3, #8]
 1402 0096 03F00C03 		and	r3, r3, #12
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1403              		.loc 1 681 63 view .LVU440
 1404 009a 6268     		ldr	r2, [r4, #4]
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1405              		.loc 1 681 11 view .LVU441
 1406 009c B3EB820F 		cmp	r3, r2, lsl #2
 1407 00a0 16D0     		beq	.L124
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1408              		.loc 1 683 7 is_stmt 1 view .LVU442
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1409              		.loc 1 683 12 is_stmt 0 view .LVU443
 1410 00a2 FFF7FEFF 		bl	HAL_GetTick
 1411              	.LVL90:
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1412              		.loc 1 683 26 view .LVU444
 1413 00a6 801B     		subs	r0, r0, r6
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1414              		.loc 1 683 10 view .LVU445
 1415 00a8 41F28833 		movw	r3, #5000
 1416 00ac 9842     		cmp	r0, r3
 1417 00ae F0D9     		bls	.L128
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1418              		.loc 1 685 16 view .LVU446
 1419 00b0 0320     		movs	r0, #3
 1420 00b2 42E0     		b	.L119
 1421              	.LVL91:
 1422              	.L144:
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1423              		.loc 1 651 7 is_stmt 1 view .LVU447
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1424              		.loc 1 651 10 is_stmt 0 view .LVU448
 1425 00b4 264A     		ldr	r2, .L146+4
 1426 00b6 1268     		ldr	r2, [r2]
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1427              		.loc 1 651 9 view .LVU449
 1428 00b8 12F4003F 		tst	r2, #131072
 1429 00bc E0D1     		bne	.L126
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1430              		.loc 1 653 16 view .LVU450
 1431 00be 0120     		movs	r0, #1
 1432              	.LVL92:
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1433              		.loc 1 653 16 view .LVU451
 1434 00c0 3BE0     		b	.L119
 1435              	.LVL93:
ARM GAS  /tmp/ccuGzsxB.s 			page 46


 1436              	.L145:
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1437              		.loc 1 661 7 is_stmt 1 view .LVU452
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1438              		.loc 1 661 10 is_stmt 0 view .LVU453
 1439 00c2 234A     		ldr	r2, .L146+4
 1440 00c4 1268     		ldr	r2, [r2]
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1441              		.loc 1 661 9 view .LVU454
 1442 00c6 12F0007F 		tst	r2, #33554432
 1443 00ca D9D1     		bne	.L126
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1444              		.loc 1 663 16 view .LVU455
 1445 00cc 0120     		movs	r0, #1
 1446              	.LVL94:
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1447              		.loc 1 663 16 view .LVU456
 1448 00ce 34E0     		b	.L119
 1449              	.L124:
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1450              		.loc 1 691 3 is_stmt 1 view .LVU457
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1451              		.loc 1 691 17 is_stmt 0 view .LVU458
 1452 00d0 1E4B     		ldr	r3, .L146
 1453 00d2 1B68     		ldr	r3, [r3]
 1454 00d4 03F00703 		and	r3, r3, #7
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1455              		.loc 1 691 5 view .LVU459
 1456 00d8 AB42     		cmp	r3, r5
 1457 00da 07D9     		bls	.L130
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1458              		.loc 1 694 5 is_stmt 1 view .LVU460
 1459 00dc EAB2     		uxtb	r2, r5
 1460 00de 1B4B     		ldr	r3, .L146
 1461 00e0 1A70     		strb	r2, [r3]
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1462              		.loc 1 698 5 view .LVU461
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1463              		.loc 1 698 8 is_stmt 0 view .LVU462
 1464 00e2 1B68     		ldr	r3, [r3]
 1465 00e4 03F00703 		and	r3, r3, #7
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1466              		.loc 1 698 7 view .LVU463
 1467 00e8 AB42     		cmp	r3, r5
 1468 00ea 2DD1     		bne	.L139
 1469              	.L130:
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1470              		.loc 1 705 3 is_stmt 1 view .LVU464
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1471              		.loc 1 705 25 is_stmt 0 view .LVU465
 1472 00ec 2368     		ldr	r3, [r4]
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1473              		.loc 1 705 5 view .LVU466
 1474 00ee 13F0040F 		tst	r3, #4
 1475 00f2 06D0     		beq	.L131
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1476              		.loc 1 707 5 is_stmt 1 view .LVU467
ARM GAS  /tmp/ccuGzsxB.s 			page 47


 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1477              		.loc 1 708 5 view .LVU468
 1478 00f4 164A     		ldr	r2, .L146+4
 1479 00f6 9368     		ldr	r3, [r2, #8]
 1480 00f8 23F4E053 		bic	r3, r3, #7168
 1481 00fc E168     		ldr	r1, [r4, #12]
 1482 00fe 0B43     		orrs	r3, r3, r1
 1483 0100 9360     		str	r3, [r2, #8]
 1484              	.L131:
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1485              		.loc 1 712 3 view .LVU469
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1486              		.loc 1 712 25 is_stmt 0 view .LVU470
 1487 0102 2368     		ldr	r3, [r4]
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1488              		.loc 1 712 5 view .LVU471
 1489 0104 13F0080F 		tst	r3, #8
 1490 0108 07D0     		beq	.L132
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1491              		.loc 1 714 5 is_stmt 1 view .LVU472
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1492              		.loc 1 715 5 view .LVU473
 1493 010a 114A     		ldr	r2, .L146+4
 1494 010c 9368     		ldr	r3, [r2, #8]
 1495 010e 23F46043 		bic	r3, r3, #57344
 1496 0112 2169     		ldr	r1, [r4, #16]
 1497 0114 43EAC103 		orr	r3, r3, r1, lsl #3
 1498 0118 9360     		str	r3, [r2, #8]
 1499              	.L132:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1500              		.loc 1 719 3 view .LVU474
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1501              		.loc 1 719 21 is_stmt 0 view .LVU475
 1502 011a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1503              	.LVL95:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1504              		.loc 1 719 68 view .LVU476
 1505 011e 0C4B     		ldr	r3, .L146+4
 1506 0120 9B68     		ldr	r3, [r3, #8]
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1507              		.loc 1 719 91 view .LVU477
 1508 0122 C3F30313 		ubfx	r3, r3, #4, #4
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1509              		.loc 1 719 63 view .LVU478
 1510 0126 0B4A     		ldr	r2, .L146+8
 1511 0128 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1512              		.loc 1 719 47 view .LVU479
 1513 012a D840     		lsrs	r0, r0, r3
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1514              		.loc 1 719 19 view .LVU480
 1515 012c 0A4B     		ldr	r3, .L146+12
 1516 012e 1860     		str	r0, [r3]
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1517              		.loc 1 722 3 is_stmt 1 view .LVU481
 1518 0130 0A4B     		ldr	r3, .L146+16
 1519 0132 1868     		ldr	r0, [r3]
ARM GAS  /tmp/ccuGzsxB.s 			page 48


 1520 0134 FFF7FEFF 		bl	HAL_InitTick
 1521              	.LVL96:
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1522              		.loc 1 724 3 view .LVU482
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1523              		.loc 1 724 10 is_stmt 0 view .LVU483
 1524 0138 0020     		movs	r0, #0
 1525              	.L119:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1526              		.loc 1 725 1 view .LVU484
 1527 013a 70BD     		pop	{r4, r5, r6, pc}
 1528              	.LVL97:
 1529              	.L133:
 1530              		.cfi_def_cfa_offset 0
 1531              		.cfi_restore 4
 1532              		.cfi_restore 5
 1533              		.cfi_restore 6
 1534              		.cfi_restore 14
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1535              		.loc 1 598 12 view .LVU485
 1536 013c 0120     		movs	r0, #1
 1537              	.LVL98:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1538              		.loc 1 725 1 view .LVU486
 1539 013e 7047     		bx	lr
 1540              	.LVL99:
 1541              	.L134:
 1542              		.cfi_def_cfa_offset 16
 1543              		.cfi_offset 4, -16
 1544              		.cfi_offset 5, -12
 1545              		.cfi_offset 6, -8
 1546              		.cfi_offset 14, -4
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1547              		.loc 1 619 14 view .LVU487
 1548 0140 0120     		movs	r0, #1
 1549              	.LVL100:
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1550              		.loc 1 619 14 view .LVU488
 1551 0142 FAE7     		b	.L119
 1552              	.LVL101:
 1553              	.L137:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1554              		.loc 1 672 16 view .LVU489
 1555 0144 0120     		movs	r0, #1
 1556              	.LVL102:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1557              		.loc 1 672 16 view .LVU490
 1558 0146 F8E7     		b	.L119
 1559              	.L139:
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1560              		.loc 1 700 14 view .LVU491
 1561 0148 0120     		movs	r0, #1
 1562 014a F6E7     		b	.L119
 1563              	.L147:
 1564              		.align	2
 1565              	.L146:
 1566 014c 003C0240 		.word	1073888256
ARM GAS  /tmp/ccuGzsxB.s 			page 49


 1567 0150 00380240 		.word	1073887232
 1568 0154 00000000 		.word	AHBPrescTable
 1569 0158 00000000 		.word	SystemCoreClock
 1570 015c 00000000 		.word	uwTickPrio
 1571              		.cfi_endproc
 1572              	.LFE136:
 1574              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1575              		.align	1
 1576              		.global	HAL_RCC_GetHCLKFreq
 1577              		.syntax unified
 1578              		.thumb
 1579              		.thumb_func
 1580              		.fpu fpv4-sp-d16
 1582              	HAL_RCC_GetHCLKFreq:
 1583              	.LFB141:
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1584              		.loc 1 942 1 is_stmt 1 view -0
 1585              		.cfi_startproc
 1586              		@ args = 0, pretend = 0, frame = 0
 1587              		@ frame_needed = 0, uses_anonymous_args = 0
 1588              		@ link register save eliminated.
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1589              		.loc 1 943 3 view .LVU493
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1590              		.loc 1 944 1 is_stmt 0 view .LVU494
 1591 0000 014B     		ldr	r3, .L149
 1592 0002 1868     		ldr	r0, [r3]
 1593 0004 7047     		bx	lr
 1594              	.L150:
 1595 0006 00BF     		.align	2
 1596              	.L149:
 1597 0008 00000000 		.word	SystemCoreClock
 1598              		.cfi_endproc
 1599              	.LFE141:
 1601              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1602              		.align	1
 1603              		.global	HAL_RCC_GetPCLK1Freq
 1604              		.syntax unified
 1605              		.thumb
 1606              		.thumb_func
 1607              		.fpu fpv4-sp-d16
 1609              	HAL_RCC_GetPCLK1Freq:
 1610              	.LFB142:
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
ARM GAS  /tmp/ccuGzsxB.s 			page 50


 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1611              		.loc 1 953 1 is_stmt 1 view -0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 1615 0000 08B5     		push	{r3, lr}
 1616              		.cfi_def_cfa_offset 8
 1617              		.cfi_offset 3, -8
 1618              		.cfi_offset 14, -4
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1619              		.loc 1 955 3 view .LVU496
 1620              		.loc 1 955 11 is_stmt 0 view .LVU497
 1621 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1622              	.LVL103:
 1623              		.loc 1 955 54 view .LVU498
 1624 0006 044B     		ldr	r3, .L153
 1625 0008 9B68     		ldr	r3, [r3, #8]
 1626              		.loc 1 955 78 view .LVU499
 1627 000a C3F38223 		ubfx	r3, r3, #10, #3
 1628              		.loc 1 955 49 view .LVU500
 1629 000e 034A     		ldr	r2, .L153+4
 1630 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1631              		.loc 1 956 1 view .LVU501
 1632 0012 D840     		lsrs	r0, r0, r3
 1633 0014 08BD     		pop	{r3, pc}
 1634              	.L154:
 1635 0016 00BF     		.align	2
 1636              	.L153:
 1637 0018 00380240 		.word	1073887232
 1638 001c 00000000 		.word	APBPrescTable
 1639              		.cfi_endproc
 1640              	.LFE142:
 1642              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1643              		.align	1
 1644              		.global	HAL_RCC_GetPCLK2Freq
 1645              		.syntax unified
 1646              		.thumb
 1647              		.thumb_func
 1648              		.fpu fpv4-sp-d16
 1650              	HAL_RCC_GetPCLK2Freq:
 1651              	.LFB143:
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/ccuGzsxB.s 			page 51


 1652              		.loc 1 965 1 is_stmt 1 view -0
 1653              		.cfi_startproc
 1654              		@ args = 0, pretend = 0, frame = 0
 1655              		@ frame_needed = 0, uses_anonymous_args = 0
 1656 0000 08B5     		push	{r3, lr}
 1657              		.cfi_def_cfa_offset 8
 1658              		.cfi_offset 3, -8
 1659              		.cfi_offset 14, -4
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 1660              		.loc 1 967 3 view .LVU503
 1661              		.loc 1 967 11 is_stmt 0 view .LVU504
 1662 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1663              	.LVL104:
 1664              		.loc 1 967 53 view .LVU505
 1665 0006 044B     		ldr	r3, .L157
 1666 0008 9B68     		ldr	r3, [r3, #8]
 1667              		.loc 1 967 77 view .LVU506
 1668 000a C3F34233 		ubfx	r3, r3, #13, #3
 1669              		.loc 1 967 48 view .LVU507
 1670 000e 034A     		ldr	r2, .L157+4
 1671 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1672              		.loc 1 968 1 view .LVU508
 1673 0012 D840     		lsrs	r0, r0, r3
 1674 0014 08BD     		pop	{r3, pc}
 1675              	.L158:
 1676 0016 00BF     		.align	2
 1677              	.L157:
 1678 0018 00380240 		.word	1073887232
 1679 001c 00000000 		.word	APBPrescTable
 1680              		.cfi_endproc
 1681              	.LFE143:
 1683              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1684              		.align	1
 1685              		.weak	HAL_RCC_GetOscConfig
 1686              		.syntax unified
 1687              		.thumb
 1688              		.thumb_func
 1689              		.fpu fpv4-sp-d16
 1691              	HAL_RCC_GetOscConfig:
 1692              	.LVL105:
 1693              	.LFB144:
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1694              		.loc 1 978 1 is_stmt 1 view -0
 1695              		.cfi_startproc
 1696              		@ args = 0, pretend = 0, frame = 0
 1697              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccuGzsxB.s 			page 52


 1698              		@ link register save eliminated.
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1699              		.loc 1 980 3 view .LVU510
 1700              		.loc 1 980 37 is_stmt 0 view .LVU511
 1701 0000 0F23     		movs	r3, #15
 1702 0002 0360     		str	r3, [r0]
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1703              		.loc 1 983 3 is_stmt 1 view .LVU512
 1704              		.loc 1 983 10 is_stmt 0 view .LVU513
 1705 0004 304B     		ldr	r3, .L172
 1706 0006 1B68     		ldr	r3, [r3]
 1707              		.loc 1 983 5 view .LVU514
 1708 0008 13F4802F 		tst	r3, #262144
 1709 000c 3BD0     		beq	.L160
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1710              		.loc 1 985 5 is_stmt 1 view .LVU515
 1711              		.loc 1 985 33 is_stmt 0 view .LVU516
 1712 000e 4FF4A023 		mov	r3, #327680
 1713 0012 4360     		str	r3, [r0, #4]
 1714              	.L161:
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 1715              		.loc 1 997 3 is_stmt 1 view .LVU517
 1716              		.loc 1 997 10 is_stmt 0 view .LVU518
 1717 0014 2C4B     		ldr	r3, .L172
 1718 0016 1B68     		ldr	r3, [r3]
 1719              		.loc 1 997 5 view .LVU519
 1720 0018 13F0010F 		tst	r3, #1
 1721 001c 3FD0     		beq	.L163
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1722              		.loc 1 999 5 is_stmt 1 view .LVU520
 1723              		.loc 1 999 33 is_stmt 0 view .LVU521
 1724 001e 0123     		movs	r3, #1
 1725 0020 C360     		str	r3, [r0, #12]
 1726              	.L164:
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
ARM GAS  /tmp/ccuGzsxB.s 			page 53


 1727              		.loc 1 1006 3 is_stmt 1 view .LVU522
 1728              		.loc 1 1006 59 is_stmt 0 view .LVU523
 1729 0022 294A     		ldr	r2, .L172
 1730 0024 1368     		ldr	r3, [r2]
 1731              		.loc 1 1006 44 view .LVU524
 1732 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 1733              		.loc 1 1006 42 view .LVU525
 1734 002a 0361     		str	r3, [r0, #16]
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1735              		.loc 1 1009 3 is_stmt 1 view .LVU526
 1736              		.loc 1 1009 10 is_stmt 0 view .LVU527
 1737 002c 136F     		ldr	r3, [r2, #112]
 1738              		.loc 1 1009 5 view .LVU528
 1739 002e 13F0040F 		tst	r3, #4
 1740 0032 37D0     		beq	.L165
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1741              		.loc 1 1011 5 is_stmt 1 view .LVU529
 1742              		.loc 1 1011 33 is_stmt 0 view .LVU530
 1743 0034 0523     		movs	r3, #5
 1744 0036 8360     		str	r3, [r0, #8]
 1745              	.L166:
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 1746              		.loc 1 1023 3 is_stmt 1 view .LVU531
 1747              		.loc 1 1023 10 is_stmt 0 view .LVU532
 1748 0038 234B     		ldr	r3, .L172
 1749 003a 5B6F     		ldr	r3, [r3, #116]
 1750              		.loc 1 1023 5 view .LVU533
 1751 003c 13F0010F 		tst	r3, #1
 1752 0040 3BD0     		beq	.L168
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1753              		.loc 1 1025 5 is_stmt 1 view .LVU534
 1754              		.loc 1 1025 33 is_stmt 0 view .LVU535
 1755 0042 0123     		movs	r3, #1
 1756 0044 4361     		str	r3, [r0, #20]
 1757              	.L169:
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
ARM GAS  /tmp/ccuGzsxB.s 			page 54


1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 1758              		.loc 1 1033 3 is_stmt 1 view .LVU536
 1759              		.loc 1 1033 10 is_stmt 0 view .LVU537
 1760 0046 204B     		ldr	r3, .L172
 1761 0048 1B68     		ldr	r3, [r3]
 1762              		.loc 1 1033 5 view .LVU538
 1763 004a 13F0807F 		tst	r3, #16777216
 1764 004e 37D0     		beq	.L170
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1765              		.loc 1 1035 5 is_stmt 1 view .LVU539
 1766              		.loc 1 1035 37 is_stmt 0 view .LVU540
 1767 0050 0223     		movs	r3, #2
 1768 0052 8361     		str	r3, [r0, #24]
 1769              	.L171:
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 1770              		.loc 1 1041 3 is_stmt 1 view .LVU541
 1771              		.loc 1 1041 52 is_stmt 0 view .LVU542
 1772 0054 1C4A     		ldr	r2, .L172
 1773 0056 5368     		ldr	r3, [r2, #4]
 1774              		.loc 1 1041 38 view .LVU543
 1775 0058 03F48003 		and	r3, r3, #4194304
 1776              		.loc 1 1041 36 view .LVU544
 1777 005c C361     		str	r3, [r0, #28]
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 1778              		.loc 1 1042 3 is_stmt 1 view .LVU545
 1779              		.loc 1 1042 47 is_stmt 0 view .LVU546
 1780 005e 5368     		ldr	r3, [r2, #4]
 1781              		.loc 1 1042 33 view .LVU547
 1782 0060 03F03F03 		and	r3, r3, #63
 1783              		.loc 1 1042 31 view .LVU548
 1784 0064 0362     		str	r3, [r0, #32]
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 1785              		.loc 1 1043 3 is_stmt 1 view .LVU549
 1786              		.loc 1 1043 48 is_stmt 0 view .LVU550
 1787 0066 5368     		ldr	r3, [r2, #4]
 1788              		.loc 1 1043 33 view .LVU551
 1789 0068 C3F38813 		ubfx	r3, r3, #6, #9
 1790              		.loc 1 1043 31 view .LVU552
 1791 006c 4362     		str	r3, [r0, #36]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 1792              		.loc 1 1044 3 is_stmt 1 view .LVU553
 1793              		.loc 1 1044 50 is_stmt 0 view .LVU554
 1794 006e 5368     		ldr	r3, [r2, #4]
 1795              		.loc 1 1044 60 view .LVU555
 1796 0070 03F44033 		and	r3, r3, #196608
 1797              		.loc 1 1044 80 view .LVU556
 1798 0074 03F58033 		add	r3, r3, #65536
 1799              		.loc 1 1044 33 view .LVU557
 1800 0078 DB0B     		lsrs	r3, r3, #15
 1801              		.loc 1 1044 31 view .LVU558
 1802 007a 8362     		str	r3, [r0, #40]
ARM GAS  /tmp/ccuGzsxB.s 			page 55


1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 1803              		.loc 1 1045 3 is_stmt 1 view .LVU559
 1804              		.loc 1 1045 48 is_stmt 0 view .LVU560
 1805 007c 5368     		ldr	r3, [r2, #4]
 1806              		.loc 1 1045 33 view .LVU561
 1807 007e C3F30363 		ubfx	r3, r3, #24, #4
 1808              		.loc 1 1045 31 view .LVU562
 1809 0082 C362     		str	r3, [r0, #44]
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1810              		.loc 1 1046 1 view .LVU563
 1811 0084 7047     		bx	lr
 1812              	.L160:
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1813              		.loc 1 987 8 is_stmt 1 view .LVU564
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1814              		.loc 1 987 15 is_stmt 0 view .LVU565
 1815 0086 104B     		ldr	r3, .L172
 1816 0088 1B68     		ldr	r3, [r3]
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1817              		.loc 1 987 10 view .LVU566
 1818 008a 13F4803F 		tst	r3, #65536
 1819 008e 03D0     		beq	.L162
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1820              		.loc 1 989 5 is_stmt 1 view .LVU567
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1821              		.loc 1 989 33 is_stmt 0 view .LVU568
 1822 0090 4FF48033 		mov	r3, #65536
 1823 0094 4360     		str	r3, [r0, #4]
 1824 0096 BDE7     		b	.L161
 1825              	.L162:
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1826              		.loc 1 993 5 is_stmt 1 view .LVU569
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1827              		.loc 1 993 33 is_stmt 0 view .LVU570
 1828 0098 0023     		movs	r3, #0
 1829 009a 4360     		str	r3, [r0, #4]
 1830 009c BAE7     		b	.L161
 1831              	.L163:
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1832              		.loc 1 1003 5 is_stmt 1 view .LVU571
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1833              		.loc 1 1003 33 is_stmt 0 view .LVU572
 1834 009e 0023     		movs	r3, #0
 1835 00a0 C360     		str	r3, [r0, #12]
 1836 00a2 BEE7     		b	.L164
 1837              	.L165:
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1838              		.loc 1 1013 8 is_stmt 1 view .LVU573
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1839              		.loc 1 1013 15 is_stmt 0 view .LVU574
 1840 00a4 084B     		ldr	r3, .L172
 1841 00a6 1B6F     		ldr	r3, [r3, #112]
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1842              		.loc 1 1013 10 view .LVU575
 1843 00a8 13F0010F 		tst	r3, #1
 1844 00ac 02D0     		beq	.L167
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccuGzsxB.s 			page 56


 1845              		.loc 1 1015 5 is_stmt 1 view .LVU576
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1846              		.loc 1 1015 33 is_stmt 0 view .LVU577
 1847 00ae 0123     		movs	r3, #1
 1848 00b0 8360     		str	r3, [r0, #8]
 1849 00b2 C1E7     		b	.L166
 1850              	.L167:
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1851              		.loc 1 1019 5 is_stmt 1 view .LVU578
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1852              		.loc 1 1019 33 is_stmt 0 view .LVU579
 1853 00b4 0023     		movs	r3, #0
 1854 00b6 8360     		str	r3, [r0, #8]
 1855 00b8 BEE7     		b	.L166
 1856              	.L168:
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1857              		.loc 1 1029 5 is_stmt 1 view .LVU580
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1858              		.loc 1 1029 33 is_stmt 0 view .LVU581
 1859 00ba 0023     		movs	r3, #0
 1860 00bc 4361     		str	r3, [r0, #20]
 1861 00be C2E7     		b	.L169
 1862              	.L170:
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1863              		.loc 1 1039 5 is_stmt 1 view .LVU582
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1864              		.loc 1 1039 37 is_stmt 0 view .LVU583
 1865 00c0 0123     		movs	r3, #1
 1866 00c2 8361     		str	r3, [r0, #24]
 1867 00c4 C6E7     		b	.L171
 1868              	.L173:
 1869 00c6 00BF     		.align	2
 1870              	.L172:
 1871 00c8 00380240 		.word	1073887232
 1872              		.cfi_endproc
 1873              	.LFE144:
 1875              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1876              		.align	1
 1877              		.global	HAL_RCC_GetClockConfig
 1878              		.syntax unified
 1879              		.thumb
 1880              		.thumb_func
 1881              		.fpu fpv4-sp-d16
 1883              	HAL_RCC_GetClockConfig:
 1884              	.LVL106:
 1885              	.LFB145:
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/ccuGzsxB.s 			page 57


 1886              		.loc 1 1057 1 is_stmt 1 view -0
 1887              		.cfi_startproc
 1888              		@ args = 0, pretend = 0, frame = 0
 1889              		@ frame_needed = 0, uses_anonymous_args = 0
 1890              		@ link register save eliminated.
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 1891              		.loc 1 1059 3 view .LVU585
 1892              		.loc 1 1059 32 is_stmt 0 view .LVU586
 1893 0000 0F23     		movs	r3, #15
 1894 0002 0360     		str	r3, [r0]
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1895              		.loc 1 1062 3 is_stmt 1 view .LVU587
 1896              		.loc 1 1062 51 is_stmt 0 view .LVU588
 1897 0004 0B4B     		ldr	r3, .L175
 1898 0006 9A68     		ldr	r2, [r3, #8]
 1899              		.loc 1 1062 37 view .LVU589
 1900 0008 02F00302 		and	r2, r2, #3
 1901              		.loc 1 1062 35 view .LVU590
 1902 000c 4260     		str	r2, [r0, #4]
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1903              		.loc 1 1065 3 is_stmt 1 view .LVU591
 1904              		.loc 1 1065 52 is_stmt 0 view .LVU592
 1905 000e 9A68     		ldr	r2, [r3, #8]
 1906              		.loc 1 1065 38 view .LVU593
 1907 0010 02F0F002 		and	r2, r2, #240
 1908              		.loc 1 1065 36 view .LVU594
 1909 0014 8260     		str	r2, [r0, #8]
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 1910              		.loc 1 1068 3 is_stmt 1 view .LVU595
 1911              		.loc 1 1068 53 is_stmt 0 view .LVU596
 1912 0016 9A68     		ldr	r2, [r3, #8]
 1913              		.loc 1 1068 39 view .LVU597
 1914 0018 02F4E052 		and	r2, r2, #7168
 1915              		.loc 1 1068 37 view .LVU598
 1916 001c C260     		str	r2, [r0, #12]
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 1917              		.loc 1 1071 3 is_stmt 1 view .LVU599
 1918              		.loc 1 1071 54 is_stmt 0 view .LVU600
 1919 001e 9B68     		ldr	r3, [r3, #8]
 1920              		.loc 1 1071 39 view .LVU601
 1921 0020 DB08     		lsrs	r3, r3, #3
 1922 0022 03F4E053 		and	r3, r3, #7168
 1923              		.loc 1 1071 37 view .LVU602
 1924 0026 0361     		str	r3, [r0, #16]
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 1925              		.loc 1 1074 3 is_stmt 1 view .LVU603
ARM GAS  /tmp/ccuGzsxB.s 			page 58


 1926              		.loc 1 1074 32 is_stmt 0 view .LVU604
 1927 0028 034B     		ldr	r3, .L175+4
 1928 002a 1B68     		ldr	r3, [r3]
 1929              		.loc 1 1074 16 view .LVU605
 1930 002c 03F00703 		and	r3, r3, #7
 1931              		.loc 1 1074 14 view .LVU606
 1932 0030 0B60     		str	r3, [r1]
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1933              		.loc 1 1075 1 view .LVU607
 1934 0032 7047     		bx	lr
 1935              	.L176:
 1936              		.align	2
 1937              	.L175:
 1938 0034 00380240 		.word	1073887232
 1939 0038 003C0240 		.word	1073888256
 1940              		.cfi_endproc
 1941              	.LFE145:
 1943              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1944              		.align	1
 1945              		.weak	HAL_RCC_CSSCallback
 1946              		.syntax unified
 1947              		.thumb
 1948              		.thumb_func
 1949              		.fpu fpv4-sp-d16
 1951              	HAL_RCC_CSSCallback:
 1952              	.LFB147:
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1953              		.loc 1 1100 1 is_stmt 1 view -0
 1954              		.cfi_startproc
 1955              		@ args = 0, pretend = 0, frame = 0
 1956              		@ frame_needed = 0, uses_anonymous_args = 0
 1957              		@ link register save eliminated.
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
ARM GAS  /tmp/ccuGzsxB.s 			page 59


1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1958              		.loc 1 1104 1 view .LVU609
 1959 0000 7047     		bx	lr
 1960              		.cfi_endproc
 1961              	.LFE147:
 1963              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1964              		.align	1
 1965              		.global	HAL_RCC_NMI_IRQHandler
 1966              		.syntax unified
 1967              		.thumb
 1968              		.thumb_func
 1969              		.fpu fpv4-sp-d16
 1971              	HAL_RCC_NMI_IRQHandler:
 1972              	.LFB146:
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1973              		.loc 1 1083 1 view -0
 1974              		.cfi_startproc
 1975              		@ args = 0, pretend = 0, frame = 0
 1976              		@ frame_needed = 0, uses_anonymous_args = 0
 1977 0000 08B5     		push	{r3, lr}
 1978              		.cfi_def_cfa_offset 8
 1979              		.cfi_offset 3, -8
 1980              		.cfi_offset 14, -4
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1981              		.loc 1 1085 3 view .LVU611
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1982              		.loc 1 1085 6 is_stmt 0 view .LVU612
 1983 0002 064B     		ldr	r3, .L182
 1984 0004 DB68     		ldr	r3, [r3, #12]
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1985              		.loc 1 1085 5 view .LVU613
 1986 0006 13F0800F 		tst	r3, #128
 1987 000a 00D1     		bne	.L181
 1988              	.L178:
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1989              		.loc 1 1093 1 view .LVU614
 1990 000c 08BD     		pop	{r3, pc}
 1991              	.L181:
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1992              		.loc 1 1088 5 is_stmt 1 view .LVU615
 1993 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 1994              	.LVL107:
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1995              		.loc 1 1091 5 view .LVU616
 1996 0012 024B     		ldr	r3, .L182
 1997 0014 8022     		movs	r2, #128
 1998 0016 9A73     		strb	r2, [r3, #14]
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1999              		.loc 1 1093 1 is_stmt 0 view .LVU617
 2000 0018 F8E7     		b	.L178
 2001              	.L183:
 2002 001a 00BF     		.align	2
 2003              	.L182:
 2004 001c 00380240 		.word	1073887232
 2005              		.cfi_endproc
ARM GAS  /tmp/ccuGzsxB.s 			page 60


 2006              	.LFE146:
 2008              		.text
 2009              	.Letext0:
 2010              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2011              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2012              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 2013              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2014              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2015              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2016              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2017              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2018              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccuGzsxB.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
     /tmp/ccuGzsxB.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccuGzsxB.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccuGzsxB.s:42     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccuGzsxB.s:49     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccuGzsxB.s:592    .text.HAL_RCC_OscConfig:0000000000000294 $d
     /tmp/ccuGzsxB.s:598    .text.HAL_RCC_OscConfig:00000000000002a0 $t
     /tmp/ccuGzsxB.s:907    .text.HAL_RCC_OscConfig:00000000000003f0 $d
     /tmp/ccuGzsxB.s:913    .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccuGzsxB.s:920    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccuGzsxB.s:1072   .text.HAL_RCC_MCOConfig:0000000000000090 $d
     /tmp/ccuGzsxB.s:1079   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccuGzsxB.s:1086   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccuGzsxB.s:1103   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccuGzsxB.s:1108   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccuGzsxB.s:1115   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccuGzsxB.s:1132   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccuGzsxB.s:1138   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccuGzsxB.s:1145   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccuGzsxB.s:1260   .text.HAL_RCC_GetSysClockFreq:0000000000000098 $d
     /tmp/ccuGzsxB.s:1267   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccuGzsxB.s:1274   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccuGzsxB.s:1566   .text.HAL_RCC_ClockConfig:000000000000014c $d
     /tmp/ccuGzsxB.s:1575   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccuGzsxB.s:1582   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccuGzsxB.s:1597   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccuGzsxB.s:1602   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccuGzsxB.s:1609   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccuGzsxB.s:1637   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccuGzsxB.s:1643   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccuGzsxB.s:1650   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccuGzsxB.s:1678   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccuGzsxB.s:1684   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccuGzsxB.s:1691   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccuGzsxB.s:1871   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
     /tmp/ccuGzsxB.s:1876   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccuGzsxB.s:1883   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccuGzsxB.s:1938   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccuGzsxB.s:1944   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccuGzsxB.s:1951   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccuGzsxB.s:1964   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccuGzsxB.s:1971   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccuGzsxB.s:2004   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
APBPrescTable
