<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_MMFR3</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_MMFR3, Memory Model Feature Register 3</h1><p>The ID_MMFR3 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the implemented memory model and memory management support in AArch32 state.</p>
        
          <p>Must be interpreted with <a href="AArch32-id_mmfr0.html">ID_MMFR0</a>, <a href="AArch32-id_mmfr1.html">ID_MMFR1</a>, <a href="AArch32-id_mmfr2.html">ID_MMFR2</a>, and <a href="AArch32-id_mmfr4.html">ID_MMFR4</a>.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section G4.14.6</span>.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register ID_MMFR3
                is architecturally mapped to
              AArch64 System register <a href="AArch64-id_mmfr3_el1.html">ID_MMFR3_EL1</a>.
          </p><h2>Attributes</h2>
          <p>ID_MMFR3 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_MMFR3 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#Supersec">Supersec</a></td><td class="lr" colspan="4"><a href="#CMemSz">CMemSz</a></td><td class="lr" colspan="4"><a href="#CohWalk">CohWalk</a></td><td class="lr" colspan="4"><a href="#PAN">PAN</a></td><td class="lr" colspan="4"><a href="#MaintBcst">MaintBcst</a></td><td class="lr" colspan="4"><a href="#BPMaint">BPMaint</a></td><td class="lr" colspan="4"><a href="#CMaintSW">CMaintSW</a></td><td class="lr" colspan="4"><a href="#CMaintVA">CMaintVA</a></td></tr></tbody></table><h4 id="Supersec">Supersec, bits [31:28]
                  </h4>
              <p>Supersections. On a VMSA implementation, indicates whether Supersections are supported. Defined values are:</p>
            <table class="valuetable"><tr><th>Supersec</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Supersections supported.</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Supersections not supported.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">1111</span>.</p>
            <h4 id="CMemSz">CMemSz, bits [27:24]
                  </h4>
              <p>Cached Memory Size. Indicates the physical memory size supported by the caches. Defined values are:</p>
            <table class="valuetable"><tr><th>CMemSz</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>4GB, corresponding to a 32-bit physical address range.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>64GB, corresponding to a 36-bit physical address range.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>1TB or more, corresponding to a 40-bit or larger physical address range.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span>, <span class="binarynumber">0001</span>, and <span class="binarynumber">0010</span>.</p>
            <h4 id="CohWalk">CohWalk, bits [23:20]
                  </h4>
              <p>Coherent Walk. Indicates whether Translation table updates require a clean to the point of unification. Defined values are:</p>
            <table class="valuetable"><tr><th>CohWalk</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Updates to the translation tables require a clean to the point of unification to ensure visibility by subsequent translation table walks.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Updates to the translation tables do not require a clean to the point of unification to ensure visibility by subsequent translation table walks.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="PAN">PAN, bits [19:16]
                  <font style="font-size:smaller;"><br />
            In 
            ARMv8.1:</font></h4>
              <p>Privileged Access Never. Indicates support for the PAN bit in <a href="AArch32-cpsr.html">CPSR</a>, <a href="AArch32-spsr.html">SPSR</a>, and <a href="AArch32-dspsr.html">DSPSR</a> in AArch32. Defined values are:</p>
            <table class="valuetable"><tr><th>PAN</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>PAN not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>PAN supported.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8.0 the only permitted value is <span class="binarynumber">0000</span>.</p>
            
              <p>In ARMv8.1 the only permitted value is <span class="binarynumber">0001</span>. This feature is identified by the name <span class="xref">ARMv8.1-PAN</span>.</p>
            <h4 id="0"><font style="font-size:smaller;"><br />
            In 
            ARMv8.0:</font></h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="MaintBcst">MaintBcst, bits [15:12]
                  </h4>
              <p>Maintenance Broadcast. Indicates whether Cache, TLB, and branch predictor operations are broadcast. Defined values are:</p>
            <table class="valuetable"><tr><th>MaintBcst</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Cache, TLB, and branch predictor operations only affect local structures.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Cache and branch predictor operations affect structures according to shareability and defined behavior of instructions. TLB operations only affect local structures.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Cache, TLB, and branch predictor operations affect structures according to shareability and defined behavior of instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0010</span>.</p>
            <h4 id="BPMaint">BPMaint, bits [11:8]
                  </h4>
              <p>Branch Predictor Maintenance. Indicates the supported branch predictor maintenance operations in an implementation with hierarchical cache maintenance operations. Defined values are:</p>
            <table class="valuetable"><tr><th>BPMaint</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported branch predictor maintenance operations are:</p>
                
                  <ul>
                    <li>
                      Invalidate all branch predictors.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds:</p>
                
                  <ul>
                    <li>
                      Invalidate branch predictors by VA.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0010</span>.</p>
            <h4 id="CMaintSW">CMaintSW, bits [7:4]
                  </h4>
              <p>Cache Maintenance by Set/Way. Indicates the supported cache maintenance operations by set/way, in an implementation with hierarchical caches. Defined values are:</p>
            <table class="valuetable"><tr><th>CMaintSW</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported hierarchical cache maintenance instructions by set/way are:</p>
                
                  <ul>
                    <li>
                      Invalidate data cache by set/way.
                    </li>
                    <li>
                      Clean data cache by set/way.
                    </li>
                    <li>
                      Clean and invalidate data cache by set/way.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            
              <p>In a unified cache implementation, the data cache maintenance operations apply to the unified caches.</p>
            <h4 id="CMaintVA">CMaintVA, bits [3:0]
                  </h4>
              <p>Cache Maintenance by  Virtual Address. Indicates the supported cache maintenance operations by VA, in an implementation with hierarchical caches. Defined values are:</p>
            <table class="valuetable"><tr><th>CMaintVA</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported hierarchical cache maintenance operations by VA are:</p>
                
                  <ul>
                    <li>
                      Invalidate data cache by VA.
                    </li>
                    <li>
                      Clean data cache by VA.
                    </li>
                    <li>
                      Clean and invalidate data cache by VA.
                    </li>
                    <li>
                      Invalidate instruction cache by VA.
                    </li>
                    <li>
                      Invalidate all instruction cache entries.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            
              <p>In a unified cache implementation, data cache maintenance operations apply to the unified caches, and the instruction cache maintenance instructions are not implemented.</p>
            <div class="access_mechanisms"><h2>Accessing the ID_MMFR3</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c1, 7</td><td>000</td><td>111</td><td>0000</td><td>1111</td><td>0001</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
