##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                    | Frequency: 80.38 MHz  | Target: 0.00 MHz   | 
Clock: Clock_2                    | Frequency: 34.57 MHz  | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 56.43 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyScBoostClk               | N/A                   | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1e+011           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        1e+008           99971073     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          23945        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
SAIO_0(0)_PAD:in  24936         Clock_2:R         
SDIO_0(0)_PAD:in  25362         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
MODX_1_TXD(0)_PAD  32137         Clock_2:R         
MODX_2_TXD(0)_PAD  36177         Clock_2:R         
MODX_3_TXD(0)_PAD  31380         Clock_2:R         
SAIO_1(0)_PAD      31236         Clock_2:R         
SDIO_1(0)_PAD      32108         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
LIO_5(0)_PAD        LED_B(0)_PAD             42351  
LIO_4(0)_PAD        LED_G(0)_PAD             40834  
LIO_7(0)_PAD        LED_R(0)_PAD             41598  
KEY_2(0)_PAD        LIO_11(0)_PAD            47545  
KEY_1(0)_PAD        LIO_8(0)_PAD             48385  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 80.38 MHz | Target: 0.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99999987559p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                           -500
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11941
-------------------------------------   ----- 
End-of-path arrival time (ps)           11941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                                model name     delay     AT        slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell121    1250   1250  99999987559  RISE       1
\PWM_1:PWMUDB:status_2\/main_0          macrocell41     4412   5662  99999987559  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell41     3350   9012  99999987559  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell11   2928  11941  99999987559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 34.57 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99971073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23567
-------------------------------------   ----- 
End-of-path arrival time (ps)           23567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell50   1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/main_0  macrocell29  16055  17305  99971073  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/q       macrocell29   3350  20655  99971073  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/load   count7cell    2912  23567  99971073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.43 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23945p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14252
-------------------------------------   ----- 
End-of-path arrival time (ps)           14252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell53        2996   2996  23945  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell22     4997   7993  23945  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell22     3350  11343  23945  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2909  14252  23945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23945p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14252
-------------------------------------   ----- 
End-of-path arrival time (ps)           14252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell53        2996   2996  23945  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell22     4997   7993  23945  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell22     3350  11343  23945  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2909  14252  23945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99971073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23567
-------------------------------------   ----- 
End-of-path arrival time (ps)           23567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell50   1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/main_0  macrocell29  16055  17305  99971073  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/q       macrocell29   3350  20655  99971073  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/load   count7cell    2912  23567  99971073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99999987559p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                           -500
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11941
-------------------------------------   ----- 
End-of-path arrival time (ps)           11941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                                model name     delay     AT        slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell121    1250   1250  99999987559  RISE       1
\PWM_1:PWMUDB:status_2\/main_0          macrocell41     4412   5662  99999987559  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell41     3350   9012  99999987559  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell11   2928  11941  99999987559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23945p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14252
-------------------------------------   ----- 
End-of-path arrival time (ps)           14252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell53        2996   2996  23945  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell22     4997   7993  23945  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell22     3350  11343  23945  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2909  14252  23945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24467p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13730
-------------------------------------   ----- 
End-of-path arrival time (ps)           13730
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                               iocell52        2051   2051  24467  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/main_0         macrocell14     6003   8054  24467  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/q              macrocell14     3350  11404  24467  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2326  13730  24467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25370p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12826
-------------------------------------   ----- 
End-of-path arrival time (ps)           12826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                               iocell50        2485   2485  25370  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/main_0         macrocell6      4682   7167  25370  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/q              macrocell6      3350  10517  25370  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  12826  25370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 28503p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9653
-------------------------------------   ---- 
End-of-path arrival time (ps)           9653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell53      2996   2996  23945  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_5  macrocell84   6657   9653  28503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 29299p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8857
-------------------------------------   ---- 
End-of-path arrival time (ps)           8857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell53      2996   2996  23945  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_5  macrocell81   5861   8857  29299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 29299p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8857
-------------------------------------   ---- 
End-of-path arrival time (ps)           8857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                        iocell53      2996   2996  23945  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_5  macrocell89   5861   8857  29299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 30082p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell50      2485   2485  25370  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_0  macrocell51   5590   8075  30082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 30082p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                        iocell50      2485   2485  25370  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_0  macrocell59   5590   8075  30082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30103p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell52      2051   2051  24467  RISE       1
MODIN5_1/main_0   macrocell72   6003   8054  30103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30103p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell52      2051   2051  24467  RISE       1
MODIN5_0/main_0   macrocell73   6003   8054  30103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 30104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8052
-------------------------------------   ---- 
End-of-path arrival time (ps)           8052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell50      2485   2485  25370  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_0  macrocell54   5567   8052  30104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_last\/clock_0
Path slack     : 30104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8052
-------------------------------------   ---- 
End-of-path arrival time (ps)           8052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                    iocell50      2485   2485  25370  RISE       1
\UART_MODX_1:BUART:rx_last\/main_0  macrocell60   5567   8052  30104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 30164p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell53      2996   2996  23945  RISE       1
MODIN9_1/main_2   macrocell87   4997   7993  30164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 30164p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell53      2996   2996  23945  RISE       1
MODIN9_0/main_2   macrocell88   4997   7993  30164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_last\/clock_0
Path slack     : 30164p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                    iocell53      2996   2996  23945  RISE       1
\UART_MODX_2:BUART:rx_last\/main_0  macrocell90   4997   7993  30164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 30935p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell52      2051   2051  24467  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_1  macrocell69   5170   7221  30935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_last\/clock_0
Path slack     : 30935p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                    iocell52      2051   2051  24467  RISE       1
\UART_MODX_0:BUART:rx_last\/main_0  macrocell75   5170   7221  30935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 30946p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell52      2051   2051  24467  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_1  macrocell66   5160   7211  30946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 30946p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                        iocell52      2051   2051  24467  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_1  macrocell74   5160   7211  30946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30989p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell50      2485   2485  25370  RISE       1
MODIN1_1/main_0   macrocell57   4682   7167  30989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30989p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell50      2485   2485  25370  RISE       1
MODIN1_0/main_0   macrocell58   4682   7167  30989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99971073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23567
-------------------------------------   ----- 
End-of-path arrival time (ps)           23567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell50   1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/main_0  macrocell29  16055  17305  99971073  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/q       macrocell29   3350  20655  99971073  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/load   count7cell    2912  23567  99971073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99971114p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23526
-------------------------------------   ----- 
End-of-path arrival time (ps)           23526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/main_0  macrocell5   15309  16559  99971114  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/q       macrocell5    3350  19909  99971114  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/load   count7cell    3618  23526  99971114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99971791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22849
-------------------------------------   ----- 
End-of-path arrival time (ps)           22849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/main_0  macrocell13  15982  17232  99971791  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/q       macrocell13   3350  20582  99971791  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/load   count7cell    2267  22849  99971791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 99975105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19535
-------------------------------------   ----- 
End-of-path arrival time (ps)           19535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/main_0  macrocell21  12606  13856  99975105  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/q       macrocell21   3350  17206  99975105  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/load   count7cell    2329  19535  99975105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99975242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18748
-------------------------------------   ----- 
End-of-path arrival time (ps)           18748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell50      1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12  17498  18748  99975242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99975818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17992
-------------------------------------   ----- 
End-of-path arrival time (ps)           17992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  99975818  RISE       1
\UART_MODX_1:BUART:counter_load_not\/main_2           macrocell2      7755   7945  99975818  RISE       1
\UART_MODX_1:BUART:counter_load_not\/q                macrocell2      3350  11295  99975818  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6697  17992  99975818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99977193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19297
-------------------------------------   ----- 
End-of-path arrival time (ps)           19297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_1    macrocell96  18047  19297  99977193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99977193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19297
-------------------------------------   ----- 
End-of-path arrival time (ps)           19297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_0    macrocell98  18047  19297  99977193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99977193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19297
-------------------------------------   ----- 
End-of-path arrival time (ps)           19297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell50    1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_0  macrocell101  18047  19297  99977193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell101        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99977193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19297
-------------------------------------   ----- 
End-of-path arrival time (ps)           19297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50    1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_1   macrocell104  18047  19297  99977193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99978286p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15704
-------------------------------------   ----- 
End-of-path arrival time (ps)           15704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell50     1250   1250  99971073  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6  14454  15704  99978286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99978288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15702
-------------------------------------   ----- 
End-of-path arrival time (ps)           15702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell50     1250   1250  99971073  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3  14452  15702  99978288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99978983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15657
-------------------------------------   ----- 
End-of-path arrival time (ps)           15657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell50   1250   1250  99971073  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/main_0  macrocell37   8722   9972  99978983  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/q       macrocell37   3350  13322  99978983  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/load   count7cell    2335  15657  99978983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99979185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17305
-------------------------------------   ----- 
End-of-path arrival time (ps)           17305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_0  macrocell97  16055  17305  99979185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99979185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17305
-------------------------------------   ----- 
End-of-path arrival time (ps)           17305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_1    macrocell99  16055  17305  99979185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99979258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17232
-------------------------------------   ----- 
End-of-path arrival time (ps)           17232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_0    macrocell69  15982  17232  99979258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99979258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17232
-------------------------------------   ----- 
End-of-path arrival time (ps)           17232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_0  macrocell71  15982  17232  99979258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell71         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99979271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17219
-------------------------------------   ----- 
End-of-path arrival time (ps)           17219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_0    macrocell66  15969  17219  99979271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99979271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17219
-------------------------------------   ----- 
End-of-path arrival time (ps)           17219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_0  macrocell67  15969  17219  99979271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99979271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17219
-------------------------------------   ----- 
End-of-path arrival time (ps)           17219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_0    macrocell68  15969  17219  99979271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99979271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17219
-------------------------------------   ----- 
End-of-path arrival time (ps)           17219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_0   macrocell74  15969  17219  99979271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99979653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14337
-------------------------------------   ----- 
End-of-path arrival time (ps)           14337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell50     1250   1250  99971073  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9  13087  14337  99979653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99979931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16559
-------------------------------------   ----- 
End-of-path arrival time (ps)           16559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_1    macrocell54  15309  16559  99979931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99979931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16559
-------------------------------------   ----- 
End-of-path arrival time (ps)           16559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_0  macrocell56  15309  16559  99979931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell56         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99981203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12607
-------------------------------------   ----- 
End-of-path arrival time (ps)           12607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q                      macrocell63     1250   1250  99981203  RISE       1
\UART_MODX_0:BUART:counter_load_not\/main_1           macrocell10     5077   6327  99981203  RISE       1
\UART_MODX_0:BUART:counter_load_not\/q                macrocell10     3350   9677  99981203  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2930  12607  99981203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99982150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14340
-------------------------------------   ----- 
End-of-path arrival time (ps)           14340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_0    macrocell81  13090  14340  99982150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99982150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14340
-------------------------------------   ----- 
End-of-path arrival time (ps)           14340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_0  macrocell82  13090  14340  99982150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99982150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14340
-------------------------------------   ----- 
End-of-path arrival time (ps)           14340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_0   macrocell89  13090  14340  99982150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99982443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q                      macrocell93      1250   1250  99982443  RISE       1
\UART_STIM_0:BUART:counter_load_not\/main_1           macrocell26      4447   5697  99982443  RISE       1
\UART_STIM_0:BUART:counter_load_not\/q                macrocell26      3350   9047  99982443  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2320  11367  99982443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99982634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_0    macrocell83  12606  13856  99982634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99982634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_0    macrocell84  12606  13856  99982634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99982634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_0  macrocell86  12606  13856  99982634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell86         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99983009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q                      macrocell108     1250   1250  99983009  RISE       1
\UART_STIM_1:BUART:counter_load_not\/main_1           macrocell34      3892   5142  99983009  RISE       1
\UART_STIM_1:BUART:counter_load_not\/q                macrocell34      3350   8492  99983009  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2309  10801  99983009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxSts\/clock
Path slack     : 99983268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16232
-------------------------------------   ----- 
End-of-path arrival time (ps)           16232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99983268  RISE       1
\UART_MODX_0:BUART:tx_status_0\/main_3                 macrocell11     3655   7235  99983268  RISE       1
\UART_MODX_0:BUART:tx_status_0\/q                      macrocell11     3350  10585  99983268  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/status_0                 statusicell3    5648  16232  99983268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99983292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10518
-------------------------------------   ----- 
End-of-path arrival time (ps)           10518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q                      macrocell78     1250   1250  99983292  RISE       1
\UART_MODX_2:BUART:counter_load_not\/main_1           macrocell18     3652   4902  99983292  RISE       1
\UART_MODX_2:BUART:counter_load_not\/q                macrocell18     3350   8252  99983292  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2265  10518  99983292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99983378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16122
-------------------------------------   ----- 
End-of-path arrival time (ps)           16122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  99983378  RISE       1
\UART_MODX_0:BUART:rx_status_4\/main_1                 macrocell15     2308   5888  99983378  RISE       1
\UART_MODX_0:BUART:rx_status_4\/q                      macrocell15     3350   9238  99983378  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_4                 statusicell4    6884  16122  99983378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99983608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_1    macrocell51  11632  12882  99983608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99983608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_0  macrocell52  11632  12882  99983608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99983608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_0    macrocell53  11632  12882  99983608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99983608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  99971073  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_1   macrocell59  11632  12882  99983608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxSts\/clock
Path slack     : 99983844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15656
-------------------------------------   ----- 
End-of-path arrival time (ps)           15656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99975818  RISE       1
\UART_MODX_1:BUART:tx_status_0\/main_2              macrocell3      9248   9438  99983844  RISE       1
\UART_MODX_1:BUART:tx_status_0\/q                   macrocell3      3350  12788  99983844  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/status_0              statusicell1    2869  15656  99983844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99983900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15600
-------------------------------------   ----- 
End-of-path arrival time (ps)           15600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  99983900  RISE       1
\UART_MODX_1:BUART:rx_status_4\/main_1                 macrocell7      2293   5873  99983900  RISE       1
\UART_MODX_1:BUART:rx_status_4\/q                      macrocell7      3350   9223  99983900  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_4                 statusicell2    6377  15600  99983900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99984038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell50      1250   1250  99971073  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   8702   9952  99984038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99984823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99975818  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   8977   9167  99984823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99985078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3470
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11452
-------------------------------------   ----- 
End-of-path arrival time (ps)           11452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q              macrocell118     1250   1250  99985078  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/main_2         macrocell38      2305   3555  99985078  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/q              macrocell38      3350   6905  99985078  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   4547  11452  99985078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 99985483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  99985483  RISE       1
\UART_STIM_1:BUART:rx_status_4\/main_1                 macrocell39      2915   6495  99985483  RISE       1
\UART_STIM_1:BUART:rx_status_4\/q                      macrocell39      3350   9845  99985483  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_4                 statusicell10    4173  14017  99985483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99985813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3470
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10717
-------------------------------------   ----- 
End-of-path arrival time (ps)           10717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
MODIN13_1/q                                    macrocell102     1250   1250  99985813  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/main_1         macrocell30      3180   4430  99985813  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/q              macrocell30      3350   7780  99985813  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2937  10717  99985813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99986161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99975818  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_2               macrocell46    10139  10329  99986161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99986259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q                macrocell62     1250   1250  99982595  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6481   7731  99986259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99986300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q          macrocell115     1250   1250  99986300  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   6440   7690  99986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99986505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50    1250   1250  99971073  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_1    macrocell111   8735   9985  99986505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99986505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50    1250   1250  99971073  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_0  macrocell112   8735   9985  99986505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99986505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50    1250   1250  99971073  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_0    macrocell113   8735   9985  99986505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99986505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50    1250   1250  99971073  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_1   macrocell119   8735   9985  99986505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99986518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell50    1250   1250  99971073  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_1    macrocell114   8722   9972  99986518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99986518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell50    1250   1250  99971073  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_0  macrocell116   8722   9972  99986518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell116        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxSts\/clock
Path slack     : 99986566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12934
-------------------------------------   ----- 
End-of-path arrival time (ps)           12934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  99986566  RISE       1
\UART_STIM_0:BUART:tx_status_0\/main_3                 macrocell27      3689   7269  99986566  RISE       1
\UART_STIM_0:BUART:tx_status_0\/q                      macrocell27      3350  10619  99986566  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/status_0                 statusicell7     2315  12934  99986566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxSts\/clock
Path slack     : 99986625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99986625  RISE       1
\UART_MODX_2:BUART:tx_status_0\/main_3                 macrocell19     3640   7220  99986625  RISE       1
\UART_MODX_2:BUART:tx_status_0\/q                      macrocell19     3350  10570  99986625  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/status_0                 statusicell5    2305  12875  99986625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxSts\/clock
Path slack     : 99986630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12870
-------------------------------------   ----- 
End-of-path arrival time (ps)           12870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  99986630  RISE       1
\UART_STIM_1:BUART:tx_status_0\/main_3                 macrocell35      3616   7196  99986630  RISE       1
\UART_STIM_1:BUART:tx_status_0\/q                      macrocell35      3350  10546  99986630  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/status_0                 statusicell9     2324  12870  99986630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/clock                        statusicell9        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99986773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12727
-------------------------------------   ----- 
End-of-path arrival time (ps)           12727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  99986773  RISE       1
\UART_MODX_2:BUART:rx_status_4\/main_1                 macrocell23     2890   6470  99986773  RISE       1
\UART_MODX_2:BUART:rx_status_4\/q                      macrocell23     3350   9820  99986773  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_4                 statusicell6    2907  12727  99986773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99986820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9670
-------------------------------------   ---- 
End-of-path arrival time (ps)           9670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  99986300  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_3   macrocell114   8420   9670  99986820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99986963p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q                macrocell47     1250   1250  99977790  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5777   7027  99986963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99987052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9438
-------------------------------------   ---- 
End-of-path arrival time (ps)           9438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99975818  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_2               macrocell47     9248   9438  99987052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q                macrocell111     1250   1250  99982808  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   5492   6742  99987248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99987388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  99986300  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_3   macrocell111   7852   9102  99987388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99987388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q   macrocell115   1250   1250  99986300  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_2  macrocell112   7852   9102  99987388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99987388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  99986300  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_2   macrocell113   7852   9102  99987388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99987388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  99986300  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_3  macrocell119   7852   9102  99987388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:txn\/main_4
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99987420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9070
-------------------------------------   ---- 
End-of-path arrival time (ps)           9070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q  macrocell48   1250   1250  99978006  RISE       1
\UART_MODX_1:BUART:txn\/main_4    macrocell45   7820   9070  99987420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99987420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9070
-------------------------------------   ---- 
End-of-path arrival time (ps)           9070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell48   1250   1250  99978006  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_3  macrocell46   7820   9070  99987420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q          macrocell100     1250   1250  99987511  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   5229   6479  99987511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q          macrocell55     1250   1250  99987599  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5141   6391  99987599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q                macrocell81     1250   1250  99983254  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   4799   6049  99987941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 99987946p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  99987946  RISE       1
\UART_STIM_0:BUART:rx_status_4\/main_1                 macrocell31      2299   5879  99987946  RISE       1
\UART_STIM_0:BUART:rx_status_4\/q                      macrocell31      3350   9229  99987946  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_4                 statusicell8     2325  11554  99987946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99987977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99975818  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_2                macrocell49     8323   8513  99987977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:txn\/main_5
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99987979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8511
-------------------------------------   ---- 
End-of-path arrival time (ps)           8511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99987979  RISE       1
\UART_MODX_1:BUART:txn\/main_5                      macrocell45     8321   8511  99987979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99987979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8511
-------------------------------------   ---- 
End-of-path arrival time (ps)           8511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99987979  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_4               macrocell46     8321   8511  99987979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q                macrocell51     1250   1250  99981766  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4757   6007  99987983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99984712  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   5674   5864  99988126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q                macrocell46     1250   1250  99976332  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4610   5860  99988130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q                macrocell93      1250   1250  99982443  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   4505   5755  99988235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99988486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell54   1250   1250  99982466  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_5  macrocell51   6754   8004  99988486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99988486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q         macrocell54   1250   1250  99982466  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_4  macrocell52   6754   8004  99988486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99988486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell54   1250   1250  99982466  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_4  macrocell53   6754   8004  99988486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99988486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q        macrocell54   1250   1250  99982466  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_5  macrocell59   6754   8004  99988486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99988504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q      macrocell46   1250   1250  99976332  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_0  macrocell49   6736   7986  99988504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99988545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99975818  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_2               macrocell48     7755   7945  99988545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q                macrocell63     1250   1250  99981203  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4182   5432  99988558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99988723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell48   1250   1250  99978006  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_4  macrocell47   6517   7767  99988723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99985331  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4985   5175  99988815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988909p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                macrocell107     1250   1250  99984317  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   3831   5081  99988909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99988923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell70   1250   1250  99988923  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_3   macrocell69   6317   7567  99988923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99988962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q                macrocell66     1250   1250  99984010  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3778   5028  99988962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99989041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q   macrocell100   1250   1250  99987511  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_2  macrocell97    6199   7449  99989041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99989041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  99987511  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_3   macrocell99    6199   7449  99989041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99989059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell46   1250   1250  99976332  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_0  macrocell48   6181   7431  99989059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q                macrocell77     1250   1250  99984395  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3644   4894  99989096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_0:BUART:txn\/main_3
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99989178p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7312
-------------------------------------   ---- 
End-of-path arrival time (ps)           7312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  99989178  RISE       1
\UART_MODX_0:BUART:txn\/main_3                macrocell61     2942   7312  99989178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985762  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4613   4803  99989187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99989221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  99986566  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_3                  macrocell93      3689   7269  99989221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_2:BUART:txn\/main_3
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99989234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  99989234  RISE       1
\UART_MODX_2:BUART:txn\/main_3                macrocell76     2886   7256  99989234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99989255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99983268  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_3                  macrocell63     3655   7235  99989255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99989270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99986625  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_3                  macrocell78     3640   7220  99989270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99989294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  99986630  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_3                  macrocell108     3616   7196  99989294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:txn\/main_2
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99989300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7190
-------------------------------------   ---- 
End-of-path arrival time (ps)           7190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q  macrocell47   1250   1250  99977790  RISE       1
\UART_MODX_1:BUART:txn\/main_2    macrocell45   5940   7190  99989300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99989300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7190
-------------------------------------   ---- 
End-of-path arrival time (ps)           7190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell47   1250   1250  99977790  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_1  macrocell46   5940   7190  99989300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99989303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q      macrocell47   1250   1250  99977790  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_1  macrocell49   5937   7187  99989303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99989329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell62   1250   1250  99982595  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_0  macrocell63   5911   7161  99989329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99989329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q      macrocell62   1250   1250  99982595  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_0  macrocell65   5911   7161  99989329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99989361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  99987599  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_3   macrocell51   5879   7129  99989361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99989361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q   macrocell55   1250   1250  99987599  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_2  macrocell52   5879   7129  99989361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99989361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  99987599  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_2   macrocell53   5879   7129  99989361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99989361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  99987599  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_3  macrocell59   5879   7129  99989361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell85         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q          macrocell85     1250   1250  99989369  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   3371   4621  99989369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99989374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_last\/q          macrocell60   1250   1250  99989374  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_6  macrocell54   5866   7116  99989374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99989455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell70   1250   1250  99988923  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_3   macrocell66   5785   7035  99989455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99989455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q   macrocell70   1250   1250  99988923  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_2  macrocell67   5785   7035  99989455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99989455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell70   1250   1250  99988923  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_2   macrocell68   5785   7035  99989455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99989455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell70   1250   1250  99988923  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_3  macrocell74   5785   7035  99989455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99989474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7016
-------------------------------------   ---- 
End-of-path arrival time (ps)           7016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  99986265  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_3                  macrocell47     3436   7016  99989474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell70         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q          macrocell70     1250   1250  99988923  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3255   4505  99989485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:txn\/main_2
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99989602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q  macrocell63   1250   1250  99981203  RISE       1
\UART_MODX_0:BUART:txn\/main_2    macrocell61   5638   6888  99989602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99989608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  99987511  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_3   macrocell96    5632   6882  99989608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99989608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  99987511  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_2   macrocell98    5632   6882  99989608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99989608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  99987511  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_3  macrocell104   5632   6882  99989608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99989623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99987979  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_4               macrocell48     6677   6867  99989623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q                macrocell92      1250   1250  99983004  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   3097   4347  99989643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q                macrocell108     1250   1250  99983009  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3091   4341  99989649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99989754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell111   1250   1250  99982808  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_2  macrocell111   5486   6736  99989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99989754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q         macrocell111   1250   1250  99982808  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_1  macrocell112   5486   6736  99989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99989754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell111   1250   1250  99982808  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_1  macrocell113   5486   6736  99989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99989754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q        macrocell111   1250   1250  99982808  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_2  macrocell119   5486   6736  99989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989778p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q                macrocell96      1250   1250  99984045  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   2962   4212  99989778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_0:BUART:txn\/main_3
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99989804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  99989804  RISE       1
\UART_STIM_0:BUART:txn\/main_3                macrocell91      2316   6686  99989804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_1:BUART:txn\/main_3
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99989816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  99989816  RISE       1
\UART_STIM_1:BUART:txn\/main_3                macrocell106     2304   6674  99989816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_1:BUART:txn\/main_3
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99989867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  99989867  RISE       1
\UART_MODX_1:BUART:txn\/main_3                macrocell45     2253   6623  99989867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:txn\/main_6
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99989878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q  macrocell49   1250   1250  99989878  RISE       1
\UART_MODX_1:BUART:txn\/main_6   macrocell45   5362   6612  99989878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99989878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell49   1250   1250  99989878  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_5  macrocell46   5362   6612  99989878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99990047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99984712  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_2               macrocell92      6253   6443  99990047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99990139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q                macrocell78     1250   1250  99983292  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   2601   3851  99990139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99990156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990156  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_6       macrocell97   4394   6334  99990156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99990156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990156  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_8         macrocell99   4394   6334  99990156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99990163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell63   1250   1250  99981203  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_1  macrocell62   5077   6327  99990163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99990163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell63   1250   1250  99981203  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_1  macrocell64   5077   6327  99990163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99990180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q      macrocell48   1250   1250  99978006  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_3  macrocell49   5060   6310  99990180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99990190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell47   1250   1250  99977790  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_1  macrocell47   5050   6300  99990190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99990343p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell111   1250   1250  99982808  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_2  macrocell114   4897   6147  99990343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990343p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q               macrocell111   1250   1250  99982808  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_1  macrocell116   4897   6147  99990343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell116        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99990395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99990395  RISE       1
MODIN9_1/main_0                               macrocell87   4155   6095  99990395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99990395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99990395  RISE       1
MODIN9_0/main_0                               macrocell88   4155   6095  99990395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell81   1250   1250  99983254  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_1  macrocell81   4799   6049  99990441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99990441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q         macrocell81   1250   1250  99983254  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_1  macrocell82   4799   6049  99990441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99990441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q        macrocell81   1250   1250  99983254  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_1  macrocell89   4799   6049  99990441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99990518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell47   1250   1250  99977790  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_1  macrocell48   4722   5972  99990518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:txn\/main_6
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99990519p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q  macrocell65   1250   1250  99990519  RISE       1
\UART_MODX_0:BUART:txn\/main_6   macrocell61   4721   5971  99990519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990531p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  99987599  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_3   macrocell54   4709   5959  99990531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:txn\/main_4
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99990556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q  macrocell94   1250   1250  99983699  RISE       1
\UART_STIM_0:BUART:txn\/main_4    macrocell91   4684   5934  99990556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99990556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell94   1250   1250  99983699  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_3  macrocell92   4684   5934  99990556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99990569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990569  RISE       1
MODIN9_1/main_1                               macrocell87   3981   5921  99990569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99990569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990569  RISE       1
MODIN9_0/main_1                               macrocell88   3981   5921  99990569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99990569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell94   1250   1250  99983699  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_4  macrocell93   4671   5921  99990569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99990569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q      macrocell94   1250   1250  99983699  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_3  macrocell95   4671   5921  99990569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell51   1250   1250  99981766  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_2  macrocell54   4656   5906  99990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q               macrocell51   1250   1250  99981766  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_1  macrocell56   4656   5906  99990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell56         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990586  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_8         macrocell54   3964   5904  99990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990586  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_7         macrocell54   3964   5904  99990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990595  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_9         macrocell54   3955   5895  99990595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:txn\/main_1
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99990617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q  macrocell46   1250   1250  99976332  RISE       1
\UART_MODX_1:BUART:txn\/main_1    macrocell45   4623   5873  99990617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99990617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell46   1250   1250  99976332  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_0  macrocell46   4623   5873  99990617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99990709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990156  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_9         macrocell96   3841   5781  99990709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99990709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990156  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_6         macrocell98   3841   5781  99990709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99990727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                            macrocell103   1250   1250  99985815  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_7  macrocell96    4513   5763  99990727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99990727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                             macrocell103   1250   1250  99985815  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_7  macrocell104   4513   5763  99990727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99990731p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                            macrocell102   1250   1250  99985813  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_6  macrocell96    4509   5759  99990731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99990731p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                             macrocell102   1250   1250  99985813  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_6  macrocell104   4509   5759  99990731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99990733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell48   1250   1250  99978006  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_3  macrocell48   4507   5757  99990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99990783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell81   1250   1250  99983254  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_1  macrocell83   4457   5707  99990783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99990783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell81   1250   1250  99983254  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_1  macrocell84   4457   5707  99990783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q               macrocell81   1250   1250  99983254  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_1  macrocell86   4457   5707  99990783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell86         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99990793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell93   1250   1250  99982443  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_1  macrocell94   4447   5697  99990793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99990926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell46   1250   1250  99976332  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_0  macrocell47   4314   5564  99990926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99990940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell66   1250   1250  99984010  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_2  macrocell66   4300   5550  99990940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99990940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q         macrocell66   1250   1250  99984010  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_1  macrocell67   4300   5550  99990940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99990940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell66   1250   1250  99984010  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_1  macrocell68   4300   5550  99990940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99990940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q        macrocell66   1250   1250  99984010  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_2  macrocell74   4300   5550  99990940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99991031p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2959
-------------------------------------   ---- 
End-of-path arrival time (ps)           2959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983622  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   2769   2959  99991031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99991064p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell65   1250   1250  99990519  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_5  macrocell62   4176   5426  99991064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991064p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell65   1250   1250  99990519  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_5  macrocell64   4176   5426  99991064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99991099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99984712  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_2               macrocell93      5201   5391  99991099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99984712  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_2                macrocell95      5201   5391  99991099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991109p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell53   1250   1250  99982291  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_4  macrocell54   4131   5381  99991109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991109p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q               macrocell53   1250   1250  99982291  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_2  macrocell56   4131   5381  99991109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell56         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991119p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991119  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_8         macrocell81   3431   5371  99991119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991119p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991119  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_5       macrocell82   3431   5371  99991119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99991178p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell49   1250   1250  99989878  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_5  macrocell47   4062   5312  99991178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99991193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_load_fifo\/q            macrocell52     1250   1250  99984677  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4427   5677  99991193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99991248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell108   1250   1250  99983009  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_1  macrocell107   3992   5242  99991248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99991248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell108   1250   1250  99983009  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_1  macrocell109   3992   5242  99991248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99991275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_load_fifo\/q            macrocell67     1250   1250  99984224  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4345   5595  99991275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell54   1250   1250  99982466  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_5  macrocell54   3956   5206  99991284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q               macrocell54   1250   1250  99982466  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_3  macrocell56   3956   5206  99991284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell56         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991295  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_10        macrocell81   3255   5195  99991295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991295  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_7       macrocell82   3255   5195  99991295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991302  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_9         macrocell81   3248   5188  99991302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991302  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_6       macrocell82   3248   5188  99991302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99991312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell93   1250   1250  99982443  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_1  macrocell93   3928   5178  99991312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q      macrocell93   1250   1250  99982443  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_1  macrocell95   3928   5178  99991312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99991354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell92   1250   1250  99983004  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_0  macrocell94   3886   5136  99991354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99991375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell112        0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_load_fifo\/q            macrocell112     1250   1250  99986625  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   4245   5495  99991375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99991414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell107   1250   1250  99984317  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_0  macrocell108   3826   5076  99991414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q      macrocell107   1250   1250  99984317  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_0  macrocell110   3826   5076  99991414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99991436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_load_fifo\/q            macrocell97      1250   1250  99988949  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   4184   5434  99991436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:txn\/main_1
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99991442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q  macrocell107   1250   1250  99984317  RISE       1
\UART_STIM_1:BUART:txn\/main_1    macrocell106   3798   5048  99991442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:txn\/main_4
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99991449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q  macrocell109   1250   1250  99983999  RISE       1
\UART_STIM_1:BUART:txn\/main_4    macrocell106   3791   5041  99991449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell66   1250   1250  99984010  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_2  macrocell69   3763   5013  99991477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q               macrocell66   1250   1250  99984010  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_1  macrocell71   3763   5013  99991477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell71         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991479  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_10        macrocell96   3071   5011  99991479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99991479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991479  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_7         macrocell98   3071   5011  99991479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99991492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991492  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_8         macrocell96   3058   4998  99991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99991492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991492  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_5         macrocell98   3058   4998  99991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991479  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_7       macrocell97   3048   4988  99991502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99991502p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991479  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_9         macrocell99   3048   4988  99991502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991492  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_5       macrocell97   3046   4986  99991504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99991504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991492  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_7         macrocell99   3046   4986  99991504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99991550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell64   1250   1250  99983485  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_4  macrocell63   3690   4940  99991550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q      macrocell64   1250   1250  99983485  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_3  macrocell65   3690   4940  99991550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99991555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell62   1250   1250  99982595  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_0  macrocell62   3685   4935  99991555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell62   1250   1250  99982595  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_0  macrocell64   3685   4935  99991555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_last\/q          macrocell90   1250   1250  99991574  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_6  macrocell84   3666   4916  99991574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell78   1250   1250  99983292  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_1  macrocell77   3652   4902  99991588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell78   1250   1250  99983292  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_1  macrocell79   3652   4902  99991588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:txn\/main_2
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99991598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q  macrocell78   1250   1250  99983292  RISE       1
\UART_MODX_2:BUART:txn\/main_2    macrocell76   3642   4892  99991598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99991605  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_0   macrocell115   2945   4885  99991605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell115        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99991605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99991605  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_1        macrocell117   2945   4885  99991605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 99991605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99991605  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_1        macrocell118   2945   4885  99991605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell118        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99991607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell77   1250   1250  99984395  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_0  macrocell78   3633   4883  99991607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99991607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q      macrocell77   1250   1250  99984395  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_0  macrocell80   3633   4883  99991607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99991608  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_1   macrocell115   2942   4882  99991608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell115        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99991608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99991608  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_2        macrocell117   2942   4882  99991608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 99991608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99991608  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_2        macrocell118   2942   4882  99991608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell118        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99991611  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_2   macrocell55   2939   4879  99991611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell55         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  99991611  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_2   macrocell115   2939   4879  99991611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell115        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991620  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_1   macrocell55   2930   4870  99991620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell55         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99991620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991620  RISE       1
MODIN1_1/main_2                               macrocell57   2930   4870  99991620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99991620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991620  RISE       1
MODIN1_0/main_2                               macrocell58   2930   4870  99991620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991622  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_0   macrocell55   2928   4868  99991622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell55         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99991622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991622  RISE       1
MODIN1_1/main_1                               macrocell57   2928   4868  99991622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99991622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991622  RISE       1
MODIN1_0/main_1                               macrocell58   2928   4868  99991622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99991634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell63   1250   1250  99981203  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_1  macrocell63   3606   4856  99991634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q      macrocell63   1250   1250  99981203  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_1  macrocell65   3606   4856  99991634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99991677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell109   1250   1250  99983999  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_4  macrocell108   3563   4813  99991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q      macrocell109   1250   1250  99983999  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_3  macrocell110   3563   4813  99991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991706  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_0   macrocell70   2844   4784  99991706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell70         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99991706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991706  RISE       1
MODIN5_1/main_1                               macrocell72   2844   4784  99991706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99991706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991706  RISE       1
MODIN5_0/main_1                               macrocell73   2844   4784  99991706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991708  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_1   macrocell70   2842   4782  99991708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell70         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99991708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991708  RISE       1
MODIN5_1/main_2                               macrocell72   2842   4782  99991708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99991708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991708  RISE       1
MODIN5_0/main_2                               macrocell73   2842   4782  99991708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99991717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell95   1250   1250  99991717  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_5  macrocell94   3523   4773  99991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:txn\/main_2
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99991723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q  macrocell93   1250   1250  99982443  RISE       1
\UART_STIM_0:BUART:txn\/main_2    macrocell91   3517   4767  99991723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99991723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell93   1250   1250  99982443  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_1  macrocell92   3517   4767  99991723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991726p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99991726  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_2   macrocell70   2824   4764  99991726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell70         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99991733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991733  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_8         macrocell111   2817   4757  99991733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991733  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_7       macrocell112   2817   4757  99991733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99991733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991733  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_7         macrocell113   2817   4757  99991733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99991733  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_8         macrocell114   2811   4751  99991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99991740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell110   1250   1250  99991740  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_5  macrocell107   3500   4750  99991740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99991740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell110   1250   1250  99991740  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_5  macrocell109   3500   4750  99991740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99991792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell79   1250   1250  99984413  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_4  macrocell78   3448   4698  99991792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99991792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q      macrocell79   1250   1250  99984413  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_3  macrocell80   3448   4698  99991792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_status_3\/q
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99991813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7687
-------------------------------------   ---- 
End-of-path arrival time (ps)           7687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_status_3\/q       macrocell59    1250   1250  99991813  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_3  statusicell2   6437   7687  99991813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell83   1250   1250  99985082  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_3  macrocell81   3422   4672  99991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q         macrocell83   1250   1250  99985082  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_3  macrocell82   3422   4672  99991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99991818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q        macrocell83   1250   1250  99985082  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_3  macrocell89   3422   4672  99991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991847  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_9         macrocell66   2703   4643  99991847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991847  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_6       macrocell67   2703   4643  99991847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991847  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_6         macrocell68   2703   4643  99991847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99991848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99991848  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_4               macrocell62     4452   4642  99991848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99991848  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_4               macrocell64     4452   4642  99991848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  99989369  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_2   macrocell81   3392   4642  99991848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q   macrocell85   1250   1250  99989369  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_2  macrocell82   3392   4642  99991848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99991848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  99989369  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_2  macrocell89   3392   4642  99991848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991850  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_8         macrocell66   2700   4640  99991850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991850  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_5       macrocell67   2700   4640  99991850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991850  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_5         macrocell68   2700   4640  99991850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991858p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991847  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_8         macrocell69   2692   4632  99991858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991861p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991850  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_7         macrocell69   2689   4629  99991861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99991869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99985331  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_2               macrocell108     4431   4621  99991869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99985331  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_2                macrocell110     4431   4621  99991869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell80   1250   1250  99991870  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_5  macrocell77   3370   4620  99991870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell80   1250   1250  99991870  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_5  macrocell79   3370   4620  99991870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991875p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                             macrocell87   1250   1250  99986392  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_6  macrocell81   3365   4615  99991875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99991875p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                              macrocell87   1250   1250  99986392  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_6  macrocell89   3365   4615  99991875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:txn\/main_6
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99991879p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q  macrocell80   1250   1250  99991870  RISE       1
\UART_MODX_2:BUART:txn\/main_6   macrocell76   3361   4611  99991879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991882p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                             macrocell72   1250   1250  99986980  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_6  macrocell66   3358   4608  99991882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99991882p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                              macrocell72   1250   1250  99986980  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_6  macrocell74   3358   4608  99991882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99990395  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_0   macrocell85   2644   4584  99991906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell85         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991119  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_5         macrocell83   2624   4564  99991926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991119  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_7         macrocell84   2624   4564  99991926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99991928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991928  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_7         macrocell111   2622   4562  99991928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991928  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_6       macrocell112   2622   4562  99991928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99991928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991928  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_6         macrocell113   2622   4562  99991928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99991930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991930  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_6         macrocell111   2620   4560  99991930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991930  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_5       macrocell112   2620   4560  99991930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99991930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991930  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_5         macrocell113   2620   4560  99991930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991928  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_7         macrocell114   2612   4552  99991938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99991938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991930  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_6         macrocell114   2612   4552  99991938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991969  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_10        macrocell66   2581   4521  99991969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991969  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_7       macrocell67   2581   4521  99991969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991969  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_7         macrocell68   2581   4521  99991969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991969  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_9         macrocell69   2570   4510  99991980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell84   1250   1250  99985400  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_4  macrocell81   3233   4483  99992007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q         macrocell84   1250   1250  99985400  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_4  macrocell82   3233   4483  99992007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q        macrocell84   1250   1250  99985400  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_4  macrocell89   3233   4483  99992007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell118   1250   1250  99985078  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_10  macrocell111   3205   4455  99992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99992035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell118   1250   1250  99985078  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_7  macrocell119   3205   4455  99992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                             macrocell57   1250   1250  99987315  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_6  macrocell51   3201   4451  99992039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                              macrocell57   1250   1250  99987315  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_6  macrocell59   3201   4451  99992039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell117        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q      macrocell117   1250   1250  99985086  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_9  macrocell111   3198   4448  99992042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99992042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell117   1250   1250  99985086  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_6  macrocell119   3198   4448  99992042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                             macrocell73   1250   1250  99987297  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_7  macrocell66   3197   4447  99992043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                              macrocell73   1250   1250  99987297  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_7  macrocell74   3197   4447  99992043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                             macrocell58   1250   1250  99987326  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_7  macrocell51   3196   4446  99992044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                              macrocell58   1250   1250  99987326  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_7  macrocell59   3196   4446  99992044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                             macrocell88   1250   1250  99986723  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_7  macrocell81   3195   4445  99992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                              macrocell88   1250   1250  99986723  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_7  macrocell89   3195   4445  99992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99992049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell94   1250   1250  99983699  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_3  macrocell94   3191   4441  99992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99992060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q       macrocell102   1250   1250  99985813  RISE       1
MODIN13_1/main_3  macrocell102   3180   4430  99992060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99992062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell103   1250   1250  99985815  RISE       1
MODIN13_1/main_4  macrocell102   3178   4428  99992062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 99992062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell103   1250   1250  99985815  RISE       1
MODIN13_0/main_3  macrocell103   3178   4428  99992062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:txn\/main_1
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q  macrocell62   1250   1250  99982595  RISE       1
\UART_MODX_0:BUART:txn\/main_1    macrocell61   3137   4387  99992103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:txn\/main_1
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q  macrocell92   1250   1250  99983004  RISE       1
\UART_STIM_0:BUART:txn\/main_1    macrocell91   3094   4344  99992146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell92   1250   1250  99983004  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_0  macrocell92   3094   4344  99992146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99992156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell108   1250   1250  99983009  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_1  macrocell108   3084   4334  99992156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 99992156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q      macrocell108   1250   1250  99983009  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_1  macrocell110   3084   4334  99992156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q         macrocell96   1250   1250  99984045  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_1  macrocell97   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell96   1250   1250  99984045  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_2  macrocell99   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell96   1250   1250  99984045  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_2  macrocell96   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell96   1250   1250  99984045  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_1  macrocell98   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q               macrocell96    1250   1250  99984045  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_1  macrocell101   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell101        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99992157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q        macrocell96    1250   1250  99984045  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_2  macrocell104   3083   4333  99992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990586  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_9         macrocell51   2326   4266  99992224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990586  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_6       macrocell52   2326   4266  99992224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990586  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_6         macrocell53   2326   4266  99992224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990586  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_8         macrocell51   2325   4265  99992225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990586  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_5       macrocell52   2325   4265  99992225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990586  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_5         macrocell53   2325   4265  99992225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991295  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_7         macrocell83   2324   4264  99992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991295  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_9         macrocell84   2324   4264  99992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99992229  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_2   macrocell85   2321   4261  99992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell85         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  99992229  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_2   macrocell100   2321   4261  99992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99990569  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_1   macrocell85   2320   4260  99992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell85         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990595  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_10        macrocell51   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990595  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_7       macrocell52   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990595  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_7         macrocell53   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99992231  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_1   macrocell100   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99992231  RISE       1
MODIN13_1/main_2                              macrocell102   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 99992231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99992231  RISE       1
MODIN13_0/main_2                              macrocell103   2319   4259  99992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991302  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_6         macrocell83   2317   4257  99992233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991302  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_8         macrocell84   2317   4257  99992233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_status_3\/q
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99992235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_status_3\/q       macrocell74    1250   1250  99992235  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_3  statusicell4   6015   7265  99992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99992238  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_0   macrocell100   2312   4252  99992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 99992238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99992238  RISE       1
MODIN13_1/main_1                              macrocell102   2312   4252  99992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 99992238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99992238  RISE       1
MODIN13_0/main_1                              macrocell103   2312   4252  99992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:txn\/main_5
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99992241  RISE       1
\UART_MODX_2:BUART:txn\/main_5                      macrocell76     4059   4249  99992241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985762  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_2               macrocell78     4053   4243  99992247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99992247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985762  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_2                macrocell80     4053   4243  99992247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:txn\/main_2
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99992276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q  macrocell108   1250   1250  99983009  RISE       1
\UART_STIM_1:BUART:txn\/main_2    macrocell106   2964   4214  99992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99992280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell92   1250   1250  99983004  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_0  macrocell93   2960   4210  99992280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q      macrocell92   1250   1250  99983004  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_0  macrocell95   2960   4210  99992280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99992315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_last\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_last\/q          macrocell120   1250   1250  99992315  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_9  macrocell114   2925   4175  99992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99992343p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell109   1250   1250  99983999  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_3  macrocell107   2897   4147  99992343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99992343p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell109   1250   1250  99983999  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_3  macrocell109   2897   4147  99992343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:txn\/main_5
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99991848  RISE       1
\UART_MODX_0:BUART:txn\/main_5                      macrocell61     3890   4080  99992410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell64   1250   1250  99983485  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_3  macrocell62   2795   4045  99992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99992445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell64   1250   1250  99983485  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_3  macrocell64   2795   4045  99992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99992445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell98   1250   1250  99984345  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_4  macrocell96   2795   4045  99992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell98   1250   1250  99984345  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_3  macrocell98   2795   4045  99992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q               macrocell98    1250   1250  99984345  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_2  macrocell101   2795   4045  99992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell101        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99992445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q        macrocell98    1250   1250  99984345  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_4  macrocell104   2795   4045  99992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell113   1250   1250  99984931  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_4  macrocell111   2792   4042  99992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q         macrocell113   1250   1250  99984931  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_3  macrocell112   2792   4042  99992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99992448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell113   1250   1250  99984931  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_3  macrocell113   2792   4042  99992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99992448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q        macrocell113   1250   1250  99984931  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_4  macrocell119   2792   4042  99992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q         macrocell98   1250   1250  99984345  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_3  macrocell97   2783   4033  99992457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell98   1250   1250  99984345  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_4  macrocell99   2783   4033  99992457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:txn\/main_4
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q  macrocell64   1250   1250  99983485  RISE       1
\UART_MODX_0:BUART:txn\/main_4    macrocell61   2780   4030  99992460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99992466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell113   1250   1250  99984931  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_4  macrocell114   2774   4024  99992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q               macrocell113   1250   1250  99984931  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_2  macrocell116   2774   4024  99992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell116        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell68   1250   1250  99985058  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_4  macrocell69   2715   3965  99992525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q               macrocell68   1250   1250  99985058  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_2  macrocell71   2715   3965  99992525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell71         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell68   1250   1250  99985058  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_4  macrocell66   2704   3954  99992536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q         macrocell68   1250   1250  99985058  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_3  macrocell67   2704   3954  99992536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99992536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell68   1250   1250  99985058  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_3  macrocell68   2704   3954  99992536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992536p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q        macrocell68   1250   1250  99985058  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_4  macrocell74   2704   3954  99992536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992582p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3908
-------------------------------------   ---- 
End-of-path arrival time (ps)           3908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983622  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_2               macrocell62     3718   3908  99992582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99992582p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3908
-------------------------------------   ---- 
End-of-path arrival time (ps)           3908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983622  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_2               macrocell64     3718   3908  99992582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99992591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell49   1250   1250  99989878  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_5  macrocell48   2649   3899  99992591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:txn\/q
Path End       : \UART_STIM_0:BUART:txn\/main_0
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:txn\/q       macrocell91   1250   1250  99992608  RISE       1
\UART_STIM_0:BUART:txn\/main_0  macrocell91   2632   3882  99992608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:txn\/q
Path End       : \UART_STIM_1:BUART:txn\/main_0
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99992611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:txn\/q       macrocell106   1250   1250  99992611  RISE       1
\UART_STIM_1:BUART:txn\/main_0  macrocell106   2629   3879  99992611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell87   1250   1250  99986392  RISE       1
MODIN9_1/main_3  macrocell87   2628   3878  99992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell83   1250   1250  99985082  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_3  macrocell83   2628   3878  99992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell83   1250   1250  99985082  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_3  macrocell84   2628   3878  99992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q               macrocell83   1250   1250  99985082  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_2  macrocell86   2628   3878  99992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell86         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 99992615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell99   1250   1250  99984509  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_5  macrocell96   2625   3875  99992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 99992615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell99   1250   1250  99984509  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_4  macrocell98   2625   3875  99992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q               macrocell99    1250   1250  99984509  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_3  macrocell101   2625   3875  99992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell101        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 99992615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q        macrocell99    1250   1250  99984509  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_5  macrocell104   2625   3875  99992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell72   1250   1250  99986980  RISE       1
MODIN5_1/main_3  macrocell72   2624   3874  99992616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q         macrocell99   1250   1250  99984509  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_4  macrocell97   2619   3869  99992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell99   1250   1250  99984509  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_5  macrocell99   2619   3869  99992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell114   1250   1250  99985087  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_5  macrocell114   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q               macrocell114   1250   1250  99985087  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_3  macrocell116   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell116        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell53   1250   1250  99982291  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_4  macrocell51   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q         macrocell53   1250   1250  99982291  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_3  macrocell52   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell53   1250   1250  99982291  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_3  macrocell53   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q        macrocell53   1250   1250  99982291  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_4  macrocell59   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell114   1250   1250  99985087  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_5  macrocell111   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q         macrocell114   1250   1250  99985087  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_4  macrocell112   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell114   1250   1250  99985087  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_4  macrocell113   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 99992622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q        macrocell114   1250   1250  99985087  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_5  macrocell119   2618   3868  99992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell78   1250   1250  99983292  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_1  macrocell78   2596   3846  99992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99992644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q      macrocell78   1250   1250  99983292  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_1  macrocell80   2596   3846  99992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell95   1250   1250  99991717  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_5  macrocell93   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:txn\/main_6
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q  macrocell95   1250   1250  99991717  RISE       1
\UART_STIM_0:BUART:txn\/main_6   macrocell91   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell95   1250   1250  99991717  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_5  macrocell92   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 99992650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell110   1250   1250  99991740  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_5  macrocell108   2590   3840  99992650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:txn\/main_6
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99992655p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q  macrocell110   1250   1250  99991740  RISE       1
\UART_STIM_1:BUART:txn\/main_6   macrocell106   2585   3835  99992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99992659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell107   1250   1250  99984317  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_0  macrocell107   2581   3831  99992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99992659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell107   1250   1250  99984317  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_0  macrocell109   2581   3831  99992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:txn\/q
Path End       : \UART_MODX_2:BUART:txn\/main_0
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:txn\/q       macrocell76   1250   1250  99992686  RISE       1
\UART_MODX_2:BUART:txn\/main_0  macrocell76   2554   3804  99992686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:txn\/main_1
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992688p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q  macrocell77   1250   1250  99984395  RISE       1
\UART_MODX_2:BUART:txn\/main_1    macrocell76   2552   3802  99992688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell77   1250   1250  99984395  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_0  macrocell77   2549   3799  99992691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell77   1250   1250  99984395  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_0  macrocell79   2549   3799  99992691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell69   1250   1250  99985229  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_5  macrocell66   2544   3794  99992696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q         macrocell69   1250   1250  99985229  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_4  macrocell67   2544   3794  99992696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99992696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell69   1250   1250  99985229  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_4  macrocell68   2544   3794  99992696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q        macrocell69   1250   1250  99985229  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_5  macrocell74   2544   3794  99992696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell69   1250   1250  99985229  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_5  macrocell69   2544   3794  99992696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q               macrocell69   1250   1250  99985229  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_3  macrocell71   2544   3794  99992696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell71         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:txn\/q
Path End       : \UART_MODX_1:BUART:txn\/main_0
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99992699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:txn\/q       macrocell45   1250   1250  99992699  RISE       1
\UART_MODX_1:BUART:txn\/main_0  macrocell45   2541   3791  99992699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:txn\/main_4
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q  macrocell79   1250   1250  99984413  RISE       1
\UART_MODX_2:BUART:txn\/main_4    macrocell76   2534   3784  99992706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell79   1250   1250  99984413  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_3  macrocell77   2531   3781  99992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell79   1250   1250  99984413  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_3  macrocell79   2531   3781  99992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3716
-------------------------------------   ---- 
End-of-path arrival time (ps)           3716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99992241  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_4               macrocell77     3526   3716  99992774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3716
-------------------------------------   ---- 
End-of-path arrival time (ps)           3716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99992241  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_4               macrocell79     3526   3716  99992774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:txn\/main_5
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 99992917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  99992917  RISE       1
\UART_STIM_1:BUART:txn\/main_5                      macrocell106     3383   3573  99992917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell80   1250   1250  99991870  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_5  macrocell78   2310   3560  99992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell84   1250   1250  99985400  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_4  macrocell83   2310   3560  99992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell84   1250   1250  99985400  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_4  macrocell84   2310   3560  99992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q               macrocell84   1250   1250  99985400  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_3  macrocell86   2310   3560  99992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell86         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_last\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_last\/q          macrocell105   1250   1250  99992933  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_6  macrocell99    2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell73         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell73   1250   1250  99987297  RISE       1
MODIN5_1/main_4  macrocell72   2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99992933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell73         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell73   1250   1250  99987297  RISE       1
MODIN5_0/main_3  macrocell73   2307   3557  99992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell57   1250   1250  99987315  RISE       1
MODIN1_1/main_3  macrocell57   2306   3556  99992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99992935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell118   1250   1250  99985078  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_4  macrocell117   2305   3555  99992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 99992935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell118   1250   1250  99985078  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_3  macrocell118   2305   3555  99992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell118        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99992941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell65   1250   1250  99990519  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_5  macrocell63   2299   3549  99992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  99989369  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_2   macrocell83   2299   3549  99992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  99989369  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_2   macrocell84   2299   3549  99992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell88   1250   1250  99986723  RISE       1
MODIN9_1/main_4  macrocell87   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell88   1250   1250  99986723  RISE       1
MODIN9_0/main_3  macrocell88   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell51   1250   1250  99981766  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_2  macrocell51   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q         macrocell51   1250   1250  99981766  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_1  macrocell52   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell51   1250   1250  99981766  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_1  macrocell53   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q        macrocell51   1250   1250  99981766  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_2  macrocell59   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell117   1250   1250  99985086  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_3  macrocell117   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell117        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell58   1250   1250  99987326  RISE       1
MODIN1_1/main_4  macrocell57   2295   3545  99992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell58   1250   1250  99987326  RISE       1
MODIN1_0/main_3  macrocell58   2295   3545  99992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:txn\/q
Path End       : \UART_MODX_0:BUART:txn\/main_0
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:txn\/q       macrocell61   1250   1250  99992952  RISE       1
\UART_MODX_0:BUART:txn\/main_0  macrocell61   2288   3538  99992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99992964p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_load_fifo\/q            macrocell82     1250   1250  99988594  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   2656   3906  99992964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_last\/q          macrocell75   1250   1250  99992982  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_6  macrocell69   2258   3508  99992982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99993062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3428
-------------------------------------   ---- 
End-of-path arrival time (ps)           3428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  99984712  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_2               macrocell94      3238   3428  99993062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:txn\/main_5
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 99993079p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3411
-------------------------------------   ---- 
End-of-path arrival time (ps)           3411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  99993079  RISE       1
\UART_STIM_0:BUART:txn\/main_5                      macrocell91      3221   3411  99993079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 99993079p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3411
-------------------------------------   ---- 
End-of-path arrival time (ps)           3411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  99993079  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_4               macrocell92      3221   3411  99993079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99993510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2980
-------------------------------------   ---- 
End-of-path arrival time (ps)           2980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983622  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_2               macrocell63     2790   2980  99993510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99993510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2980
-------------------------------------   ---- 
End-of-path arrival time (ps)           2980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983622  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_2                macrocell65     2790   2980  99993510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99993653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2837
-------------------------------------   ---- 
End-of-path arrival time (ps)           2837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  99992917  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_4               macrocell107     2647   2837  99993653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99993653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2837
-------------------------------------   ---- 
End-of-path arrival time (ps)           2837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  99992917  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_4               macrocell109     2647   2837  99993653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 99993679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99985331  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_2               macrocell107     2621   2811  99993679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 99993679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  99985331  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_2               macrocell109     2621   2811  99993679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 99993975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2515
-------------------------------------   ---- 
End-of-path arrival time (ps)           2515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  99993079  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_4               macrocell94      2325   2515  99993975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99994058p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2432
-------------------------------------   ---- 
End-of-path arrival time (ps)           2432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985762  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_2               macrocell77     2242   2432  99994058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99994058p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2432
-------------------------------------   ---- 
End-of-path arrival time (ps)           2432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99985762  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_2               macrocell79     2242   2432  99994058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_status_3\/q
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 99995350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_STIM_1:BUART:rx_status_3\/q       macrocell119    1250   1250  99995350  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_3  statusicell10   2900   4150  99995350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_status_3\/q
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 99995936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_STIM_0:BUART:rx_status_3\/q       macrocell104   1250   1250  99995936  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_3  statusicell8   2314   3564  99995936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_status_3\/q
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99995938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_status_3\/q       macrocell89    1250   1250  99995938  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_3  statusicell6   2312   3562  99995938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99999987559p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                           -500
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11941
-------------------------------------   ----- 
End-of-path arrival time (ps)           11941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                                model name     delay     AT        slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell121    1250   1250  99999987559  RISE       1
\PWM_1:PWMUDB:status_2\/main_0          macrocell41     4412   5662  99999987559  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell41     3350   9012  99999987559  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell11   2928  11941  99999987559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 99999988341p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -6060
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                               model name      delay     AT        slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell121     1250   1250  99999987559  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell16   4349   5599  99999988341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 99999989336p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -6060
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT        slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell16   2290   2290  99999987683  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell16   2314   4604  99999989336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 99999991046p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                              model name      delay     AT        slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  99999991046  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell122     2934   5444  99999991046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 99999991046p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                              model name      delay     AT        slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  99999991046  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell123     2934   5444  99999991046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 99999992944p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT        slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  99999992944  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell121   2336   3546  99999992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 99999992945p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT        slack  edge  Fanout
------------------------------  ------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell122   1250   1250  99999992945  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell123   2295   3545  99999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell123        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99999995313p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                           -500
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell123        0      0  RISE       1

Data path
pin name                                model name     delay     AT        slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell123    1250   1250  99999995313  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell11   2937   4187  99999995313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

