{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v " "A new file was added to the project: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1575240964358 ""} { "Info" "IFLOW_SR_FILE_ADDED" "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v " "A new file was added to the project: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1575240964358 ""} { "Info" "IFLOW_SR_FILE_ADDED" "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v " "A new file was added to the project: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1575240964358 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964358 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964358 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964358 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964358 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964358 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575240964358 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v " "A new file was added to the project: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1575240964398 ""} { "Info" "IFLOW_SR_FILE_ADDED" "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v " "A new file was added to the project: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1575240964398 ""} { "Info" "IFLOW_SR_FILE_ADDED" "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v " "A new file was added to the project: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1575240964398 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964398 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964398 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964398 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964398 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964398 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575240964398 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v " "A new file was added to the project: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1575240964435 ""} { "Info" "IFLOW_SR_FILE_ADDED" "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v " "A new file was added to the project: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1575240964435 ""} { "Info" "IFLOW_SR_FILE_ADDED" "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v " "A new file was added to the project: D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1575240964435 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964435 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964435 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964435 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964435 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v " "Source file: D:/Docments/study/FinalProject/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575240964435 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575240964435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575240965603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575240965610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:56:05 2019 " "Processing started: Sun Dec 01 17:56:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575240965610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240965610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240965610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575240966508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575240966508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_scancoderaw_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_scancoderaw_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scancoderaw_driver " "Found entity 1: keyboard_scancoderaw_driver" {  } { { "KeyboardFiles/keyboard_scancoderaw_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "KeyboardFiles/keyboard_press_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(47) " "Verilog HDL information at keyboard_inner_driver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575240977886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.v(106) " "Verilog HDL Declaration information at part2.v(106): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575240977983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.v(107) " "Verilog HDL Declaration information at part2.v(107): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575240977983 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.v 17 17 " "Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 17 design units and 17 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "2 testScore " "Found entity 2: testScore" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "3 testControl " "Found entity 3: testControl" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "4 LeftScoreCounter " "Found entity 4: LeftScoreCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "5 RightScoreCounter " "Found entity 5: RightScoreCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "6 LeftScoreDetector " "Found entity 6: LeftScoreDetector" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "7 RightScoreDetector " "Found entity 7: RightScoreDetector" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "8 PixelCounter " "Found entity 8: PixelCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "9 datapathFSM " "Found entity 9: datapathFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "10 drawBorder " "Found entity 10: drawBorder" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "11 squareFSM " "Found entity 11: squareFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "12 paddleFSM " "Found entity 12: paddleFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "13 XCounter " "Found entity 13: XCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "14 YCounter " "Found entity 14: YCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "15 YPaddle " "Found entity 15: YPaddle" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "16 TimeCounter " "Found entity 16: TimeCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "17 hex_decoder " "Found entity 17: hex_decoder" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PS2_DAT part2.v(99) " "Verilog HDL Implicit Net warning at part2.v(99): created implicit net for \"PS2_DAT\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PS2_CLK part2.v(100) " "Verilog HDL Implicit Net warning at part2.v(100): created implicit net for \"PS2_CLK\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pause part2.v(133) " "Verilog HDL Implicit Net warning at part2.v(133): created implicit net for \"pause\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.v(180) " "Verilog HDL Implicit Net warning at part2.v(180): created implicit net for \"lsignal\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rsignal part2.v(187) " "Verilog HDL Implicit Net warning at part2.v(187): created implicit net for \"rsignal\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state part2.v(230) " "Verilog HDL Implicit Net warning at part2.v(230): created implicit net for \"state\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.v(244) " "Verilog HDL Implicit Net warning at part2.v(244): created implicit net for \"lsignal\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575240977991 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[9\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[9\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978003 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "part2.v(225) " "Constant driver at part2.v(225)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 225 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978003 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[8\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[8\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978003 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[7\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[7\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978003 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[6\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[6\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[5\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[5\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[4\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[4\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[3\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[3\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[2\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[2\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[1\] part2.v(91) " "Can't resolve multiple constant drivers for net \"LEDR\[1\]\" at part2.v(91)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[0\] part2.v(90) " "Can't resolve multiple constant drivers for net \"LEDR\[0\]\" at part2.v(90)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 90 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978027 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575240978097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 01 17:56:18 2019 " "Processing ended: Sun Dec 01 17:56:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575240978097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575240978097 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575240978097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978097 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575240965603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575240965610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:56:05 2019 " "Processing started: Sun Dec 01 17:56:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575240965610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240965610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240965610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575240966508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575240966508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_scancoderaw_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_scancoderaw_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scancoderaw_driver " "Found entity 1: keyboard_scancoderaw_driver" {  } { { "KeyboardFiles/keyboard_scancoderaw_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "KeyboardFiles/keyboard_press_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(47) " "Verilog HDL information at keyboard_inner_driver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575240977886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240977894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.v(106) " "Verilog HDL Declaration information at part2.v(106): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575240977983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.v(107) " "Verilog HDL Declaration information at part2.v(107): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575240977983 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.v 17 17 " "Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 17 design units and 17 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "2 testScore " "Found entity 2: testScore" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "3 testControl " "Found entity 3: testControl" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "4 LeftScoreCounter " "Found entity 4: LeftScoreCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "5 RightScoreCounter " "Found entity 5: RightScoreCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "6 LeftScoreDetector " "Found entity 6: LeftScoreDetector" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "7 RightScoreDetector " "Found entity 7: RightScoreDetector" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "8 PixelCounter " "Found entity 8: PixelCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "9 datapathFSM " "Found entity 9: datapathFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "10 drawBorder " "Found entity 10: drawBorder" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "11 squareFSM " "Found entity 11: squareFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "12 paddleFSM " "Found entity 12: paddleFSM" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "13 XCounter " "Found entity 13: XCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "14 YCounter " "Found entity 14: YCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "15 YPaddle " "Found entity 15: YPaddle" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "16 TimeCounter " "Found entity 16: TimeCounter" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""} { "Info" "ISGN_ENTITY_NAME" "17 hex_decoder " "Found entity 17: hex_decoder" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575240977987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PS2_DAT part2.v(99) " "Verilog HDL Implicit Net warning at part2.v(99): created implicit net for \"PS2_DAT\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PS2_CLK part2.v(100) " "Verilog HDL Implicit Net warning at part2.v(100): created implicit net for \"PS2_CLK\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pause part2.v(133) " "Verilog HDL Implicit Net warning at part2.v(133): created implicit net for \"pause\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.v(180) " "Verilog HDL Implicit Net warning at part2.v(180): created implicit net for \"lsignal\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rsignal part2.v(187) " "Verilog HDL Implicit Net warning at part2.v(187): created implicit net for \"rsignal\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state part2.v(230) " "Verilog HDL Implicit Net warning at part2.v(230): created implicit net for \"state\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.v(244) " "Verilog HDL Implicit Net warning at part2.v(244): created implicit net for \"lsignal\"" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575240977988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575240977991 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[9\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[9\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978003 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "part2.v(225) " "Constant driver at part2.v(225)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 225 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978003 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[8\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[8\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978003 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[7\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[7\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978003 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[6\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[6\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[5\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[5\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[4\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[4\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[3\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[3\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[2\] part2.v(92) " "Can't resolve multiple constant drivers for net \"LEDR\[2\]\" at part2.v(92)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[1\] part2.v(91) " "Can't resolve multiple constant drivers for net \"LEDR\[1\]\" at part2.v(91)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 91 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[0\] part2.v(90) " "Can't resolve multiple constant drivers for net \"LEDR\[0\]\" at part2.v(90)" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 90 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575240978004 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978027 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575240978097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 01 17:56:18 2019 " "Processing ended: Sun Dec 01 17:56:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575240978097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575240978097 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575240978097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575240978097 ""}
