RISC - V CPU
This is a 5 stage piplined CPU based on the RISC - V Architecture (Reduced instruction set architecture)
You may take inspiration, but please do not plagiarize.


![image](https://github.com/user-attachments/assets/27f65243-bbf7-4adf-b2c0-44e1fb91b6c3)

