[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/WireLogicSize/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 59
LIB: work
FILE: ${SURELOG_DIR}/tests/WireLogicSize/dut.sv
n<> u<58> t<Top_level_rule> c<1> l<1:1> el<24:1>
  n<> u<1> t<Null_rule> p<58> s<57> l<1:1>
  n<> u<57> t<Source_text> p<58> c<56> l<1:1> el<23:10>
    n<> u<56> t<Description> p<57> c<55> l<1:1> el<23:10>
      n<> u<55> t<Module_declaration> p<56> c<53> l<1:1> el<23:10>
        n<> u<53> t<Module_ansi_header> p<55> c<2> s<54> l<1:1> el<3:37>
          n<module> u<2> t<Module_keyword> p<53> s<3> l<1:1> el<1:7>
          n<TestFunction> u<3> t<STRING_CONST> p<53> s<4> l<1:8> el<1:20>
          n<> u<4> t<Package_import_declaration_list> p<53> s<52> l<1:21> el<1:21>
          n<> u<52> t<Port_declaration_list> p<53> c<12> l<1:21> el<3:36>
            n<> u<12> t<Ansi_port_declaration> p<52> c<10> s<17> l<2:4> el<2:19>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<2:4> el<2:16>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<2:4> el<2:10>
                n<> u<9> t<Net_port_type> p<10> c<8> l<2:11> el<2:16>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<2:11> el<2:16>
                    n<> u<7> t<Data_type> p<8> c<6> l<2:11> el<2:16>
                      n<> u<6> t<IntVec_TypeLogic> p<7> l<2:11> el<2:16>
              n<O1> u<11> t<STRING_CONST> p<12> l<2:17> el<2:19>
            n<> u<17> t<Ansi_port_declaration> p<52> c<15> s<22> l<2:21> el<2:23>
              n<> u<15> t<Net_port_header> p<17> c<14> s<16> l<2:21> el<2:21>
                n<> u<14> t<Net_port_type> p<15> c<13> l<2:21> el<2:21>
                  n<> u<13> t<Data_type_or_implicit> p<14> l<2:21> el<2:21>
              n<O2> u<16> t<STRING_CONST> p<17> l<2:21> el<2:23>
            n<> u<22> t<Ansi_port_declaration> p<52> c<20> s<27> l<2:25> el<2:27>
              n<> u<20> t<Net_port_header> p<22> c<19> s<21> l<2:25> el<2:25>
                n<> u<19> t<Net_port_type> p<20> c<18> l<2:25> el<2:25>
                  n<> u<18> t<Data_type_or_implicit> p<19> l<2:25> el<2:25>
              n<O3> u<21> t<STRING_CONST> p<22> l<2:25> el<2:27>
            n<> u<27> t<Ansi_port_declaration> p<52> c<25> s<46> l<2:29> el<2:31>
              n<> u<25> t<Net_port_header> p<27> c<24> s<26> l<2:29> el<2:29>
                n<> u<24> t<Net_port_type> p<25> c<23> l<2:29> el<2:29>
                  n<> u<23> t<Data_type_or_implicit> p<24> l<2:29> el<2:29>
              n<O4> u<26> t<STRING_CONST> p<27> l<2:29> el<2:31>
            n<> u<46> t<Ansi_port_declaration> p<52> c<44> s<51> l<3:5> el<3:29>
              n<> u<44> t<Net_port_header> p<46> c<28> s<45> l<3:5> el<3:26>
                n<> u<28> t<PortDir_Inp> p<44> s<43> l<3:5> el<3:10>
                n<> u<43> t<Net_port_type> p<44> c<29> l<3:11> el<3:26>
                  n<> u<29> t<NetType_Wire> p<43> s<42> l<3:11> el<3:15>
                  n<> u<42> t<Data_type_or_implicit> p<43> c<41> l<3:16> el<3:26>
                    n<> u<41> t<Data_type> p<42> c<30> l<3:16> el<3:26>
                      n<> u<30> t<IntVec_TypeLogic> p<41> s<40> l<3:16> el<3:21>
                      n<> u<40> t<Packed_dimension> p<41> c<39> l<3:21> el<3:26>
                        n<> u<39> t<Constant_range> p<40> c<34> l<3:22> el<3:25>
                          n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<3:22> el<3:23>
                            n<> u<33> t<Constant_primary> p<34> c<32> l<3:22> el<3:23>
                              n<> u<32> t<Primary_literal> p<33> c<31> l<3:22> el<3:23>
                                n<2> u<31> t<INT_CONST> p<32> l<3:22> el<3:23>
                          n<> u<38> t<Constant_expression> p<39> c<37> l<3:24> el<3:25>
                            n<> u<37> t<Constant_primary> p<38> c<36> l<3:24> el<3:25>
                              n<> u<36> t<Primary_literal> p<37> c<35> l<3:24> el<3:25>
                                n<0> u<35> t<INT_CONST> p<36> l<3:24> el<3:25>
              n<sw> u<45> t<STRING_CONST> p<46> l<3:27> el<3:29>
            n<> u<51> t<Ansi_port_declaration> p<52> c<49> l<3:32> el<3:35>
              n<> u<49> t<Net_port_header> p<51> c<48> s<50> l<3:32> el<3:32>
                n<> u<48> t<Net_port_type> p<49> c<47> l<3:32> el<3:32>
                  n<> u<47> t<Data_type_or_implicit> p<48> l<3:32> el<3:32>
              n<sw2> u<50> t<STRING_CONST> p<51> l<3:32> el<3:35>
        n<> u<54> t<ENDMODULE> p<55> l<23:1> el<23:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/WireLogicSize/dut.sv:1:1: No timescale set for "TestFunction".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/WireLogicSize/dut.sv:1:1: Compile module "work@TestFunction".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
Identifier                                             1
LogicNet                                               6
LogicTypespec                                         12
Module                                                 1
Port                                                   6
RefTypespec                                           12
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/WireLogicSize/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@TestFunction)
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiName:work@TestFunction
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TestFunction.O1), line:2:17, endln:2:19
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.O1), line:2:11, endln:2:16
      |vpiParent:
      \_LogicNet: (work@TestFunction.O1), line:2:17, endln:2:19
      |vpiFullName:work@TestFunction.O1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:O1
    |vpiFullName:work@TestFunction.O1
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TestFunction.O2), line:2:21, endln:2:23
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.O2), line:2:11, endln:2:16
      |vpiParent:
      \_LogicNet: (work@TestFunction.O2), line:2:21, endln:2:23
      |vpiFullName:work@TestFunction.O2
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:O2
    |vpiFullName:work@TestFunction.O2
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TestFunction.O3), line:2:25, endln:2:27
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.O3), line:2:11, endln:2:16
      |vpiParent:
      \_LogicNet: (work@TestFunction.O3), line:2:25, endln:2:27
      |vpiFullName:work@TestFunction.O3
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:O3
    |vpiFullName:work@TestFunction.O3
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TestFunction.O4), line:2:29, endln:2:31
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.O4), line:2:11, endln:2:16
      |vpiParent:
      \_LogicNet: (work@TestFunction.O4), line:2:29, endln:2:31
      |vpiFullName:work@TestFunction.O4
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:O4
    |vpiFullName:work@TestFunction.O4
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TestFunction.sw), line:3:27, endln:3:29
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.sw), line:3:16, endln:3:21
      |vpiParent:
      \_LogicNet: (work@TestFunction.sw), line:3:27, endln:3:29
      |vpiFullName:work@TestFunction.sw
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:sw
    |vpiFullName:work@TestFunction.sw
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TestFunction.sw2), line:3:32, endln:3:35
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.sw2), line:3:16, endln:3:21
      |vpiParent:
      \_LogicNet: (work@TestFunction.sw2), line:3:32, endln:3:35
      |vpiFullName:work@TestFunction.sw2
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:sw2
    |vpiFullName:work@TestFunction.sw2
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@TestFunction
  |vpiNet:
  \_LogicNet: (work@TestFunction.O1), line:2:17, endln:2:19
  |vpiNet:
  \_LogicNet: (work@TestFunction.O2), line:2:21, endln:2:23
  |vpiNet:
  \_LogicNet: (work@TestFunction.O3), line:2:25, endln:2:27
  |vpiNet:
  \_LogicNet: (work@TestFunction.O4), line:2:29, endln:2:31
  |vpiNet:
  \_LogicNet: (work@TestFunction.sw), line:3:27, endln:3:29
  |vpiNet:
  \_LogicNet: (work@TestFunction.sw2), line:3:32, endln:3:35
  |vpiPort:
  \_Port: (O1), line:2:17, endln:2:19
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiName:O1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.O1), line:2:11, endln:2:16
      |vpiParent:
      \_Port: (O1), line:2:17, endln:2:19
      |vpiFullName:work@TestFunction.O1
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (O2), line:2:21, endln:2:23
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiName:O2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.O2), line:2:11, endln:2:16
      |vpiParent:
      \_Port: (O2), line:2:21, endln:2:23
      |vpiFullName:work@TestFunction.O2
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (O3), line:2:25, endln:2:27
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiName:O3
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.O3), line:2:11, endln:2:16
      |vpiParent:
      \_Port: (O3), line:2:25, endln:2:27
      |vpiFullName:work@TestFunction.O3
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (O4), line:2:29, endln:2:31
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiName:O4
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.O4), line:2:11, endln:2:16
      |vpiParent:
      \_Port: (O4), line:2:29, endln:2:31
      |vpiFullName:work@TestFunction.O4
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (sw), line:3:27, endln:3:29
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiName:sw
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.sw), line:3:16, endln:3:21
      |vpiParent:
      \_Port: (sw), line:3:27, endln:3:29
      |vpiFullName:work@TestFunction.sw
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (sw2), line:3:32, endln:3:35
    |vpiParent:
    \_Module: work@TestFunction (work@TestFunction), file:${SURELOG_DIR}/tests/WireLogicSize/dut.sv, line:1:1, endln:23:10
    |vpiName:sw2
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@TestFunction.sw2), line:3:16, endln:3:21
      |vpiParent:
      \_Port: (sw2), line:3:32, endln:3:35
      |vpiFullName:work@TestFunction.sw2
      |vpiActual:
      \_LogicTypespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
