Analysis & Synthesis report for Lab4_8179
Thu Apr 11 00:33:57 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Lab4_8179|verification:DUT|STATE
 10. State Machine - |Lab4_8179|GameController:comb_4|STATE
 11. State Machine - |Lab4_8179|AccessController:comb_3|STATE
 12. State Machine - |Lab4_8179|ButtonShaper:BP2|CurrState
 13. State Machine - |Lab4_8179|ButtonShaper:BPWD|CurrState
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component|altsyncram_rq81:auto_generated
 18. Parameter Settings for User Entity Instance: ButtonShaper:BPWD
 19. Parameter Settings for User Entity Instance: ButtonShaper:BP2
 20. Parameter Settings for User Entity Instance: AccessController:comb_3
 21. Parameter Settings for User Entity Instance: AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: GameController:comb_4
 23. Parameter Settings for User Entity Instance: verification:DUT
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "DigitTimer:DT1|SingleDigitTimer:Tens"
 26. Port Connectivity Checks: "TimerOneSecond:TOS1|Timer100ms:DUT1|Timer1ms:DUT1"
 27. Port Connectivity Checks: "TimerOneSecond:TOS1|Timer100ms:DUT1"
 28. Port Connectivity Checks: "TimerOneSecond:TOS1"
 29. Port Connectivity Checks: "GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1|Timer1msWD:DUT1"
 30. Port Connectivity Checks: "GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1"
 31. Port Connectivity Checks: "GameController:comb_4|TimerOneSecondWD:DUTTimez"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 11 00:33:57 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab4_8179                                   ;
; Top-level Entity Name              ; Lab4_8179                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 351                                         ;
;     Total combinational functions  ; 327                                         ;
;     Dedicated logic registers      ; 178                                         ;
; Total registers                    ; 178                                         ;
; Total pins                         ; 81                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Lab4_8179          ; Lab4_8179          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; ../src/Verification.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Verification.v         ;         ;
; ../src/TimerOneSecondWD.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecondWD.v     ;         ;
; ../src/TimerOneSecond.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecond.v       ;         ;
; ../src/Timer100msWD.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100msWD.v         ;         ;
; ../src/Timer100ms.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100ms.v           ;         ;
; ../src/Timer1msWD.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer1msWD.v           ;         ;
; ../src/Timer1ms.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer1ms.v             ;         ;
; ../src/SingleDigitTimer.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SingleDigitTimer.v     ;         ;
; ../src/SevenSegmentDec.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SevenSegmentDec.v      ;         ;
; ../src/ROM.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ROM.v                  ;         ;
; ../src/RandomNumGen.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/RandomNumGen.v         ;         ;
; ../src/LoadRegister.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/LoadRegister.v         ;         ;
; ../src/Lab4_8179.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v            ;         ;
; ../src/GameController.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/GameController.v       ;         ;
; ../src/DigitTimer.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/DigitTimer.v           ;         ;
; ../src/CountTo100WD.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo100WD.v         ;         ;
; ../src/CountTo100.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo100.v           ;         ;
; ../src/CountTo10WD.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo10WD.v          ;         ;
; ../src/CountTo10.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo10.v            ;         ;
; ../src/Counter.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Counter.v              ;         ;
; ../src/ButtonShaper.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ButtonShaper.v         ;         ;
; ../src/Adder.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Adder.v                ;         ;
; ../src/AccessController.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_rq81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/syn/db/altsyncram_rq81.tdf ;         ;
; rom.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/syn/rom.mif                ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 351       ;
;                                             ;           ;
; Total combinational functions               ; 327       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 164       ;
;     -- 3 input functions                    ; 58        ;
;     -- <=2 input functions                  ; 105       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 282       ;
;     -- arithmetic mode                      ; 45        ;
;                                             ;           ;
; Total registers                             ; 178       ;
;     -- Dedicated logic registers            ; 178       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 81        ;
; Total memory bits                           ; 16        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 182       ;
; Total fan-out                               ; 1720      ;
; Average fan-out                             ; 2.56      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |Lab4_8179                                   ; 327 (1)             ; 178 (0)                   ; 16          ; 0            ; 0       ; 0         ; 81   ; 0            ; |Lab4_8179                                                                                                 ; Lab4_8179        ; work         ;
;    |AccessController:comb_3|                 ; 61 (61)             ; 62 (62)                   ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|AccessController:comb_3                                                                         ; AccessController ; work         ;
;       |ROM:Test|                             ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|AccessController:comb_3|ROM:Test                                                                ; ROM              ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;             |altsyncram_rq81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component|altsyncram_rq81:auto_generated ; altsyncram_rq81  ; work         ;
;    |Adder:Add1|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|Adder:Add1                                                                                      ; Adder            ; work         ;
;    |ButtonShaper:BP2|                        ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|ButtonShaper:BP2                                                                                ; ButtonShaper     ; work         ;
;    |ButtonShaper:BPWD|                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|ButtonShaper:BPWD                                                                               ; ButtonShaper     ; work         ;
;    |DigitTimer:DT1|                          ; 34 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|DigitTimer:DT1                                                                                  ; DigitTimer       ; work         ;
;       |SingleDigitTimer:Tens|                ; 17 (17)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|DigitTimer:DT1|SingleDigitTimer:Tens                                                            ; SingleDigitTimer ; work         ;
;       |SingleDigitTimer:Units|               ; 17 (17)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|DigitTimer:DT1|SingleDigitTimer:Units                                                           ; SingleDigitTimer ; work         ;
;    |GameController:comb_4|                   ; 82 (35)             ; 46 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|GameController:comb_4                                                                           ; GameController   ; work         ;
;       |TimerOneSecondWD:DUTTimez|            ; 47 (0)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|GameController:comb_4|TimerOneSecondWD:DUTTimez                                                 ; TimerOneSecondWD ; work         ;
;          |CountTo10WD:DUT2|                  ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|GameController:comb_4|TimerOneSecondWD:DUTTimez|CountTo10WD:DUT2                                ; CountTo10WD      ; work         ;
;          |Timer100msWD:DUT1|                 ; 38 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1                               ; Timer100msWD     ; work         ;
;             |CountTo100WD:DUT2|              ; 14 (14)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1|CountTo100WD:DUT2             ; CountTo100WD     ; work         ;
;             |Timer1msWD:DUT1|                ; 24 (24)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1|Timer1msWD:DUT1               ; Timer1msWD       ; work         ;
;    |LoadRegister:LDP2|                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|LoadRegister:LDP2                                                                               ; LoadRegister     ; work         ;
;    |RandomNumGen:RandGen|                    ; 12 (5)              ; 8 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|RandomNumGen:RandGen                                                                            ; RandomNumGen     ; work         ;
;       |Counter:Counter_1|                    ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|RandomNumGen:RandGen|Counter:Counter_1                                                          ; Counter          ; work         ;
;    |SevenSegmentDec:SSD1|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|SevenSegmentDec:SSD1                                                                            ; SevenSegmentDec  ; work         ;
;    |SevenSegmentDec:SSD2|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|SevenSegmentDec:SSD2                                                                            ; SevenSegmentDec  ; work         ;
;    |SevenSegmentDec:SSD3|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|SevenSegmentDec:SSD3                                                                            ; SevenSegmentDec  ; work         ;
;    |SevenSegmentDec:SSD4|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|SevenSegmentDec:SSD4                                                                            ; SevenSegmentDec  ; work         ;
;    |SevenSegmentDec:SSD5|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|SevenSegmentDec:SSD5                                                                            ; SevenSegmentDec  ; work         ;
;    |SevenSegmentDec:SSD6|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|SevenSegmentDec:SSD6                                                                            ; SevenSegmentDec  ; work         ;
;    |SevenSegmentDec:SSD7|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|SevenSegmentDec:SSD7                                                                            ; SevenSegmentDec  ; work         ;
;    |SevenSegmentDec:SSD8|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|SevenSegmentDec:SSD8                                                                            ; SevenSegmentDec  ; work         ;
;    |TimerOneSecond:TOS1|                     ; 46 (0)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|TimerOneSecond:TOS1                                                                             ; TimerOneSecond   ; work         ;
;       |CountTo10:DUT2|                       ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|TimerOneSecond:TOS1|CountTo10:DUT2                                                              ; CountTo10        ; work         ;
;       |Timer100ms:DUT1|                      ; 37 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|TimerOneSecond:TOS1|Timer100ms:DUT1                                                             ; Timer100ms       ; work         ;
;          |CountTo100:DUT2|                   ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|TimerOneSecond:TOS1|Timer100ms:DUT1|CountTo100:DUT2                                             ; CountTo100       ; work         ;
;          |Timer1ms:DUT1|                     ; 25 (25)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|TimerOneSecond:TOS1|Timer100ms:DUT1|Timer1ms:DUT1                                               ; Timer1ms         ; work         ;
;    |verification:DUT|                        ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4_8179|verification:DUT                                                                                ; verification     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component|altsyncram_rq81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4            ; 4            ; --           ; --           ; 16   ; ROM.mif ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |Lab4_8179|verification:DUT|STATE      ;
+--------------+------------+--------------+-------------+
; Name         ; STATE.WAIT ; STATE.NEXTRN ; STATE.SCORE ;
+--------------+------------+--------------+-------------+
; STATE.WAIT   ; 0          ; 0            ; 0           ;
; STATE.SCORE  ; 1          ; 0            ; 1           ;
; STATE.NEXTRN ; 1          ; 1            ; 0           ;
+--------------+------------+--------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab4_8179|GameController:comb_4|STATE                                                                                                                          ;
+------------------+----------------+---------------+----------------+--------------+-------------+----------------+---------------+------------+--------------+------------------+
; Name             ; STATE.PWD_WAIT ; STATE.LOG_OUT ; STATE.BEGINAGN ; STATE.RESUME ; STATE.PAUSE ; STATE.STRTOVER ; STATE.TIMEOUT ; STATE.WAIT ; STATE.STIMER ; STATE.AUTH_STATE ;
+------------------+----------------+---------------+----------------+--------------+-------------+----------------+---------------+------------+--------------+------------------+
; STATE.AUTH_STATE ; 0              ; 0             ; 0              ; 0            ; 0           ; 0              ; 0             ; 0          ; 0            ; 0                ;
; STATE.STIMER     ; 0              ; 0             ; 0              ; 0            ; 0           ; 0              ; 0             ; 0          ; 1            ; 1                ;
; STATE.WAIT       ; 0              ; 0             ; 0              ; 0            ; 0           ; 0              ; 0             ; 1          ; 0            ; 1                ;
; STATE.TIMEOUT    ; 0              ; 0             ; 0              ; 0            ; 0           ; 0              ; 1             ; 0          ; 0            ; 1                ;
; STATE.STRTOVER   ; 0              ; 0             ; 0              ; 0            ; 0           ; 1              ; 0             ; 0          ; 0            ; 1                ;
; STATE.PAUSE      ; 0              ; 0             ; 0              ; 0            ; 1           ; 0              ; 0             ; 0          ; 0            ; 1                ;
; STATE.RESUME     ; 0              ; 0             ; 0              ; 1            ; 0           ; 0              ; 0             ; 0          ; 0            ; 1                ;
; STATE.BEGINAGN   ; 0              ; 0             ; 1              ; 0            ; 0           ; 0              ; 0             ; 0          ; 0            ; 1                ;
; STATE.LOG_OUT    ; 0              ; 1             ; 0              ; 0            ; 0           ; 0              ; 0             ; 0          ; 0            ; 1                ;
; STATE.PWD_WAIT   ; 1              ; 0             ; 0              ; 0            ; 0           ; 0              ; 0             ; 0          ; 0            ; 1                ;
+------------------+----------------+---------------+----------------+--------------+-------------+----------------+---------------+------------+--------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab4_8179|AccessController:comb_3|STATE                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+--------------+------------+-----------------+-------------------+---------------------+--------------------+-----------------+-------------------+---------------------+-------------------+-----------------+-------------------+---------------------+-------------------+-----------------+-------------------+---------------------+--------------------+------------------+-----------------+-----------------+------------------+
; Name                ; STATE.LOGOUT ; STATE.AUTH ; STATE.CatchDig4 ; STATE.SecWaitDig4 ; STATE.FirstWaitDig4 ; STATE.FetchFourDig ; STATE.CatchDig3 ; STATE.Secwaitdig3 ; STATE.Firstwaitdig3 ; STATE.FetchThdDig ; STATE.CatchDig2 ; STATE.SecWaitDig2 ; STATE.FirstWaitDig2 ; STATE.FetchSecDig ; STATE.CatchDig1 ; STATE.SecWaitDig1 ; STATE.FirstWaitDig1 ; STATE.FetchFrstDig ; STATE.FourPWDDig ; STATE.ThdPWDDig ; STATE.SecPWDDig ; STATE.FrstPWDDig ;
+---------------------+--------------+------------+-----------------+-------------------+---------------------+--------------------+-----------------+-------------------+---------------------+-------------------+-----------------+-------------------+---------------------+-------------------+-----------------+-------------------+---------------------+--------------------+------------------+-----------------+-----------------+------------------+
; STATE.FrstPWDDig    ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 0                ;
; STATE.SecPWDDig     ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 1               ; 1                ;
; STATE.ThdPWDDig     ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 1               ; 0               ; 1                ;
; STATE.FourPWDDig    ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 1                ; 0               ; 0               ; 1                ;
; STATE.FetchFrstDig  ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 1                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.FirstWaitDig1 ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 1                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.SecWaitDig1   ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 1                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.CatchDig1     ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 1               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.FetchSecDig   ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 1                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.FirstWaitDig2 ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 1                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.SecWaitDig2   ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 1                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.CatchDig2     ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 1               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.FetchThdDig   ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 1                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.Firstwaitdig3 ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 1                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.Secwaitdig3   ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 1                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.CatchDig3     ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 1               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.FetchFourDig  ; 0            ; 0          ; 0               ; 0                 ; 0                   ; 1                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.FirstWaitDig4 ; 0            ; 0          ; 0               ; 0                 ; 1                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.SecWaitDig4   ; 0            ; 0          ; 0               ; 1                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.CatchDig4     ; 0            ; 0          ; 1               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.AUTH          ; 0            ; 1          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
; STATE.LOGOUT        ; 1            ; 0          ; 0               ; 0                 ; 0                   ; 0                  ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                 ; 0               ; 0                 ; 0                   ; 0                  ; 0                ; 0               ; 0               ; 1                ;
+---------------------+--------------+------------+-----------------+-------------------+---------------------+--------------------+-----------------+-------------------+---------------------+-------------------+-----------------+-------------------+---------------------+-------------------+-----------------+-------------------+---------------------+--------------------+------------------+-----------------+-----------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Lab4_8179|ButtonShaper:BP2|CurrState                                        ;
+------------------------+------------------------+---------------------+----------------------+
; Name                   ; CurrState.InitialState ; CurrState.WaitState ; CurrState.PulseState ;
+------------------------+------------------------+---------------------+----------------------+
; CurrState.InitialState ; 0                      ; 0                   ; 0                    ;
; CurrState.PulseState   ; 1                      ; 0                   ; 1                    ;
; CurrState.WaitState    ; 1                      ; 1                   ; 0                    ;
+------------------------+------------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Lab4_8179|ButtonShaper:BPWD|CurrState                                       ;
+------------------------+------------------------+---------------------+----------------------+
; Name                   ; CurrState.InitialState ; CurrState.WaitState ; CurrState.PulseState ;
+------------------------+------------------------+---------------------+----------------------+
; CurrState.InitialState ; 0                      ; 0                   ; 0                    ;
; CurrState.PulseState   ; 1                      ; 0                   ; 1                    ;
; CurrState.WaitState    ; 1                      ; 1                   ; 0                    ;
+------------------------+------------------------+---------------------+----------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; GameController:comb_4|STATE~2          ; Lost fanout        ;
; GameController:comb_4|STATE~3          ; Lost fanout        ;
; GameController:comb_4|STATE~4          ; Lost fanout        ;
; GameController:comb_4|STATE~5          ; Lost fanout        ;
; AccessController:comb_3|STATE~2        ; Lost fanout        ;
; AccessController:comb_3|STATE~3        ; Lost fanout        ;
; AccessController:comb_3|STATE~4        ; Lost fanout        ;
; AccessController:comb_3|STATE~5        ; Lost fanout        ;
; AccessController:comb_3|STATE~6        ; Lost fanout        ;
; AccessController:comb_3|STATE~7        ; Lost fanout        ;
; ButtonShaper:BP2|CurrState.WaitState   ; Lost fanout        ;
; ButtonShaper:BPWD|CurrState.WaitState  ; Lost fanout        ;
; Total Number of Removed Registers = 12 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 178   ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 94    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab4_8179|verification:DUT|GLED                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab4_8179|RandomNumGen:RandGen|RandNum[1]                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab4_8179|LoadRegister:LDP2|out[3]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab4_8179|verification:DUT|ScoreT[1]                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab4_8179|verification:DUT|ScoreU[3]                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab4_8179|RandomNumGen:RandGen|Counter:Counter_1|CountOut[0]                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab4_8179|TimerOneSecond:TOS1|CountTo10:DUT2|CounterOut[0]                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Lab4_8179|TimerOneSecond:TOS1|Timer100ms:DUT1|CountTo100:DUT2|CountOutp[2]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Lab4_8179|GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1|Timer1msWD:DUT1|Count[6]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Lab4_8179|TimerOneSecond:TOS1|Timer100ms:DUT1|Timer1ms:DUT1|Count[5]                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Lab4_8179|GameController:comb_4|TimerOneSecondWD:DUTTimez|CountTo10WD:DUT2|CounterOut[3]                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Lab4_8179|GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1|CountTo100WD:DUT2|CountOutp[3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Lab4_8179|AccessController:comb_3|ROMStoredPWD[14]                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Lab4_8179|AccessController:comb_3|ROMStoredPWD[11]                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Lab4_8179|AccessController:comb_3|ROMStoredPWD[7]                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Lab4_8179|AccessController:comb_3|ROMStoredPWD[1]                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Lab4_8179|AccessController:comb_3|ROMEnterPWD[11]                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Lab4_8179|AccessController:comb_3|ROMEnterPWD[7]                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Lab4_8179|AccessController:comb_3|ROMEnterPWD[3]                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Lab4_8179|AccessController:comb_3|PwdDisp[3]                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Lab4_8179|AccessController:comb_3|ROMEnterPWD[13]                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |Lab4_8179|DigitTimer:DT1|SingleDigitTimer:Tens|binaryOut[0]                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |Lab4_8179|DigitTimer:DT1|SingleDigitTimer:Units|binaryOut[1]                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |Lab4_8179|DigitTimer:DT1|SingleDigitTimer:Units|binaryOut[0]                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |Lab4_8179|AccessController:comb_3|ROMAddr[1]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab4_8179|AccessController:comb_3|STATE                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component|altsyncram_rq81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ButtonShaper:BPWD ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; InitialState   ; 0     ; Signed Integer                        ;
; PulseState     ; 1     ; Signed Integer                        ;
; WaitState      ; 2     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ButtonShaper:BP2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; InitialState   ; 0     ; Signed Integer                       ;
; PulseState     ; 1     ; Signed Integer                       ;
; WaitState      ; 2     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AccessController:comb_3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; FrstPWDDig     ; 0     ; Signed Integer                              ;
; SecPWDDig      ; 1     ; Signed Integer                              ;
; ThdPWDDig      ; 2     ; Signed Integer                              ;
; FourPWDDig     ; 3     ; Signed Integer                              ;
; FetchFrstDig   ; 4     ; Signed Integer                              ;
; FirstWaitDig1  ; 5     ; Signed Integer                              ;
; SecWaitDig1    ; 6     ; Signed Integer                              ;
; CatchDig1      ; 7     ; Signed Integer                              ;
; FetchSecDig    ; 8     ; Signed Integer                              ;
; FirstWaitDig2  ; 9     ; Signed Integer                              ;
; SecWaitDig2    ; 10    ; Signed Integer                              ;
; CatchDig2      ; 11    ; Signed Integer                              ;
; FetchThdDig    ; 12    ; Signed Integer                              ;
; Firstwaitdig3  ; 13    ; Signed Integer                              ;
; Secwaitdig3    ; 14    ; Signed Integer                              ;
; CatchDig3      ; 15    ; Signed Integer                              ;
; FetchFourDig   ; 16    ; Signed Integer                              ;
; FirstWaitDig4  ; 17    ; Signed Integer                              ;
; SecWaitDig4    ; 18    ; Signed Integer                              ;
; CatchDig4      ; 19    ; Signed Integer                              ;
; AUTH           ; 20    ; Signed Integer                              ;
; LOGOUT         ; 21    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 4                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; ROM.mif              ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_rq81      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameController:comb_4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; AUTH_STATE     ; 0100  ; Unsigned Binary                           ;
; STIMER         ; 0101  ; Unsigned Binary                           ;
; WAIT           ; 0110  ; Unsigned Binary                           ;
; TIMEOUT        ; 0111  ; Unsigned Binary                           ;
; STRTOVER       ; 1000  ; Unsigned Binary                           ;
; PAUSE          ; 1001  ; Unsigned Binary                           ;
; RESUME         ; 1010  ; Unsigned Binary                           ;
; BEGINAGN       ; 1011  ; Unsigned Binary                           ;
; LOG_OUT        ; 1100  ; Unsigned Binary                           ;
; PWD_WAIT       ; 1101  ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: verification:DUT ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WAIT           ; 00    ; Unsigned Binary                      ;
; SCORE          ; 01    ; Unsigned Binary                      ;
; NEXTRN         ; 10    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 4                                                                ;
;     -- NUMWORDS_A                         ; 4                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DigitTimer:DT1|SingleDigitTimer:Tens"                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; NoBorrow  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; borrowReq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerOneSecond:TOS1|Timer100ms:DUT1|Timer1ms:DUT1"                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerOneSecond:TOS1|Timer100ms:DUT1"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; CounterOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerOneSecond:TOS1"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; CounterOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1|Timer1msWD:DUT1"   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1"                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; CounterOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameController:comb_4|TimerOneSecondWD:DUTTimez"                                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; CounterOut ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "CounterOut[3..1]" have no fanouts ;
; CounterOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_ff         ; 178                         ;
;     ENA               ; 72                          ;
;     ENA SCLR          ; 22                          ;
;     SCLR              ; 51                          ;
;     SCLR SLD          ; 3                           ;
;     SLD               ; 2                           ;
;     plain             ; 28                          ;
; cycloneiii_lcell_comb ; 335                         ;
;     arith             ; 45                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 290                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 164                         ;
; cycloneiii_ram_block  ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 4.30                        ;
; Average LUT depth     ; 2.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Apr 11 00:33:42 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_8179 -c Lab4_8179
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/verification.v
    Info (12023): Found entity 1: verification File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Verification.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timeronesecondwd.v
    Info (12023): Found entity 1: TimerOneSecondWD File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecondWD.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timeronesecond.v
    Info (12023): Found entity 1: TimerOneSecond File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecond.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer100mswd.v
    Info (12023): Found entity 1: Timer100msWD File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100msWD.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer100ms.v
    Info (12023): Found entity 1: Timer100ms File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100ms.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer1mswd.v
    Info (12023): Found entity 1: Timer1msWD File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer1msWD.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer1ms_tb.v
    Info (12023): Found entity 1: Timer1ms_tb File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer1ms_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/timer1ms.v
    Info (12023): Found entity 1: Timer1ms File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer1ms.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/singledigittimer_tb.v
    Info (12023): Found entity 1: SingleDigitTimer_tb File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SingleDigitTimer_tb.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/singledigittimer.v
    Info (12023): Found entity 1: SingleDigitTimer File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SingleDigitTimer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/sevensegmentdec.v
    Info (12023): Found entity 1: SevenSegmentDec File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SevenSegmentDec.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/sevensegdec_tb.v
    Info (12023): Found entity 1: SevenSegDec_tb File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SevenSegDec_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/randomnumgen_tb.v
    Info (12023): Found entity 1: RandNumGen_tb File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/RandomNumGen_tb.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/randomnumgen.v
    Info (12023): Found entity 1: RandomNumGen File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/RandomNumGen.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/loadregister_tb.v
    Info (12023): Found entity 1: LoadRegister_tb File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/LoadRegister_tb.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/loadregister.v
    Info (12023): Found entity 1: LoadRegister File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/LoadRegister.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/lab4_8179.v
    Info (12023): Found entity 1: Lab4_8179 File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/gamecontroller.v
    Info (12023): Found entity 1: GameController File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/GameController.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/digittimer_tb.v
    Info (12023): Found entity 1: DigitTimer_tb File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/DigitTimer_tb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/digittimer.v
    Info (12023): Found entity 1: DigitTimer File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/DigitTimer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto100wd.v
    Info (12023): Found entity 1: CountTo100WD File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo100WD.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto100_tb.v
    Info (12023): Found entity 1: CountTo100_tb File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo100_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto100.v
    Info (12023): Found entity 1: CountTo100 File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo100.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto10wd.v
    Info (12023): Found entity 1: CountTo10WD File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo10WD.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/countto10.v
    Info (12023): Found entity 1: CountTo10 File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/CountTo10.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/counter.v
    Info (12023): Found entity 1: Counter File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Counter.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/buttonshaper_tb.v
    Info (12023): Found entity 1: ButtonShaper_tb File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ButtonShaper_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/buttonshaper.v
    Info (12023): Found entity 1: ButtonShaper File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ButtonShaper.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/adder_tb.v
    Info (12023): Found entity 1: adder_tb File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/adder_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Adder.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/parshi srinidhi/documents/uh coursework/lab4_8179/src/accesscontroller.v
    Info (12023): Found entity 1: AccessController File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v Line: 7
Critical Warning (10846): Verilog HDL Instantiation warning at Lab4_8179.v(26): instance has no name File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 26
Critical Warning (10846): Verilog HDL Instantiation warning at Lab4_8179.v(27): instance has no name File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 27
Info (12127): Elaborating entity "Lab4_8179" for the top level hierarchy
Info (12128): Elaborating entity "LoadRegister" for hierarchy "LoadRegister:LDP2" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 18
Info (12128): Elaborating entity "ButtonShaper" for hierarchy "ButtonShaper:BPWD" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 20
Info (12128): Elaborating entity "RandomNumGen" for hierarchy "RandomNumGen:RandGen" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 21
Info (12128): Elaborating entity "Counter" for hierarchy "RandomNumGen:RandGen|Counter:Counter_1" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/RandomNumGen.v Line: 17
Info (12128): Elaborating entity "AccessController" for hierarchy "AccessController:comb_3" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 26
Warning (10230): Verilog HDL assignment warning at AccessController.v(135): truncated value with size 32 to match size of target (2) File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v Line: 135
Warning (10230): Verilog HDL assignment warning at AccessController.v(157): truncated value with size 32 to match size of target (2) File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v Line: 157
Warning (10230): Verilog HDL assignment warning at AccessController.v(179): truncated value with size 32 to match size of target (2) File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v Line: 179
Info (12128): Elaborating entity "ROM" for hierarchy "AccessController:comb_3|ROM:Test" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/AccessController.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ROM.v Line: 81
Info (12133): Instantiated megafunction "AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rq81.tdf
    Info (12023): Found entity 1: altsyncram_rq81 File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/syn/db/altsyncram_rq81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rq81" for hierarchy "AccessController:comb_3|ROM:Test|altsyncram:altsyncram_component|altsyncram_rq81:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "GameController" for hierarchy "GameController:comb_4" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 27
Info (12128): Elaborating entity "TimerOneSecondWD" for hierarchy "GameController:comb_4|TimerOneSecondWD:DUTTimez" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/GameController.v Line: 20
Info (12128): Elaborating entity "Timer100msWD" for hierarchy "GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecondWD.v Line: 16
Info (12128): Elaborating entity "Timer1msWD" for hierarchy "GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1|Timer1msWD:DUT1" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100msWD.v Line: 16
Info (12128): Elaborating entity "CountTo100WD" for hierarchy "GameController:comb_4|TimerOneSecondWD:DUTTimez|Timer100msWD:DUT1|CountTo100WD:DUT2" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100msWD.v Line: 17
Info (12128): Elaborating entity "CountTo10WD" for hierarchy "GameController:comb_4|TimerOneSecondWD:DUTTimez|CountTo10WD:DUT2" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecondWD.v Line: 17
Info (12128): Elaborating entity "TimerOneSecond" for hierarchy "TimerOneSecond:TOS1" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 28
Info (12128): Elaborating entity "Timer100ms" for hierarchy "TimerOneSecond:TOS1|Timer100ms:DUT1" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecond.v Line: 16
Info (12128): Elaborating entity "Timer1ms" for hierarchy "TimerOneSecond:TOS1|Timer100ms:DUT1|Timer1ms:DUT1" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100ms.v Line: 16
Info (12128): Elaborating entity "CountTo100" for hierarchy "TimerOneSecond:TOS1|Timer100ms:DUT1|CountTo100:DUT2" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Timer100ms.v Line: 17
Info (12128): Elaborating entity "CountTo10" for hierarchy "TimerOneSecond:TOS1|CountTo10:DUT2" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/TimerOneSecond.v Line: 17
Info (12128): Elaborating entity "DigitTimer" for hierarchy "DigitTimer:DT1" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 29
Info (12128): Elaborating entity "SingleDigitTimer" for hierarchy "DigitTimer:DT1|SingleDigitTimer:Units" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/DigitTimer.v Line: 15
Warning (10230): Verilog HDL assignment warning at SingleDigitTimer.v(70): truncated value with size 32 to match size of target (4) File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SingleDigitTimer.v Line: 70
Warning (10230): Verilog HDL assignment warning at SingleDigitTimer.v(77): truncated value with size 32 to match size of target (4) File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/SingleDigitTimer.v Line: 77
Info (12128): Elaborating entity "SevenSegmentDec" for hierarchy "SevenSegmentDec:SSD1" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 30
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:Add1" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 31
Info (12128): Elaborating entity "verification" for hierarchy "verification:DUT" File: C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/src/Lab4_8179.v Line: 32
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "Lab3_PARSHI_S" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab3_PARSHI_S -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lab3_PARSHI_S -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/syn/output_files/Lab4_8179.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 446 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 361 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Thu Apr 11 00:33:57 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Parshi Srinidhi/Documents/UH Coursework/LAB4_8179/syn/output_files/Lab4_8179.map.smsg.


