

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Nov  8 10:55:17 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.567 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   332801|   332801|  3.328 ms|  3.328 ms|  332802|  332802|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_24_2_fu_374  |dft_Pipeline_VITIS_LOOP_24_2  |     1297|     1297|  12.970 us|  12.970 us|  1297|  1297|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |   332800|   332800|      1300|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    7|    3083|   3044|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|    7|    3122|   3103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    3|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_24_2_fu_374  |dft_Pipeline_VITIS_LOOP_24_2  |       16|   7|  3083|  3044|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                    |                              |       16|   7|  3083|  3044|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_460_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln19_fu_454_p2  |      icmp|   0|  0|  11|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          18|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    |i_fu_154   |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  34|          7|   10|         23|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |add_ln19_reg_561                                      |  9|   0|    9|          0|
    |ap_CS_fsm                                             |  4|   0|    4|          0|
    |grp_dft_Pipeline_VITIS_LOOP_24_2_fu_374_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_154                                              |  9|   0|    9|          0|
    |lshr_ln1_reg_576                                      |  5|   0|    5|          0|
    |trunc_ln19_reg_566                                    |  8|   0|    8|          0|
    |trunc_ln27_reg_571                                    |  3|   0|    3|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 39|   0|   39|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|            dft|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|            dft|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|            dft|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|            dft|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|            dft|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|            dft|  return value|
|real_sample_0_address0  |  out|    5|   ap_memory|  real_sample_0|         array|
|real_sample_0_ce0       |  out|    1|   ap_memory|  real_sample_0|         array|
|real_sample_0_q0        |   in|   32|   ap_memory|  real_sample_0|         array|
|real_sample_1_address0  |  out|    5|   ap_memory|  real_sample_1|         array|
|real_sample_1_ce0       |  out|    1|   ap_memory|  real_sample_1|         array|
|real_sample_1_q0        |   in|   32|   ap_memory|  real_sample_1|         array|
|real_sample_2_address0  |  out|    5|   ap_memory|  real_sample_2|         array|
|real_sample_2_ce0       |  out|    1|   ap_memory|  real_sample_2|         array|
|real_sample_2_q0        |   in|   32|   ap_memory|  real_sample_2|         array|
|real_sample_3_address0  |  out|    5|   ap_memory|  real_sample_3|         array|
|real_sample_3_ce0       |  out|    1|   ap_memory|  real_sample_3|         array|
|real_sample_3_q0        |   in|   32|   ap_memory|  real_sample_3|         array|
|real_sample_4_address0  |  out|    5|   ap_memory|  real_sample_4|         array|
|real_sample_4_ce0       |  out|    1|   ap_memory|  real_sample_4|         array|
|real_sample_4_q0        |   in|   32|   ap_memory|  real_sample_4|         array|
|real_sample_5_address0  |  out|    5|   ap_memory|  real_sample_5|         array|
|real_sample_5_ce0       |  out|    1|   ap_memory|  real_sample_5|         array|
|real_sample_5_q0        |   in|   32|   ap_memory|  real_sample_5|         array|
|real_sample_6_address0  |  out|    5|   ap_memory|  real_sample_6|         array|
|real_sample_6_ce0       |  out|    1|   ap_memory|  real_sample_6|         array|
|real_sample_6_q0        |   in|   32|   ap_memory|  real_sample_6|         array|
|real_sample_7_address0  |  out|    5|   ap_memory|  real_sample_7|         array|
|real_sample_7_ce0       |  out|    1|   ap_memory|  real_sample_7|         array|
|real_sample_7_q0        |   in|   32|   ap_memory|  real_sample_7|         array|
|imag_sample_0_address0  |  out|    5|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_ce0       |  out|    1|   ap_memory|  imag_sample_0|         array|
|imag_sample_0_q0        |   in|   32|   ap_memory|  imag_sample_0|         array|
|imag_sample_1_address0  |  out|    5|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_ce0       |  out|    1|   ap_memory|  imag_sample_1|         array|
|imag_sample_1_q0        |   in|   32|   ap_memory|  imag_sample_1|         array|
|imag_sample_2_address0  |  out|    5|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_ce0       |  out|    1|   ap_memory|  imag_sample_2|         array|
|imag_sample_2_q0        |   in|   32|   ap_memory|  imag_sample_2|         array|
|imag_sample_3_address0  |  out|    5|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_ce0       |  out|    1|   ap_memory|  imag_sample_3|         array|
|imag_sample_3_q0        |   in|   32|   ap_memory|  imag_sample_3|         array|
|imag_sample_4_address0  |  out|    5|   ap_memory|  imag_sample_4|         array|
|imag_sample_4_ce0       |  out|    1|   ap_memory|  imag_sample_4|         array|
|imag_sample_4_q0        |   in|   32|   ap_memory|  imag_sample_4|         array|
|imag_sample_5_address0  |  out|    5|   ap_memory|  imag_sample_5|         array|
|imag_sample_5_ce0       |  out|    1|   ap_memory|  imag_sample_5|         array|
|imag_sample_5_q0        |   in|   32|   ap_memory|  imag_sample_5|         array|
|imag_sample_6_address0  |  out|    5|   ap_memory|  imag_sample_6|         array|
|imag_sample_6_ce0       |  out|    1|   ap_memory|  imag_sample_6|         array|
|imag_sample_6_q0        |   in|   32|   ap_memory|  imag_sample_6|         array|
|imag_sample_7_address0  |  out|    5|   ap_memory|  imag_sample_7|         array|
|imag_sample_7_ce0       |  out|    1|   ap_memory|  imag_sample_7|         array|
|imag_sample_7_q0        |   in|   32|   ap_memory|  imag_sample_7|         array|
|real_out_0_address0     |  out|    5|   ap_memory|     real_out_0|         array|
|real_out_0_ce0          |  out|    1|   ap_memory|     real_out_0|         array|
|real_out_0_we0          |  out|    1|   ap_memory|     real_out_0|         array|
|real_out_0_d0           |  out|   32|   ap_memory|     real_out_0|         array|
|real_out_1_address0     |  out|    5|   ap_memory|     real_out_1|         array|
|real_out_1_ce0          |  out|    1|   ap_memory|     real_out_1|         array|
|real_out_1_we0          |  out|    1|   ap_memory|     real_out_1|         array|
|real_out_1_d0           |  out|   32|   ap_memory|     real_out_1|         array|
|real_out_2_address0     |  out|    5|   ap_memory|     real_out_2|         array|
|real_out_2_ce0          |  out|    1|   ap_memory|     real_out_2|         array|
|real_out_2_we0          |  out|    1|   ap_memory|     real_out_2|         array|
|real_out_2_d0           |  out|   32|   ap_memory|     real_out_2|         array|
|real_out_3_address0     |  out|    5|   ap_memory|     real_out_3|         array|
|real_out_3_ce0          |  out|    1|   ap_memory|     real_out_3|         array|
|real_out_3_we0          |  out|    1|   ap_memory|     real_out_3|         array|
|real_out_3_d0           |  out|   32|   ap_memory|     real_out_3|         array|
|real_out_4_address0     |  out|    5|   ap_memory|     real_out_4|         array|
|real_out_4_ce0          |  out|    1|   ap_memory|     real_out_4|         array|
|real_out_4_we0          |  out|    1|   ap_memory|     real_out_4|         array|
|real_out_4_d0           |  out|   32|   ap_memory|     real_out_4|         array|
|real_out_5_address0     |  out|    5|   ap_memory|     real_out_5|         array|
|real_out_5_ce0          |  out|    1|   ap_memory|     real_out_5|         array|
|real_out_5_we0          |  out|    1|   ap_memory|     real_out_5|         array|
|real_out_5_d0           |  out|   32|   ap_memory|     real_out_5|         array|
|real_out_6_address0     |  out|    5|   ap_memory|     real_out_6|         array|
|real_out_6_ce0          |  out|    1|   ap_memory|     real_out_6|         array|
|real_out_6_we0          |  out|    1|   ap_memory|     real_out_6|         array|
|real_out_6_d0           |  out|   32|   ap_memory|     real_out_6|         array|
|real_out_7_address0     |  out|    5|   ap_memory|     real_out_7|         array|
|real_out_7_ce0          |  out|    1|   ap_memory|     real_out_7|         array|
|real_out_7_we0          |  out|    1|   ap_memory|     real_out_7|         array|
|real_out_7_d0           |  out|   32|   ap_memory|     real_out_7|         array|
|imag_out_0_address0     |  out|    5|   ap_memory|     imag_out_0|         array|
|imag_out_0_ce0          |  out|    1|   ap_memory|     imag_out_0|         array|
|imag_out_0_we0          |  out|    1|   ap_memory|     imag_out_0|         array|
|imag_out_0_d0           |  out|   32|   ap_memory|     imag_out_0|         array|
|imag_out_1_address0     |  out|    5|   ap_memory|     imag_out_1|         array|
|imag_out_1_ce0          |  out|    1|   ap_memory|     imag_out_1|         array|
|imag_out_1_we0          |  out|    1|   ap_memory|     imag_out_1|         array|
|imag_out_1_d0           |  out|   32|   ap_memory|     imag_out_1|         array|
|imag_out_2_address0     |  out|    5|   ap_memory|     imag_out_2|         array|
|imag_out_2_ce0          |  out|    1|   ap_memory|     imag_out_2|         array|
|imag_out_2_we0          |  out|    1|   ap_memory|     imag_out_2|         array|
|imag_out_2_d0           |  out|   32|   ap_memory|     imag_out_2|         array|
|imag_out_3_address0     |  out|    5|   ap_memory|     imag_out_3|         array|
|imag_out_3_ce0          |  out|    1|   ap_memory|     imag_out_3|         array|
|imag_out_3_we0          |  out|    1|   ap_memory|     imag_out_3|         array|
|imag_out_3_d0           |  out|   32|   ap_memory|     imag_out_3|         array|
|imag_out_4_address0     |  out|    5|   ap_memory|     imag_out_4|         array|
|imag_out_4_ce0          |  out|    1|   ap_memory|     imag_out_4|         array|
|imag_out_4_we0          |  out|    1|   ap_memory|     imag_out_4|         array|
|imag_out_4_d0           |  out|   32|   ap_memory|     imag_out_4|         array|
|imag_out_5_address0     |  out|    5|   ap_memory|     imag_out_5|         array|
|imag_out_5_ce0          |  out|    1|   ap_memory|     imag_out_5|         array|
|imag_out_5_we0          |  out|    1|   ap_memory|     imag_out_5|         array|
|imag_out_5_d0           |  out|   32|   ap_memory|     imag_out_5|         array|
|imag_out_6_address0     |  out|    5|   ap_memory|     imag_out_6|         array|
|imag_out_6_ce0          |  out|    1|   ap_memory|     imag_out_6|         array|
|imag_out_6_we0          |  out|    1|   ap_memory|     imag_out_6|         array|
|imag_out_6_d0           |  out|   32|   ap_memory|     imag_out_6|         array|
|imag_out_7_address0     |  out|    5|   ap_memory|     imag_out_7|         array|
|imag_out_7_ce0          |  out|    1|   ap_memory|     imag_out_7|         array|
|imag_out_7_we0          |  out|    1|   ap_memory|     imag_out_7|         array|
|imag_out_7_d0           |  out|   32|   ap_memory|     imag_out_7|         array|
+------------------------+-----+-----+------------+---------------+--------------+

