{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651071314198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651071314199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 16:55:14 2022 " "Processing started: Wed Apr 27 16:55:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651071314199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071314199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spectrum_analyzer -c spectrum_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off spectrum_analyzer -c spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071314200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651071314619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651071314619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spectrum_analyzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spectrum_analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spectrum_analyzer-arch " "Found design unit 1: spectrum_analyzer-arch" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325899 ""} { "Info" "ISGN_ENTITY_NAME" "1 spectrum_analyzer " "Found entity 1: spectrum_analyzer" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "common.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/common.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_queue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 queue-arch " "Found design unit 1: queue-arch" {  } { { "fifo_queue.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fifo_queue.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325901 ""} { "Info" "ISGN_ENTITY_NAME" "1 queue " "Found entity 1: queue" {  } { { "fifo_queue.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fifo_queue.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_rec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_rec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic_rec-arch " "Found design unit 1: mic_rec-arch" {  } { { "mic_rec.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/mic_rec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325901 ""} { "Info" "ISGN_ENTITY_NAME" "1 mic_rec " "Found entity 1: mic_rec" {  } { { "mic_rec.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/mic_rec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plot_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plot_controller-arch " "Found design unit 1: plot_controller-arch" {  } { { "plot_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/plot_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325902 ""} { "Info" "ISGN_ENTITY_NAME" "1 plot_controller " "Found entity 1: plot_controller" {  } { { "plot_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/plot_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-arch " "Found design unit 1: vga_controller-arch" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/vga_controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325902 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/vga_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325904 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trig_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trig_tb-sim " "Found design unit 1: trig_tb-sim" {  } { { "trig_tb.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trig_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325904 ""} { "Info" "ISGN_ENTITY_NAME" "1 trig_tb " "Found entity 1: trig_tb" {  } { { "trig_tb.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trig_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigonometric.vhd 2 0 " "Found 2 design units, including 0 entities, in source file trigonometric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigonometric " "Found design unit 1: trigonometric" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 trigonometric-body " "Found design unit 2: trigonometric-body" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_test-rtl " "Found design unit 1: sin_test-rtl" {  } { { "sin_test.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/sin_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325906 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_test " "Found entity 1: sin_test" {  } { { "sin_test.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/sin_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cos_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cos_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_test-rtl " "Found design unit 1: cos_test-rtl" {  } { { "cos_test.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/cos_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325907 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_test " "Found entity 1: cos_test" {  } { { "cos_test.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/cos_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325908 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/ram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFT_CT.vhd 0 0 " "Found 0 design units, including 0 entities, in source file FFT_CT.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft-rtl " "Found design unit 1: fft-rtl" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325910 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file butterfly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butterfly-rtl " "Found design unit 1: butterfly-rtl" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325911 ""} { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071325911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071325911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spectrum_analyzer " "Elaborating entity \"spectrum_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651071326030 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mic_vcc spectrum_analyzer.vhd(14) " "VHDL Signal Declaration warning at spectrum_analyzer.vhd(14): used explicit default value for signal \"mic_vcc\" because signal was never assigned a value" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651071326033 "|spectrum_analyzer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mic_gnd spectrum_analyzer.vhd(15) " "VHDL Signal Declaration warning at spectrum_analyzer.vhd(15): used explicit default value for signal \"mic_gnd\" because signal was never assigned a value" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651071326033 "|spectrum_analyzer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data spectrum_analyzer.vhd(29) " "Verilog HDL or VHDL warning at spectrum_analyzer.vhd(29): object \"r_data\" assigned a value but never read" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651071326034 "|spectrum_analyzer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "spectrum_analyzer.vhd" "pll" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 40 " "Parameter \"clk0_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071326112 ""}  } { { "pll.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071326112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071326168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071326168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "spectrum_analyzer.vhd" "vga" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plot_controller plot_controller:plot " "Elaborating entity \"plot_controller\" for hierarchy \"plot_controller:plot\"" {  } { { "spectrum_analyzer.vhd" "plot" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_rec mic_rec:mic " "Elaborating entity \"mic_rec\" for hierarchy \"mic_rec:mic\"" {  } { { "spectrum_analyzer.vhd" "mic" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue queue:fifo " "Elaborating entity \"queue\" for hierarchy \"queue:fifo\"" {  } { { "spectrum_analyzer.vhd" "fifo" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft fft:fft " "Elaborating entity \"fft\" for hierarchy \"fft:fft\"" {  } { { "spectrum_analyzer.vhd" "fft" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326201 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addrAo fft.vhd(25) " "Verilog HDL or VHDL warning at fft.vhd(25): object \"addrAo\" assigned a value but never read" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651071326202 "|spectrum_analyzer|fft:fft"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addrBo fft.vhd(25) " "Verilog HDL or VHDL warning at fft.vhd(25): object \"addrBo\" assigned a value but never read" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651071326202 "|spectrum_analyzer|fft:fft"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr fft.vhd(33) " "Verilog HDL or VHDL warning at fft.vhd(33): object \"wr\" assigned a value but never read" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651071326202 "|spectrum_analyzer|fft:fft"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_n_ninv fft.vhd(61) " "Verilog HDL or VHDL warning at fft.vhd(61): object \"counter_n_ninv\" assigned a value but never read" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651071326204 "|spectrum_analyzer|fft:fft"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_arr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_arr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1651071326348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly fft:fft\|butterfly:butterfly " "Elaborating entity \"butterfly\" for hierarchy \"fft:fft\|butterfly:butterfly\"" {  } { { "fft.vhd" "butterfly" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071326384 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"alpha: 0\" butterfly.vhd(35) " "VHDL Report Statement at butterfly.vhd(35): \"alpha: 0\" (NOTE)" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 35 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651071326388 "|spectrum_analyzer|fft:fft|butterfly:butterfly"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"w_r: 0\" butterfly.vhd(36) " "VHDL Report Statement at butterfly.vhd(36): \"w_r: 0\" (NOTE)" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 36 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651071326388 "|spectrum_analyzer|fft:fft|butterfly:butterfly"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"w_i: 0\" butterfly.vhd(37) " "VHDL Report Statement at butterfly.vhd(37): \"w_i: 0\" (NOTE)" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 37 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1651071326388 "|spectrum_analyzer|fft:fft|butterfly:butterfly"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "43 " "Inferred 43 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "plot_controller:plot\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"plot_controller:plot\|Div0\"" {  } { { "plot_controller.vhd" "Div0" { Text "/home/tomek/vhdl/spectrum_analyzer/plot_controller.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|Mult2\"" {  } { { "fft.vhd" "Mult2" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Div1\"" {  } { { "fft.vhd" "Div1" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|Mult1\"" {  } { { "fft.vhd" "Mult1" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Div0\"" {  } { { "fft.vhd" "Div0" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Mod0\"" {  } { { "fft.vhd" "Mod0" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|Mult4\"" {  } { { "fft.vhd" "Mult4" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Div3\"" {  } { { "fft.vhd" "Div3" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|Mult3\"" {  } { { "fft.vhd" "Mult3" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Div2\"" {  } { { "fft.vhd" "Div2" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div11\"" {  } { { "butterfly.vhd" "Div11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fft:fft\|butterfly:butterfly\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fft:fft\|butterfly:butterfly\|Add11\"" {  } { { "butterfly.vhd" "Add11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fft:fft\|butterfly:butterfly\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fft:fft\|butterfly:butterfly\|Add11\"" {  } { { "butterfly.vhd" "Add11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fft:fft\|butterfly:butterfly\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fft:fft\|butterfly:butterfly\|Add11\"" {  } { { "butterfly.vhd" "Add11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fft:fft\|butterfly:butterfly\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fft:fft\|butterfly:butterfly\|Add11\"" {  } { { "butterfly.vhd" "Add11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fft:fft\|butterfly:butterfly\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fft:fft\|butterfly:butterfly\|Add11\"" {  } { { "butterfly.vhd" "Add11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fft:fft\|butterfly:butterfly\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fft:fft\|butterfly:butterfly\|Add11\"" {  } { { "butterfly.vhd" "Add11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fft:fft\|butterfly:butterfly\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fft:fft\|butterfly:butterfly\|Add11\"" {  } { { "butterfly.vhd" "Add11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fft:fft\|butterfly:butterfly\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fft:fft\|butterfly:butterfly\|Add11\"" {  } { { "butterfly.vhd" "Add11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fft:fft\|butterfly:butterfly\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fft:fft\|butterfly:butterfly\|Add11\"" {  } { { "butterfly.vhd" "Add11" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult10\"" {  } { { "butterfly.vhd" "Mult10" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult9\"" {  } { { "butterfly.vhd" "Mult9" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div10\"" {  } { { "butterfly.vhd" "Div10" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult0\"" {  } { { "trigonometric.vhd" "Mult0" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div0\"" {  } { { "trigonometric.vhd" "Div0" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult8\"" {  } { { "butterfly.vhd" "Mult8" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult7\"" {  } { { "butterfly.vhd" "Mult7" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|Mod1\"" {  } { { "fft.vhd" "Mod1" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|Mult0\"" {  } { { "fft.vhd" "Mult0" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult1\"" {  } { { "trigonometric.vhd" "Mult1" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div1\"" {  } { { "trigonometric.vhd" "Div1" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult2\"" {  } { { "trigonometric.vhd" "Mult2" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult5\"" {  } { { "trigonometric.vhd" "Mult5" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div7\"" {  } { { "trigonometric.vhd" "Div7" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult6\"" {  } { { "nadder/nadder_components.vhd" "Mult6" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div8\"" {  } { { "trigonometric.vhd" "Div8" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div9\"" {  } { { "trigonometric.vhd" "Div9" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft:fft\|butterfly:butterfly\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft:fft\|butterfly:butterfly\|Mult3\"" {  } { { "trigonometric.vhd" "Mult3" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div3\"" {  } { { "trigonometric.vhd" "Div3" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div4\"" {  } { { "trigonometric.vhd" "Div4" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div5\"" {  } { { "trigonometric.vhd" "Div5" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div2\"" {  } { { "trigonometric.vhd" "Div2" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fft:fft\|butterfly:butterfly\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fft:fft\|butterfly:butterfly\|Div6\"" {  } { { "trigonometric.vhd" "Div6" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071330507 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651071330507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plot_controller:plot\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"plot_controller:plot\|lpm_divide:Div0\"" {  } { { "plot_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/plot_controller.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071330545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plot_controller:plot\|lpm_divide:Div0 " "Instantiated megafunction \"plot_controller:plot\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330545 ""}  } { { "plot_controller.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/plot_controller.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071330545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071330609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071330609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071330618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071330618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071330680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071330680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071330745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071330745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071330789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071330789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071330793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071330793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071330797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071330797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"fft:fft\|lpm_mult:Mult2\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071330841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_mult:Mult2 " "Instantiated megafunction \"fft:fft\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071330841 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071330841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lgs " "Found entity 1: mult_lgs" {  } { { "db/mult_lgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_lgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071330887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071330887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"fft:fft\|lpm_divide:Div1\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071331366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_divide:Div1 " "Instantiated megafunction \"fft:fft\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331366 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071331366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vco " "Found entity 1: lpm_divide_vco" {  } { { "db/lpm_divide_vco.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_vco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_4dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_oke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gb9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gb9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gb9 " "Found entity 1: lpm_abs_gb9" {  } { { "db/lpm_abs_gb9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_gb9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6b9 " "Found entity 1: lpm_abs_6b9" {  } { { "db/lpm_abs_6b9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_6b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"fft:fft\|lpm_divide:Mod0\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071331602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_divide:Mod0 " "Instantiated megafunction \"fft:fft\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331602 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071331602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_pll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div11\"" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071331788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div11 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331788 ""}  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071331788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbo " "Found entity 1: lpm_divide_kbo" {  } { { "db/lpm_divide_kbo.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_kbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_pbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_pbg " "Found entity 1: abs_divider_pbg" {  } { { "db/abs_divider_pbg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_pbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_5ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5ie " "Found entity 1: alt_u_div_5ie" {  } { { "db/alt_u_div_5ie.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_5ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_cb9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_cb9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_cb9 " "Found entity 1: lpm_abs_cb9" {  } { { "db/lpm_abs_cb9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_cb9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_add_sub:Add11 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_add_sub:Add11\"" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071331898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_add_sub:Add11 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_add_sub:Add11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331898 ""}  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071331898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gai " "Found entity 1: add_sub_gai" {  } { { "db/add_sub_gai.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/add_sub_gai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071331947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071331947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult10\"" {  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071331972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult10 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071331972 ""}  } { { "butterfly.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/butterfly.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071331972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9fs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9fs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9fs " "Found entity 1: mult_9fs" {  } { { "db/mult_9fs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_9fs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult0\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult0 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 30 " "Parameter \"LPM_WIDTHA\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332038 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cks " "Found entity 1: mult_cks" {  } { { "db/mult_cks.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_cks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div0\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div0 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332091 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4do.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4do.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4do " "Found entity 1: lpm_divide_4do" {  } { { "db/lpm_divide_4do.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_4do.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_9dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_9dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_9dg " "Found entity 1: abs_divider_9dg" {  } { { "db/abs_divider_9dg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_9dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6le " "Found entity 1: alt_u_div_6le" {  } { { "db/alt_u_div_6le.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_6le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_db9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_db9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_db9 " "Found entity 1: lpm_abs_db9" {  } { { "db/lpm_abs_db9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_db9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"fft:fft\|lpm_divide:Mod1\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_divide:Mod1 " "Instantiated megafunction \"fft:fft\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332246 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fft:fft\|lpm_mult:Mult0\"" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|lpm_mult:Mult0 " "Instantiated megafunction \"fft:fft\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332261 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ams.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ams.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ams " "Found entity 1: mult_ams" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult1 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 51 " "Parameter \"LPM_WIDTHR\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332319 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fks " "Found entity 1: mult_fks" {  } { { "db/mult_fks.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_fks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div1\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div1 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332376 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_sco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_5b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult2\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult2 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332499 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult5 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332557 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div7\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div7 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332563 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0do.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0do.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0do " "Found entity 1: lpm_divide_0do" {  } { { "db/lpm_divide_0do.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_0do.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uke " "Found entity 1: alt_u_div_uke" {  } { { "db/alt_u_div_uke.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_uke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9b9 " "Found entity 1: lpm_abs_9b9" {  } { { "db/lpm_abs_9b9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_9b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\"" {  } { { "nadder/nadder_components.vhd" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult6 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332699 ""}  } { { "nadder/nadder_components.vhd" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div9\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div9 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332724 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult3 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332738 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div3\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div3 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332744 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbo " "Found entity 1: lpm_divide_jbo" {  } { { "db/lpm_divide_jbo.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_jbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_obg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_4ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_s99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_s99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_s99 " "Found entity 1: lpm_abs_s99" {  } { { "db/lpm_abs_s99.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_s99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div4\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div4 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332865 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div2\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div2 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332890 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:fft\|butterfly:butterfly\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"fft:fft\|butterfly:butterfly\|lpm_divide:Div6\"" {  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071332903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:fft\|butterfly:butterfly\|lpm_divide:Div6 " "Instantiated megafunction \"fft:fft\|butterfly:butterfly\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651071332903 ""}  } { { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651071332903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2do.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2do.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2do " "Found entity 1: lpm_divide_2do" {  } { { "db/lpm_divide_2do.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_divide_2do.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_7dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_7dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_7dg " "Found entity 1: abs_divider_7dg" {  } { { "db/abs_divider_7dg.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/abs_divider_7dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071332954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071332954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_2le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071333014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071333014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_bb9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_bb9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_bb9 " "Found entity 1: lpm_abs_bb9" {  } { { "db/lpm_abs_bb9.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/lpm_abs_bb9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651071333038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071333038 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le3a\[28\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le3a\[28\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334749 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le3a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[27\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[27\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334749 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le5a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[23\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[23\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334749 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le5a[23]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651071334749 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651071334749 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le3a\[27\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le3a\[27\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le3a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le4a\[28\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le4a\[28\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le4a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le4a\[27\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le4a\[27\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le4a[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le4a\[26\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le4a\[26\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le4a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le4a\[25\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le4a\[25\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le4a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[26\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[26\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le5a[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[25\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[25\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le5a[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[24\] " "Synthesized away node \"fft:fft\|lpm_mult:Mult0\|mult_ams:auto_generated\|le5a\[24\]\"" {  } { { "db/mult_ams.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_ams.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 134 -1 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_ams:auto_generated|le5a[24]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651071334762 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 44 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "nadder/nadder_components.vhd" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult6|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "nadder/nadder_components.vhd" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/vhdl/nadder/nadder_components.vhd" 1406 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult6|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult5|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 21 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult5|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult2|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 43 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult2|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\|mult_fks:auto_generated\|mac_mult7 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\|mult_fks:auto_generated\|mac_mult7\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_fks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult1|mult_fks:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\|mult_fks:auto_generated\|mac_out8 " "Synthesized away node \"fft:fft\|butterfly:butterfly\|lpm_mult:Mult1\|mult_fks:auto_generated\|mac_out8\"" {  } { { "db/mult_fks.tdf" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/mult_fks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "trigonometric.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/trigonometric.vhd" 39 -1 0 } } { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 52 0 0 } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071334762 "|spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult1|mult_fks:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651071334762 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651071334762 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1062 " "Ignored 1062 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "473 " "Ignored 473 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1651071337021 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "589 " "Ignored 589 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651071337021 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651071337021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mic_vcc VCC " "Pin \"mic_vcc\" is stuck at VCC" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651071501191 "|spectrum_analyzer|mic_vcc"} { "Warning" "WMLS_MLS_STUCK_PIN" "mic_gnd GND " "Pin \"mic_gnd\" is stuck at GND" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651071501191 "|spectrum_analyzer|mic_gnd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel GND " "Pin \"sel\" is stuck at GND" {  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651071501191 "|spectrum_analyzer|sel"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651071501191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651071501660 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651071508201 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fft:fft\|butterfly:butterfly\|lpm_divide:Div4\|lpm_divide_ibo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[1\]~16 " "Logic cell \"fft:fft\|butterfly:butterfly\|lpm_divide:Div4\|lpm_divide_ibo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[1\]~16\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_11_result_int\[1\]~16" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_2ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071508306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fft:fft\|butterfly:butterfly\|lpm_divide:Div5\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_13_result_int\[2\]~20 " "Logic cell \"fft:fft\|butterfly:butterfly\|lpm_divide:Div5\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_13_result_int\[2\]~20\"" {  } { { "db/alt_u_div_mke.tdf" "add_sub_13_result_int\[2\]~20" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_mke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071508306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fft:fft\|butterfly:butterfly\|lpm_divide:Div5\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_13_result_int\[1\]~22 " "Logic cell \"fft:fft\|butterfly:butterfly\|lpm_divide:Div5\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_13_result_int\[1\]~22\"" {  } { { "db/alt_u_div_mke.tdf" "add_sub_13_result_int\[1\]~22" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_mke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071508306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fft:fft\|butterfly:butterfly\|lpm_divide:Div9\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_16_result_int\[1\]~20 " "Logic cell \"fft:fft\|butterfly:butterfly\|lpm_divide:Div9\|lpm_divide_sco:auto_generated\|abs_divider_1dg:divider\|alt_u_div_mke:divider\|add_sub_16_result_int\[1\]~20\"" {  } { { "db/alt_u_div_mke.tdf" "add_sub_16_result_int\[1\]~20" { Text "/home/tomek/vhdl/spectrum_analyzer/db/alt_u_div_mke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651071508306 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651071508306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651071509414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651071509414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16817 " "Implemented 16817 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651071510388 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651071510388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16745 " "Implemented 16745 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651071510388 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651071510388 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "50 " "Implemented 50 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651071510388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651071510388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651071510437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 16:58:30 2022 " "Processing ended: Wed Apr 27 16:58:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651071510437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:16 " "Elapsed time: 00:03:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651071510437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:33 " "Total CPU time (on all processors): 00:03:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651071510437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651071510437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651071511453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651071511453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 16:58:31 2022 " "Processing started: Wed Apr 27 16:58:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651071511453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651071511453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spectrum_analyzer -c spectrum_analyzer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spectrum_analyzer -c spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651071511453 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651071511492 ""}
{ "Info" "0" "" "Project  = spectrum_analyzer" {  } {  } 0 0 "Project  = spectrum_analyzer" 0 0 "Fitter" 0 0 1651071511493 ""}
{ "Info" "0" "" "Revision = spectrum_analyzer" {  } {  } 0 0 "Revision = spectrum_analyzer" 0 0 "Fitter" 0 0 1651071511493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651071511749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651071511749 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spectrum_analyzer 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"spectrum_analyzer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651071511811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651071511866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651071511866 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 9 40 0 0 " "Implementing clock multiplication of 9, clock division of 40, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1651071511947 ""}  } { { "db/pll_altpll.v" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1651071511947 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651071512339 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651071512346 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651071512613 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651071512613 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 34926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651071512654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 34928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651071512654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 34930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651071512654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 34932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651071512654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 34934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651071512654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 34936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651071512654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 34938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651071512654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 34940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651071512654 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651071512654 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651071512654 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651071512654 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651071512654 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651071512654 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651071512660 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spectrum_analyzer.sdc " "Synopsys Design Constraints File file not found: 'spectrum_analyzer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651071517562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651071517562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651071517638 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651071517736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651071517736 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651071517738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651071519809 ""}  } { { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 34917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651071519809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651071519809 ""}  } { { "db/pll_altpll.v" "" { Text "/home/tomek/vhdl/spectrum_analyzer/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651071519809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fft:fft\|done  " "Automatically promoted node fft:fft\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651071519809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:fft\|Selector0~1 " "Destination node fft:fft\|Selector0~1" {  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 15609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651071519809 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651071519809 ""}  } { { "fft.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/fft.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651071519809 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651071521514 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651071521519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651071521521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651071521535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651071521544 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651071521553 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651071522079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Embedded multiplier block " "Packed 26 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651071522086 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "4 " "Created 4 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1651071522086 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651071522086 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651071524144 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651071524170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651071527391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651071534430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651071534552 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651071616186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:22 " "Fitter placement operations ending: elapsed time is 00:01:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651071616186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651071619028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X56_Y22 X66_Y32 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32" {  } { { "loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32"} { { 12 { 0 ""} 56 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651071627721 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651071627721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651071661608 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651071661608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651071661611 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.50 " "Total time spent on timing analysis during the Fitter is 10.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651071662150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651071662276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651071671904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651071671913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651071682322 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651071685083 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651071687349 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din 3.3-V LVTTL AB9 " "Pin din uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { din } } } { "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tomek/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "din" } } } } { "spectrum_analyzer.vhd" "" { Text "/home/tomek/vhdl/spectrum_analyzer/spectrum_analyzer.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/tomek/vhdl/spectrum_analyzer/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651071687349 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1651071687349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tomek/vhdl/spectrum_analyzer/output_files/spectrum_analyzer.fit.smsg " "Generated suppressed messages file /home/tomek/vhdl/spectrum_analyzer/output_files/spectrum_analyzer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651071688331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1012 " "Peak virtual memory: 1012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651071690566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 17:01:30 2022 " "Processing ended: Wed Apr 27 17:01:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651071690566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651071690566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:50 " "Total CPU time (on all processors): 00:04:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651071690566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651071690566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651071691713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651071691714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 17:01:31 2022 " "Processing started: Wed Apr 27 17:01:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651071691714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651071691714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spectrum_analyzer -c spectrum_analyzer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spectrum_analyzer -c spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651071691714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651071692143 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651071694350 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651071694424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651071695412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 17:01:35 2022 " "Processing ended: Wed Apr 27 17:01:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651071695412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651071695412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651071695412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651071695412 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651071695612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651071696401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651071696402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 17:01:36 2022 " "Processing started: Wed Apr 27 17:01:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651071696402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651071696402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spectrum_analyzer -c spectrum_analyzer " "Command: quartus_sta spectrum_analyzer -c spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651071696402 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651071696451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651071696777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651071696777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071696827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071696827 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spectrum_analyzer.sdc " "Synopsys Design Constraints File file not found: 'spectrum_analyzer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651071697817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071697818 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651071697884 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 9 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 9 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651071697884 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651071697884 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071697884 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fft:fft\|done fft:fft\|done " "create_clock -period 1.000 -name fft:fft\|done fft:fft\|done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651071697889 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651071697889 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651071697958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651071697959 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651071697963 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651071697970 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651071698054 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651071698103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -507.818 " "Worst-case setup slack is -507.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -507.818         -155826.204 clk  " " -507.818         -155826.204 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.251             -87.709 fft:fft\|done  " "   -1.251             -87.709 fft:fft\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.219               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   79.219               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071698103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.428               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.293               0.000 fft:fft\|done  " "    1.293               0.000 fft:fft\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071698159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651071698160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651071698161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -123.464 fft:fft\|done  " "   -1.403            -123.464 fft:fft\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.409               0.000 clk  " "    9.409               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.163               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.163               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071698162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071698162 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071698178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071698178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 14 Registers " "Shortest Synchronizer Chain: 14 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071698178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071698178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1231.852 ns " "Worst Case Available Settling Time: 1231.852 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071698178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071698178 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651071698178 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651071698181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651071698232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651071709296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651071709821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651071709956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -460.933 " "Worst-case setup slack is -460.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071709956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071709956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -460.933         -141155.716 clk  " " -460.933         -141155.716 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071709956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071             -74.436 fft:fft\|done  " "   -1.071             -74.436 fft:fft\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071709956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.945               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   79.945               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071709956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071709956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk  " "    0.306               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.348               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 fft:fft\|done  " "    1.200               0.000 fft:fft\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071710006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651071710008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651071710009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -123.464 fft:fft\|done  " "   -1.403            -123.464 fft:fft\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.420               0.000 clk  " "    9.420               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.153               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.153               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071710011 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 14 Registers " "Shortest Synchronizer Chain: 14 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1232.342 ns " "Worst Case Available Settling Time: 1232.342 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710027 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651071710027 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651071710029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651071710471 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651071710520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -200.109 " "Worst-case setup slack is -200.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -200.109          -59489.890 clk  " " -200.109          -59489.890 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 fft:fft\|done  " "    0.031               0.000 fft:fft\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   84.839               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   84.839               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071710521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.210               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 fft:fft\|done  " "    0.496               0.000 fft:fft\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071710570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651071710570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651071710571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -88.000 fft:fft\|done  " "   -1.000             -88.000 fft:fft\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.298               0.000 clk  " "    9.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.238               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   44.238               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651071710573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651071710573 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 14 Registers " "Shortest Synchronizer Chain: 14 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1239.263 ns " "Worst Case Available Settling Time: 1239.263 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710589 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651071710589 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651071710589 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651071711400 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651071711414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651071711496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 17:01:51 2022 " "Processing ended: Wed Apr 27 17:01:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651071711496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651071711496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651071711496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651071711496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651071712516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651071712516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 17:01:52 2022 " "Processing started: Wed Apr 27 17:01:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651071712516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651071712516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off spectrum_analyzer -c spectrum_analyzer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off spectrum_analyzer -c spectrum_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651071712517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651071713084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spectrum_analyzer.vho /home/tomek/vhdl/spectrum_analyzer/simulation/modelsim/ simulation " "Generated file spectrum_analyzer.vho in folder \"/home/tomek/vhdl/spectrum_analyzer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651071715558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651071715693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 17:01:55 2022 " "Processing ended: Wed Apr 27 17:01:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651071715693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651071715693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651071715693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651071715693 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651071715868 ""}
