---
title: ç‰¹åˆ¥ç·¨ã€€ç¬¬1ç« ã€€å…ˆç«¯ãƒãƒ¼ãƒ‰æŠ€è¡“ï¼ˆFinFETã€GAAã€CFETï¼‰ 
---

---

# ğŸ§¬ ç‰¹åˆ¥ç·¨ ç¬¬1ç« ï¼šå…ˆç«¯ãƒãƒ¼ãƒ‰æŠ€è¡“ï¼ˆFinFETã€GAAã€CFETï¼‰  
**Special Chapter 1 : Advanced Node Technologies â€“ FinFET, GAA & CFET**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter1_finfet_gaa/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter1_finfet_gaa) |

---

## ğŸ”° æ¦‚è¦ / Overview

**æœ¬ç« ã§ã¯ã€FinFETãƒ»GAAï¼ˆGate-All-Aroundï¼‰ãƒ»CFETï¼ˆComplementary FETï¼‰ã«ä»£è¡¨ã•ã‚Œã‚‹å¾®ç´°åŒ–å¯¾å¿œã®æ–°ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€ ã«ã¤ã„ã¦ã€ç‰©ç†ç‰¹æ€§ãƒ»é›»æ°—ç‰¹æ€§ãƒ»è¨­è¨ˆå½±éŸ¿ã®è¦³ç‚¹ã‹ã‚‰ä½“ç³»çš„ã«è§£èª¬ã—ã¾ã™ã€‚**  
ã“ã‚Œã‚‰ã®æ§‹é€ ã¯ã€ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã®ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°é™ç•Œã‚’è¶…ãˆã€å…ˆç«¯CMOSã®é“ã‚’æ‹“ãã‚­ãƒ¼ãƒ†ã‚¯ãƒãƒ­ã‚¸ãƒ¼ã§ã™ã€‚

> **In this chapter**, we provide a systematic explanation of **FinFET, Gate-All-Around (GAA), and Complementary FET (CFET)** transistor structures, focusing on their **physical structure**, **electrical characteristics**, and **design impacts**.  
These 3D transistor technologies are essential for pushing beyond the limits of traditional planar CMOS scaling.

**ğŸ“Œ å¯¾è±¡èª­è€… / Intended Audience**  
- ãƒ—ãƒ­ã‚»ã‚¹ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢ / Process Engineers  
- å›è·¯è¨­è¨ˆè€… / Circuit Designers  
- åŠå°ä½“æ•™è‚²è€…ãƒ»ç ”ç©¶è€… / Semiconductor Educators & Researchers  

---

## ğŸ“š ç¯€æ§‹æˆ / Chapter Structureï¼ˆv1.1ï¼‰

| ç¯€ç•ªå· / Section | ãƒ•ã‚¡ã‚¤ãƒ«å / Filename                              | å†…å®¹æ¦‚è¦ / Description |
|------------------|-----------------------------------------------------|-------------------------|
| 1.1              | [`f1_1_planar_limitations.md`](f1_1_planar_limitations.md) | ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã®é™ç•Œã¨å¾®ç´°åŒ–ã®å£<br>Limits of Planar MOSFETs |
| 1.2              | [`f1_2_finfet.md`](f1_2_finfet.md)                   | FinFETæ§‹é€ ã®åŸç†ã¨ãƒ—ãƒ­ã‚»ã‚¹æ¦‚è¦<br>FinFET Structure & Process |
| 1.3              | [`f1_3_gaa.md`](f1_3_gaa.md)                         | GAAæ§‹é€ ã¨Multi-NanosheetæŠ€è¡“<br>GAA and Nanosheet Technology |
| 1.4              | [`f1_4_comparison.md`](f1_4_comparison.md)           | ãƒ—ãƒ¬ãƒ¼ãƒŠ vs FinFET vs GAAã®ç‰¹æ€§æ¯”è¼ƒ<br>Comparison of Planar / FinFET / GAA |
| 1.5              | [`f1_5_cfet.md`](f1_5_cfet.md)                       | CFETæ§‹é€ ã¨ã‚¹ã‚¿ãƒƒã‚¯å‹MOSã®å±•æœ›<br>CFET Structure and Outlook for Stacked MOS |
| 1.6              | [`f1_6_bsim_models.md`](f1_6_bsim_models.md)         | BSIM4 â†’ BSIM-CMG â†’ CFETç‰ˆæ§‹æƒ³<br>*BSIM4 â†’ BSIM-CMG â†’ Toward CFET Compact Model* |

---

## ğŸ”„ é–¢é€£ç« ã¸ã®ãƒªãƒ³ã‚¯ï½œRelated Chapter

| ç« ã‚¿ã‚¤ãƒˆãƒ« / Title | ãƒªãƒ³ã‚¯ / Link |
|--------------------|---------------|
| ğŸ“˜ **åŸºç¤ç·¨ ç¬¬3ç« ï¼šãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨è¨­è¨ˆé™ç•Œã®ç†è§£**<br>ğŸ“˜ *Chapter 3: Process Technology and Design Limits* | [â¡ï¸ READMEï¼ˆåŸºç¤ç·¨ ç¬¬3ç« ï¼‰](../chapter3_process_evolution/README.md) |

æœ¬ç« ã¯ã€åŸºç¤ç·¨ç¬¬3ç« ã«ãŠã‘ã‚‹ã€Œãƒ—ãƒ¬ãƒ¼ãƒŠMOSã€œ90nmãƒãƒ¼ãƒ‰ã€ã¾ã§ã®ãƒ—ãƒ­ã‚»ã‚¹ç†è§£ã‚’å‰æã«ã€**FinFET/GAA/CFETã¸ã®é€²åŒ–**ã‚’ä½ç½®ã¥ã‘ã‚‹å†…å®¹ã§ã™ã€‚  
This chapter builds upon the process knowledge from Chapter 3 and extends it to FinFET, GAA, and CFET structures.

---

## ğŸ“ è£œè¶³è³‡æ–™ / Appendix

| ãƒ•ã‚¡ã‚¤ãƒ«å / Filename                                     | å†…å®¹æ¦‚è¦ / Description |
|-----------------------------------------------------------|-------------------------|
| [`appendix_f1_node_evolution.md`](appendix_f1_node_evolution.md) | 90nmä»¥é™ã®ãƒ—ãƒ­ã‚»ã‚¹é€²åŒ–ã¨ç‰©ç†ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ä¸€è¦§<br>Evolution of Process Nodes (90nmâ€“CFET) |
| [`appendixf1_01_finfetflow.md`](appendixf1_01_finfetflow.md)     | FinFETãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼è©³ç´°ï¼ˆ48ã‚¹ãƒ†ãƒƒãƒ—ï¼‰<br>Detailed FinFET Process (48 Steps) |
| [`appendixf1_02_gaaflow.md`](appendixf1_02_gaaflow.md)           | GAA Multi-Nanosheet FETãƒ—ãƒ­ã‚»ã‚¹<br>GAA Multi-Nanosheet Process |
| [`appendixf1_03_finfet_vs_gaa.md`](appendixf1_03_finfet_vs_gaa.md) | FinFETã¨GAAã®å·¥ç¨‹ãƒ»ç‰¹æ€§ãƒ»è¨­è¨ˆæ¯”è¼ƒ<br>Comparison of FinFET vs GAA |
| [`appendixf1_04_cfet.md`](appendixf1_04_cfet.md)                 | CFETã®æ§‹é€ é€²åŒ–ã¨æŠ€è¡“çš„èª²é¡Œ<br>CFET Structure Evolution and Technical Challenges |
| [`appendixf1_04a_cfet_flow.md`](appendixf1_04a_cfet_flow.md)     | CFETè£½é€ ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆSequential stacked n/pï¼‰<br>CFET Process Flow (Sequential stacked n/p) |
| [`appendixf1_05_node_params.md`](appendixf1_05_node_params.md)   | FinFET / GAA å„ãƒãƒ¼ãƒ‰ä¸–ä»£ã®æ§‹é€ ãƒ»é›»æ°—ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ä¸€è¦§<br>Node-wise Parameters for FinFET and GAA |
| [`appendixf1_05a_cfet_params.md`](appendixf1_05a_cfet_params.md) | CFETã®ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã¨è¨­è¨ˆç‰¹æ€§ï¼ˆ05ã®æ‹¡å¼µè³‡æ–™ï¼‰<br>CFET Parameters and Design Characteristics (Extension of 05) |
| [`appendixf1_06_node_params_structural.md`](appendixf1_06_node_params_structural.md) | ãƒãƒ¼ãƒ‰æ§‹é€ ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æ¯”è¼ƒï¼ˆ $n$ , $H$ , $W$ ï¼‰<br>Node Structural Parameters Comparison ( $n$ , $H$ , $W$ ) |
| [`appendixf1_07_cfet_modeling.md`](appendixf1_07_cfet_modeling.md) | CFETæ“¬ä¼¼ãƒ¢ãƒ‡ãƒ«ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿç¿’<br>*Pseudo CFET Model and Simulation Exercises* |

---

## ğŸ”¬ å®Ÿè£…ãƒ¢ãƒ‡ãƒ«ãƒ»å›è·¯ä¾‹ï½œSPICE Models and Circuits

æœ¬ç« ã® FinFETãƒ»GAA æ§‹é€ ãŠã‚ˆã³å°†æ¥æ§‹æƒ³ã® CFET æ§‹é€ ã«å¯¾å¿œã—ãŸ **BSIM-CMGæº–æ‹ ã¾ãŸã¯ä»®æƒ³å®šç¾©ã®Spiceãƒ¢ãƒ‡ãƒ«ç¾¤**ã¯ã€ä»¥ä¸‹ã«æ ¼ç´ã•ã‚Œã¦ã„ã¾ã™ï¼š

ğŸ“ [`spice_models/`](./spice_models/)

| ãƒ•ã‚¡ã‚¤ãƒ«å / Filename | å†…å®¹ / Description |
|------------------------|--------------------|
| [`finfet_15nm_model.spice`](./spice_models/finfet_15nm_model.spice)      | 15nm FinFET NMOS ãƒ¢ãƒ‡ãƒ« |
| [`pfinfet_15nm_model.spice`](./spice_models/pfinfet_15nm_model.spice)    | 15nm FinFET PMOS ãƒ¢ãƒ‡ãƒ« |
| [`gaa_5nm_model.spice`](./spice_models/gaa_5nm_model.spice)              | 5nm GAA NMOS ãƒ¢ãƒ‡ãƒ« |
| [`pgaa_5nm_model.spice`](./spice_models/pgaa_5nm_model.spice)            | 5nm GAA PMOS ãƒ¢ãƒ‡ãƒ« |
| [`cfet_stack_model.spice`](./spice_models/cfet_stack_model.spice)        | ä»®æƒ³CFET NMOS/PMOSã‚¹ã‚¿ãƒƒã‚¯ãƒ¢ãƒ‡ãƒ« |
| [`nmos_iv_test.spice`](./spice_models/nmos_iv_test.spice)                | NMOSã®I-Vç‰¹æ€§ç¢ºèªãƒ™ãƒ³ãƒ |
| [`cmos_inverter_finfet.spice`](./spice_models/cmos_inverter_finfet.spice) | FinFET CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿å›è·¯ |
| [`cmos_inverter_gaa.spice`](./spice_models/cmos_inverter_gaa.spice)     | GAA CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿å›è·¯ |
| [`cmos_inverter_cfet.spice`](./spice_models/cmos_inverter_cfet.spice)   | CFET CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿å›è·¯ï¼ˆä»®æƒ³ï¼‰ |

> **ğŸ§ª ç‰¹ã«ã€CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿å›è·¯ï¼ˆFinFET / GAA / CFETï¼‰ã® `.dc` è§£æã‚’é€šã˜ã¦ã€å…ˆç«¯æ§‹é€ ã® VTCï¼ˆä¼é”ç‰¹æ€§ï¼‰ ã‚’è¦³å¯Ÿå¯èƒ½ã§ã™ã€‚**  
ãƒ¢ãƒ‡ãƒ«ã¯ BSIM-CMGã«æº–æ‹ ã—ã¦ãŠã‚Šã€LTspiceã‚„ngspiceã§å®Ÿè¡Œå¯èƒ½ã§ã™ï¼ˆCFETã¯ä»®æƒ³å®šç¾©ï¼‰ã€‚

ğŸ“˜ è©³ç´°ã¨ä½¿ç”¨ä¾‹ã¯ [`spice_models/README.md`](./spice_models/README.md) ã‚’å‚ç…§ã—ã¦ãã ã•ã„ã€‚

---

## ğŸ–¼ï¸ å›³ç‰ˆãƒ•ã‚©ãƒ«ãƒ€ / Image Directory

æ§‹é€ æ–­é¢å›³ã€ã‚²ãƒ¼ãƒˆåŒ…å›²å›³ã€ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ç­‰ã‚’ `images/` ãƒ•ã‚©ãƒ«ãƒ€ã«é †æ¬¡æ ¼ç´ã—ã¾ã™ã€‚  
Structure diagrams, gate coverage illustrations, and scaling roadmaps will be included in the `images/` directory.

---

## ğŸ“„ é–¢é€£æ•™æè«–æ–‡ / Related Tutorial Paper

- **CFET æ•™æè«–æ–‡å…¬é–‹** / *Educational Tutorial Paper on CFET*  
  [ğŸ“˜ Educational Perspectives on Complementary FETs (CFET): Evolution Beyond GAA and Open Challenges (PDF)](./cfet_tutorial_main.pdf)  

  æ•™è‚²çš„è¦³ç‚¹ã‹ã‚‰ CFET æŠ€è¡“ã®æ¦‚è¦ã‚’æ•´ç†ã—ãŸãƒãƒ¥ãƒ¼ãƒˆãƒªã‚¢ãƒ«è«–æ–‡ã€‚  
  Planar â†’ FinFET â†’ GAA â†’ CFET ã¸ã®é€²åŒ–ã€æ§‹é€ æ¦‚å¿µã€è¨­è¨ˆã‚¤ãƒ³ãƒ‘ã‚¯ãƒˆã€è£½é€ èª²é¡Œã€EDA é™ç•Œã€æ•™è‚²çš„ä¾¡å€¤ã‚’ã¾ã¨ã‚ã€  
  2030 å¹´ä»£ã«å‘ã‘ãŸåŠå°ä½“æ•™è‚²ãƒ»ç ”ç©¶ã¸ã®æ´»ç”¨ã‚’ææ¡ˆã€‚  

  *This tutorial paper provides an educational overview of CFET technology.  
  It reviews the evolution from Planar â†’ FinFET â†’ GAA â†’ CFET, structural concepts, design impacts,  
  manufacturing challenges, EDA limitations, and educational value, proposing its role in semiconductor education and research toward the 2030s.*

- **ç ”ç©¶è«–æ–‡å…¬é–‹ / Research Paper on CFET Control**  
  ğŸ“„ [Cross-Layer Control of CFET Interconnect Delay and Thermal Coupling via PID+FSM+LLM Supervision (PDF)](cfet_ctrl2025.pdf)  
  CFET ç¸¦å‹çµ±åˆã«ãŠã‘ã‚‹é…ç·šé…å»¶ã¨ç†±çµåˆã‚’åˆ¶å¾¡ã™ã‚‹ãŸã‚ã®åˆ¶å¾¡ç†è«–çš„ã‚¢ãƒ—ãƒ­ãƒ¼ãƒã‚’ææ¡ˆã€‚PID+FSM+LLM ã«åŸºã¥ãå®Ÿè¨¼ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚’å«ã‚€ã€‚  
  *This research paper proposes a control-theoretic approach to mitigate interconnect delay and thermal coupling in CFET integration, with validation using SystemDK simulations.*

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
