Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Apr  3 13:43:19 2025
| Host         : Mallikarjun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_System_timing_summary_routed.rpt -pb ALU_System_timing_summary_routed.pb -rpx ALU_System_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_System
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (12)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_divided_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.122        0.000                      0                   33        0.276        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.122        0.000                      0                   33        0.276        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.828ns (21.278%)  route 3.063ns (78.722%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.812     6.594    counter_reg_n_0_[22]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.853     7.571    counter[31]_i_9_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.695 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.399     9.094    counter[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I3_O)        0.124     9.218 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.218    counter[6]
    SLICE_X2Y87          FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDCE (Setup_fdce_C_D)        0.077    15.340    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.828ns (21.264%)  route 3.066ns (78.736%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.812     6.594    counter_reg_n_0_[22]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.853     7.571    counter[31]_i_9_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.695 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.401     9.097    counter[31]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     9.221 r  counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.221    counter[16]
    SLICE_X2Y89          FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.081    15.346    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.890ns (23.417%)  route 2.911ns (76.583%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.942     6.784    counter_reg_n_0_[6]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.908 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.280     7.187    counter[31]_i_8_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  counter[31]_i_4/O
                         net (fo=33, routed)          1.689     9.000    counter[31]_i_4_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     9.124 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.124    counter[0]
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.029    15.296    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.918ns (23.977%)  route 2.911ns (76.023%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.518     5.842 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.942     6.784    counter_reg_n_0_[6]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.908 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.280     7.187    counter[31]_i_8_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.311 r  counter[31]_i_4/O
                         net (fo=33, routed)          1.689     9.000    counter[31]_i_4_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I2_O)        0.152     9.152 r  counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.152    counter[30]
    SLICE_X0Y93          FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.075    15.342    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.945%)  route 2.945ns (78.055%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.812     6.594    counter_reg_n_0_[22]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.853     7.571    counter[31]_i_9_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.695 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.281     8.976    counter[31]_i_5_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I3_O)        0.124     9.100 r  counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.100    counter[10]
    SLICE_X0Y88          FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.029    15.293    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.828ns (21.987%)  route 2.938ns (78.013%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.812     6.594    counter_reg_n_0_[22]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.853     7.571    counter[31]_i_9_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.695 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.273     8.969    counter[31]_i_5_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I3_O)        0.124     9.093 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.093    counter[11]
    SLICE_X0Y88          FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.031    15.295    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.107%)  route 2.917ns (77.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.812     6.594    counter_reg_n_0_[22]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.853     7.571    counter[31]_i_9_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.695 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.253     8.948    counter[31]_i_5_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     9.072 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.072    counter[5]
    SLICE_X0Y87          FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  counter_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.029    15.292    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.150%)  route 2.910ns (77.850%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.812     6.594    counter_reg_n_0_[22]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.853     7.571    counter[31]_i_9_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.695 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.246     8.941    counter[31]_i_5_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.124     9.065 r  counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.065    counter[8]
    SLICE_X0Y87          FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.031    15.294    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.010%)  route 2.934ns (77.990%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.812     6.594    counter_reg_n_0_[22]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.853     7.571    counter[31]_i_9_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.695 r  counter[31]_i_5/O
                         net (fo=33, routed)          1.269     8.965    counter[31]_i_5_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.089    counter[13]
    SLICE_X2Y89          FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.077    15.342    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 2.335ns (63.348%)  route 1.351ns (36.652%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.491     6.270    counter_reg_n_0_[2]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.944 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.944    counter_reg[4]_i_2_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.058    counter_reg[8]_i_2_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.172    counter_reg[12]_i_2_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    counter_reg[16]_i_2_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.400    counter_reg[20]_i_2_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.514    counter_reg[24]_i_2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.628    counter_reg[28]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.850 r  counter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.860     8.710    counter_reg[31]_i_6_n_7
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.299     9.009 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.009    counter[29]
    SLICE_X0Y93          FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.031    15.298    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_divided_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divided_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  clk_divided_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  clk_divided_reg/Q
                         net (fo=5, routed)           0.187     1.871    clk_divided_reg_n_0
    SLICE_X2Y86          LUT5 (Prop_lut5_I4_O)        0.045     1.916 r  clk_divided_i_1/O
                         net (fo=1, routed)           0.000     1.916    clk_divided_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  clk_divided_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  clk_divided_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.120     1.639    clk_divided_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.200     1.865    counter_reg_n_0_[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.045     1.910 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     1.910    counter[29]
    SLICE_X0Y93          FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[29]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.092     1.615    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.979%)  route 0.228ns (55.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.228     1.892    counter_reg_n_0_[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.045     1.937 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.937    counter[23]
    SLICE_X0Y91          FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[23]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.092     1.630    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.229     1.893    counter_reg_n_0_[0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I0_O)        0.045     1.938 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.938    counter[22]
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.091     1.629    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.383%)  route 0.325ns (63.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.325     1.990    counter_reg_n_0_[0]
    SLICE_X2Y92          LUT5 (Prop_lut5_I0_O)        0.045     2.035 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.035    counter[25]
    SLICE_X2Y92          FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  counter_reg[25]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.120     1.658    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.983%)  route 0.346ns (65.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.346     2.010    counter_reg_n_0_[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.045     2.055 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.055    counter[2]
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.092     1.626    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.123%)  route 0.393ns (67.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.393     2.057    counter_reg_n_0_[0]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.045     2.102 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.102    counter[24]
    SLICE_X2Y91          FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  counter_reg[24]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.659    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.620%)  route 0.324ns (58.380%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.216     1.876    counter_reg_n_0_[3]
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.045     1.921 r  counter[31]_i_4/O
                         net (fo=33, routed)          0.108     2.029    counter[31]_i_4_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.045     2.074 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.074    counter[5]
    SLICE_X0Y87          FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  counter_reg[5]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.091     1.626    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.924%)  route 0.379ns (67.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.379     2.043    counter_reg_n_0_[0]
    SLICE_X0Y90          LUT5 (Prop_lut5_I0_O)        0.045     2.088 r  counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.088    counter[18]
    SLICE_X0Y90          FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  counter_reg[18]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.092     1.630    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.383ns (64.377%)  route 0.212ns (35.623%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.106     1.793    counter_reg_n_0_[19]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  counter_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.106     2.009    counter_reg[20]_i_2_n_5
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.108     2.117 r  counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.117    counter[19]
    SLICE_X2Y90          FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  counter_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.120     1.642    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.475    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     clk_divided_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     clk_divided_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     clk_divided_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     clk_divided_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     clk_divided_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.346ns  (logic 5.282ns (42.780%)  route 7.064ns (57.220%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  opcode_IBUF[1]_inst/O
                         net (fo=9, routed)           5.248     6.730    opcode_IBUF[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  carry_out_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.154     7.008    carry_out_OBUF_inst_i_2_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.132 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     8.794    carry_out_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.346 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.346    carry_out
    R18                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            d_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 1.833ns (24.707%)  route 5.586ns (75.293%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  opcode_IBUF[0]_inst/O
                         net (fo=9, routed)           5.586     7.083    opcode_IBUF[0]
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.207 r  d_out[2]_i_2/O
                         net (fo=1, routed)           0.000     7.207    d_out[2]_i_2_n_0
    SLICE_X0Y85          MUXF7 (Prop_muxf7_I0_O)      0.212     7.419 r  d_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.419    alu_result[2]
    SLICE_X0Y85          FDCE                                         r  d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d_out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.375ns  (logic 1.611ns (21.850%)  route 5.763ns (78.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          2.147     7.375    counter[31]_i_2_n_0
    SLICE_X0Y84          FDCE                                         f  d_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d_out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.375ns  (logic 1.611ns (21.850%)  route 5.763ns (78.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          2.147     7.375    counter[31]_i_2_n_0
    SLICE_X0Y84          FDCE                                         f  d_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d_out_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.220ns  (logic 1.611ns (22.319%)  route 5.608ns (77.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          1.992     7.220    counter[31]_i_2_n_0
    SLICE_X0Y85          FDCE                                         f  d_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d_out_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.220ns  (logic 1.611ns (22.319%)  route 5.608ns (77.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          1.992     7.220    counter[31]_i_2_n_0
    SLICE_X0Y85          FDCE                                         f  d_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            d_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 1.838ns (26.173%)  route 5.185ns (73.827%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  opcode_IBUF[0]_inst/O
                         net (fo=9, routed)           5.185     6.682    opcode_IBUF[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  d_out[1]_i_3/O
                         net (fo=1, routed)           0.000     6.806    d_out[1]_i_3_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I1_O)      0.217     7.023 r  d_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.023    alu_result[1]
    SLICE_X0Y84          FDCE                                         r  d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            d_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 1.851ns (26.623%)  route 5.102ns (73.377%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  opcode_IBUF[1]_inst/O
                         net (fo=9, routed)           5.102     6.584    opcode_IBUF[1]
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.708 r  d_out[3]_i_3/O
                         net (fo=1, routed)           0.000     6.708    d_out[3]_i_3_n_0
    SLICE_X0Y85          MUXF7 (Prop_muxf7_I1_O)      0.245     6.953 r  d_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.953    alu_result[3]
    SLICE_X0Y85          FDCE                                         r  d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.646ns  (logic 3.976ns (59.830%)  route 2.670ns (40.170%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  d_out_reg[0]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  d_out_reg[0]/Q
                         net (fo=1, routed)           2.670     3.126    d_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.646 r  d_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.646    d_out[0]
    H17                                                               r  d_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            d_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 1.606ns (24.464%)  route 4.959ns (75.536%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  opcode_IBUF[1]_inst/O
                         net (fo=9, routed)           4.959     6.441    opcode_IBUF[1]
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.124     6.565 r  d_out[0]_i_1/O
                         net (fo=1, routed)           0.000     6.565    alu_result[0]
    SLICE_X0Y84          FDCE                                         r  d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            d_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.372ns (46.194%)  route 0.433ns (53.806%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=6, routed)           0.433     0.698    B_IBUF[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I4_O)        0.045     0.743 r  d_out[1]_i_2/O
                         net (fo=1, routed)           0.000     0.743    d_out[1]_i_2_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I0_O)      0.062     0.805 r  d_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.805    alu_result[1]
    SLICE_X0Y84          FDCE                                         r  d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            d_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.841ns  (logic 0.391ns (46.531%)  route 0.450ns (53.469%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.450     0.725    B_IBUF[3]
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.770 r  d_out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.770    d_out[3]_i_2_n_0
    SLICE_X0Y85          MUXF7 (Prop_muxf7_I0_O)      0.071     0.841 r  d_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.841    alu_result[3]
    SLICE_X0Y85          FDCE                                         r  d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            d_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.360ns (39.567%)  route 0.550ns (60.433%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=5, routed)           0.550     0.803    A_IBUF[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.848 r  d_out[2]_i_2/O
                         net (fo=1, routed)           0.000     0.848    d_out[2]_i_2_n_0
    SLICE_X0Y85          MUXF7 (Prop_muxf7_I0_O)      0.062     0.910 r  d_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.910    alu_result[2]
    SLICE_X0Y85          FDCE                                         r  d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            d_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.962ns  (logic 0.290ns (30.180%)  route 0.672ns (69.820%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=7, routed)           0.672     0.917    A_IBUF[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.045     0.962 r  d_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.962    alu_result[0]
    SLICE_X0Y84          FDCE                                         r  d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.392ns (80.940%)  route 0.328ns (19.060%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  d_out_reg[3]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  d_out_reg[3]/Q
                         net (fo=1, routed)           0.328     0.469    d_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.720 r  d_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.720    d_out[3]
    N14                                                               r  d_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.377ns (70.152%)  route 0.586ns (29.848%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  d_out_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  d_out_reg[1]/Q
                         net (fo=1, routed)           0.586     0.727    d_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.963 r  d_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.963    d_out[1]
    K15                                                               r  d_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.394ns (68.468%)  route 0.642ns (31.532%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  d_out_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  d_out_reg[2]/Q
                         net (fo=1, routed)           0.642     0.783    d_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.036 r  d_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.036    d_out[2]
    J13                                                               r  d_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.362ns (64.291%)  route 0.757ns (35.709%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  d_out_reg[0]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  d_out_reg[0]/Q
                         net (fo=1, routed)           0.757     0.898    d_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.119 r  d_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.119    d_out[0]
    H17                                                               r  d_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.618ns (63.612%)  route 0.925ns (36.388%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.545     0.820    B_IBUF[3]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.865 r  carry_out_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.052     0.917    carry_out_OBUF_inst_i_2_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I4_O)        0.045     0.962 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.329     1.291    carry_out_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.543 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.543    carry_out
    R18                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            d_out_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 0.300ns (11.244%)  route 2.369ns (88.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.896     2.669    counter[31]_i_2_n_0
    SLICE_X0Y85          FDCE                                         f  d_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.550ns  (logic 1.611ns (18.846%)  route 6.939ns (81.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          3.322     8.550    counter[31]_i_2_n_0
    SLICE_X2Y92          FDCE                                         f  counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  counter_reg[25]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.611ns (19.157%)  route 6.800ns (80.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          3.184     8.412    counter[31]_i_2_n_0
    SLICE_X2Y91          FDCE                                         f  counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  counter_reg[21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.611ns (19.157%)  route 6.800ns (80.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          3.184     8.412    counter[31]_i_2_n_0
    SLICE_X2Y91          FDCE                                         f  counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  counter_reg[24]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.390ns  (logic 1.611ns (19.207%)  route 6.778ns (80.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          3.162     8.390    counter[31]_i_2_n_0
    SLICE_X0Y90          FDCE                                         f  counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  counter_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.390ns  (logic 1.611ns (19.207%)  route 6.778ns (80.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          3.162     8.390    counter[31]_i_2_n_0
    SLICE_X0Y90          FDCE                                         f  counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  counter_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.390ns  (logic 1.611ns (19.207%)  route 6.778ns (80.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          3.162     8.390    counter[31]_i_2_n_0
    SLICE_X0Y90          FDCE                                         f  counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  counter_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.263ns  (logic 1.611ns (19.500%)  route 6.652ns (80.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          3.035     8.263    counter[31]_i_2_n_0
    SLICE_X2Y90          FDCE                                         f  counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  counter_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.115ns  (logic 1.611ns (19.857%)  route 6.504ns (80.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          2.887     8.115    counter[31]_i_2_n_0
    SLICE_X2Y89          FDCE                                         f  counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  counter_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.115ns  (logic 1.611ns (19.857%)  route 6.504ns (80.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          2.887     8.115    counter[31]_i_2_n_0
    SLICE_X2Y89          FDCE                                         f  counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  counter_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.816ns  (logic 1.611ns (20.616%)  route 6.205ns (79.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.617     5.104    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.124     5.228 f  counter[31]_i_2/O
                         net (fo=37, routed)          2.588     7.816    counter[31]_i_2_n_0
    SLICE_X2Y87          FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.300ns (13.836%)  route 1.869ns (86.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.395     2.169    counter[31]_i_2_n_0
    SLICE_X0Y93          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.300ns (13.836%)  route 1.869ns (86.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.395     2.169    counter[31]_i_2_n_0
    SLICE_X0Y93          FDCE                                         f  counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[29]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.300ns (13.836%)  route 1.869ns (86.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.395     2.169    counter[31]_i_2_n_0
    SLICE_X0Y93          FDCE                                         f  counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[30]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.300ns (13.836%)  route 1.869ns (86.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.395     2.169    counter[31]_i_2_n_0
    SLICE_X0Y93          FDCE                                         f  counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  counter_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.300ns (13.441%)  route 1.933ns (86.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.459     2.233    counter[31]_i_2_n_0
    SLICE_X0Y92          FDCE                                         f  counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  counter_reg[26]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.300ns (13.441%)  route 1.933ns (86.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.459     2.233    counter[31]_i_2_n_0
    SLICE_X0Y92          FDCE                                         f  counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  counter_reg[27]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.233ns  (logic 0.300ns (13.441%)  route 1.933ns (86.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.459     2.233    counter[31]_i_2_n_0
    SLICE_X0Y92          FDCE                                         f  counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  counter_reg[28]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.297ns  (logic 0.300ns (13.068%)  route 1.997ns (86.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.523     2.297    counter[31]_i_2_n_0
    SLICE_X0Y91          FDCE                                         f  counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.297ns  (logic 0.300ns (13.068%)  route 1.997ns (86.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.523     2.297    counter[31]_i_2_n_0
    SLICE_X0Y91          FDCE                                         f  counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_reg[23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.414ns  (logic 0.300ns (12.431%)  route 2.114ns (87.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.474     1.729    reset_n_IBUF
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.774 f  counter[31]_i_2/O
                         net (fo=37, routed)          0.641     2.414    counter[31]_i_2_n_0
    SLICE_X0Y89          FDCE                                         f  counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  counter_reg[14]/C





