parent	,	V_41
ENOMEM	,	V_53
mapped_status	,	V_12
clk_register	,	F_17
CLK_ENABLE_REG_16BIT	,	V_5
enable_reg	,	V_14
r8	,	F_9
clk_div_mult_table	,	V_25
status_reg	,	V_9
"sh_clk_init_parent: parent table size failed\n"	,	L_3
sh_clk_read	,	F_1
sh_clk_div4_enable_register	,	F_37
len	,	V_68
r16	,	F_10
clk_reparent	,	F_29
sh_clk_mstp_disable	,	F_15
parent_num	,	V_43
val	,	V_39
mapping	,	V_63
clk	,	V_1
"sh_clk_init_parent: cannot select parent clock\n"	,	L_2
phys	,	V_67
sh_clk_fsidiv_register	,	F_47
parent_table	,	V_42
clk_mapping	,	V_65
sh_clk_div4_register	,	F_36
__func__	,	V_52
sh_clk_div4_reparent_clk_ops	,	V_62
pr_err	,	F_14
GFP_KERNEL	,	V_51
fsidiv_round_rate	,	F_41
fsidiv_disable	,	F_43
CPG_CKSTP_BIT	,	V_38
sh_clk_mstp_register	,	F_16
ENODEV	,	V_55
nr_divs	,	V_48
sh_clk_div_disable	,	F_27
flags	,	V_2
CLK_ENABLE_ON_INIT	,	V_59
"cpg: failed to enable %p[%d]\n"	,	L_1
src_width	,	V_44
fsidiv_enable	,	F_45
r32	,	F_11
sh_clk_div6_reparent_clk_ops	,	V_58
sh_clk_div4_reparent_register	,	F_38
__raw_writel	,	F_44
sh_clk_div_clk_ops	,	V_61
fsidiv_set_rate	,	F_46
__raw_readl	,	F_40
map	,	V_66
table	,	V_29
iowrite16	,	F_7
iowrite8	,	F_6
i	,	V_11
sh_clk_init_parent	,	F_28
k	,	V_20
ioread32	,	F_4
cpufreq_frequency_table	,	V_50
EINVAL	,	V_45
kick	,	V_36
__init	,	T_2
phys_addr_t	,	V_13
freq_table_size	,	V_49
sh_clk_div6_set_parent	,	F_32
__iomem	,	T_1
arch_flags	,	V_32
sh_clk_mstp_enable	,	F_12
sh_clk_div6_reparent_register	,	F_34
enable_bit	,	V_8
CLK_MASK_DIV_ON_DISABLE	,	V_40
CPUFREQ_TABLE_END	,	V_54
frequency	,	V_34
dt	,	V_35
clk_div_table	,	V_23
sh_clk_ops	,	V_47
ioread16	,	F_3
u32	,	T_3
sh_clk_div6_register	,	F_33
freq_table	,	V_28
priv	,	V_24
sh_clk_write	,	F_5
SH_CLK_DIV6_MSK	,	V_37
clkp	,	V_18
ret	,	V_19
read	,	V_10
fsidiv_recalc	,	F_39
iowrite32	,	F_8
fsidiv_clk_ops	,	V_69
clk_div4_table	,	V_60
nr_divisors	,	V_31
sh_clk_mstp_clk_ops	,	V_22
ETIMEDOUT	,	V_15
ioread8	,	F_2
ops	,	V_21
sh_clk_div_recalc	,	F_22
clk_rate_table_build	,	F_23
clk_rate_table_round	,	F_21
idx	,	V_30
clks	,	V_16
clk_to_div_table	,	F_18
sh_clk_div_set_rate	,	F_24
clk_to_div_mult_table	,	F_19
nr	,	V_17
div_mult_table	,	V_26
src_shift	,	V_46
CLK_ENABLE_REG_8BIT	,	V_3
sh_clk_div6_table	,	V_56
sh_clk_div_register_ops	,	F_30
sh_clk_div_round_rate	,	F_20
rate	,	V_27
kzalloc	,	F_31
clk_rate_div_range_round	,	F_42
addr	,	V_7
clk_rate_table_find	,	F_25
value	,	V_6
sh_clk_div_enable	,	F_26
sh_clk_div4_set_parent	,	F_35
sh_clk_div_enable_clk_ops	,	V_57
"%s: unable to alloc memory\n"	,	L_5
mapped_reg	,	V_4
div_mask	,	V_33
"sh_clk_init_parent: unable to set parent"	,	L_4
cpu_relax	,	F_13
base	,	V_64
