
*** Running vivado
    with args -log Main_convoluter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_convoluter_0_1.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found
WARNING: Default location for XILINX_HLS not found

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Main_convoluter_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2537.199 ; gain = 115.984 ; free physical = 35667 ; free virtual = 147710
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/s3310914/Documents/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/labware/packages/xilinx/vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_convoluter_0_1
Command: synth_design -top Main_convoluter_0_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 182506
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3783.750 ; gain = 251.820 ; free physical = 34613 ; free virtual = 146677
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_convoluter_0_1' [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/synth/Main_convoluter_0_1.vhd:70]
	Parameter kernel_size bound to: 3 - type: integer 
	Parameter image_size bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'convoluter' declared at '/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:35' bound to instance 'U0' of component 'convoluter' [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/synth/Main_convoluter_0_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'convoluter' [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'convoluter' (0#1) [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Main_convoluter_0_1' (0#1) [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/synth/Main_convoluter_0_1.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3943.668 ; gain = 411.738 ; free physical = 34088 ; free virtual = 146158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3943.668 ; gain = 411.738 ; free physical = 34026 ; free virtual = 146095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3943.668 ; gain = 411.738 ; free physical = 34025 ; free virtual = 146095
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3943.668 ; gain = 0.000 ; free physical = 34109 ; free virtual = 146179
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/src/const.xdc] for cell 'U0'
Finished Parsing XDC File [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ip/Main_convoluter_0_1/src/const.xdc] for cell 'U0'
Parsing XDC File [/home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4088.070 ; gain = 0.000 ; free physical = 34001 ; free virtual = 146108
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4088.074 ; gain = 0.004 ; free physical = 34010 ; free virtual = 146107
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4088.074 ; gain = 556.145 ; free physical = 33920 ; free virtual = 146068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4088.074 ; gain = 556.145 ; free physical = 33927 ; free virtual = 146074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4088.074 ; gain = 556.145 ; free physical = 33924 ; free virtual = 146073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4088.074 ; gain = 556.145 ; free physical = 33332 ; free virtual = 145533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 587   
	                1 Bit    Registers := 5     
+---Multipliers : 
	              32x32  Multipliers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 170   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:135]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:136]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:138]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:139]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:140]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:142]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:143]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:144]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/s3310914/Documents/eca1/DMA/DMA.gen/sources_1/bd/Main/ipshared/ecc1/src/inverter.vhd:134]
DSP Report: Generating DSP m_axis_data8, operation Mode is: A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data7, operation Mode is: A*B.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: Generating DSP m_axis_data7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: Generating DSP m_axis_data7, operation Mode is: A*B.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: Generating DSP m_axis_data7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: operator m_axis_data7 is absorbed into DSP m_axis_data7.
DSP Report: Generating DSP m_axis_data6, operation Mode is: A*B.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: Generating DSP m_axis_data6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: Generating DSP m_axis_data6, operation Mode is: A*B.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: Generating DSP m_axis_data6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: operator m_axis_data6 is absorbed into DSP m_axis_data6.
DSP Report: Generating DSP m_axis_data5, operation Mode is: A*B.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: Generating DSP m_axis_data5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: Generating DSP m_axis_data5, operation Mode is: A*B.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: Generating DSP m_axis_data5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: operator m_axis_data5 is absorbed into DSP m_axis_data5.
DSP Report: Generating DSP m_axis_data4, operation Mode is: A*B.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: Generating DSP m_axis_data4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: Generating DSP m_axis_data4, operation Mode is: A*B.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: Generating DSP m_axis_data4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: operator m_axis_data4 is absorbed into DSP m_axis_data4.
DSP Report: Generating DSP m_axis_data3, operation Mode is: A*B.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: Generating DSP m_axis_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: Generating DSP m_axis_data3, operation Mode is: A*B.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: Generating DSP m_axis_data3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: operator m_axis_data3 is absorbed into DSP m_axis_data3.
DSP Report: Generating DSP m_axis_data2, operation Mode is: A*B.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: Generating DSP m_axis_data2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: Generating DSP m_axis_data2, operation Mode is: A*B.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: Generating DSP m_axis_data2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: operator m_axis_data2 is absorbed into DSP m_axis_data2.
DSP Report: Generating DSP m_axis_data1, operation Mode is: A*B.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: Generating DSP m_axis_data1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: Generating DSP m_axis_data1, operation Mode is: A*B.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: Generating DSP m_axis_data1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: operator m_axis_data1 is absorbed into DSP m_axis_data1.
DSP Report: Generating DSP m_axis_data8, operation Mode is: A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: Generating DSP m_axis_data8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
DSP Report: operator m_axis_data8 is absorbed into DSP m_axis_data8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 4088.074 ; gain = 556.145 ; free physical = 20162 ; free virtual = 132843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convoluter__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:50 . Memory (MB): peak = 4510.891 ; gain = 978.961 ; free physical = 19027 ; free virtual = 131708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:48 ; elapsed = 00:07:59 . Memory (MB): peak = 10930.770 ; gain = 7398.840 ; free physical = 12820 ; free virtual = 125527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:00 ; elapsed = 00:11:35 . Memory (MB): peak = 10942.688 ; gain = 7410.758 ; free physical = 5676 ; free virtual = 118374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:09 ; elapsed = 00:11:45 . Memory (MB): peak = 10942.688 ; gain = 7410.758 ; free physical = 5615 ; free virtual = 118322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:09 ; elapsed = 00:11:45 . Memory (MB): peak = 10942.688 ; gain = 7410.758 ; free physical = 5614 ; free virtual = 118321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:12 ; elapsed = 00:11:48 . Memory (MB): peak = 10942.688 ; gain = 7410.758 ; free physical = 5597 ; free virtual = 118303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:12 ; elapsed = 00:11:49 . Memory (MB): peak = 10942.688 ; gain = 7410.758 ; free physical = 5584 ; free virtual = 118290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:13 ; elapsed = 00:11:50 . Memory (MB): peak = 10942.688 ; gain = 7410.758 ; free physical = 5586 ; free virtual = 118293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:14 ; elapsed = 00:11:50 . Memory (MB): peak = 10942.688 ; gain = 7410.758 ; free physical = 5588 ; free virtual = 118295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convoluter__GB3 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convoluter__GB3 | PCIN>>17+A*B | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    42|
|2     |DSP_ALU         |    27|
|3     |DSP_A_B_DATA    |    27|
|4     |DSP_C_DATA      |    27|
|5     |DSP_MULTIPLIER  |    27|
|6     |DSP_M_DATA      |    27|
|7     |DSP_OUTPUT      |    27|
|8     |DSP_PREADD      |    27|
|9     |DSP_PREADD_DATA |    27|
|10    |LUT1            |     1|
|11    |LUT2            |   306|
|12    |LUT3            |  1765|
|13    |LUT4            |   181|
|14    |LUT5            |  2929|
|15    |LUT6            | 17369|
|16    |MUXF7           |  4142|
|17    |FDCE            | 18864|
|18    |FDPE            |     1|
|19    |FDRE            |    32|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:14 ; elapsed = 00:11:50 . Memory (MB): peak = 10942.688 ; gain = 7410.758 ; free physical = 5584 ; free virtual = 118291
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:07 ; elapsed = 00:11:43 . Memory (MB): peak = 10942.688 ; gain = 7266.352 ; free physical = 25000 ; free virtual = 137707
Synthesis Optimization Complete : Time (s): cpu = 00:10:17 ; elapsed = 00:11:52 . Memory (MB): peak = 10942.688 ; gain = 7410.758 ; free physical = 25026 ; free virtual = 137726
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 10942.688 ; gain = 0.000 ; free physical = 25017 ; free virtual = 137717
INFO: [Netlist 29-17] Analyzing 4211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Main_convoluter_0_1' is not ideal for floorplanning, since the cellview 'convoluter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10986.793 ; gain = 0.000 ; free physical = 25001 ; free virtual = 137701
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances

Synth Design complete | Checksum: 25af510b
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:31 ; elapsed = 00:12:10 . Memory (MB): peak = 10986.793 ; gain = 8380.176 ; free physical = 24988 ; free virtual = 137688
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 29489.224; main = 9920.440; forked = 19663.278
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 36603.965; main = 10986.793; forked = 25665.195
INFO: [Common 17-1381] The checkpoint '/home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/Main_convoluter_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Main_convoluter_0_1, cache-ID = b54ccc8366590734
INFO: [Common 17-1381] The checkpoint '/home/s3310914/Documents/eca1/DMA/DMA.runs/Main_convoluter_0_1_synth_1/Main_convoluter_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_convoluter_0_1_utilization_synth.rpt -pb Main_convoluter_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 13:37:24 2023...
