// Dummy main for verilator, actual tb is in SystemVerilog (tb.sv etc.)

int main(int argc, char** argv) {
        while(1);
        return 0;
}