#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar 12 00:11:41 2022
# Process ID: 16604
# Current directory: C:/Users/Beyazit/vivadoprojects/labs/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5956 C:\Users\Beyazit\vivadoprojects\labs\project_3\project_3.xpr
# Log file: C:/Users/Beyazit/vivadoprojects/labs/project_3/vivado.log
# Journal file: C:/Users/Beyazit/vivadoprojects/labs/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Beyazit/vivadoprojects/labs/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xlinx/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
save_project_as LAB_2 C:/Users/Beyazit/vivadoprojects/labs/LAB_2 -force
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench_mod_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_mod_mul_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/ascii_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ascii_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/bcd_ascii.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bcd_ascii
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/mod_mul_with_oled.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_mul_with_oled
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/oled_drive.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity oled_drive
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/oled_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity oled_init
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sources_1/new/spi_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.srcs/sim_1/new/test_bench_mod_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench_mod_mul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: G:/Xlinx/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 09bf266100dd4e66a2a622e75643c95d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_mod_mul_behav xil_defaultlib.test_bench_mod_mul -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture logic of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.bcd_ascii [bcd_ascii_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_drive [oled_drive_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.mod_mul_with_oled [mod_mul_with_oled_default]
Compiling architecture behavior of entity xil_defaultlib.test_bench_mod_mul
Built simulation snapshot test_bench_mod_mul_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.sim/sim_1/behav/xsim/xsim.dir/test_bench_mod_mul_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 12 00:12:40 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Beyazit/vivadoprojects/labs/LAB_2/LAB_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_mod_mul_behav -key {Behavioral:sim_1:Functional:test_bench_mod_mul} -tclbatch {test_bench_mod_mul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_bench_mod_mul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_mod_mul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 783.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 12 00:13:44 2022...
