// Seed: 2809549313
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      .id_0(1'b0), .id_1(1)
  );
  assign module_2.id_1 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1
);
  wor  id_3;
  wand id_4;
  assign id_4 = id_3;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign id_3 = 1;
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1
);
  assign id_3 = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
