Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 23 09:29:07 2021
| Host         : DESKTOP-G5MGV6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CatchMeIfYouCan_timing_summary_routed.rpt -pb CatchMeIfYouCan_timing_summary_routed.pb -rpx CatchMeIfYouCan_timing_summary_routed.rpx -warn_on_violation
| Design       : CatchMeIfYouCan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (61)
5. checking no_input_delay (18)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (49)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[4]_inv/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clkDiv/sclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mode/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s_seg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (61)
-------------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.931        0.000                      0                   77        0.252        0.000                      0                   77        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.931        0.000                      0                   77        0.252        0.000                      0                   77        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 2.275ns (41.422%)  route 3.217ns (58.578%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          1.044    10.574    clkDiv/clear
    SLICE_X54Y38         FDRE                                         r  clkDiv/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449    14.790    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  clkDiv/count_reg[28]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y38         FDRE (Setup_fdre_C_R)       -0.524    14.505    clkDiv/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 2.275ns (41.422%)  route 3.217ns (58.578%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          1.044    10.574    clkDiv/clear
    SLICE_X54Y38         FDRE                                         r  clkDiv/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.449    14.790    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  clkDiv/count_reg[29]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y38         FDRE (Setup_fdre_C_R)       -0.524    14.505    clkDiv/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.275ns (42.492%)  route 3.079ns (57.508%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          0.906    10.435    clkDiv/clear
    SLICE_X54Y37         FDRE                                         r  clkDiv/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clkDiv/count_reg[24]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524    14.504    clkDiv/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.275ns (42.492%)  route 3.079ns (57.508%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          0.906    10.435    clkDiv/clear
    SLICE_X54Y37         FDRE                                         r  clkDiv/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clkDiv/count_reg[25]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524    14.504    clkDiv/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.275ns (42.492%)  route 3.079ns (57.508%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          0.906    10.435    clkDiv/clear
    SLICE_X54Y37         FDRE                                         r  clkDiv/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clkDiv/count_reg[26]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524    14.504    clkDiv/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.275ns (42.492%)  route 3.079ns (57.508%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          0.906    10.435    clkDiv/clear
    SLICE_X54Y37         FDRE                                         r  clkDiv/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  clkDiv/count_reg[27]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524    14.504    clkDiv/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.275ns (42.505%)  route 3.077ns (57.495%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          0.904    10.434    clkDiv/clear
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[0]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    14.522    clkDiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.275ns (42.505%)  route 3.077ns (57.495%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          0.904    10.434    clkDiv/clear
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    14.522    clkDiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.275ns (42.505%)  route 3.077ns (57.495%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          0.904    10.434    clkDiv/clear
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[2]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    14.522    clkDiv/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.275ns (42.505%)  route 3.077ns (57.495%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560     5.081    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.603     6.203    clkDiv/count_reg[1]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv/count_reg[0]_i_9_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv/count_reg[0]_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  clkDiv/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.087    clkDiv/count_reg[0]_i_15_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  clkDiv/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.201    clkDiv/count_reg[0]_i_16_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  clkDiv/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.315    clkDiv/count_reg[0]_i_12_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.537 r  clkDiv/count_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.863     8.399    clkDiv/count_reg[0]_i_11_n_7
    SLICE_X56Y37         LUT6 (Prop_lut6_I0_O)        0.299     8.698 r  clkDiv/count[0]_i_4/O
                         net (fo=2, routed)           0.707     9.405    clkDiv/count[0]_i_4_n_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.529 r  clkDiv/count[0]_i_1__0/O
                         net (fo=30, routed)          0.904    10.434    clkDiv/clear
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.442    14.783    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  clkDiv/count_reg[3]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X54Y31         FDRE (Setup_fdre_C_R)       -0.524    14.522    clkDiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  s_seg/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  s_seg/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    s_seg/CLK_DIV/count_reg_n_0_[7]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  s_seg/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    s_seg/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X61Y33         FDRE                                         r  s_seg/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  s_seg/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    s_seg/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  s_seg/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  s_seg/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.722    s_seg/CLK_DIV/count_reg_n_0_[11]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  s_seg/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    s_seg/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X61Y34         FDRE                                         r  s_seg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  s_seg/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    s_seg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  s_seg/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  s_seg/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.720    s_seg/CLK_DIV/count_reg_n_0_[3]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  s_seg/CLK_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    s_seg/CLK_DIV/count_reg[0]_i_1_n_4
    SLICE_X61Y32         FDRE                                         r  s_seg/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  s_seg/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.105     1.576    s_seg/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  s_seg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  s_seg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    s_seg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  s_seg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    s_seg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X61Y33         FDRE                                         r  s_seg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  s_seg/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    s_seg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  s_seg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  s_seg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.719    s_seg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  s_seg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    s_seg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X61Y34         FDRE                                         r  s_seg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  s_seg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    s_seg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  s_seg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  s_seg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.719    s_seg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  s_seg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    s_seg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X61Y35         FDRE                                         r  s_seg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     1.986    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  s_seg/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.105     1.578    s_seg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  s_seg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.723    s_seg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  s_seg/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    s_seg/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X61Y33         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    s_seg/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  s_seg/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  s_seg/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.724    s_seg/CLK_DIV/count_reg_n_0_[10]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  s_seg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    s_seg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X61Y34         FDRE                                         r  s_seg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  s_seg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    s_seg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  s_seg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  s_seg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.722    s_seg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  s_seg/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    s_seg/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X61Y32         FDRE                                         r  s_seg/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  s_seg/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.105     1.576    s_seg/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.562     1.445    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  clkDiv/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clkDiv/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.736    clkDiv/count_reg[18]
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clkDiv/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    clkDiv/count_reg[16]_i_1_n_5
    SLICE_X54Y35         FDRE                                         r  clkDiv/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    clkDiv/clk_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  clkDiv/count_reg[18]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y35         FDRE (Hold_fdre_C_D)         0.134     1.579    clkDiv/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y33   clkDiv/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y33   clkDiv/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   clkDiv/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   clkDiv/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   clkDiv/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y34   clkDiv/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y35   clkDiv/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y35   clkDiv/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y35   clkDiv/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   clkDiv/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   clkDiv/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   clkDiv/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   clkDiv/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   clkDiv/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   clkDiv/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   clkDiv/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   clkDiv/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   clkDiv/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   clkDiv/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   clkDiv/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   clkDiv/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   clkDiv/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   clkDiv/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   clkDiv/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   clkDiv/count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   clkDiv/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   clkDiv/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   clkDiv/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   clkDiv/count_reg[7]/C



