Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\mitch\Documents\GitHub\CSC10\eindopdracht\eindopdracht.qsys --synthesis=VHDL --output-directory=C:\Users\mitch\Documents\GitHub\CSC10\eindopdracht\eindopdracht\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading eindopdracht/eindopdracht.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_buttons
Progress: Adding pio_switches [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_switches
Progress: Adding rgb_framebuffer_0 [rgb_framebuffer 1.0]
Progress: Parameterizing module rgb_framebuffer_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: eindopdracht.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: eindopdracht.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: eindopdracht.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: eindopdracht.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: eindopdracht.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: eindopdracht.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: eindopdracht: Generating eindopdracht "eindopdracht" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'eindopdracht_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=eindopdracht_jtag_uart_0 --dir=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0002_jtag_uart_0_gen//eindopdracht_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'eindopdracht_jtag_uart_0'
Info: jtag_uart_0: "eindopdracht" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'eindopdracht_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=eindopdracht_nios2_qsys_0 --dir=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0003_nios2_qsys_0_gen//eindopdracht_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2026.01.04 12:44:21 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2026.01.04 12:44:21 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)     Testbench
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)     Instruction decoding
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)       Instruction fields
Info: nios2_qsys_0: # 2026.01.04 12:44:22 (*)       Instruction decodes
Info: nios2_qsys_0: # 2026.01.04 12:44:23 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2026.01.04 12:44:23 (*)       Instruction controls
Info: nios2_qsys_0: # 2026.01.04 12:44:23 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2026.01.04 12:44:23 (*)     Pipeline backend
Info: nios2_qsys_0: # 2026.01.04 12:44:25 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2026.01.04 12:44:27 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2026.01.04 12:44:27 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'eindopdracht_nios2_qsys_0'
Info: nios2_qsys_0: "eindopdracht" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'eindopdracht_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=eindopdracht_onchip_memory2_0 --dir=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0004_onchip_memory2_0_gen//eindopdracht_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'eindopdracht_onchip_memory2_0'
Info: onchip_memory2_0: "eindopdracht" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_buttons: Starting RTL generation for module 'eindopdracht_pio_buttons'
Info: pio_buttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=eindopdracht_pio_buttons --dir=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0005_pio_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0005_pio_buttons_gen//eindopdracht_pio_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: pio_buttons: Done RTL generation for module 'eindopdracht_pio_buttons'
Info: pio_buttons: "eindopdracht" instantiated altera_avalon_pio "pio_buttons"
Info: pio_switches: Starting RTL generation for module 'eindopdracht_pio_switches'
Info: pio_switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=eindopdracht_pio_switches --dir=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0006_pio_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0006_pio_switches_gen//eindopdracht_pio_switches_component_configuration.pl  --do_build_sim=0  ]
Info: pio_switches: Done RTL generation for module 'eindopdracht_pio_switches'
Info: pio_switches: "eindopdracht" instantiated altera_avalon_pio "pio_switches"
Info: rgb_framebuffer_0: "eindopdracht" instantiated rgb_framebuffer "rgb_framebuffer_0"
Info: sysid_qsys_0: "eindopdracht" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'eindopdracht_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=eindopdracht_timer_0 --dir=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mitch/AppData/Local/Temp/alt0457_6541891363112646053.dir/0009_timer_0_gen//eindopdracht_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'eindopdracht_timer_0'
Info: timer_0: "eindopdracht" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "eindopdracht" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "eindopdracht" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "eindopdracht" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: Reusing file C:/Users/mitch/Documents/GitHub/CSC10/eindopdracht/eindopdracht/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/mitch/Documents/GitHub/CSC10/eindopdracht/eindopdracht/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mitch/Documents/GitHub/CSC10/eindopdracht/eindopdracht/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/mitch/Documents/GitHub/CSC10/eindopdracht/eindopdracht/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: eindopdracht: Done "eindopdracht" with 32 modules, 55 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
