verilog xil_defaultlib --include "../../../../rvfpga_interconnect3s2m.gen/sources_1/bd/interconnect3s2m/ipshared/ec67/hdl" \
"../../../bd/interconnect3s2m/ip/interconnect3s2m_xbar_0/sim/interconnect3s2m_xbar_0.v" \
"../../../bd/interconnect3s2m/sim/interconnect3s2m.v" \
"../../../bd/interconnect3s2m/ip/interconnect3s2m_s00_data_fifo_0/sim/interconnect3s2m_s00_data_fifo_0.v" \
"../../../bd/interconnect3s2m/ip/interconnect3s2m_s01_data_fifo_0/sim/interconnect3s2m_s01_data_fifo_0.v" \
"../../../bd/interconnect3s2m/ip/interconnect3s2m_s02_data_fifo_0/sim/interconnect3s2m_s02_data_fifo_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
