// Seed: 3168726811
module module_0 #(
    parameter id_7 = 32'd59
) (
    input supply0 id_0,
    input wand id_1,
    output wand id_2,
    output tri0 id_3,
    output tri0 id_4
);
  wire id_6;
  wire _id_7;
  assign module_1._id_1 = 0;
  parameter id_8 = 1;
  wire [id_7 : -1] id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd26,
    parameter id_5 = 32'd72
) (
    input  tri   id_0,
    input  uwire _id_1,
    input  uwire _id_2,
    output wor   id_3
);
  assign id_3 = 1 != id_2;
  logic _id_5;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_3,
      id_3
  );
  wire [-1 : id_2] id_6;
  wire [id_1  ==  id_5 : ""] id_7;
endmodule
