{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79952,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79977,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000480803,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000425745,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000149017,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000425745,
	"finish__design__instance__count__class:antenna_cell": 2,
	"finish__design__instance__area__class:antenna_cell": 5.0048,
	"finish__design__instance__count__class:buffer": 131,
	"finish__design__instance__area__class:buffer": 789.507,
	"finish__design__instance__count__class:clock_buffer": 50,
	"finish__design__instance__area__class:clock_buffer": 967.178,
	"finish__design__instance__count__class:timing_repair_buffer": 309,
	"finish__design__instance__area__class:timing_repair_buffer": 1263.71,
	"finish__design__instance__count__class:inverter": 90,
	"finish__design__instance__area__class:inverter": 337.824,
	"finish__design__instance__count__class:clock_inverter": 8,
	"finish__design__instance__area__class:clock_inverter": 75.072,
	"finish__design__instance__count__class:sequential_cell": 264,
	"finish__design__instance__area__class:sequential_cell": 7000.46,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1357,
	"finish__design__instance__area__class:multi_input_combinational_cell": 9186.31,
	"finish__design__instance__count": 2211,
	"finish__design__instance__area": 19625.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.41248,
	"finish__clock__skew__setup": 0.0230232,
	"finish__clock__skew__hold": 0.0230232,
	"finish__timing__drv__max_slew_limit": 0.0230058,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.844933,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 178,
	"finish__power__internal__total": 0.00363997,
	"finish__power__switching__total": 0.00122834,
	"finish__power__leakage__total": 7.26932e-09,
	"finish__power__total": 0.00486832,
	"finish__design__io": 308,
	"finish__design__die__area": 30189.1,
	"finish__design__core__area": 28857.7,
	"finish__design__instance__count": 2595,
	"finish__design__instance__area": 20105.5,
	"finish__design__instance__count__stdcell": 2595,
	"finish__design__instance__area__stdcell": 20105.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.696713,
	"finish__design__instance__utilization__stdcell": 0.696713,
	"finish__design__rows": 62,
	"finish__design__rows:unithd": 62,
	"finish__design__sites": 23064,
	"finish__design__sites:unithd": 23064,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}