add_input_file {"C:/hds_projects/processorV3-stu/processor_lib/hdl/regfile_struct.v"} -format {VERILOG} -work processor_lib
add_input_file {"C:/hds_projects/processorV3-stu/processor_lib/hdl/instructionrom_struct.v"} -format {VERILOG} -work processor_lib
add_input_file {"C:/hds_projects/processorV3-stu/processor_lib/hdl/datapath_struct.v"} -format {VERILOG} -work processor_lib
add_input_file {"C:/hds_projects/processorV3-stu/processor_lib/hdl/control_fsm.v"} -format {VERILOG} -work processor_lib
add_input_file {"C:/hds_projects/processorV3-stu/processor_lib/hdl/processor_struct.v"} -format {VERILOG} -work processor_lib
setup_design -design processor
