<stg><name>dut_cnn_xcel</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="2">
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="6">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="6" to="7">
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="12">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="12" to="13">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="13" to="14">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="14" to="6">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:0  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

]]></node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
:1  %mem_conv1_0_V = alloca [200 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv1_0_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
:2  %mem_conv1_1_V = alloca [200 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv1_1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="64">
<![CDATA[
:3  %mem_conv1_2_V = alloca [200 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv1_2_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="64">
<![CDATA[
:4  %mem_conv1_3_V = alloca [200 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv1_3_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="64">
<![CDATA[
:5  %mem_conv2_V = alloca [800 x i32], align 4

]]></node>
<StgValue><ssdm name="mem_conv2_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="6">
<![CDATA[
:1  %index_assign_2_cast6 = zext i6 %bvh_d_index to i32

]]></node>
<StgValue><ssdm name="index_assign_2_cast6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond1 = icmp eq i6 %bvh_d_index, -15

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i = add i6 %bvh_d_index, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
:0  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %input_V_read, i32 %index_assign_2_cast6)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
:1  %tmp_s = call i31 @_ssdm_op_BitConcatenate.i31.i1.i30(i1 %tmp_45, i30 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="31">
<![CDATA[
:2  %tmp_4_cast = zext i31 %tmp_s to i32

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="6">
<![CDATA[
:3  %index_assign = zext i6 %bvh_d_index to i64

]]></node>
<StgValue><ssdm name="index_assign"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %mem_conv1_0_V_addr = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %index_assign

]]></node>
<StgValue><ssdm name="mem_conv1_0_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:5  store i32 %tmp_4_cast, i32* %mem_conv1_0_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i2 = phi i10 [ 0, %3 ], [ %i_2, %_ifconv ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %phi_urem = phi i10 [ 0, %3 ], [ %idx_urem, %_ifconv ]

]]></node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond = icmp eq i10 %i2, -448

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %i_2 = add i10 %i2, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %5, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:0  %next_urem = add i10 %phi_urem, 1

]]></node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:1  %tmp_46 = icmp ult i10 %next_urem, 200

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:2  %idx_urem = select i1 %tmp_46, i10 %next_urem, i10 0

]]></node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:4  %newIndex3 = zext i10 %phi_urem to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %mem_conv1_0_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="mem_conv1_0_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %mem_conv1_1_V_addr = getelementptr [200 x i32]* %mem_conv1_1_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="mem_conv1_1_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %mem_conv1_2_V_addr = getelementptr [200 x i32]* %mem_conv1_2_V, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="mem_conv1_2_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:8  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_2_V_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:9  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_0_V_load"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:10  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_1_V_load"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:8  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_2_V_load"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:9  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_0_V_load"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:10  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr, align 4

]]></node>
<StgValue><ssdm name="mem_conv1_1_V_load"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:11  %tmp = icmp ult i10 %i2, 200

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %sel_tmp1 = select i1 %tmp, i32 %mem_conv1_0_V_load, i32 %mem_conv1_2_V_load

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:13  %i2_off = add i10 %i2, -200

]]></node>
<StgValue><ssdm name="i2_off"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:14  %tmp_12 = icmp ult i10 %i2_off, 200

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %mem_conv1_V_load_phi = select i1 %tmp_12, i32 %mem_conv1_1_V_load, i32 %sel_tmp1

]]></node>
<StgValue><ssdm name="mem_conv1_V_load_phi"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_6 = icmp eq i32 %mem_conv1_V_load_phi, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="69" st_id="11" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="70" st_id="12" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="71" st_id="13" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %dp = sitofp i32 %mem_conv1_V_load_phi to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:18  %res_V_1 = bitcast float %dp to i32

]]></node>
<StgValue><ssdm name="res_V_1"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_1, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:20  %exp_V_2 = add i8 %exp_V, -30

]]></node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:21  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_1, i8 %exp_V_2, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:3  %tmp_5 = zext i10 %i2 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:22  %val_assign = select i1 %tmp_6, i32 0, i32 %p_Result_s

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:23  %output_V_addr = getelementptr [576 x i32]* %output_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ifconv:24  store i32 %val_assign, i32* %output_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:25  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="input_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V"/></StgValue>
</port>
<port id="99" name="output_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="w_conv1_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="b_conv1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="w_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="b_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i49" to="input_V_read" fromId="104" toId="15">
</dataflow>
<dataflow id="106" from="input_V" to="input_V_read" fromId="98" toId="15">
</dataflow>
<dataflow id="108" from="stg_107" to="mem_conv1_0_V" fromId="107" toId="16">
</dataflow>
<dataflow id="109" from="stg_107" to="mem_conv1_1_V" fromId="107" toId="17">
</dataflow>
<dataflow id="110" from="stg_107" to="mem_conv1_2_V" fromId="107" toId="18">
</dataflow>
<dataflow id="111" from="stg_107" to="mem_conv1_3_V" fromId="107" toId="19">
</dataflow>
<dataflow id="112" from="stg_107" to="mem_conv2_V" fromId="107" toId="20">
</dataflow>
<dataflow id="114" from="stg_113" to="bvh_d_index" fromId="113" toId="22">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="stg_21" to="bvh_d_index" fromId="21" toId="22">
</dataflow>
<dataflow id="116" from="i" to="bvh_d_index" fromId="26" toId="22">
<BackEdge/>
<condition id="69">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="stg_34" to="bvh_d_index" fromId="34" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="118" from="bvh_d_index" to="index_assign_2_cast6" fromId="22" toId="23">
</dataflow>
<dataflow id="119" from="bvh_d_index" to="exitcond1" fromId="22" toId="24">
</dataflow>
<dataflow id="121" from="stg_120" to="exitcond1" fromId="120" toId="24">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="122" toId="25">
</dataflow>
<dataflow id="125" from="stg_124" to="empty" fromId="124" toId="25">
</dataflow>
<dataflow id="126" from="stg_124" to="empty" fromId="124" toId="25">
</dataflow>
<dataflow id="127" from="stg_124" to="empty" fromId="124" toId="25">
</dataflow>
<dataflow id="128" from="bvh_d_index" to="i" fromId="22" toId="26">
</dataflow>
<dataflow id="130" from="stg_129" to="i" fromId="129" toId="26">
</dataflow>
<dataflow id="131" from="exitcond1" to="stg_27" fromId="24" toId="27">
</dataflow>
<dataflow id="133" from="_ssdm_op_BitSelect.i1.i49.i32" to="tmp_45" fromId="132" toId="28">
</dataflow>
<dataflow id="134" from="input_V_read" to="tmp_45" fromId="15" toId="28">
</dataflow>
<dataflow id="135" from="index_assign_2_cast6" to="tmp_45" fromId="23" toId="28">
</dataflow>
<dataflow id="137" from="_ssdm_op_BitConcatenate.i31.i1.i30" to="tmp_s" fromId="136" toId="29">
</dataflow>
<dataflow id="138" from="tmp_45" to="tmp_s" fromId="28" toId="29">
</dataflow>
<dataflow id="140" from="stg_139" to="tmp_s" fromId="139" toId="29">
</dataflow>
<dataflow id="141" from="tmp_s" to="tmp_4_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="142" from="bvh_d_index" to="index_assign" fromId="22" toId="31">
</dataflow>
<dataflow id="143" from="mem_conv1_0_V" to="mem_conv1_0_V_addr" fromId="16" toId="32">
</dataflow>
<dataflow id="145" from="stg_144" to="mem_conv1_0_V_addr" fromId="144" toId="32">
</dataflow>
<dataflow id="146" from="index_assign" to="mem_conv1_0_V_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="147" from="tmp_4_cast" to="stg_33" fromId="30" toId="33">
</dataflow>
<dataflow id="148" from="mem_conv1_0_V_addr" to="stg_33" fromId="32" toId="33">
</dataflow>
<dataflow id="150" from="dut_perform_conv" to="stg_35" fromId="149" toId="35">
</dataflow>
<dataflow id="151" from="mem_conv1_0_V" to="stg_35" fromId="16" toId="35">
</dataflow>
<dataflow id="152" from="mem_conv1_1_V" to="stg_35" fromId="17" toId="35">
</dataflow>
<dataflow id="153" from="mem_conv1_2_V" to="stg_35" fromId="18" toId="35">
</dataflow>
<dataflow id="154" from="mem_conv1_3_V" to="stg_35" fromId="19" toId="35">
</dataflow>
<dataflow id="155" from="mem_conv2_V" to="stg_35" fromId="20" toId="35">
</dataflow>
<dataflow id="156" from="w_conv1_0" to="stg_35" fromId="100" toId="35">
</dataflow>
<dataflow id="157" from="b_conv1" to="stg_35" fromId="101" toId="35">
</dataflow>
<dataflow id="158" from="dut_perform_conv" to="stg_36" fromId="149" toId="36">
</dataflow>
<dataflow id="159" from="mem_conv1_0_V" to="stg_36" fromId="16" toId="36">
</dataflow>
<dataflow id="160" from="mem_conv1_1_V" to="stg_36" fromId="17" toId="36">
</dataflow>
<dataflow id="161" from="mem_conv1_2_V" to="stg_36" fromId="18" toId="36">
</dataflow>
<dataflow id="162" from="mem_conv1_3_V" to="stg_36" fromId="19" toId="36">
</dataflow>
<dataflow id="163" from="mem_conv2_V" to="stg_36" fromId="20" toId="36">
</dataflow>
<dataflow id="164" from="w_conv1_0" to="stg_36" fromId="100" toId="36">
</dataflow>
<dataflow id="165" from="b_conv1" to="stg_36" fromId="101" toId="36">
</dataflow>
<dataflow id="167" from="dut_perform_conv.1" to="stg_37" fromId="166" toId="37">
</dataflow>
<dataflow id="168" from="mem_conv2_V" to="stg_37" fromId="20" toId="37">
</dataflow>
<dataflow id="169" from="mem_conv1_0_V" to="stg_37" fromId="16" toId="37">
</dataflow>
<dataflow id="170" from="mem_conv1_1_V" to="stg_37" fromId="17" toId="37">
</dataflow>
<dataflow id="171" from="mem_conv1_2_V" to="stg_37" fromId="18" toId="37">
</dataflow>
<dataflow id="172" from="mem_conv1_3_V" to="stg_37" fromId="19" toId="37">
</dataflow>
<dataflow id="173" from="w_conv2" to="stg_37" fromId="102" toId="37">
</dataflow>
<dataflow id="174" from="b_conv2" to="stg_37" fromId="103" toId="37">
</dataflow>
<dataflow id="175" from="dut_perform_conv.1" to="stg_38" fromId="166" toId="38">
</dataflow>
<dataflow id="176" from="mem_conv2_V" to="stg_38" fromId="20" toId="38">
</dataflow>
<dataflow id="177" from="mem_conv1_0_V" to="stg_38" fromId="16" toId="38">
</dataflow>
<dataflow id="178" from="mem_conv1_1_V" to="stg_38" fromId="17" toId="38">
</dataflow>
<dataflow id="179" from="mem_conv1_2_V" to="stg_38" fromId="18" toId="38">
</dataflow>
<dataflow id="180" from="mem_conv1_3_V" to="stg_38" fromId="19" toId="38">
</dataflow>
<dataflow id="181" from="w_conv2" to="stg_38" fromId="102" toId="38">
</dataflow>
<dataflow id="182" from="b_conv2" to="stg_38" fromId="103" toId="38">
</dataflow>
<dataflow id="184" from="stg_183" to="i2" fromId="183" toId="40">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="stg_39" to="i2" fromId="39" toId="40">
</dataflow>
<dataflow id="186" from="i_2" to="i2" fromId="44" toId="40">
<BackEdge/>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="stg_80" to="i2" fromId="80" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="188" from="stg_183" to="phi_urem" fromId="183" toId="41">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="stg_39" to="phi_urem" fromId="39" toId="41">
</dataflow>
<dataflow id="190" from="idx_urem" to="phi_urem" fromId="48" toId="41">
<BackEdge/>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="stg_80" to="phi_urem" fromId="80" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="192" from="i2" to="exitcond" fromId="40" toId="42">
</dataflow>
<dataflow id="194" from="stg_193" to="exitcond" fromId="193" toId="42">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopTripCount" to="empty_33" fromId="122" toId="43">
</dataflow>
<dataflow id="197" from="stg_196" to="empty_33" fromId="196" toId="43">
</dataflow>
<dataflow id="198" from="stg_196" to="empty_33" fromId="196" toId="43">
</dataflow>
<dataflow id="199" from="stg_196" to="empty_33" fromId="196" toId="43">
</dataflow>
<dataflow id="200" from="i2" to="i_2" fromId="40" toId="44">
</dataflow>
<dataflow id="202" from="stg_201" to="i_2" fromId="201" toId="44">
</dataflow>
<dataflow id="203" from="exitcond" to="stg_45" fromId="42" toId="45">
</dataflow>
<dataflow id="204" from="phi_urem" to="next_urem" fromId="41" toId="46">
</dataflow>
<dataflow id="205" from="stg_201" to="next_urem" fromId="201" toId="46">
</dataflow>
<dataflow id="206" from="next_urem" to="tmp_46" fromId="46" toId="47">
</dataflow>
<dataflow id="208" from="stg_207" to="tmp_46" fromId="207" toId="47">
</dataflow>
<dataflow id="209" from="tmp_46" to="idx_urem" fromId="47" toId="48">
</dataflow>
<dataflow id="210" from="next_urem" to="idx_urem" fromId="46" toId="48">
</dataflow>
<dataflow id="211" from="stg_183" to="idx_urem" fromId="183" toId="48">
</dataflow>
<dataflow id="212" from="phi_urem" to="newIndex3" fromId="41" toId="49">
</dataflow>
<dataflow id="213" from="mem_conv1_0_V" to="mem_conv1_0_V_addr_1" fromId="16" toId="50">
</dataflow>
<dataflow id="214" from="stg_144" to="mem_conv1_0_V_addr_1" fromId="144" toId="50">
</dataflow>
<dataflow id="215" from="newIndex3" to="mem_conv1_0_V_addr_1" fromId="49" toId="50">
</dataflow>
<dataflow id="216" from="mem_conv1_1_V" to="mem_conv1_1_V_addr" fromId="17" toId="51">
</dataflow>
<dataflow id="217" from="stg_144" to="mem_conv1_1_V_addr" fromId="144" toId="51">
</dataflow>
<dataflow id="218" from="newIndex3" to="mem_conv1_1_V_addr" fromId="49" toId="51">
</dataflow>
<dataflow id="219" from="mem_conv1_2_V" to="mem_conv1_2_V_addr" fromId="18" toId="52">
</dataflow>
<dataflow id="220" from="stg_144" to="mem_conv1_2_V_addr" fromId="144" toId="52">
</dataflow>
<dataflow id="221" from="newIndex3" to="mem_conv1_2_V_addr" fromId="49" toId="52">
</dataflow>
<dataflow id="222" from="mem_conv1_2_V_addr" to="mem_conv1_2_V_load" fromId="52" toId="53">
</dataflow>
<dataflow id="223" from="mem_conv1_0_V_addr_1" to="mem_conv1_0_V_load" fromId="50" toId="54">
</dataflow>
<dataflow id="224" from="mem_conv1_1_V_addr" to="mem_conv1_1_V_load" fromId="51" toId="55">
</dataflow>
<dataflow id="225" from="mem_conv1_2_V_addr" to="mem_conv1_2_V_load" fromId="52" toId="57">
</dataflow>
<dataflow id="226" from="mem_conv1_0_V_addr_1" to="mem_conv1_0_V_load" fromId="50" toId="58">
</dataflow>
<dataflow id="227" from="mem_conv1_1_V_addr" to="mem_conv1_1_V_load" fromId="51" toId="59">
</dataflow>
<dataflow id="228" from="i2" to="tmp" fromId="40" toId="60">
</dataflow>
<dataflow id="229" from="stg_207" to="tmp" fromId="207" toId="60">
</dataflow>
<dataflow id="230" from="tmp" to="sel_tmp1" fromId="60" toId="61">
</dataflow>
<dataflow id="231" from="mem_conv1_0_V_load" to="sel_tmp1" fromId="58" toId="61">
</dataflow>
<dataflow id="232" from="mem_conv1_2_V_load" to="sel_tmp1" fromId="57" toId="61">
</dataflow>
<dataflow id="233" from="i2" to="i2_off" fromId="40" toId="62">
</dataflow>
<dataflow id="235" from="stg_234" to="i2_off" fromId="234" toId="62">
</dataflow>
<dataflow id="236" from="i2_off" to="tmp_12" fromId="62" toId="63">
</dataflow>
<dataflow id="237" from="stg_207" to="tmp_12" fromId="207" toId="63">
</dataflow>
<dataflow id="238" from="tmp_12" to="mem_conv1_V_load_phi" fromId="63" toId="64">
</dataflow>
<dataflow id="239" from="mem_conv1_1_V_load" to="mem_conv1_V_load_phi" fromId="59" toId="64">
</dataflow>
<dataflow id="240" from="sel_tmp1" to="mem_conv1_V_load_phi" fromId="61" toId="64">
</dataflow>
<dataflow id="241" from="mem_conv1_V_load_phi" to="tmp_6" fromId="64" toId="65">
</dataflow>
<dataflow id="243" from="stg_242" to="tmp_6" fromId="242" toId="65">
</dataflow>
<dataflow id="244" from="mem_conv1_V_load_phi" to="dp" fromId="64" toId="66">
</dataflow>
<dataflow id="245" from="mem_conv1_V_load_phi" to="dp" fromId="64" toId="67">
</dataflow>
<dataflow id="246" from="mem_conv1_V_load_phi" to="dp" fromId="64" toId="68">
</dataflow>
<dataflow id="247" from="mem_conv1_V_load_phi" to="dp" fromId="64" toId="69">
</dataflow>
<dataflow id="248" from="mem_conv1_V_load_phi" to="dp" fromId="64" toId="70">
</dataflow>
<dataflow id="249" from="mem_conv1_V_load_phi" to="dp" fromId="64" toId="71">
</dataflow>
<dataflow id="250" from="dp" to="res_V_1" fromId="71" toId="72">
</dataflow>
<dataflow id="252" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="exp_V" fromId="251" toId="73">
</dataflow>
<dataflow id="253" from="res_V_1" to="exp_V" fromId="72" toId="73">
</dataflow>
<dataflow id="255" from="stg_254" to="exp_V" fromId="254" toId="73">
</dataflow>
<dataflow id="257" from="stg_256" to="exp_V" fromId="256" toId="73">
</dataflow>
<dataflow id="258" from="exp_V" to="exp_V_2" fromId="73" toId="74">
</dataflow>
<dataflow id="260" from="stg_259" to="exp_V_2" fromId="259" toId="74">
</dataflow>
<dataflow id="262" from="llvm.part.set.i32.i8" to="p_Result_s" fromId="261" toId="75">
</dataflow>
<dataflow id="263" from="res_V_1" to="p_Result_s" fromId="72" toId="75">
</dataflow>
<dataflow id="264" from="exp_V_2" to="p_Result_s" fromId="74" toId="75">
</dataflow>
<dataflow id="265" from="stg_254" to="p_Result_s" fromId="254" toId="75">
</dataflow>
<dataflow id="266" from="stg_256" to="p_Result_s" fromId="256" toId="75">
</dataflow>
<dataflow id="267" from="i2" to="tmp_5" fromId="40" toId="76">
</dataflow>
<dataflow id="268" from="tmp_6" to="val_assign" fromId="65" toId="77">
</dataflow>
<dataflow id="269" from="stg_242" to="val_assign" fromId="242" toId="77">
</dataflow>
<dataflow id="270" from="p_Result_s" to="val_assign" fromId="75" toId="77">
</dataflow>
<dataflow id="271" from="output_V" to="output_V_addr" fromId="99" toId="78">
</dataflow>
<dataflow id="272" from="stg_144" to="output_V_addr" fromId="144" toId="78">
</dataflow>
<dataflow id="273" from="tmp_5" to="output_V_addr" fromId="76" toId="78">
</dataflow>
<dataflow id="274" from="val_assign" to="stg_79" fromId="77" toId="79">
</dataflow>
<dataflow id="275" from="output_V_addr" to="stg_79" fromId="78" toId="79">
</dataflow>
<dataflow id="276" from="exitcond1" to="stg_2" fromId="24" toId="2">
</dataflow>
<dataflow id="277" from="exitcond" to="stg_6" fromId="42" toId="6">
</dataflow>
<dataflow id="278" from="tmp_6" to="stg_8" fromId="65" toId="8">
</dataflow>
<dataflow id="279" from="tmp_6" to="stg_9" fromId="65" toId="9">
</dataflow>
<dataflow id="280" from="tmp_6" to="stg_10" fromId="65" toId="10">
</dataflow>
<dataflow id="281" from="tmp_6" to="stg_11" fromId="65" toId="11">
</dataflow>
<dataflow id="282" from="tmp_6" to="stg_12" fromId="65" toId="12">
</dataflow>
<dataflow id="283" from="tmp_6" to="stg_13" fromId="65" toId="13">
</dataflow>
</dataflows>


</stg>
