library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity RippleCarryAdder4b is
Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
		 B : in STD_LOGIC_VECTOR (3 downto 0);
		 Cin : in STD_LOGIC;
		 S: out STD_LOGIC_VECTOR (3 downto 0);
		 Cout : out STD_LOGIC );
end RippleCarryAdder4bits;

architecture Behavioral of RippleCarryAdder4bits is

-- RCA1bit component Decalaration
component RippleCarryAdder1bit
Port ( A : in STD_LOGIC;
		 B : in STD_LOGIC;
		 Cin : in STD_LOGIC;
		 S : out STD_LOGIC;
		 Cout : out STD_LOGIC);
end component;

-- Intermediate Carry declaration
signal c1,c2,c3: STD_LOGIC;

begin

-- Port Mapping RCA1bit 4 times
RCA1: RippleCarryAdder1bit port map( A(0), B(0), Cin, S(0), c1);
RCA2: RippleCarryAdder1bit port map( A(1), B(1), c1, S(1), c2);
RCA3: RippleCarryAdder1bit port map( A(2), B(2), c2, S(2), c3);
RCA4: RippleCarryAdder1bit port map( A(3), B(3), c3, S(3), Cout);

end Behavioral;
