@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.counter[29:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.counter[29:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":157:8:157:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_reg[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_reg[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":157:8:157:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":157:8:157:9|User-specified initial value defined for instance delay_measurement_inst.hc_state[0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.tr_state[0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":157:8:157:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":157:8:157:9|User-specified initial value defined for instance delay_measurement_inst.prev_hc_sig is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.prev_tr_sig is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.accumulated_time[19:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.stoper_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.accumulated_time[19:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.stoper_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.accumulated_time[19:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst2.stoper_hc.stoper_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.accumulated_time[19:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst2.stoper_tr.stoper_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst2.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst2.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance current_shift_inst.timer_s1.counter[29:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance current_shift_inst.timer_s1.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\current_shift.vhd":160:2:160:3|User-specified initial value defined for instance current_shift_inst.control_input[25:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\current_shift.vhd":114:8:114:9|User-specified initial value defined for instance current_shift_inst.start_timer_s1 is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\current_shift.vhd":114:8:114:9|User-specified initial value defined for instance current_shift_inst.stop_timer_s1 is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.integrator[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.output_unclamped[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|User-specified initial value defined for instance current_shift_inst.PI_CTRL.prop_term[31:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd":246:8:246:9|User-specified initial value defined for instance counter[12:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd":246:8:246:9|User-specified initial value defined for instance clk_10khz is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pwm_generator.vhd":30:8:30:9|User-specified initial value defined for instance pwm_generator_inst.threshold[9:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pwm_generator.vhd":30:8:30:9|User-specified initial value defined for instance pwm_generator_inst.threshold_ACC[9:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pwm_generator.vhd":30:8:30:9|User-specified initial value defined for instance pwm_generator_inst.counter[9:0] is being ignored. 
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|Removing instance phase_controller_inst2.state[4] because it is equivalent to instance phase_controller_inst1.state[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[29] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[28] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[27] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[26] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[25] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[24] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[23] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[22] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pi_controller.vhd":35:8:35:9|Removing instance current_shift_inst.PI_CTRL.control_out[21] because it is equivalent to instance current_shift_inst.PI_CTRL.control_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd":429:8:429:14|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\pwm_generator.vhd":48:30:48:45|Blackbox SB_MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MAIN|clk_12mhz_inferred_clock with period 83.32ns. Please declare a user-defined clock on object "n:clk_12mhz"
