// Seed: 1364959642
module module_0 ();
  wire id_1;
  assign module_1.id_9 = 0;
  wire id_2;
  parameter id_3 = 1;
  always begin : LABEL_0
    #1;
  end
  reg id_4;
  always begin : LABEL_1
    id_4 = 1;
    if (id_3) id_4 <= id_3;
  end
  assign id_4 = !id_3 + 1;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    input uwire id_5,
    input tri id_6,
    input wire id_7,
    input wor id_8,
    output supply0 id_9 id_13,
    input supply1 id_10#(.id_14(1)),
    input wand id_11
);
  assign id_0 = id_7 - 1;
  wire id_15;
  module_0 modCall_1 ();
  assign id_9 = 1;
  logic [-1  ?  -1 : 1 'h0 : 1] id_16;
endmodule
