# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../Downloads/XilinxFPGA_SE/Cora_Z7-07S/dai2-3sho/pattern/HDL" \
"../../../../../../Downloads/XilinxFPGA_SE/Cora_Z7-07S/dai2-3sho/pattern/HDL/pattern.v" \
"../../../../../../Downloads/XilinxFPGA_SE/Cora_Z7-07S/dai2-3sho/pattern/HDL/pckgen.v" \
"../../../../../../Downloads/XilinxFPGA_SE/Cora_Z7-07S/dai2-3sho/pattern/HDL/syncgen.v" \
"../../../../../../Downloads/XilinxFPGA_SE/Cora_Z7-07S/dai2-3sho/pattern/SIM/pattern_tb2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
