<stg><name>pitchshifting</name>


<trans_list>

<trans id="408" from="1" to="2">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="2" to="26">
<condition id="293">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="2" to="3">
<condition id="317">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="3" to="4">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="4" to="5">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="5" to="6">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="6" to="7">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="7" to="8">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="8" to="9">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="9" to="10">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="10" to="11">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="11" to="12">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="12" to="13">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="13" to="14">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="14" to="15">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="15" to="16">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="16" to="17">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="17" to="18">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="18" to="19">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="19" to="20">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="20" to="21">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="21" to="22">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="22" to="23">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="23" to="24">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="24" to="25">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="25" to="2">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="26" to="72">
<condition id="318">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="26" to="27">
<condition id="364">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="27" to="28">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="28" to="29">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="29" to="30">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="30" to="31">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="31" to="32">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="32" to="33">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="33" to="34">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="34" to="35">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="35" to="36">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="36" to="37">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="37" to="38">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="38" to="39">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="39" to="40">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="40" to="41">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="41" to="42">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="42" to="43">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="43" to="44">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="44" to="45">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="45" to="46">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="46" to="47">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="47" to="48">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="48" to="49">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="49" to="50">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="50" to="51">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="51" to="52">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="52" to="53">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="53" to="54">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="54" to="55">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="55" to="56">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="56" to="57">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="57" to="58">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="58" to="59">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="59" to="60">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="60" to="61">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="61" to="62">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="62" to="63">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="63" to="64">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="64" to="65">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="65" to="66">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="66" to="67">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="67" to="68">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="68" to="69">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="69" to="70">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="70" to="71">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="71" to="26">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="72" to="73">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="73" to="74">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="74" to="84">
<condition id="365">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="74" to="75">
<condition id="375">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="75" to="76">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="76" to="77">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="77" to="78">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="78" to="79">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="79" to="80">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="80" to="81">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="81" to="82">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="82" to="83">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="83" to="74">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %deltaPhiPrimeMod_V = alloca [1024 x i32], align 4 ; <[1024 x i32]*> [#uses=3]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %phaseCumulative_V = alloca [1024 x i32], align 4 ; <[1024 x i32]*> [#uses=2]

]]></node>
<StgValue><ssdm name="phaseCumulative_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:2  %real_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=3]

]]></node>
<StgValue><ssdm name="real_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:3  %imag_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=2]

]]></node>
<StgValue><ssdm name="imag_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:4  br label %bb52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb52:0  %i_3 = phi i11 [ %i, %bb40 ], [ 0, %entry ]     ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
bb52:1  %phi_mul = phi i33 [ %next_mul, %bb40 ], [ 0, %entry ] ; <i33> [#uses=2]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="41" op_0_bw="41" op_1_bw="0" op_2_bw="41" op_3_bw="0">
<![CDATA[
bb52:2  %phi_mul6 = phi i41 [ %next_mul7, %bb40 ], [ 0, %entry ] ; <i41> [#uses=2]

]]></node>
<StgValue><ssdm name="phi_mul6"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb52:3  %exitcond5 = icmp eq i11 %i_3, -1024            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb52:4  %i = add i11 %i_3, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb52:5  br i1 %exitcond5, label %bb77, label %bb24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="11">
<![CDATA[
bb24:3  %OP2_V = zext i11 %i_3 to i64                   ; <i64> [#uses=6]

]]></node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="10" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb24:4  %angle_V_addr = getelementptr [1024 x i26]* %angle_V, i64 0, i64 %OP2_V ; <i26*> [#uses=1]

]]></node>
<StgValue><ssdm name="angle_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="26" op_0_bw="10">
<![CDATA[
bb24:5  %angle_V_load = load i26* %angle_V_addr         ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="angle_V_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb24:7  %previousPhase_V_addr = getelementptr [1024 x i1]* %previousPhase_V, i64 0, i64 %OP2_V ; <i1*> [#uses=1]

]]></node>
<StgValue><ssdm name="previousPhase_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="10">
<![CDATA[
bb24:8  %previousPhase_V_load = load i1* %previousPhase_V_addr ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="previousPhase_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="26" op_0_bw="10">
<![CDATA[
bb24:5  %angle_V_load = load i26* %angle_V_addr         ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="angle_V_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="28" op_0_bw="26">
<![CDATA[
bb24:6  %extLd_cast = sext i26 %angle_V_load to i28     ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="extLd_cast"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="10">
<![CDATA[
bb24:8  %previousPhase_V_load = load i1* %previousPhase_V_addr ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="previousPhase_V_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="28" op_0_bw="1">
<![CDATA[
bb24:9  %p_Val2_434_cast = zext i1 %previousPhase_V_load to i28 ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_434_cast"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
bb24:10  %deltaPhi = sub i28 %extLd_cast, %p_Val2_434_cast ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhi"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
bb24:11  %next_mul7 = add i41 %phi_mul6, 1686629376      ; <i41> [#uses=1]

]]></node>
<StgValue><ssdm name="next_mul7"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="51" op_0_bw="51" op_1_bw="41" op_2_bw="10">
<![CDATA[
bb24:12  %r_V = call i51 @_ssdm_op_BitConcatenate.i51.i41.i10(i41 %phi_mul6, i10 0) ; <i51> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="48" op_0_bw="48" op_1_bw="28" op_2_bw="20">
<![CDATA[
bb24:13  %tmp = call i48 @_ssdm_op_BitConcatenate.i48.i28.i20(i28 %deltaPhi, i20 0) ; <i48> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="52" op_0_bw="48">
<![CDATA[
bb24:14  %lhs_V_1 = sext i48 %tmp to i52                 ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="52" op_0_bw="51">
<![CDATA[
bb24:15  %rhs_V_cast = zext i51 %r_V to i52              ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb24:16  %p_Val2_5 = sub i52 %lhs_V_1, %rhs_V_cast       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb24:17  %deltaPhiPrime = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %p_Val2_5, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrime"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="33" op_0_bw="32">
<![CDATA[
bb24:18  %lhs_V_2 = sext i32 %deltaPhiPrime to i33       ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb24:19  %r_V_200 = add nsw i33 %lhs_V_2, 3294198        ; <i33> [#uses=3]

]]></node>
<StgValue><ssdm name="r_V_200"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb24:20  %tmp_1 = icmp sgt i33 %r_V_200, 0               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="33">
<![CDATA[
bb24:21  %tmp_131 = trunc i33 %r_V_200 to i32            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
bb24:26  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_200, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb24:45  br i1 %tmp_1, label %bb30, label %bb35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
bb24:22  %t_V = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_131, i20 0) ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="105" op_0_bw="52">
<![CDATA[
bb24:23  %sext_i_cast = sext i52 %t_V to i105            ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="sext_i_cast"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="11" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="10" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="9" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="8" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="7" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="6" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="127" st_id="11" stage="5" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="4" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="3" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="2" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="131" st_id="15" stage="1" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:24  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="132" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb24:25  %neg_mul_i = sub i105 0, %mul_i                 ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_mul_i"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="105" op_0_bw="1" op_1_bw="105" op_2_bw="105">
<![CDATA[
bb24:27  %sel_i = select i1 %tmp_132, i105 %neg_mul_i, i105 %mul_i ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_i"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="30" op_0_bw="30" op_1_bw="105" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb24:28  %tmp_133 = call i30 @_ssdm_op_PartSelect.i30.i105.i32.i32(i105 %sel_i, i32 75, i32 104) ; <i30> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="31" op_0_bw="30">
<![CDATA[
bb24:29  %trunc_i_cast = sext i30 %tmp_133 to i31        ; <i31> [#uses=2]

]]></node>
<StgValue><ssdm name="trunc_i_cast"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb24:30  %neg_ti_i = sub i31 0, %trunc_i_cast            ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_ti_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="137" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
bb24:31  %tmp_i5 = select i1 %tmp_132, i31 %neg_ti_i, i31 %trunc_i_cast ; <i31> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="11" op_0_bw="11" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb24:32  %tmp_134 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %tmp_i5, i32 20, i32 30) ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="11">
<![CDATA[
bb24:33  %tmp_i6 = sext i11 %tmp_134 to i32              ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
bb24:34  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i5, i32 30) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="20" op_0_bw="31">
<![CDATA[
bb24:35  %tmp_136 = trunc i31 %tmp_i5 to i20             ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb24:36  %ret_V_1_i = add i32 %tmp_i6, 1                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_1_i"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
bb24:37  %tmp_1_i = icmp eq i20 %tmp_136, 0              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb24:38  %p_i = select i1 %tmp_1_i, i32 %tmp_i6, i32 %ret_V_1_i ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb24:39  %result = select i1 %tmp_135, i32 %p_i, i32 %tmp_i6 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb24:40  %tmp_137 = shl i32 %result, 20                  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="52" op_0_bw="32">
<![CDATA[
bb24:41  %tmp_86 = sext i32 %tmp_137 to i52              ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb24:42  %rhs_V3_i_cast = mul i52 %tmp_86, 6588396       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i_cast"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="149" st_id="19" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb24:42  %rhs_V3_i_cast = mul i52 %tmp_86, 6588396       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i_cast"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="150" st_id="20" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb24:42  %rhs_V3_i_cast = mul i52 %tmp_86, 6588396       ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i_cast"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb24:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb24:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb24:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb24:43  %r_V_201 = sub i52 %t_V, %rhs_V3_i_cast         ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_201"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb24:44  %p_Val2_402 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_201, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_402"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb35:0  %r_V_1 = add i32 %p_Val2_402, 3294198           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb35:1  %deltaPhiPrimeMod_V_addr_1 = getelementptr [1024 x i32]* %deltaPhiPrimeMod_V, i64 0, i64 %OP2_V ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb35:2  store i32 %r_V_1, i32* %deltaPhiPrimeMod_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
bb35:3  br label %bb40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb30:0  %r_V_s = add i32 %p_Val2_402, -3294198          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb30:1  %deltaPhiPrimeMod_V_addr = getelementptr [1024 x i32]* %deltaPhiPrimeMod_V, i64 0, i64 %OP2_V ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb30:2  store i32 %r_V_s, i32* %deltaPhiPrimeMod_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
bb30:3  br label %bb40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb40:0  %deltaPhiPrimeMod_V_addr_2 = getelementptr [1024 x i32]* %deltaPhiPrimeMod_V, i64 0, i64 %OP2_V ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="10">
<![CDATA[
bb40:1  %deltaPhiPrimeMod_V_load = load i32* %deltaPhiPrimeMod_V_addr_2, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V_load"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb40:11  %phaseCumulative_V_addr_1 = getelementptr [1024 x i32]* %phaseCumulative_V, i64 0, i64 %OP2_V ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="phaseCumulative_V_addr_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="167" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="10">
<![CDATA[
bb40:1  %deltaPhiPrimeMod_V_load = load i32* %deltaPhiPrimeMod_V_addr_2, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="deltaPhiPrimeMod_V_load"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="12">
<![CDATA[
bb40:2  %r_V_202 = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %deltaPhiPrimeMod_V_load, i12 0) ; <i44> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_202"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
bb40:3  %next_mul = add i33 %phi_mul, 6588396           ; <i33> [#uses=1]

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="43" op_0_bw="43" op_1_bw="33" op_2_bw="10">
<![CDATA[
bb40:4  %r_V_203 = call i43 @_ssdm_op_BitConcatenate.i43.i33.i10(i33 %phi_mul, i10 0) ; <i43> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_203"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="45" op_0_bw="43">
<![CDATA[
bb40:5  %lhs_V_cast_cast = zext i43 %r_V_203 to i45     ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_cast_cast"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="45" op_0_bw="44">
<![CDATA[
bb40:6  %rhs_V_1_cast_cast = sext i44 %r_V_202 to i45   ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_1_cast_cast"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
bb40:7  %r_V_204 = add i45 %lhs_V_cast_cast, %rhs_V_1_cast_cast ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_204"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="25" op_0_bw="25" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb40:8  %tmp_144 = call i25 @_ssdm_op_PartSelect.i25.i45.i32.i32(i45 %r_V_204, i32 20, i32 44) ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="10">
<![CDATA[
bb40:12  %p_Val2_409 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_409"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="25">
<![CDATA[
bb40:9  %trueFreq = sext i25 %tmp_144 to i32            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="trueFreq"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb40:10  %r_V_5 = mul i32 %trueFreq, 323                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="10">
<![CDATA[
bb40:12  %p_Val2_409 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_409"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb40:13  %tmp_13 = add i32 %r_V_5, %p_Val2_409           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="180" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb40:14  store i32 %tmp_13, i32* %phaseCumulative_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb40:15  %empty_312 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_s) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
bb40:16  br label %bb52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="183" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb77:0  %j = phi i11 [ %j_1, %cordic_sin_cos.exit ], [ 0, %bb52 ] ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb77:1  %exitcond4 = icmp eq i11 %j, -1024              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb77:2  %j_1 = add i11 %j, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb77:3  br i1 %exitcond4, label %bb78, label %bb70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="11">
<![CDATA[
bb70:3  %tmp_6 = zext i11 %j to i64                     ; <i64> [#uses=4]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70:4  %phaseCumulative_V_addr = getelementptr [1024 x i32]* %phaseCumulative_V, i64 0, i64 %tmp_6 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="phaseCumulative_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="10">
<![CDATA[
bb70:5  %p_Val2_396 = load i32* %phaseCumulative_V_addr ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_396"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="190" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="10">
<![CDATA[
bb70:5  %p_Val2_396 = load i32* %phaseCumulative_V_addr ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_396"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
bb70:6  %t_V_64 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %p_Val2_396, i20 0) ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V_64"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="105" op_0_bw="52">
<![CDATA[
bb70:7  %sext_i37_cast = sext i52 %t_V_64 to i105       ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="sext_i37_cast"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="11" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb70:10  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_396, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="195" st_id="28" stage="10" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="196" st_id="29" stage="9" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="197" st_id="30" stage="8" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="198" st_id="31" stage="7" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="199" st_id="32" stage="6" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="200" st_id="33" stage="5" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="201" st_id="34" stage="4" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="202" st_id="35" stage="3" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="203" st_id="36" stage="2" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="204" st_id="37" stage="1" lat="11">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:8  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

]]></node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="205" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="105" op_0_bw="105" op_1_bw="105">
<![CDATA[
bb70:9  %neg_mul_i1 = sub i105 0, %mul_i1               ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_mul_i1"/></StgValue>
</operation>

<operation id="206" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="105" op_0_bw="1" op_1_bw="105" op_2_bw="105">
<![CDATA[
bb70:11  %sel_i1 = select i1 %tmp_138, i105 %neg_mul_i1, i105 %mul_i1 ; <i105> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_i1"/></StgValue>
</operation>

<operation id="207" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="30" op_0_bw="30" op_1_bw="105" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:12  %tmp_139 = call i30 @_ssdm_op_PartSelect.i30.i105.i32.i32(i105 %sel_i1, i32 75, i32 104) ; <i30> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="208" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="31" op_0_bw="30">
<![CDATA[
bb70:13  %trunc_i1_cast = sext i30 %tmp_139 to i31       ; <i31> [#uses=2]

]]></node>
<StgValue><ssdm name="trunc_i1_cast"/></StgValue>
</operation>

<operation id="209" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb70:14  %neg_ti_i1 = sub i31 0, %trunc_i1_cast          ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_ti_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="210" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
bb70:15  %tmp_i1 = select i1 %tmp_138, i31 %neg_ti_i1, i31 %trunc_i1_cast ; <i31> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="211" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="11" op_0_bw="11" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:16  %tmp_140 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %tmp_i1, i32 20, i32 30) ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="212" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="11">
<![CDATA[
bb70:17  %tmp_i1_314 = sext i11 %tmp_140 to i32          ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i1_314"/></StgValue>
</operation>

<operation id="213" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
bb70:18  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i1, i32 30) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="214" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="20" op_0_bw="31">
<![CDATA[
bb70:19  %tmp_142 = trunc i31 %tmp_i1 to i20             ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="215" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb70:20  %ret_V_1_i1 = add i32 %tmp_i1_314, 1            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_1_i1"/></StgValue>
</operation>

<operation id="216" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
bb70:21  %tmp_1_i1 = icmp eq i20 %tmp_142, 0             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="217" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb70:22  %p_i1 = select i1 %tmp_1_i1, i32 %tmp_i1_314, i32 %ret_V_1_i1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="218" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb70:23  %result_2 = select i1 %tmp_141, i32 %p_i1, i32 %tmp_i1_314 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="219" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb70:24  %tmp_143 = shl i32 %result_2, 20                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="220" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="52" op_0_bw="32">
<![CDATA[
bb70:25  %tmp_88 = sext i32 %tmp_143 to i52              ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb70:26  %rhs_V3_i58_cast = mul i52 %tmp_88, 6588396     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i58_cast"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="222" st_id="41" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb70:26  %rhs_V3_i58_cast = mul i52 %tmp_88, 6588396     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i58_cast"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="223" st_id="42" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb70:26  %rhs_V3_i58_cast = mul i52 %tmp_88, 6588396     ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V3_i58_cast"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="224" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb70:0  %empty_313 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="225" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb70:1  %tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="226" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb70:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb70:27  %r_V_205 = sub i52 %t_V_64, %rhs_V3_i58_cast    ; <i52> [#uses=3]

]]></node>
<StgValue><ssdm name="r_V_205"/></StgValue>
</operation>

<operation id="228" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:28  %real_angle_V = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_205, i32 20, i32 51) ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="real_angle_V"/></StgValue>
</operation>

<operation id="229" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="31" op_0_bw="31" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:29  %agg_result_V_i61_cast1 = call i31 @_ssdm_op_PartSelect.i31.i52.i32.i32(i52 %r_V_205, i32 20, i32 50) ; <i31> [#uses=2]

]]></node>
<StgValue><ssdm name="agg_result_V_i61_cast1"/></StgValue>
</operation>

<operation id="230" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="21" op_0_bw="21" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70:30  %agg_result_V_i61_cast = call i21 @_ssdm_op_PartSelect.i21.i52.i32.i32(i52 %r_V_205, i32 20, i32 40) ; <i21> [#uses=1]

]]></node>
<StgValue><ssdm name="agg_result_V_i61_cast"/></StgValue>
</operation>

<operation id="231" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb70:31  %tmp_i = icmp slt i32 %real_angle_V, 1647099    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="232" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb70:32  br i1 %tmp_i, label %bb.i, label %bb1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:0  %tmp_i_315 = icmp slt i32 %real_angle_V, 3294198 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i_315"/></StgValue>
</operation>

<operation id="234" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1.i:1  br i1 %tmp_i_315, label %bb2.i, label %ap_fixed_base.exit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="51" op_0_bw="51" op_1_bw="31" op_2_bw="20">
<![CDATA[
ap_fixed_base.exit.i:0  %lhs_V_66 = call i51 @_ssdm_op_BitConcatenate.i51.i31.i20(i31 %agg_result_V_i61_cast1, i20 0) ; <i51> [#uses=2]

]]></node>
<StgValue><ssdm name="lhs_V_66"/></StgValue>
</operation>

<operation id="236" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="51" op_1_bw="51">
<![CDATA[
ap_fixed_base.exit.i:1  %tmp_69_i = icmp ult i51 %lhs_V_66, 5181325443072 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_69_i"/></StgValue>
</operation>

<operation id="237" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit.i:2  br i1 %tmp_69_i, label %bb8.i, label %ap_fixed_base.exit179.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
ap_fixed_base.exit179.i:0  %r_V_206 = add i51 %lhs_V_66, -5181325443072    ; <i51> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_206"/></StgValue>
</operation>

<operation id="239" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="31" op_0_bw="31" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:1  %tmp_145 = call i31 @_ssdm_op_PartSelect.i31.i51.i32.i32(i51 %r_V_206, i32 20, i32 50) ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="240" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb8.i:0  %r_V_79_i = add i31 %agg_result_V_i61_cast1, -3294198 ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_79_i"/></StgValue>
</operation>

<operation id="241" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
bb2.i:0  %r_V_i = add i21 %agg_result_V_i61_cast, 450053 ; <i21> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="242" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit179.i:2  %this_addr_i12_0_0_i = zext i31 %tmp_145 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="this_addr_i12_0_0_i"/></StgValue>
</operation>

<operation id="243" st_id="44" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="244" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="31">
<![CDATA[
bb8.i:1  %r_V_79_i_cast = zext i31 %r_V_79_i to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_79_i_cast"/></StgValue>
</operation>

<operation id="245" st_id="44" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="246" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="21">
<![CDATA[
bb2.i:1  %r_V_i_cast = zext i21 %r_V_i to i32            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_i_cast"/></StgValue>
</operation>

<operation id="247" st_id="44" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="248" st_id="45" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="249" st_id="45" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="250" st_id="45" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="251" st_id="45" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="252" st_id="46" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="253" st_id="46" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="254" st_id="46" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="255" st_id="46" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="256" st_id="47" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="257" st_id="47" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="258" st_id="47" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="259" st_id="47" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="260" st_id="48" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="261" st_id="48" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="262" st_id="48" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="263" st_id="48" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="264" st_id="49" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="265" st_id="49" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="266" st_id="49" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="267" st_id="49" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="268" st_id="50" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="269" st_id="50" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="270" st_id="50" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="271" st_id="50" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="272" st_id="51" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="273" st_id="51" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="274" st_id="51" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="275" st_id="51" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="276" st_id="52" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="277" st_id="52" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="278" st_id="52" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="279" st_id="52" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="280" st_id="53" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="281" st_id="53" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="282" st_id="53" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="283" st_id="53" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="284" st_id="54" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="285" st_id="54" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="286" st_id="54" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="287" st_id="54" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="288" st_id="55" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="289" st_id="55" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="290" st_id="55" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="291" st_id="55" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="292" st_id="56" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="293" st_id="56" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="294" st_id="56" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="295" st_id="56" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="296" st_id="57" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="297" st_id="57" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="298" st_id="57" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="299" st_id="57" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="300" st_id="58" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="301" st_id="58" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="302" st_id="58" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="303" st_id="58" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="304" st_id="59" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="305" st_id="59" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="306" st_id="59" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="307" st_id="59" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="308" st_id="60" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="309" st_id="60" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="310" st_id="60" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="311" st_id="60" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="312" st_id="61" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="313" st_id="61" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="314" st_id="61" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="315" st_id="61" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="316" st_id="62" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="317" st_id="62" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="318" st_id="62" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="319" st_id="62" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="320" st_id="63" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="321" st_id="63" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="322" st_id="63" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="323" st_id="63" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="324" st_id="64" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret14_i"/></StgValue>
</operation>

<operation id="325" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit179.i:4  %sin_value_V_3 = extractvalue %cordic_ret %cordic_ret14_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V_3"/></StgValue>
</operation>

<operation id="326" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit179.i:5  %cos_value_V_5 = extractvalue %cordic_ret %cordic_ret14_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V_5"/></StgValue>
</operation>

<operation id="327" st_id="64" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_79_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret17_i"/></StgValue>
</operation>

<operation id="328" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="64">
<![CDATA[
bb8.i:3  %sin_value_V_5 = extractvalue %cordic_ret %cordic_ret17_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V_5"/></StgValue>
</operation>

<operation id="329" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="64">
<![CDATA[
bb8.i:4  %cos_value_V_4 = extractvalue %cordic_ret %cordic_ret17_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V_4"/></StgValue>
</operation>

<operation id="330" st_id="64" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret20_i"/></StgValue>
</operation>

<operation id="331" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="64">
<![CDATA[
bb2.i:3  %sin_value_V_4 = extractvalue %cordic_ret %cordic_ret20_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V_4"/></StgValue>
</operation>

<operation id="332" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="64">
<![CDATA[
bb2.i:4  %cos_value_V_1 = extractvalue %cordic_ret %cordic_ret20_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V_1"/></StgValue>
</operation>

<operation id="333" st_id="64" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="334" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit179.i:6  %ssdm_int_32_true_V_write_assign_6 = sub i32 0, %cos_value_V_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_6"/></StgValue>
</operation>

<operation id="335" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit179.i:7  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.i:5  %ssdm_int_32_true_V_write_assign_5 = sub i32 0, %cos_value_V_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_5"/></StgValue>
</operation>

<operation id="337" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.i:6  %ssdm_int_32_true_V_write_assign_4 = sub i32 0, %sin_value_V_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_4"/></StgValue>
</operation>

<operation id="338" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="0"/>
<literal name="tmp_69_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0">
<![CDATA[
bb8.i:7  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2.i:5  %ssdm_int_32_true_V_write_assign_3 = sub i32 0, %sin_value_V_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_3"/></StgValue>
</operation>

<operation id="340" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_i_315" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0">
<![CDATA[
bb2.i:6  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="65" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

]]></node>
<StgValue><ssdm name="cordic_ret_i"/></StgValue>
</operation>

<operation id="342" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="64">
<![CDATA[
bb.i:1  %ssdm_int_32_true_V_write_assign = extractvalue %cordic_ret %cordic_ret_i, 0 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign"/></StgValue>
</operation>

<operation id="343" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="64">
<![CDATA[
bb.i:2  %ssdm_int_32_true_V_write_assign_1 = extractvalue %cordic_ret %cordic_ret_i, 1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ssdm_int_32_true_V_write_assign_1"/></StgValue>
</operation>

<operation id="344" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0">
<![CDATA[
bb.i:3  br label %cordic_sin_cos.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_sin_cos.exit:2  %amplitude_V_addr = getelementptr [1024 x i32]* %amplitude_V, i64 0, i64 %tmp_6 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="amplitude_V_addr"/></StgValue>
</operation>

<operation id="346" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="10">
<![CDATA[
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="amplitude_V_load"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="347" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
cordic_sin_cos.exit:0  %sin_value_V = phi i32 [ %ssdm_int_32_true_V_write_assign_6, %ap_fixed_base.exit179.i ], [ %ssdm_int_32_true_V_write_assign_4, %bb8.i ], [ %cos_value_V_1, %bb2.i ], [ %ssdm_int_32_true_V_write_assign, %bb.i ] ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sin_value_V"/></StgValue>
</operation>

<operation id="348" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
cordic_sin_cos.exit:1  %cos_value_V = phi i32 [ %sin_value_V_3, %ap_fixed_base.exit179.i ], [ %ssdm_int_32_true_V_write_assign_5, %bb8.i ], [ %ssdm_int_32_true_V_write_assign_3, %bb2.i ], [ %ssdm_int_32_true_V_write_assign_1, %bb.i ] ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="cos_value_V"/></StgValue>
</operation>

<operation id="349" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="10">
<![CDATA[
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="amplitude_V_load"/></StgValue>
</operation>

<operation id="350" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="52" op_0_bw="32">
<![CDATA[
cordic_sin_cos.exit:4  %OP1_V_1_cast = sext i32 %amplitude_V_load to i52 ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="351" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="52" op_0_bw="32">
<![CDATA[
cordic_sin_cos.exit:5  %OP2_V_1_cast = sext i32 %cos_value_V to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="352" st_id="66" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_207 = mul i52 %OP2_V_1_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_207"/></StgValue>
</operation>

<operation id="353" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="52" op_0_bw="32">
<![CDATA[
cordic_sin_cos.exit:10  %OP2_V_2_cast = sext i32 %sin_value_V to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="354" st_id="66" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_208 = mul i52 %OP2_V_2_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="355" st_id="67" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_207 = mul i52 %OP2_V_1_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_207"/></StgValue>
</operation>

<operation id="356" st_id="67" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_208 = mul i52 %OP2_V_2_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="357" st_id="68" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_207 = mul i52 %OP2_V_1_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_207"/></StgValue>
</operation>

<operation id="358" st_id="68" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_208 = mul i52 %OP2_V_2_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="359" st_id="69" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_207 = mul i52 %OP2_V_1_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_207"/></StgValue>
</operation>

<operation id="360" st_id="69" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_208 = mul i52 %OP2_V_2_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="361" st_id="70" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_207 = mul i52 %OP2_V_1_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_207"/></StgValue>
</operation>

<operation id="362" st_id="70" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_208 = mul i52 %OP2_V_2_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="363" st_id="71" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:6  %r_V_207 = mul i52 %OP2_V_1_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_207"/></StgValue>
</operation>

<operation id="364" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_sin_cos.exit:7  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_207, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="365" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_sin_cos.exit:8  %real_V_addr_1 = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp_6 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
cordic_sin_cos.exit:9  store i32 %tmp_9, i32* %real_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="71" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
cordic_sin_cos.exit:11  %r_V_208 = mul i52 %OP2_V_2_cast, %OP1_V_1_cast ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="368" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_sin_cos.exit:12  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_208, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="369" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_sin_cos.exit:13  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %tmp_6 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="imag_V_addr"/></StgValue>
</operation>

<operation id="370" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
cordic_sin_cos.exit:14  store i32 %tmp_11, i32* %imag_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
cordic_sin_cos.exit:15  %empty_316 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_87) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="372" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0">
<![CDATA[
cordic_sin_cos.exit:16  br label %bb77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="373" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="374" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0">
<![CDATA[
bb78:1  br label %bb83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="376" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb83:0  %m = phi i11 [ 0, %bb78 ], [ %m_1, %bb80 ]      ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="377" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb83:1  %exitcond3 = icmp eq i11 %m, -1024              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="378" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb83:2  %m_1 = add i11 %m, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="379" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb83:3  br i1 %exitcond3, label %return, label %bb80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="64" op_0_bw="11">
<![CDATA[
bb80:3  %tmp_14 = zext i11 %m to i64                    ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="381" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb80:4  %real_V_addr = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp_14 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_addr"/></StgValue>
</operation>

<operation id="382" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="10">
<![CDATA[
bb80:5  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>

<operation id="383" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb80:7  %wn_V_1_addr = getelementptr [1024 x i20]* @wn_V_1, i64 0, i64 %tmp_14 ; <i20*> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_1_addr"/></StgValue>
</operation>

<operation id="384" st_id="74" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="20" op_0_bw="10">
<![CDATA[
bb80:8  %wn_V_1_load = load i20* %wn_V_1_addr           ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_1_load"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="385" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="10">
<![CDATA[
bb80:5  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_load"/></StgValue>
</operation>

<operation id="386" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="52" op_0_bw="32">
<![CDATA[
bb80:6  %OP1_V_5_cast = sext i32 %real_V_load to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="387" st_id="75" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="20" op_0_bw="10">
<![CDATA[
bb80:8  %wn_V_1_load = load i20* %wn_V_1_addr           ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="wn_V_1_load"/></StgValue>
</operation>

<operation id="388" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="52" op_0_bw="20">
<![CDATA[
bb80:9  %OP2_V_4_cast = zext i20 %wn_V_1_load to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP2_V_4_cast"/></StgValue>
</operation>

<operation id="389" st_id="75" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb80:10  %r_V_6 = mul i52 %OP2_V_4_cast, %OP1_V_5_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="390" st_id="76" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb80:10  %r_V_6 = mul i52 %OP2_V_4_cast, %OP1_V_5_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="391" st_id="77" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb80:10  %r_V_6 = mul i52 %OP2_V_4_cast, %OP1_V_5_cast   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="392" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="72" op_0_bw="52">
<![CDATA[
bb80:11  %OP1_V_6_cast = sext i52 %r_V_6 to i72          ; <i72> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_6_cast"/></StgValue>
</operation>

<operation id="393" st_id="78" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
bb80:12  %r_V_209 = mul i72 %OP1_V_6_cast, 741455        ; <i72> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_209"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="394" st_id="79" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
bb80:12  %r_V_209 = mul i72 %OP1_V_6_cast, 741455        ; <i72> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_209"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="395" st_id="80" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
bb80:12  %r_V_209 = mul i72 %OP1_V_6_cast, 741455        ; <i72> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_209"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="396" st_id="81" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
bb80:12  %r_V_209 = mul i72 %OP1_V_6_cast, 741455        ; <i72> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_209"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="397" st_id="82" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
bb80:12  %r_V_209 = mul i72 %OP1_V_6_cast, 741455        ; <i72> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_209"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="398" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb80:0  %empty_317 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="399" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb80:1  %tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="400" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb80:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="83" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
bb80:12  %r_V_209 = mul i72 %OP1_V_6_cast, 741455        ; <i72> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_209"/></StgValue>
</operation>

<operation id="402" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb80:13  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i72.i32.i32(i72 %r_V_209, i32 40, i32 71) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="403" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb80:14  %time_domain_V_addr = getelementptr [1024 x i32]* %time_domain_V, i64 0, i64 %tmp_14 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="time_domain_V_addr"/></StgValue>
</operation>

<operation id="404" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb80:15  store i32 %tmp_16, i32* %time_domain_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb80:16  %empty_318 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_89) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="406" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0">
<![CDATA[
bb80:17  br label %bb83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="407" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
