===== Simulator configuration =====
  BLOCKSIZE:                        64
  L1_SIZE:                          16384
  L1_ASSOC:                         4
  VC_NUM_BLOCKS:                    0
  L2_SIZE:                          0
  L2_ASSOC:                         0
  trace_file:                       gcc_trace.txt

===== L1 contents =====
  set   0:    40033 D   4003f D   40055 D   40053 D
  set   1:    40033 D   40036 D   40055 D   40056 D
  set   2:    4001f     40056 D   40053 D   40055 D
  set   3:    40056 D   40055 D   40054 D   40053 D
  set   4:    40056 D   40054 D   40055 D   40053 D
  set   5:    40056 D   40054 D   40055 D   40053 D
  set   6:    4001f     40056 D   40055 D   40054 D
  set   7:    4003f D   40035 D   4003a D   40056 D
  set   8:    40038 D   4003a D   40056 D   40054 D
  set   9:    40048     40038 D   40029     40056 D
  set  10:    40001     4001f     40029     40056 D
  set  11:    40001     4001f     40029     40051 D
  set  12:    40001     4001f     40029     40053 D
  set  13:    40001     40054 D   40053 D   40051 D
  set  14:    40031 D   4003a D   4002f D   40051 D
  set  15:    40035 D   4003a D   40038     40051 D
  set  16:    40031     4002f D   40054 D   40051 D
  set  17:    40031     4002f D   40054 D   40051 D
  set  18:    4002f D   4001f     40031     40036 D
  set  19:    4001f     40031     40036 D   4002f  
  set  20:    4001f     40036 D   40035     40053 D
  set  21:    4001f     40027     40035     40036 D
  set  22:    4003e     40035     40031 D   40027  
  set  23:    40027     40044 D   40036 D   40051 D
  set  24:    4002a D   40027     4001f     40035  
  set  25:    40044 D   40027     40051 D   40054 D
  set  26:    4003e D   40051 D   40055 D   40054 D
  set  27:    40037 D   4002f D   40044 D   40051 D
  set  28:    4002f D   40037 D   40053 D   40051 D
  set  29:    40035 D   40051 D   40054 D   40053 D
  set  30:    40035 D   40036 D   40051 D   40055 D
  set  31:    40051 D   40036 D   40055 D   40031 D
  set  32:    4003e D   40036 D   40051 D   40053 D
  set  33:    40035 D   40051 D   40031 D   40053 D
  set  34:    40051 D   40035 D   40055 D   40054 D
  set  35:    40035 D   40051 D   4003c D   40037 D
  set  36:    7b033 D   40051 D   4003f D   40055 D
  set  37:    40042 D   4003f D   40051 D   7b033 D
  set  38:    40051 D   4003e D   40053 D   40055 D
  set  39:    40051 D   4003f D   40055 D   40054 D
  set  40:    40051 D   7b033 D   40054 D   40055 D
  set  41:    40051 D   4003f D   40037 D   40054 D
  set  42:    40051 D   40035 D   40054 D   40055 D
  set  43:    40051 D   40035 D   40055 D   40054 D
  set  44:    40051 D   4003f D   40036 D   40054 D
  set  45:    40051 D   40031 D   40054 D   40055 D
  set  46:    40051 D   40031 D   40035 D   4003e D
  set  47:    40031 D   40051 D   40035 D   4003f D
  set  48:    40051 D   40055 D   40053 D   40033 D
  set  49:    40051 D   40055 D   40053 D   40054 D
  set  50:    40051 D   40055 D   40054 D   40053 D
  set  51:    4003e D   40055 D   4003f D   40054 D
  set  52:    40054 D   40055 D   40053 D   40033 D
  set  53:    40035 D   40054 D   40055 D   40053 D
  set  54:    4003f D   40054 D   40055 D   40053 D
  set  55:    40055 D   40036 D   40054 D   40053 D
  set  56:    40039     40055 D   40036 D   40053 D
  set  57:    4003e D   40055 D   40053 D   40052 D
  set  58:    40031 D   40047     40054 D   40055 D
  set  59:    40047     40035 D   4003f D   40055 D
  set  60:    40047     4003e D   4001e     40054 D
  set  61:    40047     40031 D   4001e     40054 D
  set  62:    40031 D   40047     40035 D   4001e  
  set  63:    40032 D   40034 D   4001e     4001c  

===== Simulation results =====
  a. number of L1 reads:                       63640
  b. number of L1 read misses:                   840
  c. number of L1 writes:                      36360
  d. number of L1 write misses:                 1205
  e. number of swap requests:                      0
  f. swap request rate:                       0.0000
  g. number of swaps:                              0
  h. combined L1+VC miss rate:                0.0204
  i. number writebacks from L1/VC:              1150
  j. number of L2 reads:                           0
  k. number of L2 read misses:                     0
  l. number of L2 writes:                          0
  m. number of L2 write misses:                    0
  n. L2 miss rate:                            0.0000
  o. number of writebacks from L2:                 0
  p. total memory traffic:                      3195
