

================================================================
== Vitis HLS Report for 'Loop_Xpose_Col_Outer_Loop_proc'
================================================================
* Date:           Fri Feb 14 14:38:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution6
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    111|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      43|    192|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln80_1_fu_169_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln80_fu_115_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln86_1_fu_216_p2       |         +|   0|  0|  14|           6|           6|
    |add_ln86_fu_157_p2         |         +|   0|  0|  14|           6|           6|
    |i_fu_163_p2                |         +|   0|  0|  13|           4|           1|
    |ap_condition_244           |       and|   0|  0|   2|           1|           1|
    |ap_condition_90            |       and|   0|  0|   2|           1|           1|
    |icmp_ln80_fu_181_p2        |      icmp|   0|  0|  14|           6|           2|
    |icmp_ln83_fu_175_p2        |      icmp|   0|  0|  13|           4|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |j_fu_133_p3                |    select|   0|  0|   4|           1|           4|
    |select_ln57_fu_121_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 111|          42|          32|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln834_phi_fu_84_p4     |   9|          2|    1|          2|
    |ap_sig_allocacmp_i3_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j2_load               |   9|          2|    4|          8|
    |i3_fu_50                               |   9|          2|    4|          8|
    |indvar_flatten1_fu_42                  |   9|          2|    6|         12|
    |j2_fu_46                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |add_ln86_reg_258                                  |  6|   0|    6|          0|
    |ap_CS_fsm                                         |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_done_reg                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |  1|   0|    1|          0|
    |i3_fu_50                                          |  4|   0|    4|          0|
    |icmp_ln80_reg_268                                 |  1|   0|    1|          0|
    |icmp_ln83_reg_263                                 |  1|   0|    1|          0|
    |indvar_flatten1_fu_42                             |  6|   0|    6|          0|
    |j2_fu_46                                          |  4|   0|    4|          0|
    |select_ln57_reg_248                               |  4|   0|    4|          0|
    |select_ln57_reg_248_pp0_iter1_reg                 |  4|   0|    4|          0|
    |trunc_ln80_1_reg_253                              |  3|   0|    3|          0|
    |trunc_ln80_1_reg_253_pp0_iter1_reg                |  3|   0|    3|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 43|   0|   43|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Loop_Xpose_Col_Outer_Loop_proc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Loop_Xpose_Col_Outer_Loop_proc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Loop_Xpose_Col_Outer_Loop_proc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Loop_Xpose_Col_Outer_Loop_proc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  Loop_Xpose_Col_Outer_Loop_proc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Loop_Xpose_Col_Outer_Loop_proc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Loop_Xpose_Col_Outer_Loop_proc|  return value|
|col_outbuf_i_address0  |  out|    6|   ap_memory|                    col_outbuf_i|         array|
|col_outbuf_i_ce0       |  out|    1|   ap_memory|                    col_outbuf_i|         array|
|col_outbuf_i_q0        |   in|   16|   ap_memory|                    col_outbuf_i|         array|
|buf_2d_out_address0    |  out|    6|   ap_memory|                      buf_2d_out|         array|
|buf_2d_out_ce0         |  out|    1|   ap_memory|                      buf_2d_out|         array|
|buf_2d_out_we0         |  out|    1|   ap_memory|                      buf_2d_out|         array|
|buf_2d_out_d0          |  out|   16|   ap_memory|                      buf_2d_out|         array|
+-----------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 7 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 8 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i3"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.end52.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%icmp_ln834 = phi i1 0, void %entry, i1 %icmp_ln83, void %for.end52.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83]   --->   Operation 13 'phi' 'icmp_ln834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 14 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j2_load = load i4 %j2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 15 'load' 'j2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i3_load = load i4 %i3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57]   --->   Operation 16 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln80 = add i4 %j2_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 17 'add' 'add_ln80' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%select_ln57 = select i1 %icmp_ln834, i4 0, i4 %i3_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57]   --->   Operation 18 'select' 'select_ln57' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i4 %select_ln57" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 19 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%j = select i1 %icmp_ln834, i4 %add_ln80, i4 %j2_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 20 'select' 'j' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 21 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 22 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln80, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 23 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln86 = add i6 %tmp_4, i6 %zext_ln86" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 24 'add' 'add_ln86' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%i = add i4 %select_ln57, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln80_1 = add i6 %indvar_flatten1_load, i6 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 26 'add' 'add_ln80_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln83 = icmp_eq  i4 %i, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83]   --->   Operation 27 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%icmp_ln80 = icmp_eq  i6 %indvar_flatten1_load, i6 63" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 28 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln83 = store i4 %i, i4 %i3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83]   --->   Operation 29 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln80 = store i4 %j, i4 %j2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 30 'store' 'store_ln80' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln80 = store i6 %add_ln80_1, i6 %indvar_flatten1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 31 'store' 'store_ln80' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.end52.i, void %dct_2d.exit.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80]   --->   Operation 32 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i6 %add_ln86" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 33 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%col_outbuf_i_addr = getelementptr i16 %col_outbuf_i, i64 0, i64 %zext_ln86_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 34 'getelementptr' 'col_outbuf_i_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%col_outbuf_i_load = load i6 %col_outbuf_i_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 35 'load' 'col_outbuf_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln80_1, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i4 %select_ln57" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 39 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln86_1 = add i6 %tmp, i6 %zext_ln86_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 40 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i6 %add_ln86_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 41 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln86_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 42 'getelementptr' 'buf_2d_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln84 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:84]   --->   Operation 43 'specpipeline' 'specpipeline_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%col_outbuf_i_load = load i6 %col_outbuf_i_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 44 'load' 'col_outbuf_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 45 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln86 = store i16 %col_outbuf_i_load, i6 %buf_2d_out_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86]   --->   Operation 45 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1       (alloca           ) [ 0100]
j2                    (alloca           ) [ 0100]
i3                    (alloca           ) [ 0100]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
icmp_ln834            (phi              ) [ 0100]
indvar_flatten1_load  (load             ) [ 0000]
j2_load               (load             ) [ 0000]
i3_load               (load             ) [ 0000]
add_ln80              (add              ) [ 0000]
select_ln57           (select           ) [ 0111]
trunc_ln80            (trunc            ) [ 0000]
j                     (select           ) [ 0000]
trunc_ln80_1          (trunc            ) [ 0111]
zext_ln86             (zext             ) [ 0000]
tmp_4                 (bitconcatenate   ) [ 0000]
add_ln86              (add              ) [ 0110]
i                     (add              ) [ 0000]
add_ln80_1            (add              ) [ 0000]
icmp_ln83             (icmp             ) [ 0100]
icmp_ln80             (icmp             ) [ 0111]
store_ln83            (store            ) [ 0000]
store_ln80            (store            ) [ 0000]
store_ln80            (store            ) [ 0000]
br_ln80               (br               ) [ 0100]
zext_ln86_2           (zext             ) [ 0000]
col_outbuf_i_addr     (getelementptr    ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln86_1           (zext             ) [ 0000]
add_ln86_1            (add              ) [ 0000]
zext_ln86_3           (zext             ) [ 0000]
buf_2d_out_addr       (getelementptr    ) [ 0000]
specpipeline_ln84     (specpipeline     ) [ 0000]
col_outbuf_i_load     (load             ) [ 0000]
store_ln86            (store            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_outbuf_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="indvar_flatten1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="j2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i3_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i3/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="col_outbuf_i_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_i_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_i_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="buf_2d_out_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln86_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/3 "/>
</bind>
</comp>

<comp id="81" class="1005" name="icmp_ln834_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="83" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln834 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln834_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln834/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="4" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="6" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten1_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="j2_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i3_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i3_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln80_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="select_ln57_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln80_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln80_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln86_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_4_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln86_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln80_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln83_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln80_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln83_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln80_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln80_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln86_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="2"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln86_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="2"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln86_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln86_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_3/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="indvar_flatten1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="j2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i3_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="select_ln57_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="2"/>
<pin id="250" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="253" class="1005" name="trunc_ln80_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="2"/>
<pin id="255" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln80_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="add_ln86_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="1"/>
<pin id="260" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="263" class="1005" name="icmp_ln83_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="268" class="1005" name="icmp_ln80_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="272" class="1005" name="col_outbuf_i_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="1"/>
<pin id="274" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_i_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="84" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="112" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="84" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="115" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="109" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="133" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="129" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="145" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="121" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="106" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="163" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="106" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="163" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="133" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="169" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="220"><net_src comp="206" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="230"><net_src comp="42" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="237"><net_src comp="46" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="244"><net_src comp="50" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="251"><net_src comp="121" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="256"><net_src comp="141" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="261"><net_src comp="157" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="266"><net_src comp="175" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="271"><net_src comp="181" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="54" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_2d_out | {3 }
 - Input state : 
	Port: Loop_Xpose_Col_Outer_Loop_proc : col_outbuf_i | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln834 : 1
		indvar_flatten1_load : 1
		j2_load : 1
		i3_load : 1
		add_ln80 : 2
		select_ln57 : 2
		trunc_ln80 : 3
		j : 3
		trunc_ln80_1 : 4
		zext_ln86 : 4
		tmp_4 : 4
		add_ln86 : 5
		i : 3
		add_ln80_1 : 2
		icmp_ln83 : 4
		icmp_ln80 : 2
		store_ln83 : 4
		store_ln80 : 4
		store_ln80 : 3
		br_ln80 : 3
	State 2
		col_outbuf_i_addr : 1
		col_outbuf_i_load : 2
	State 3
		add_ln86_1 : 1
		zext_ln86_3 : 2
		buf_2d_out_addr : 3
		store_ln86 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln80_fu_115   |    0    |    13   |
|          |   add_ln86_fu_157   |    0    |    14   |
|    add   |       i_fu_163      |    0    |    13   |
|          |  add_ln80_1_fu_169  |    0    |    14   |
|          |  add_ln86_1_fu_216  |    0    |    14   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln83_fu_175  |    0    |    13   |
|          |   icmp_ln80_fu_181  |    0    |    14   |
|----------|---------------------|---------|---------|
|  select  |  select_ln57_fu_121 |    0    |    4    |
|          |       j_fu_133      |    0    |    4    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln80_fu_129  |    0    |    0    |
|          | trunc_ln80_1_fu_141 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln86_fu_145  |    0    |    0    |
|   zext   |  zext_ln86_2_fu_202 |    0    |    0    |
|          |  zext_ln86_1_fu_213 |    0    |    0    |
|          |  zext_ln86_3_fu_222 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_4_fu_149    |    0    |    0    |
|          |      tmp_fu_206     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   103   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln86_reg_258    |    6   |
|col_outbuf_i_addr_reg_272|    6   |
|        i3_reg_241       |    4   |
|    icmp_ln80_reg_268    |    1   |
|    icmp_ln834_reg_81    |    1   |
|    icmp_ln83_reg_263    |    1   |
| indvar_flatten1_reg_227 |    6   |
|        j2_reg_234       |    4   |
|   select_ln57_reg_248   |    4   |
|   trunc_ln80_1_reg_253  |    3   |
+-------------------------+--------+
|          Total          |   36   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   36   |   112  |
+-----------+--------+--------+--------+
