;redcode
;assert 1
	SPL 0, <-431
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 0, <12
	SUB 0, -70
	SUB -7, <-120
	SUB @-127, 100
	SUB @121, 106
	CMP -207, <-120
	SUB @-127, 170
	ADD -130, 8
	ADD 210, 60
	ADD #270, 0
	SUB -100, -100
	DJN 0, <12
	SUB -100, -100
	ADD #270, 0
	SUB @0, @2
	JMN 0, <-702
	SUB <-207, <-120
	SUB @-127, 100
	JMP -1, @-20
	SUB @-127, 170
	SUB @121, 106
	SUB @-127, 170
	SUB -1, <-20
	SUB 0, -70
	SLT <-150, 9
	SLT <-150, 9
	JMZ 12, <10
	JMZ 12, <10
	MOV -8, <-20
	JMZ -150, 9
	SUB #72, @204
	CMP #12, @200
	SUB @121, 101
	SUB @-127, 100
	SUB @121, 101
	ADD -130, 8
	SUB @121, 106
	SLT <130, 9
	SLT <130, 9
	MOV @-129, 600
	CMP #72, @204
	MOV -1, <-20
	SPL 0, <-431
	SUB #72, @204
	MOV -1, <-20
	SUB #72, @204
	MOV -1, <-20
	SUB #72, @204
	SUB #72, @204
