;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ 0, <122
	SUB @121, 106
	ADD @-30, 4
	SUB 12, @10
	ADD @-30, 4
	JMN @12, #260
	ADD @-30, 4
	SUB 10, 3
	JMZ 0, <122
	ADD 0, 122
	SPL 0, <-22
	SUB @124, 106
	MOV @121, 103
	SUB -0, 0
	JMZ 0, <122
	SUB @121, 103
	ADD @-30, 4
	DJN -1, @-26
	ADD @-30, 4
	SUB @-127, 100
	SUB 100, 30
	ADD @-121, @103
	SPL 0, <-22
	SUB -1, <-26
	JMZ 0, <122
	MOV @121, 103
	MOV @121, 103
	ADD @-30, 4
	SUB 600, 600
	ADD @130, 9
	SUB 0, 0
	ADD 240, 60
	DJN -31, @-26
	CMP @124, 106
	ADD #270, <1
	ADD -11, <-123
	ADD -11, <-123
	ADD -11, <-123
	JMZ 0, <122
	MOV -1, <-20
	CMP @-30, 4
	MOV -1, <-20
	CMP -207, <-120
	SUB @-127, 100
	CMP -207, <-120
	SPL 0, <-22
	JMN <121, 103
