Verilog code generated from CustomArchitecture Simulink model