-- VHDL for IBM SMS ALD group MasterReset
-- Title: MasterReset
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/18/2020 10:41:16 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity MasterReset is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MV_36_VOLTS: in STD_LOGIC;
		MS_AUTOMATIC_COMPUTER_RESET: in STD_LOGIC;
		PS_STOPPED_DOT_NOT_IN_PROCESS: in STD_LOGIC;
		MS_START_KEY_PULSE: in STD_LOGIC;
		PS_STOPPED_AT_CYCLE_END: in STD_LOGIC;
		MV_CONSOLE_PWR_SUPPLY_36_VOLTS: in STD_LOGIC;
		SWITCH_REL_PWR_ON_RST: in STD_LOGIC;
		SWITCH_MOM_CO_CPR_RST: in STD_LOGIC;
		SWITCH_MOM_CE_CPR_RST: in STD_LOGIC;
		SWITCH_MOM_PROG_RESET: in STD_LOGIC;
		SWITCH_TOG_1401_MODE: in STD_LOGIC;
		SWITCH_TOG: in STD_LOGIC;
		MS_COMP_OR_POWER_ON_RESET: out STD_LOGIC;
		MS_COMP_RST_CLOCK_START: out STD_LOGIC;
		PS_EARLY_COMPUTER_RESET: out STD_LOGIC;
		MS_SYSTEM_RESET: out STD_LOGIC;
		MS_COMPUTER_RESET_1: out STD_LOGIC;
		MS_IN_PROCESS_RESET: out STD_LOGIC;
		MS_COMPUTER_RESET_2: out STD_LOGIC;
		MC_COMP_RESET_TO_TAPE_STAR_E_CH: out STD_LOGIC;
		MC_E_CH_COMP_RESET_TO_1301: out STD_LOGIC;
		MC_E_CH_COMP_RESET_TO_1405: out STD_LOGIC;
		MC_COMP_RESET_TO_TAPE_STAR_F_CH: out STD_LOGIC;
		MC_F_CH_COMP_RESET_TO_1301: out STD_LOGIC;
		MC_F_CH_COMP_RESET_TO_1405: out STD_LOGIC;
		MC_COMP_RESET_TO_BUFFER: out STD_LOGIC;
		MS_PROGRAM_RESET_1: out STD_LOGIC;
		MS_ONLY_PROGRAM_RESET: out STD_LOGIC;
		MS_PROGRAM_RESET: out STD_LOGIC;
		PS_PROGRAM_RESET: out STD_LOGIC;
		MS_PROGRAM_RESET_6: out STD_LOGIC;
		MS_START_RESET: out STD_LOGIC;
		MS_PROGRAM_RESET_3: out STD_LOGIC;
		MS_PROGRAM_RESET_4: out STD_LOGIC;
		MS_PROGRAM_RESET_5: out STD_LOGIC;
		MS_PROGRAM_RESET_2: out STD_LOGIC;
		PS_1401_MODE_1: out STD_LOGIC;
		PS_1401_MODE: out STD_LOGIC;
		MV_1401_MODE: out STD_LOGIC;
		MS_1401_MODE_1: out STD_LOGIC;
		MS_1401_MODE: out STD_LOGIC;
		MY_1401_MODE_1: out STD_LOGIC;
		MC_1401_MODE_TO_1405: out STD_LOGIC;
		LAMP_15A1K23: out STD_LOGIC);
end MasterReset;


ARCHITECTURE structural of MasterReset is

	 signal MS_DELAYED_RESET: STD_LOGIC;
	 signal PS_PWR_ON_OR_CPR_RESETS: STD_LOGIC;
	 signal PS_PROG_RST_KEY: STD_LOGIC;
	 signal PS_PWR_ON_RESET: STD_LOGIC;
	 signal MS_ALL_POWER_ON_DOT_CPR_RESETS: STD_LOGIC;

	 signal XX_MS_COMP_RST_CLOCK_START: STD_LOGIC;
	 signal XX_MS_ONLY_PROGRAM_RESET: STD_LOGIC;
	 signal XX_PS_PROGRAM_RESET: STD_LOGIC;
	 signal XX_PS_1401_MODE_1: STD_LOGIC;
	 signal XX_PS_1401_MODE: STD_LOGIC;

BEGIN

	MS_COMP_RST_CLOCK_START <= 
		XX_MS_COMP_RST_CLOCK_START;
	MS_ONLY_PROGRAM_RESET <= 
		XX_MS_ONLY_PROGRAM_RESET;
	PS_PROGRAM_RESET <= 
		XX_PS_PROGRAM_RESET;
	PS_1401_MODE_1 <= 
		XX_PS_1401_MODE_1;
	PS_1401_MODE <= 
		XX_PS_1401_MODE;

Page_12_65_01_1: ENTITY ALD_12_65_01_1_MASTER_RESET_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	SWITCH_REL_PWR_ON_RST =>
		SWITCH_REL_PWR_ON_RST,
	SWITCH_MOM_CO_CPR_RST =>
		SWITCH_MOM_CO_CPR_RST,
	SWITCH_MOM_CE_CPR_RST =>
		SWITCH_MOM_CE_CPR_RST,
	SWITCH_MOM_PROG_RESET =>
		SWITCH_MOM_PROG_RESET,
	MS_COMP_RST_CLOCK_START =>
		XX_MS_COMP_RST_CLOCK_START,
	PS_PWR_ON_RESET =>
		PS_PWR_ON_RESET,
	PS_EARLY_COMPUTER_RESET =>
		PS_EARLY_COMPUTER_RESET,
	MS_DELAYED_RESET =>
		MS_DELAYED_RESET,
	MS_COMP_OR_POWER_ON_RESET =>
		MS_COMP_OR_POWER_ON_RESET,
	PS_PWR_ON_OR_CPR_RESETS =>
		PS_PWR_ON_OR_CPR_RESETS,
	PS_PROG_RST_KEY =>
		PS_PROG_RST_KEY
	);

Page_12_65_02_1: ENTITY ALD_12_65_02_1_MASTER_RESET_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_PWR_ON_RESET =>
		PS_PWR_ON_RESET,
	MS_COMP_RST_CLOCK_START =>
		XX_MS_COMP_RST_CLOCK_START,
	PS_PWR_ON_OR_CPR_RESETS =>
		PS_PWR_ON_OR_CPR_RESETS,
	MS_SYSTEM_RESET =>
		MS_SYSTEM_RESET
	);

Page_12_65_03_1: ENTITY ALD_12_65_03_1_MASTER_RESET_FEATURE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_COMP_RST_CLOCK_START =>
		XX_MS_COMP_RST_CLOCK_START,
	PS_PWR_ON_OR_CPR_RESETS =>
		PS_PWR_ON_OR_CPR_RESETS,
	MS_AUTOMATIC_COMPUTER_RESET =>
		MS_AUTOMATIC_COMPUTER_RESET,
	MS_DELAYED_RESET =>
		MS_DELAYED_RESET,
	MS_ONLY_PROGRAM_RESET =>
		XX_MS_ONLY_PROGRAM_RESET,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	MS_IN_PROCESS_RESET =>
		MS_IN_PROCESS_RESET,
	MS_ALL_POWER_ON_DOT_CPR_RESETS =>
		MS_ALL_POWER_ON_DOT_CPR_RESETS,
	MS_COMPUTER_RESET_2 =>
		MS_COMPUTER_RESET_2,
	MC_COMP_RESET_TO_TAPE_STAR_E_CH =>
		MC_COMP_RESET_TO_TAPE_STAR_E_CH,
	MC_E_CH_COMP_RESET_TO_1301 =>
		MC_E_CH_COMP_RESET_TO_1301,
	MC_E_CH_COMP_RESET_TO_1405 =>
		MC_E_CH_COMP_RESET_TO_1405,
	MC_COMP_RESET_TO_TAPE_STAR_F_CH =>
		MC_COMP_RESET_TO_TAPE_STAR_F_CH,
	MC_F_CH_COMP_RESET_TO_1301 =>
		MC_F_CH_COMP_RESET_TO_1301,
	MC_F_CH_COMP_RESET_TO_1405 =>
		MC_F_CH_COMP_RESET_TO_1405,
	MC_COMP_RESET_TO_BUFFER =>
		MC_COMP_RESET_TO_BUFFER
	);

Page_12_65_04_1: ENTITY ALD_12_65_04_1_MASTER_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_STOPPED_DOT_NOT_IN_PROCESS =>
		PS_STOPPED_DOT_NOT_IN_PROCESS,
	PS_PROG_RST_KEY =>
		PS_PROG_RST_KEY,
	MS_ALL_POWER_ON_DOT_CPR_RESETS =>
		MS_ALL_POWER_ON_DOT_CPR_RESETS,
	PS_STOPPED_AT_CYCLE_END =>
		PS_STOPPED_AT_CYCLE_END,
	MS_AUTOMATIC_COMPUTER_RESET =>
		MS_AUTOMATIC_COMPUTER_RESET,
	MS_START_KEY_PULSE =>
		MS_START_KEY_PULSE,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_PROGRAM_RESET =>
		MS_PROGRAM_RESET,
	MS_ONLY_PROGRAM_RESET =>
		XX_MS_ONLY_PROGRAM_RESET,
	PS_PROGRAM_RESET =>
		XX_PS_PROGRAM_RESET,
	MS_PROGRAM_RESET_6 =>
		MS_PROGRAM_RESET_6,
	MS_START_RESET =>
		MS_START_RESET
	);

Page_12_65_05_1: ENTITY ALD_12_65_05_1_MASTER_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_PROGRAM_RESET =>
		XX_PS_PROGRAM_RESET,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4
	);

Page_12_65_06_1: ENTITY ALD_12_65_06_1_MASTER_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_PROGRAM_RESET =>
		XX_PS_PROGRAM_RESET,
	MS_PROGRAM_RESET_2 =>
		MS_PROGRAM_RESET_2,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5
	);

Page_12_65_10_1: ENTITY ALD_12_65_10_1_1401_MODE_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CONSOLE_PWR_SUPPLY_36_VOLTS =>
		MV_CONSOLE_PWR_SUPPLY_36_VOLTS,
	SWITCH_TOG_1401_MODE =>
		SWITCH_TOG_1401_MODE,
	SWITCH_TOG =>
		SWITCH_TOG,
	PS_1401_MODE_1 =>
		XX_PS_1401_MODE_1,
	MV_1401_MODE =>
		MV_1401_MODE,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	LAMP_15A1K23 =>
		LAMP_15A1K23
	);

Page_12_65_11_1: ENTITY ALD_12_65_11_1_1401_MODE_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE_1 =>
		XX_PS_1401_MODE_1,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	MY_1401_MODE_1 =>
		MY_1401_MODE_1,
	MS_1401_MODE =>
		MS_1401_MODE,
	MC_1401_MODE_TO_1405 =>
		MC_1401_MODE_TO_1405
	);


END;
