
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035366                       # Number of seconds simulated
sim_ticks                                 35366012694                       # Number of ticks simulated
final_tick                               563282269353                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314020                       # Simulator instruction rate (inst/s)
host_op_rate                                   395914                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3360045                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903708                       # Number of bytes of host memory used
host_seconds                                 10525.46                       # Real time elapsed on the host
sim_insts                                  3305203957                       # Number of instructions simulated
sim_ops                                    4167180403                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1027584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1917952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       600320                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3551232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1601152                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1601152                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8028                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14984                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4690                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27744                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12509                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12509                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29055693                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54231502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16974489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100413695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47051                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47051                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152010                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45273750                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45273750                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45273750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29055693                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54231502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16974489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145687444                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84810583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31067088                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25281675                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075467                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13193097                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12245420                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3196104                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91597                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34341534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169666547                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31067088                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15441524                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35646862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10649850                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5213425                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           11                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16785188                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       830732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83740943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48094081     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1919792      2.29%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2505716      2.99%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3778121      4.51%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3668639      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2788902      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1656800      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2484827      2.97%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16844065     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83740943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366311                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000535                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35479176                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5095583                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34358741                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268569                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8538868                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5261100                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202964566                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8538868                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37357502                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1025574                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1331893                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32704780                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2782321                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197053838                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          950                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1203756                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       872392                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          111                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274581435                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917700931                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917700931                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103832347                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41802                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23610                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7858534                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18259661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9679460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       188085                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3428111                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183154234                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147539821                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274258                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59542218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181082988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83740943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761860                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896152                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28882614     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18484514     22.07%     56.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12009457     14.34%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8102225      9.68%     80.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7583813      9.06%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4057947      4.85%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2982022      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       894209      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       744142      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83740943                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725686     69.31%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149540     14.28%     83.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171837     16.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122781279     83.22%     83.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084770      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14567003      9.87%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8090100      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147539821                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739639                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1047071                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007097                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380141906                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242737029                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143403513                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148586892                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500236                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6991730                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          884                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2457011                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          107                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8538868                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         599904                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98028                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183193963                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1237763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18259661                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9679460                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23060                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74041                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          884                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271498                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169469                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440967                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144720435                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13713070                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2819378                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21627754                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20272340                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7914684                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706396                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143441668                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143403513                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92139613                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258730829                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690868                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356122                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60289729                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109776                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75202075                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.152049                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28807766     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21706566     28.86%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7979869     10.61%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572927      6.08%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3825526      5.09%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1923649      2.56%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1843206      2.45%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800775      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3741791      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75202075                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3741791                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254654436                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374931635                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1069640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848106                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848106                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.179098                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.179098                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651251379                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198080187                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187469560                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84810583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30699113                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24949457                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2094102                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12869271                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11981215                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3238135                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88832                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30809065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170264142                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30699113                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15219350                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37445101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11243710                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6176020                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15088063                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       899683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83533438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46088337     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3292527      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2652868      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6467747      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1747717      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2251015      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1631250      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          914121      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18487856     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83533438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361973                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007581                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32229023                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5988584                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36011493                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       242560                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9061774                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5244152                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41815                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203565339                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78688                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9061774                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34586748                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1336827                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1172836                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33840511                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3534738                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196397064                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29578                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1464017                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1100133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          969                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    274983851                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    916859191                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    916859191                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168588042                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106395768                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39980                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22350                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9697426                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18304508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9326744                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146757                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3215051                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185723129                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38414                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147528873                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       284771                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64139522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195970157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5754                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83533438                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886257                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28853478     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17983645     21.53%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11893740     14.24%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8736705     10.46%     80.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7499549      8.98%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3898576      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3329986      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       625431      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       712328      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83533438                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         862703     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175866     14.50%     85.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174422     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122933100     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2100240      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16331      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14644524      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7834678      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147528873                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739510                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1212998                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008222                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380088950                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249901718                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143777115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148741871                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       555629                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7209086                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2866                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          654                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2387585                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9061774                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         551443                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80436                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185761545                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       406965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18304508                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9326744                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22084                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72018                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          654                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1252799                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2429620                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145189127                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13743680                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2339743                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21376441                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20486029                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7632761                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711922                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143872637                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143777115                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93691090                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264507970                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695273                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354209                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98765622                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121293785                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64468556                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2098605                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74471664                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628724                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140184                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28812159     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20695835     27.79%     66.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8416698     11.30%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4737414      6.36%     84.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3874488      5.20%     89.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1577723      2.12%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1877115      2.52%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       938801      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3541431      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74471664                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98765622                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121293785                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18034576                       # Number of memory references committed
system.switch_cpus1.commit.loads             11095420                       # Number of loads committed
system.switch_cpus1.commit.membars              16330                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17427736                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109289990                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2469371                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3541431                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256692574                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380592238                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1277145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98765622                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121293785                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98765622                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858706                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858706                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.164544                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.164544                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       653148530                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198729959                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187830312                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32660                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84810583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31972971                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26083437                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2131190                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13608902                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12619601                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3310161                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93946                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33138871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173692486                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31972971                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15929762                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37667769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11123373                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4726871                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16132031                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       816918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84508084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.541925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46840315     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3073539      3.64%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4637554      5.49%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3211283      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2256279      2.67%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2203636      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1329089      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2838268      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18118121     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84508084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376993                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048005                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34081969                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4959717                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35967132                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       524946                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8974318                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5388065                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208036743                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8974318                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35974190                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         505940                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1710412                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34561122                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2782097                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201874662                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1168654                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       943174                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283086307                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    939763550                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    939763550                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174477645                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108608577                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36323                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17395                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8259428                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18515530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9479464                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112536                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3070538                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188210294                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150377129                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298447                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62688821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    191911340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84508084                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779441                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916077                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30050948     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16874324     19.97%     55.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12389569     14.66%     70.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8141051      9.63%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8152860      9.65%     89.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3958117      4.68%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3487921      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       655389      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       797905      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84508084                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         821189     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162694     14.12%     85.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168677     14.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125789359     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1899348      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17334      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14782594      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7888494      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150377129                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.773094                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1152560                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007664                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386713345                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250934234                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146221680                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151529689                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       472515                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7177878                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6362                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          392                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2269592                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8974318                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         266068                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49465                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188245028                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       644491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18515530                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9479464                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17394                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41703                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          392                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1299152                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1159112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2458264                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147618297                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13814853                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2758828                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21514225                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20989625                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7699372                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740565                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146284408                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146221680                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94750625                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269200173                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724097                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351971                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101446720                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125047806                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63197361                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2148377                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75533766                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176151                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28735212     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21699284     28.73%     66.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8197663     10.85%     77.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4591137      6.08%     83.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3900018      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1743678      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1668385      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1136099      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3862290      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75533766                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101446720                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125047806                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18547514                       # Number of memory references committed
system.switch_cpus2.commit.loads             11337645                       # Number of loads committed
system.switch_cpus2.commit.membars              17334                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18143148                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112575264                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2586398                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3862290                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259916643                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385470414                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 302499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101446720                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125047806                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101446720                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836011                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836011                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.196156                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.196156                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       662980452                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203379574                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191216814                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34668                       # number of misc regfile writes
system.l2.replacements                          27745                       # number of replacements
system.l2.tagsinuse                      32767.981604                       # Cycle average of tags in use
system.l2.total_refs                          1629485                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60513                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.927850                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1210.910422                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.109664                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3549.292070                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.090083                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5408.812670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.295755                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2076.010130                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8344.986759                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7375.469180                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4768.004872                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.036954                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000339                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.108316                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.165064                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.063355                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.254669                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.225081                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.145508                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44219                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        56880                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28847                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  129946                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54997                       # number of Writeback hits
system.l2.Writeback_hits::total                 54997                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44219                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        56880                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28847                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129946                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44219                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        56880                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28847                       # number of overall hits
system.l2.overall_hits::total                  129946                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8025                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14984                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4690                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27741                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8028                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14984                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4690                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27744                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8028                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14984                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4690                       # number of overall misses
system.l2.overall_misses::total                 27744                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       521507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    420718004                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       571530                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    772215291                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       653813                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    256617608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1451297753                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       146656                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        146656                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       521507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    420864660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       571530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    772215291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       653813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    256617608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1451444409                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       521507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    420864660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       571530                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    772215291                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       653813                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    256617608                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1451444409                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71864                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              157687                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54997                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54997                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71864                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33537                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157690                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71864                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33537                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157690                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.153606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.208505                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.139846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175924                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.153655                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.208505                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139846                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175940                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.153655                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.208505                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139846                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175940                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40115.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52425.919502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43963.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51535.991124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 40863.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54715.907889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52315.985473                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 48885.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48885.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40115.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52424.596413                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43963.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51535.991124                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 40863.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54715.907889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52315.614511                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40115.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52424.596413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43963.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51535.991124                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 40863.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54715.907889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52315.614511                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12509                       # number of writebacks
system.l2.writebacks::total                     12509                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8025                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14984                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4690                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27741                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27744                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27744                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       446608                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    374056740                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       496065                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    685446696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       564092                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    229494229                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1290504430                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       128775                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       128775                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       446608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    374185515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       496065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    685446696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       564092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    229494229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1290633205                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       446608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    374185515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       496065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    685446696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       564092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    229494229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1290633205                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.153606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.208505                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175924                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.153655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.208505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175940                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.153655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.208505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175940                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34354.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46611.431776                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38158.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45745.241324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 35255.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48932.671429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46519.751631                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        42925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        42925                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34354.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46610.054185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38158.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45745.241324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 35255.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48932.671429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46519.362925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34354.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46610.054185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38158.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45745.241324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 35255.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48932.671429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46519.362925                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996909                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016792786                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049985.455645                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996909                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16785169                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16785169                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16785169                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16785169                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16785169                       # number of overall hits
system.cpu0.icache.overall_hits::total       16785169                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       743998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       743998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       743998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       743998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       743998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       743998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16785188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16785188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16785188                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16785188                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16785188                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16785188                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39157.789474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39157.789474                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39157.789474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39157.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39157.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39157.789474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       537291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       537291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       537291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       537291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       537291                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       537291                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41330.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41330.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41330.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41330.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41330.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41330.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52247                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173626037                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52503                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.973640                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.273434                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.726566                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911224                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088776                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10433394                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10433394                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185173                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185173                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17632                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17632                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17618567                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17618567                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17618567                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17618567                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132926                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2929                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2929                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135855                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135855                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135855                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135855                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4239926919                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4239926919                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    163636658                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    163636658                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4403563577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4403563577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4403563577                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4403563577                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10566320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10566320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17754422                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17754422                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17754422                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17754422                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012580                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012580                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000407                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007652                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007652                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007652                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007652                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31896.896913                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31896.896913                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 55867.756231                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55867.756231                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32413.702676                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32413.702676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32413.702676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32413.702676                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       403353                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 33612.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24293                       # number of writebacks
system.cpu0.dcache.writebacks::total            24293                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80682                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80682                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2926                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2926                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83608                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83608                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83608                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83608                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52244                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52244                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52247                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52247                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52247                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52247                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    822276048                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    822276048                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       149656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       149656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    822425704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    822425704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    822425704                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    822425704                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002943                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002943                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15739.147998                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15739.147998                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 49885.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49885.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15741.108657                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15741.108657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15741.108657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15741.108657                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996552                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016950663                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050303.756048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996552                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15088046                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15088046                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15088046                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15088046                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15088046                       # number of overall hits
system.cpu1.icache.overall_hits::total       15088046                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       769980                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       769980                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       769980                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       769980                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       769980                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       769980                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15088063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15088063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15088063                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15088063                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15088063                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15088063                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45292.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45292.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45292.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45292.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45292.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45292.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       585873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       585873                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       585873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       585873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       585873                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       585873                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45067.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45067.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45067.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45067.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45067.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45067.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71864                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180626319                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72120                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2504.524667                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.475965                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.524035                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900297                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099703                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10438777                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10438777                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6906495                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6906495                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21707                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21707                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16330                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17345272                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17345272                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17345272                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17345272                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152636                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152636                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152636                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152636                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152636                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152636                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4694459110                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4694459110                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4694459110                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4694459110                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4694459110                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4694459110                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10591413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10591413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6906495                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6906495                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16330                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16330                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17497908                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17497908                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17497908                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17497908                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014411                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008723                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008723                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008723                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008723                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30755.910205                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30755.910205                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30755.910205                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30755.910205                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30755.910205                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30755.910205                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21148                       # number of writebacks
system.cpu1.dcache.writebacks::total            21148                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80772                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80772                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80772                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80772                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80772                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80772                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71864                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71864                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71864                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71864                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1274583677                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1274583677                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1274583677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1274583677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1274583677                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1274583677                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17736.052502                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17736.052502                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17736.052502                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17736.052502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17736.052502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17736.052502                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995618                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019276278                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206225.709957                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995618                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025634                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16132012                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16132012                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16132012                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16132012                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16132012                       # number of overall hits
system.cpu2.icache.overall_hits::total       16132012                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       839129                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       839129                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       839129                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       839129                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       839129                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       839129                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16132031                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16132031                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16132031                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16132031                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16132031                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16132031                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44164.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44164.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44164.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44164.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44164.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44164.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       673163                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       673163                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       673163                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       673163                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       673163                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       673163                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42072.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42072.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 42072.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42072.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 42072.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42072.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33537                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164375046                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33793                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4864.174415                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.635869                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.364131                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900921                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099079                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10513903                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10513903                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7175201                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7175201                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17366                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17366                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17334                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17334                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17689104                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17689104                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17689104                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17689104                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68379                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68379                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68379                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68379                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68379                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68379                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1808513931                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1808513931                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1808513931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1808513931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1808513931                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1808513931                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10582282                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10582282                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7175201                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7175201                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17334                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17334                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17757483                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17757483                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17757483                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17757483                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006462                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003851                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003851                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003851                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003851                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26448.382266                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26448.382266                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26448.382266                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26448.382266                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26448.382266                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26448.382266                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9556                       # number of writebacks
system.cpu2.dcache.writebacks::total             9556                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34842                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34842                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34842                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34842                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33537                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33537                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33537                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33537                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33537                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33537                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    510945409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    510945409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    510945409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    510945409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    510945409                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    510945409                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15235.274741                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15235.274741                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15235.274741                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15235.274741                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15235.274741                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15235.274741                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
